
FH_DeviceBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001bc58  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c18  0801bf28  0801bf28  0001cf28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801db40  0801db40  0001eb40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   0000000c  0801db48  0801db48  0001eb48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000008  0801db54  0801db54  0001eb54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  0801db5c  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00006340  240001dc  0801dd38  0001f1dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400651c  0801dd38  0001f51c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001f1dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   000c3275  00000000  00000000  0001f20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000e1bb  00000000  00000000  000e247f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000030c0  00000000  00000000  000f0640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000259a  00000000  00000000  000f3700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00040151  00000000  00000000  000f5c9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0004bfe7  00000000  00000000  00135deb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001a0194  00000000  00000000  00181dd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00321f66  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000f90c  00000000  00000000  00321fac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000ad  00000000  00000000  003318b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001dc 	.word	0x240001dc
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801bf10 	.word	0x0801bf10

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001e0 	.word	0x240001e0
 800030c:	0801bf10 	.word	0x0801bf10

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	@ 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	6039      	str	r1, [r7, #0]
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	4618      	mov	r0, r3
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d201      	bcs.n	80007da <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	e000      	b.n	80007dc <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 80007da:	687b      	ldr	r3, [r7, #4]
    }
 80007dc:	4618      	mov	r0, r3
 80007de:	370c      	adds	r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr

080007e8 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	681a      	ldr	r2, [r3, #0]
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	429a      	cmp	r2, r3
 80007fc:	d201      	bcs.n	8000802 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	e000      	b.n	8000804 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8000802:	687b      	ldr	r3, [r7, #4]
    }
 8000804:	4618      	mov	r0, r3
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <_ZN12CasualNoises13W25Qxx_Driver13isDriverReadyEv>:
	uint32_t& operator[] (uint32_t index) override;

	HAL_StatusTypeDef	eraseAllDevices() override;
	HAL_StatusTypeDef 	flushSectorCache() override;

	bool				isDriverReady() override		{ return mDriverReady; }
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	7a1b      	ldrb	r3, [r3, #8]
 800081c:	4618      	mov	r0, r3
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr

08000828 <_ZN12CasualNoises13W25Qxx_Driver16getTotalCapacityEv>:
	uint32_t			getTotalCapacity() override		{ return mDeviceCapacity * mInitDataPtr->noOfDevices; }
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	695b      	ldr	r3, [r3, #20]
 8000834:	687a      	ldr	r2, [r7, #4]
 8000836:	6852      	ldr	r2, [r2, #4]
 8000838:	8812      	ldrh	r2, [r2, #0]
 800083a:	fb02 f303 	mul.w	r3, r2, r3
 800083e:	4618      	mov	r0, r3
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr

0800084a <_ZN12CasualNoises13W25Qxx_Driver18outOfRangeDetectedEv>:

	bool				outOfRangeDetected() override	{ return mOutOfRangeDetected; }
 800084a:	b480      	push	{r7}
 800084c:	b083      	sub	sp, #12
 800084e:	af00      	add	r7, sp, #0
 8000850:	6078      	str	r0, [r7, #4]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000858:	4618      	mov	r0, r3
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr

08000864 <_ZN12CasualNoises13W25Qxx_Driver14getNoOfDevicesEv>:

	uint32_t			getNoOfDevices() override		{ return mInitDataPtr->noOfDevices; }
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	881b      	ldrh	r3, [r3, #0]
 8000872:	4618      	mov	r0, r3
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr

0800087e <_ZN12CasualNoises13W25Qxx_Driver17getDeviceCapacityEv>:
	uint32_t			getDeviceCapacity()	override	{ return mDeviceCapacity; }
 800087e:	b480      	push	{r7}
 8000880:	b083      	sub	sp, #12
 8000882:	af00      	add	r7, sp, #0
 8000884:	6078      	str	r0, [r7, #4]
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	695b      	ldr	r3, [r3, #20]
 800088a:	4618      	mov	r0, r3
 800088c:	370c      	adds	r7, #12
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
	...

08000898 <_ZN12CasualNoises10NVM_DriverC1Ev>:
} sNVM_DriverInitData;

/*
 * The NVM_Driver class
 */
class NVM_Driver
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	4a04      	ldr	r2, [pc, #16]	@ (80008b4 <_ZN12CasualNoises10NVM_DriverC1Ev+0x1c>)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4618      	mov	r0, r3
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	0801c0fc 	.word	0x0801c0fc

080008b8 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE>:
//==============================================================================
//          W25Qxx_Driver()
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
W25Qxx_Driver::W25Qxx_Driver(const sNVM_DriverInitData* initDataPtr)
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08e      	sub	sp, #56	@ 0x38
 80008bc:	af08      	add	r7, sp, #32
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	6039      	str	r1, [r7, #0]
: mInitDataPtr(initDataPtr)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff ffe7 	bl	8000898 <_ZN12CasualNoises10NVM_DriverC1Ev>
 80008ca:	4a94      	ldr	r2, [pc, #592]	@ (8000b1c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x264>)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	683a      	ldr	r2, [r7, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2200      	movs	r2, #0
 80008da:	721a      	strb	r2, [r3, #8]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2200      	movs	r2, #0
 80008e0:	615a      	str	r2, [r3, #20]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2200      	movs	r2, #0
 80008e6:	619a      	str	r2, [r3, #24]
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80008ee:	61da      	str	r2, [r3, #28]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	2200      	movs	r2, #0
 80008f4:	f883 2020 	strb.w	r2, [r3, #32]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2200      	movs	r2, #0
 80008fc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2200      	movs	r2, #0
 8000904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800090e:	645a      	str	r2, [r3, #68]	@ 0x44
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2200      	movs	r2, #0
 8000914:	649a      	str	r2, [r3, #72]	@ 0x48
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800091c:	64da      	str	r2, [r3, #76]	@ 0x4c
{

	// Disable all devices
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 800091e:	2300      	movs	r3, #0
 8000920:	82fb      	strh	r3, [r7, #22]
 8000922:	e013      	b.n	800094c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x94>
	{
		HAL_GPIO_WritePin(mInitDataPtr->deviceSelectPorts[i], mInitDataPtr->deviceSelectPins[i], GPIO_PIN_SET);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	685a      	ldr	r2, [r3, #4]
 8000928:	8afb      	ldrh	r3, [r7, #22]
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	4413      	add	r3, r2
 800092e:	6858      	ldr	r0, [r3, #4]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	685a      	ldr	r2, [r3, #4]
 8000934:	8afb      	ldrh	r3, [r7, #22]
 8000936:	3310      	adds	r3, #16
 8000938:	005b      	lsls	r3, r3, #1
 800093a:	4413      	add	r3, r2
 800093c:	889b      	ldrh	r3, [r3, #4]
 800093e:	2201      	movs	r2, #1
 8000940:	4619      	mov	r1, r3
 8000942:	f00e f82f 	bl	800e9a4 <HAL_GPIO_WritePin>
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8000946:	8afb      	ldrh	r3, [r7, #22]
 8000948:	3301      	adds	r3, #1
 800094a:	82fb      	strh	r3, [r7, #22]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	881b      	ldrh	r3, [r3, #0]
 8000952:	8afa      	ldrh	r2, [r7, #22]
 8000954:	429a      	cmp	r2, r3
 8000956:	d3e5      	bcc.n	8000924 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x6c>
	}

	// Enable SPI and initialise the flash devices
	__HAL_SPI_ENABLE(mInitDataPtr->hspix_ptr);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	681a      	ldr	r2, [r3, #0]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f042 0201 	orr.w	r2, r2, #1
 800096e:	601a      	str	r2, [r3, #0]
	HAL_StatusTypeDef res;
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8000970:	2300      	movs	r3, #0
 8000972:	82bb      	strh	r3, [r7, #20]
 8000974:	e09d      	b.n	8000ab2 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1fa>
	{
		res = sendDeviceCommand(i, eFlashCommandCodes::ReleasePowerDown, 5);
 8000976:	8ab9      	ldrh	r1, [r7, #20]
 8000978:	2300      	movs	r3, #0
 800097a:	9306      	str	r3, [sp, #24]
 800097c:	2300      	movs	r3, #0
 800097e:	9305      	str	r3, [sp, #20]
 8000980:	2300      	movs	r3, #0
 8000982:	9304      	str	r3, [sp, #16]
 8000984:	2300      	movs	r3, #0
 8000986:	9303      	str	r3, [sp, #12]
 8000988:	2300      	movs	r3, #0
 800098a:	9302      	str	r3, [sp, #8]
 800098c:	2300      	movs	r3, #0
 800098e:	9301      	str	r3, [sp, #4]
 8000990:	2300      	movs	r3, #0
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	2305      	movs	r3, #5
 8000996:	22ab      	movs	r2, #171	@ 0xab
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f000 f9d6 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 800099e:	4603      	mov	r3, r0
 80009a0:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	f040 80a3 	bne.w	8000af0 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x238>
		res = sendDeviceCommand(i, eFlashCommandCodes::EnableReset, 1);
 80009aa:	8ab9      	ldrh	r1, [r7, #20]
 80009ac:	2300      	movs	r3, #0
 80009ae:	9306      	str	r3, [sp, #24]
 80009b0:	2300      	movs	r3, #0
 80009b2:	9305      	str	r3, [sp, #20]
 80009b4:	2300      	movs	r3, #0
 80009b6:	9304      	str	r3, [sp, #16]
 80009b8:	2300      	movs	r3, #0
 80009ba:	9303      	str	r3, [sp, #12]
 80009bc:	2300      	movs	r3, #0
 80009be:	9302      	str	r3, [sp, #8]
 80009c0:	2300      	movs	r3, #0
 80009c2:	9301      	str	r3, [sp, #4]
 80009c4:	2300      	movs	r3, #0
 80009c6:	9300      	str	r3, [sp, #0]
 80009c8:	2301      	movs	r3, #1
 80009ca:	2266      	movs	r2, #102	@ 0x66
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f000 f9bc 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80009d2:	4603      	mov	r3, r0
 80009d4:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 80009d6:	7bfb      	ldrb	r3, [r7, #15]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	f040 808b 	bne.w	8000af4 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x23c>
		res = sendDeviceCommand(i, eFlashCommandCodes::Reset, 1);
 80009de:	8ab9      	ldrh	r1, [r7, #20]
 80009e0:	2300      	movs	r3, #0
 80009e2:	9306      	str	r3, [sp, #24]
 80009e4:	2300      	movs	r3, #0
 80009e6:	9305      	str	r3, [sp, #20]
 80009e8:	2300      	movs	r3, #0
 80009ea:	9304      	str	r3, [sp, #16]
 80009ec:	2300      	movs	r3, #0
 80009ee:	9303      	str	r3, [sp, #12]
 80009f0:	2300      	movs	r3, #0
 80009f2:	9302      	str	r3, [sp, #8]
 80009f4:	2300      	movs	r3, #0
 80009f6:	9301      	str	r3, [sp, #4]
 80009f8:	2300      	movs	r3, #0
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	2301      	movs	r3, #1
 80009fe:	2299      	movs	r2, #153	@ 0x99
 8000a00:	6878      	ldr	r0, [r7, #4]
 8000a02:	f000 f9a2 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000a06:	4603      	mov	r3, r0
 8000a08:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000a0a:	7bfb      	ldrb	r3, [r7, #15]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d173      	bne.n	8000af8 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x240>
//		HAL_Delay(1);					// Give the device time to reset (more than 64uSec)
		vTaskDelay(pdMS_TO_TICKS(1));
 8000a10:	2001      	movs	r0, #1
 8000a12:	f015 f8c5 	bl	8015ba0 <vTaskDelay>
		res = sendDeviceCommand(i, eFlashCommandCodes::ManufactuereDeviceId, 6);
 8000a16:	8ab9      	ldrh	r1, [r7, #20]
 8000a18:	2300      	movs	r3, #0
 8000a1a:	9306      	str	r3, [sp, #24]
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	9305      	str	r3, [sp, #20]
 8000a20:	2300      	movs	r3, #0
 8000a22:	9304      	str	r3, [sp, #16]
 8000a24:	2300      	movs	r3, #0
 8000a26:	9303      	str	r3, [sp, #12]
 8000a28:	2300      	movs	r3, #0
 8000a2a:	9302      	str	r3, [sp, #8]
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	9301      	str	r3, [sp, #4]
 8000a30:	2300      	movs	r3, #0
 8000a32:	9300      	str	r3, [sp, #0]
 8000a34:	2306      	movs	r3, #6
 8000a36:	2290      	movs	r2, #144	@ 0x90
 8000a38:	6878      	ldr	r0, [r7, #4]
 8000a3a:	f000 f986 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	73fb      	strb	r3, [r7, #15]
		if ((res != HAL_OK) ||
 8000a42:	7bfb      	ldrb	r3, [r7, #15]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d159      	bne.n	8000afc <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	7b5b      	ldrb	r3, [r3, #13]
		if ((res != HAL_OK) ||
 8000a4c:	2bef      	cmp	r3, #239	@ 0xef
 8000a4e:	d103      	bne.n	8000a58 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1a0>
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	7b9b      	ldrb	r3, [r3, #14]
 8000a54:	2b15      	cmp	r3, #21
 8000a56:	d007      	beq.n	8000a68 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1b0>
				 ((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x17))))
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	7b5b      	ldrb	r3, [r3, #13]
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 8000a5c:	2bef      	cmp	r3, #239	@ 0xef
 8000a5e:	d14d      	bne.n	8000afc <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
				 ((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x17))))
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	7b9b      	ldrb	r3, [r3, #14]
 8000a64:	2b17      	cmp	r3, #23
 8000a66:	d149      	bne.n	8000afc <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
			goto error;
		uint32_t capacity = 8 * 1024 * 1024;
 8000a68:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000a6c:	613b      	str	r3, [r7, #16]
		if (mInBuffer[5] == 0x17)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	7b9b      	ldrb	r3, [r3, #14]
 8000a72:	2b17      	cmp	r3, #23
 8000a74:	d102      	bne.n	8000a7c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1c4>
			capacity = 16 * 1024 * 1024;
 8000a76:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000a7a:	613b      	str	r3, [r7, #16]
		if ((i > 0) && (capacity != mDeviceCapacity))
 8000a7c:	8abb      	ldrh	r3, [r7, #20]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d004      	beq.n	8000a8c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1d4>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	695b      	ldr	r3, [r3, #20]
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	d139      	bne.n	8000b00 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x248>
			goto error;
		mDeviceCapacity = capacity;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	615a      	str	r2, [r3, #20]
		if (res != HAL_OK) goto error;
 8000a92:	7bfb      	ldrb	r3, [r7, #15]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d135      	bne.n	8000b04 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x24c>
		res = readStatusRegisters(i);
 8000a98:	8abb      	ldrh	r3, [r7, #20]
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f000 f9c3 	bl	8000e28 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000aa6:	7bfb      	ldrb	r3, [r7, #15]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d12d      	bne.n	8000b08 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x250>
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8000aac:	8abb      	ldrh	r3, [r7, #20]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	82bb      	strh	r3, [r7, #20]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	881b      	ldrh	r3, [r3, #0]
 8000ab8:	8aba      	ldrh	r2, [r7, #20]
 8000aba:	429a      	cmp	r2, r3
 8000abc:	f4ff af5b 	bcc.w	8000976 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0xbe>
	}

	// Index 1 word above the upper limit, this is used for index error checking
	mErrorIndex = (mDeviceCapacity * mInitDataPtr->noOfDevices) / 4;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	695b      	ldr	r3, [r3, #20]
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	6852      	ldr	r2, [r2, #4]
 8000ac8:	8812      	ldrh	r2, [r2, #0]
 8000aca:	fb02 f303 	mul.w	r3, r2, r3
 8000ace:	089a      	lsrs	r2, r3, #2
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	619a      	str	r2, [r3, #24]

	// Load the first sector of the first device into the cache
	res = fastSectorRead(0);
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	6878      	ldr	r0, [r7, #4]
 8000ad8:	f000 fa1a 	bl	8000f10 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 8000adc:	4603      	mov	r3, r0
 8000ade:	73fb      	strb	r3, [r7, #15]
	mCurrentSectorNo = 0;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	64da      	str	r2, [r3, #76]	@ 0x4c

	// On success
	mDriverReady = true;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2201      	movs	r2, #1
 8000aea:	721a      	strb	r2, [r3, #8]
	return;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	e010      	b.n	8000b12 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x25a>
		if (res != HAL_OK) goto error;
 8000af0:	bf00      	nop
 8000af2:	e00a      	b.n	8000b0a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000af4:	bf00      	nop
 8000af6:	e008      	b.n	8000b0a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000af8:	bf00      	nop
 8000afa:	e006      	b.n	8000b0a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
			goto error;
 8000afc:	bf00      	nop
 8000afe:	e004      	b.n	8000b0a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
			goto error;
 8000b00:	bf00      	nop
 8000b02:	e002      	b.n	8000b0a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000b04:	bf00      	nop
 8000b06:	e000      	b.n	8000b0a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000b08:	bf00      	nop

	// On failure
	error:
	mDriverReady = false;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	721a      	strb	r2, [r3, #8]
	return;
 8000b10:	687b      	ldr	r3, [r7, #4]

}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3718      	adds	r7, #24
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	0801c0d4 	.word	0x0801c0d4

08000b20 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>:
// ToDo fill this in...
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
bool W25Qxx_Driver::checkForCacheChange()
{
 8000b20:	b480      	push	{r7}
 8000b22:	b085      	sub	sp, #20
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]

	if ((mPreviousWordOffset != 0xffffffff) &&
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b30:	d036      	beq.n	8000ba0 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x80>
		(mSectorCache[mPreviousWordOffset] != mPreviousValue))
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b36:	4a1e      	ldr	r2, [pc, #120]	@ (8000bb0 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 8000b38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	if ((mPreviousWordOffset != 0xffffffff) &&
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d02d      	beq.n	8000ba0 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x80>
	{

		// Set corresponding dirty flags
		mSectorCacheDirty = true;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2201      	movs	r2, #1
 8000b48:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		uint32_t pageNo = (mPreviousWordOffset * 4) / cFlashPageSizeBytes;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	0a1b      	lsrs	r3, r3, #8
 8000b54:	60fb      	str	r3, [r7, #12]
		mPageCacheDirty[pageNo] = true;
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	3332      	adds	r3, #50	@ 0x32
 8000b5e:	2201      	movs	r2, #1
 8000b60:	701a      	strb	r2, [r3, #0]

		// Do we have to erase the complete sector
		// This has to be done when a 0 bit in flash is changed to a logical 1
		mSectorEraseRequired |= ~mPreviousValue & mSectorCache[mPreviousWordOffset];
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8000b68:	4618      	mov	r0, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b6e:	43da      	mvns	r2, r3
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b74:	490e      	ldr	r1, [pc, #56]	@ (8000bb0 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 8000b76:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	4303      	orrs	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	bf14      	ite	ne
 8000b82:	2301      	movne	r3, #1
 8000b84:	2300      	moveq	r3, #0
 8000b86:	b2da      	uxtb	r2, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

		// Update previous value and report change
		mPreviousValue = mSectorCache[mPreviousWordOffset];
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b92:	4a07      	ldr	r2, [pc, #28]	@ (8000bb0 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 8000b94:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	649a      	str	r2, [r3, #72]	@ 0x48
		return true;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	e000      	b.n	8000ba2 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x82>

	}
	else
		return false;
 8000ba0:	2300      	movs	r3, #0

}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3714      	adds	r7, #20
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	240001f8 	.word	0x240001f8

08000bb4 <_ZN12CasualNoises13W25Qxx_DriverixEm>:
//	a 32 bit word index
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
uint32_t& W25Qxx_Driver::operator[] (uint32_t index)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	6039      	str	r1, [r7, #0]

	// Some useful values
	uint32_t byteIndex  = index * 4;
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	617b      	str	r3, [r7, #20]
	uint32_t sectorNo   = byteIndex / cFlashSectorSizeBytes;
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	0b1b      	lsrs	r3, r3, #12
 8000bc8:	613b      	str	r3, [r7, #16]
	uint32_t byteOffset = byteIndex - (sectorNo * cFlashSectorSizeBytes);
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	031b      	lsls	r3, r3, #12
 8000bce:	697a      	ldr	r2, [r7, #20]
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	60fb      	str	r3, [r7, #12]
	uint32_t wordOffset = byteOffset / 4;
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	089b      	lsrs	r3, r3, #2
 8000bd8:	60bb      	str	r3, [r7, #8]

	// Valid index?
	if (index >= mErrorIndex)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	699b      	ldr	r3, [r3, #24]
 8000bde:	683a      	ldr	r2, [r7, #0]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	d306      	bcc.n	8000bf2 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x3e>
	{
		mOutOfRangeDetected = true;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2201      	movs	r2, #1
 8000be8:	f883 2020 	strb.w	r2, [r3, #32]
		return mOutOfRangeWord;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	331c      	adds	r3, #28
 8000bf0:	e02a      	b.n	8000c48 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x94>
	}

	// Access to the same location?
	if ((wordOffset == mPreviousWordOffset) &&
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bf6:	68ba      	ldr	r2, [r7, #8]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	d109      	bne.n	8000c10 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x5c>
		(sectorNo   == mCurrentSectorNo))
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	if ((wordOffset == mPreviousWordOffset) &&
 8000c00:	693a      	ldr	r2, [r7, #16]
 8000c02:	429a      	cmp	r2, r3
 8000c04:	d104      	bne.n	8000c10 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x5c>
	{
		return mSectorCache[wordOffset];
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	4a11      	ldr	r2, [pc, #68]	@ (8000c50 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9c>)
 8000c0c:	4413      	add	r3, r2
 8000c0e:	e01b      	b.n	8000c48 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x94>
	}

	// Did previous location change?
	checkForCacheChange();
 8000c10:	6878      	ldr	r0, [r7, #4]
 8000c12:	f7ff ff85 	bl	8000b20 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>

	// Have to change sector?
	if (sectorNo != mCurrentSectorNo)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d005      	beq.n	8000c2c <_ZN12CasualNoises13W25Qxx_DriverixEm+0x78>
	{
		fastSectorRead(sectorNo * cFlashSectorSizeBytes);
 8000c20:	693b      	ldr	r3, [r7, #16]
 8000c22:	031b      	lsls	r3, r3, #12
 8000c24:	4619      	mov	r1, r3
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f000 f972 	bl	8000f10 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
	}

	// Remember this access and return reference
	mPreviousWordOffset = wordOffset;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	68ba      	ldr	r2, [r7, #8]
 8000c30:	645a      	str	r2, [r3, #68]	@ 0x44
	mPreviousValue 		= mSectorCache[wordOffset];
 8000c32:	4a07      	ldr	r2, [pc, #28]	@ (8000c50 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9c>)
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	649a      	str	r2, [r3, #72]	@ 0x48
	return mSectorCache[mPreviousWordOffset];
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	4a02      	ldr	r2, [pc, #8]	@ (8000c50 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9c>)
 8000c46:	4413      	add	r3, r2

}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3718      	adds	r7, #24
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	240001f8 	.word	0x240001f8

08000c54 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv>:
// Erase all flash devices
//
//  CasualNoises    01/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::eraseAllDevices()
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b08c      	sub	sp, #48	@ 0x30
 8000c58:	af08      	add	r7, sp, #32
 8000c5a:	6078      	str	r0, [r7, #4]

	// Erase devices one by one
	HAL_StatusTypeDef res;
	for (uint16_t deviceNo = 0; deviceNo < mInitDataPtr->noOfDevices; ++deviceNo)
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	81bb      	strh	r3, [r7, #12]
 8000c60:	e057      	b.n	8000d12 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xbe>
	{

		// Erase a single device
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteEnable, 1);
 8000c62:	89b9      	ldrh	r1, [r7, #12]
 8000c64:	2300      	movs	r3, #0
 8000c66:	9306      	str	r3, [sp, #24]
 8000c68:	2300      	movs	r3, #0
 8000c6a:	9305      	str	r3, [sp, #20]
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	9304      	str	r3, [sp, #16]
 8000c70:	2300      	movs	r3, #0
 8000c72:	9303      	str	r3, [sp, #12]
 8000c74:	2300      	movs	r3, #0
 8000c76:	9302      	str	r3, [sp, #8]
 8000c78:	2300      	movs	r3, #0
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	9300      	str	r3, [sp, #0]
 8000c80:	2301      	movs	r3, #1
 8000c82:	2206      	movs	r2, #6
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	f000 f860 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000c8e:	7bfb      	ldrb	r3, [r7, #15]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14e      	bne.n	8000d32 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xde>
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ChipErase, 1);
 8000c94:	89b9      	ldrh	r1, [r7, #12]
 8000c96:	2300      	movs	r3, #0
 8000c98:	9306      	str	r3, [sp, #24]
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	9305      	str	r3, [sp, #20]
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	9304      	str	r3, [sp, #16]
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	9303      	str	r3, [sp, #12]
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	9302      	str	r3, [sp, #8]
 8000caa:	2300      	movs	r3, #0
 8000cac:	9301      	str	r3, [sp, #4]
 8000cae:	2300      	movs	r3, #0
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	22c7      	movs	r2, #199	@ 0xc7
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f000 f847 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d137      	bne.n	8000d36 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe2>
		res = waitUntilDeviceReady(deviceNo);
 8000cc6:	89bb      	ldrh	r3, [r7, #12]
 8000cc8:	4619      	mov	r1, r3
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f000 f8fa 	bl	8000ec4 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d12f      	bne.n	8000d3a <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe6>
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteDisable, 1);
 8000cda:	89b9      	ldrh	r1, [r7, #12]
 8000cdc:	2300      	movs	r3, #0
 8000cde:	9306      	str	r3, [sp, #24]
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	9305      	str	r3, [sp, #20]
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	9304      	str	r3, [sp, #16]
 8000ce8:	2300      	movs	r3, #0
 8000cea:	9303      	str	r3, [sp, #12]
 8000cec:	2300      	movs	r3, #0
 8000cee:	9302      	str	r3, [sp, #8]
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	9301      	str	r3, [sp, #4]
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	9300      	str	r3, [sp, #0]
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	2204      	movs	r2, #4
 8000cfc:	6878      	ldr	r0, [r7, #4]
 8000cfe:	f000 f824 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000d02:	4603      	mov	r3, r0
 8000d04:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000d06:	7bfb      	ldrb	r3, [r7, #15]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d118      	bne.n	8000d3e <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xea>
	for (uint16_t deviceNo = 0; deviceNo < mInitDataPtr->noOfDevices; ++deviceNo)
 8000d0c:	89bb      	ldrh	r3, [r7, #12]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	81bb      	strh	r3, [r7, #12]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	881b      	ldrh	r3, [r3, #0]
 8000d18:	89ba      	ldrh	r2, [r7, #12]
 8000d1a:	429a      	cmp	r2, r3
 8000d1c:	d3a1      	bcc.n	8000c62 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe>

	}

	// Load the first sector of the first device into the cache
	res = fastSectorRead(0);
 8000d1e:	2100      	movs	r1, #0
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f000 f8f5 	bl	8000f10 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 8000d26:	4603      	mov	r3, r0
 8000d28:	73fb      	strb	r3, [r7, #15]
	mCurrentSectorNo = 0;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000d30:	e006      	b.n	8000d40 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8000d32:	bf00      	nop
 8000d34:	e004      	b.n	8000d40 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8000d36:	bf00      	nop
 8000d38:	e002      	b.n	8000d40 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8000d3a:	bf00      	nop
 8000d3c:	e000      	b.n	8000d40 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8000d3e:	bf00      	nop

	error:
	return res;
 8000d40:	7bfb      	ldrb	r3, [r7, #15]

}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3710      	adds	r7, #16
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>:
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::sendDeviceCommand(uint16_t deviceNo, eFlashCommandCodes commandCode, uint8_t length,
		uint8_t byte_1, uint8_t byte_2, uint8_t byte_3, uint8_t byte_4, uint8_t byte_5, uint8_t byte_6, uint8_t byte_7)
{
 8000d4a:	b590      	push	{r4, r7, lr}
 8000d4c:	b08b      	sub	sp, #44	@ 0x2c
 8000d4e:	af02      	add	r7, sp, #8
 8000d50:	60f8      	str	r0, [r7, #12]
 8000d52:	607a      	str	r2, [r7, #4]
 8000d54:	461a      	mov	r2, r3
 8000d56:	460b      	mov	r3, r1
 8000d58:	817b      	strh	r3, [r7, #10]
 8000d5a:	4613      	mov	r3, r2
 8000d5c:	727b      	strb	r3, [r7, #9]

	// Set chip select low (make sure it toggles)
	uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	685a      	ldr	r2, [r3, #4]
 8000d62:	897b      	ldrh	r3, [r7, #10]
 8000d64:	3310      	adds	r3, #16
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	4413      	add	r3, r2
 8000d6a:	889b      	ldrh	r3, [r3, #4]
 8000d6c:	83bb      	strh	r3, [r7, #28]
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	685a      	ldr	r2, [r3, #4]
 8000d72:	897b      	ldrh	r3, [r7, #10]
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	4413      	add	r3, r2
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	8bb9      	ldrh	r1, [r7, #28]
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f00d fe10 	bl	800e9a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	685a      	ldr	r2, [r3, #4]
 8000d88:	897b      	ldrh	r3, [r7, #10]
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	4413      	add	r3, r2
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	8bb9      	ldrh	r1, [r7, #28]
 8000d92:	2200      	movs	r2, #0
 8000d94:	4618      	mov	r0, r3
 8000d96:	f00d fe05 	bl	800e9a4 <HAL_GPIO_WritePin>

	// Fill output buffer with command code and clear input buffer
	uint8_t outBuffer[cCommandBufferSize];		   // Data to send
	outBuffer[0] = (uint8_t)commandCode;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	743b      	strb	r3, [r7, #16]
	outBuffer[1] = byte_1;
 8000da0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000da4:	747b      	strb	r3, [r7, #17]
	outBuffer[2] = byte_2;
 8000da6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000daa:	74bb      	strb	r3, [r7, #18]
	outBuffer[3] = byte_3;
 8000dac:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8000db0:	74fb      	strb	r3, [r7, #19]
	outBuffer[4] = byte_4;
 8000db2:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000db6:	753b      	strb	r3, [r7, #20]
	outBuffer[5] = byte_5;
 8000db8:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000dbc:	757b      	strb	r3, [r7, #21]
	outBuffer[6] = byte_6;
 8000dbe:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000dc2:	75bb      	strb	r3, [r7, #22]
	outBuffer[7] = byte_7;
 8000dc4:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000dc8:	75fb      	strb	r3, [r7, #23]
	for (uint8_t i = 0; i < cCommandBufferSize; ++i)
 8000dca:	2300      	movs	r3, #0
 8000dcc:	77fb      	strb	r3, [r7, #31]
 8000dce:	e007      	b.n	8000de0 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh+0x96>
		mInBuffer[i]  = 0x00;
 8000dd0:	7ffb      	ldrb	r3, [r7, #31]
 8000dd2:	68fa      	ldr	r2, [r7, #12]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	725a      	strb	r2, [r3, #9]
	for (uint8_t i = 0; i < cCommandBufferSize; ++i)
 8000dda:	7ffb      	ldrb	r3, [r7, #31]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	77fb      	strb	r3, [r7, #31]
 8000de0:	7ffb      	ldrb	r3, [r7, #31]
 8000de2:	2b07      	cmp	r3, #7
 8000de4:	d9f4      	bls.n	8000dd0 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh+0x86>

	// Handle the command to the device and receive the response
	HAL_StatusTypeDef res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, outBuffer, mInBuffer, length, HAL_MAX_DELAY);
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	f103 0209 	add.w	r2, r3, #9
 8000df2:	7a7b      	ldrb	r3, [r7, #9]
 8000df4:	b29b      	uxth	r3, r3
 8000df6:	f107 0110 	add.w	r1, r7, #16
 8000dfa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000dfe:	9400      	str	r4, [sp, #0]
 8000e00:	f011 ff36 	bl	8012c70 <HAL_SPI_TransmitReceive>
 8000e04:	4603      	mov	r3, r0
 8000e06:	76fb      	strb	r3, [r7, #27]

	// Chip select goes high to end the transaction
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	685a      	ldr	r2, [r3, #4]
 8000e0c:	897b      	ldrh	r3, [r7, #10]
 8000e0e:	009b      	lsls	r3, r3, #2
 8000e10:	4413      	add	r3, r2
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	8bb9      	ldrh	r1, [r7, #28]
 8000e16:	2201      	movs	r2, #1
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f00d fdc3 	bl	800e9a4 <HAL_GPIO_WritePin>

	return res;
 8000e1e:	7efb      	ldrb	r3, [r7, #27]

}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3724      	adds	r7, #36	@ 0x24
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd90      	pop	{r4, r7, pc}

08000e28 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>:
// Read status registers for a given device into mStatusRegisters
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::readStatusRegisters(uint16_t deviceNo)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b08c      	sub	sp, #48	@ 0x30
 8000e2c:	af08      	add	r7, sp, #32
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	460b      	mov	r3, r1
 8000e32:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ReadStatusRegister1, 2);
 8000e34:	8879      	ldrh	r1, [r7, #2]
 8000e36:	2300      	movs	r3, #0
 8000e38:	9306      	str	r3, [sp, #24]
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	9305      	str	r3, [sp, #20]
 8000e3e:	2300      	movs	r3, #0
 8000e40:	9304      	str	r3, [sp, #16]
 8000e42:	2300      	movs	r3, #0
 8000e44:	9303      	str	r3, [sp, #12]
 8000e46:	2300      	movs	r3, #0
 8000e48:	9302      	str	r3, [sp, #8]
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	9301      	str	r3, [sp, #4]
 8000e4e:	2300      	movs	r3, #0
 8000e50:	9300      	str	r3, [sp, #0]
 8000e52:	2302      	movs	r3, #2
 8000e54:	2205      	movs	r2, #5
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f7ff ff77 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	73fb      	strb	r3, [r7, #15]
	if (res != HAL_OK)
 8000e60:	7bfb      	ldrb	r3, [r7, #15]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt+0x42>
		return res;
 8000e66:	7bfb      	ldrb	r3, [r7, #15]
 8000e68:	e028      	b.n	8000ebc <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt+0x94>
	mStatusRegisters[deviceNo].sStatisBits_S7_S0 = mInBuffer[1];
 8000e6a:	887b      	ldrh	r3, [r7, #2]
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	7a91      	ldrb	r1, [r2, #10]
 8000e70:	687a      	ldr	r2, [r7, #4]
 8000e72:	3310      	adds	r3, #16
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	4413      	add	r3, r2
 8000e78:	460a      	mov	r2, r1
 8000e7a:	705a      	strb	r2, [r3, #1]
	res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ReadStatusRegister2, 2);
 8000e7c:	8879      	ldrh	r1, [r7, #2]
 8000e7e:	2300      	movs	r3, #0
 8000e80:	9306      	str	r3, [sp, #24]
 8000e82:	2300      	movs	r3, #0
 8000e84:	9305      	str	r3, [sp, #20]
 8000e86:	2300      	movs	r3, #0
 8000e88:	9304      	str	r3, [sp, #16]
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	9303      	str	r3, [sp, #12]
 8000e8e:	2300      	movs	r3, #0
 8000e90:	9302      	str	r3, [sp, #8]
 8000e92:	2300      	movs	r3, #0
 8000e94:	9301      	str	r3, [sp, #4]
 8000e96:	2300      	movs	r3, #0
 8000e98:	9300      	str	r3, [sp, #0]
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	2235      	movs	r2, #53	@ 0x35
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff ff53 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	73fb      	strb	r3, [r7, #15]
	mStatusRegisters[deviceNo].sStatisBits_S15_S8 = mInBuffer[1];
 8000ea8:	887b      	ldrh	r3, [r7, #2]
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	7a91      	ldrb	r1, [r2, #10]
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	3310      	adds	r3, #16
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	4413      	add	r3, r2
 8000eb6:	460a      	mov	r2, r1
 8000eb8:	709a      	strb	r2, [r3, #2]
	return res;
 8000eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3710      	adds	r7, #16
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>:
// Performs a busy form of waiting!
//
//  CasualNoises    01/04/2023  First implementation       ;)
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::waitUntilDeviceReady(uint16_t deviceNo)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef res = HAL_OK;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	73fb      	strb	r3, [r7, #15]
	while (true)
	{
		res = readStatusRegisters(deviceNo);
 8000ed4:	887b      	ldrh	r3, [r7, #2]
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f7ff ffa5 	bl	8000e28 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	73fb      	strb	r3, [r7, #15]
		if ((res != HAL_OK) || ((mStatusRegisters[deviceNo].sStatisBits_S7_S0 & 0x01) == 0))
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d10d      	bne.n	8000f04 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x40>
 8000ee8:	887b      	ldrh	r3, [r7, #2]
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	3310      	adds	r3, #16
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	4413      	add	r3, r2
 8000ef2:	785b      	ldrb	r3, [r3, #1]
 8000ef4:	f003 0301 	and.w	r3, r3, #1
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d003      	beq.n	8000f04 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x40>
			break;
//		HAL_Delay(1);
		vTaskDelay(pdMS_TO_TICKS(1));
 8000efc:	2001      	movs	r0, #1
 8000efe:	f014 fe4f 	bl	8015ba0 <vTaskDelay>
		res = readStatusRegisters(deviceNo);
 8000f02:	e7e7      	b.n	8000ed4 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x10>
	}
	return res;
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
	...

08000f10 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>:
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
// address holds the address of the first byte of the sector, must be 4 KB aligned
HAL_StatusTypeDef W25Qxx_Driver::fastSectorRead(uint32_t address)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b08a      	sub	sp, #40	@ 0x28
 8000f14:	af02      	add	r7, sp, #8
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]

	// Flush the cache if it is dirty (even if the same sector is requested as the one in cache)
	if (mSectorCacheDirty)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d002      	beq.n	8000f2a <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x1a>
	{
		flushSectorCache();
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f8a3 	bl	8001070 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>
	}

	// Get the device no from the address
	uint32_t deviceNo = address / mDeviceCapacity;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	695b      	ldr	r3, [r3, #20]
 8000f2e:	683a      	ldr	r2, [r7, #0]
 8000f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f34:	61bb      	str	r3, [r7, #24]
	uint32_t startAddress = address - (deviceNo * mDeviceCapacity);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	fb02 f303 	mul.w	r3, r2, r3
 8000f40:	683a      	ldr	r2, [r7, #0]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	617b      	str	r3, [r7, #20]

	// Set chip select low (make sure it toggles)
	uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	685a      	ldr	r2, [r3, #4]
 8000f4a:	69bb      	ldr	r3, [r7, #24]
 8000f4c:	3310      	adds	r3, #16
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	4413      	add	r3, r2
 8000f52:	889b      	ldrh	r3, [r3, #4]
 8000f54:	827b      	strh	r3, [r7, #18]
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	685a      	ldr	r2, [r3, #4]
 8000f5a:	69bb      	ldr	r3, [r7, #24]
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	4413      	add	r3, r2
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	8a79      	ldrh	r1, [r7, #18]
 8000f64:	2201      	movs	r2, #1
 8000f66:	4618      	mov	r0, r3
 8000f68:	f00d fd1c 	bl	800e9a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	685a      	ldr	r2, [r3, #4]
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	4413      	add	r3, r2
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	8a79      	ldrh	r1, [r7, #18]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f00d fd11 	bl	800e9a4 <HAL_GPIO_WritePin>

	// Send a fast read command with the desired address
	uint8_t commandBuffer[4];
	commandBuffer[0] = (uint8_t)eFlashCommandCodes::FastReadData;
 8000f82:	230b      	movs	r3, #11
 8000f84:	733b      	strb	r3, [r7, #12]
	commandBuffer[1] = startAddress >> 16;
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	0c1b      	lsrs	r3, r3, #16
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	737b      	strb	r3, [r7, #13]
	commandBuffer[2] = startAddress >> 8;
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	0a1b      	lsrs	r3, r3, #8
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	73bb      	strb	r3, [r7, #14]
	commandBuffer[3] = startAddress;
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef res;
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 4, HAL_MAX_DELAY);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	f103 0209 	add.w	r2, r3, #9
 8000fa8:	f107 010c 	add.w	r1, r7, #12
 8000fac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2304      	movs	r3, #4
 8000fb4:	f011 fe5c 	bl	8012c70 <HAL_SPI_TransmitReceive>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 8000fbc:	7ffb      	ldrb	r3, [r7, #31]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d13f      	bne.n	8001042 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x132>

	// Send dummy 1 dummy byte (8 clock cycles) to set-up the device
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 1, HAL_MAX_DELAY);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f103 0209 	add.w	r2, r3, #9
 8000fce:	f107 010c 	add.w	r1, r7, #12
 8000fd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	2301      	movs	r3, #1
 8000fda:	f011 fe49 	bl	8012c70 <HAL_SPI_TransmitReceive>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 8000fe2:	7ffb      	ldrb	r3, [r7, #31]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d12e      	bne.n	8001046 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x136>

	// Read the sector data
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, (uint8_t *)mSectorCache, (uint8_t *)mSectorCache, cFlashSectorSizeBytes, HAL_MAX_DELAY);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8000fee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ff8:	4a1c      	ldr	r2, [pc, #112]	@ (800106c <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x15c>)
 8000ffa:	491c      	ldr	r1, [pc, #112]	@ (800106c <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x15c>)
 8000ffc:	f011 fe38 	bl	8012c70 <HAL_SPI_TransmitReceive>
 8001000:	4603      	mov	r3, r0
 8001002:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 8001004:	7ffb      	ldrb	r3, [r7, #31]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d11f      	bne.n	800104a <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13a>

	// Cache is clean now
	mSectorCacheDirty = false;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2200      	movs	r2, #0
 800100e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	for (uint16_t i = 0; i < cNoOfPagesInSector; ++i)
 8001012:	2300      	movs	r3, #0
 8001014:	83bb      	strh	r3, [r7, #28]
 8001016:	e008      	b.n	800102a <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x11a>
		mPageCacheDirty[i] = false;
 8001018:	8bbb      	ldrh	r3, [r7, #28]
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	4413      	add	r3, r2
 800101e:	2200      	movs	r2, #0
 8001020:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	for (uint16_t i = 0; i < cNoOfPagesInSector; ++i)
 8001024:	8bbb      	ldrh	r3, [r7, #28]
 8001026:	3301      	adds	r3, #1
 8001028:	83bb      	strh	r3, [r7, #28]
 800102a:	8bbb      	ldrh	r3, [r7, #28]
 800102c:	2b0f      	cmp	r3, #15
 800102e:	d9f3      	bls.n	8001018 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x108>
	mSectorEraseRequired = false;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	mCurrentSectorNo = address / cFlashSectorSizeBytes;
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	0b1a      	lsrs	r2, r3, #12
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001040:	e004      	b.n	800104c <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8001042:	bf00      	nop
 8001044:	e002      	b.n	800104c <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8001046:	bf00      	nop
 8001048:	e000      	b.n	800104c <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 800104a:	bf00      	nop

	error:

	// Chip select goes high to end the transaction
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	685a      	ldr	r2, [r3, #4]
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	4413      	add	r3, r2
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	8a79      	ldrh	r1, [r7, #18]
 800105a:	2201      	movs	r2, #1
 800105c:	4618      	mov	r0, r3
 800105e:	f00d fca1 	bl	800e9a4 <HAL_GPIO_WritePin>

	return res;
 8001062:	7ffb      	ldrb	r3, [r7, #31]

}
 8001064:	4618      	mov	r0, r3
 8001066:	3720      	adds	r7, #32
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	240001f8 	.word	0x240001f8

08001070 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>:
// Write the contents of the cache to the flash device
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::flushSectorCache()
{
 8001070:	b590      	push	{r4, r7, lr}
 8001072:	b097      	sub	sp, #92	@ 0x5c
 8001074:	af08      	add	r7, sp, #32
 8001076:	6078      	str	r0, [r7, #4]

	// Only do this when the cache is dirty
	checkForCacheChange();
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff fd51 	bl	8000b20 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>
	if ( ! mSectorCacheDirty )
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001084:	f083 0301 	eor.w	r3, r3, #1
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x22>
		return HAL_OK;
 800108e:	2300      	movs	r3, #0
 8001090:	e176      	b.n	8001380 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x310>

	// Get the device no from the current sector no & sector no in device
	uint32_t noOfSectors = mDeviceCapacity / cFlashSectorSizeBytes;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	0b1b      	lsrs	r3, r3, #12
 8001098:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t deviceNo    = mCurrentSectorNo / noOfSectors;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800109e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80010a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t sectorNo	 = mCurrentSectorNo - (deviceNo * noOfSectors);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80010aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80010ae:	fb01 f303 	mul.w	r3, r1, r3
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	627b      	str	r3, [r7, #36]	@ 0x24

	// Erase sector if required
	HAL_StatusTypeDef res;
	uint16_t deviceSelectPin = 0xffff;
 80010b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010ba:	847b      	strh	r3, [r7, #34]	@ 0x22
	if (mSectorEraseRequired)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d06d      	beq.n	80011a2 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x132>
	{

		// Enable write on device
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteEnable, 1);
 80010c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010c8:	b299      	uxth	r1, r3
 80010ca:	2300      	movs	r3, #0
 80010cc:	9306      	str	r3, [sp, #24]
 80010ce:	2300      	movs	r3, #0
 80010d0:	9305      	str	r3, [sp, #20]
 80010d2:	2300      	movs	r3, #0
 80010d4:	9304      	str	r3, [sp, #16]
 80010d6:	2300      	movs	r3, #0
 80010d8:	9303      	str	r3, [sp, #12]
 80010da:	2300      	movs	r3, #0
 80010dc:	9302      	str	r3, [sp, #8]
 80010de:	2300      	movs	r3, #0
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	2300      	movs	r3, #0
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	2206      	movs	r2, #6
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff fe2d 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80010f0:	4603      	mov	r3, r0
 80010f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 80010f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	f040 811f 	bne.w	800133e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ce>

		// Start sector erase
		uint32_t startAddress = sectorNo * cFlashSectorSizeBytes;
 8001100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001102:	031b      	lsls	r3, r3, #12
 8001104:	61fb      	str	r3, [r7, #28]
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::SectorErase, 4,
 8001106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001108:	b298      	uxth	r0, r3
				startAddress >> 16, startAddress >> 8, startAddress);
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	0c1b      	lsrs	r3, r3, #16
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::SectorErase, 4,
 800110e:	b2db      	uxtb	r3, r3
				startAddress >> 16, startAddress >> 8, startAddress);
 8001110:	69fa      	ldr	r2, [r7, #28]
 8001112:	0a12      	lsrs	r2, r2, #8
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::SectorErase, 4,
 8001114:	b2d2      	uxtb	r2, r2
 8001116:	69f9      	ldr	r1, [r7, #28]
 8001118:	b2c9      	uxtb	r1, r1
 800111a:	2400      	movs	r4, #0
 800111c:	9406      	str	r4, [sp, #24]
 800111e:	2400      	movs	r4, #0
 8001120:	9405      	str	r4, [sp, #20]
 8001122:	2400      	movs	r4, #0
 8001124:	9404      	str	r4, [sp, #16]
 8001126:	2400      	movs	r4, #0
 8001128:	9403      	str	r4, [sp, #12]
 800112a:	9102      	str	r1, [sp, #8]
 800112c:	9201      	str	r2, [sp, #4]
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	2304      	movs	r3, #4
 8001132:	2220      	movs	r2, #32
 8001134:	4601      	mov	r1, r0
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f7ff fe07 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 800113c:	4603      	mov	r3, r0
 800113e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 8001142:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001146:	2b00      	cmp	r3, #0
 8001148:	f040 80fb 	bne.w	8001342 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2d2>

		// Wait until the device is ready
		res = waitUntilDeviceReady(deviceNo);
 800114c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800114e:	b29b      	uxth	r3, r3
 8001150:	4619      	mov	r1, r3
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f7ff feb6 	bl	8000ec4 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 8001158:	4603      	mov	r3, r0
 800115a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 800115e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001162:	2b00      	cmp	r3, #0
 8001164:	f040 80ef 	bne.w	8001346 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2d6>

		// Disable write on device
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteDisable, 1);
 8001168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800116a:	b299      	uxth	r1, r3
 800116c:	2300      	movs	r3, #0
 800116e:	9306      	str	r3, [sp, #24]
 8001170:	2300      	movs	r3, #0
 8001172:	9305      	str	r3, [sp, #20]
 8001174:	2300      	movs	r3, #0
 8001176:	9304      	str	r3, [sp, #16]
 8001178:	2300      	movs	r3, #0
 800117a:	9303      	str	r3, [sp, #12]
 800117c:	2300      	movs	r3, #0
 800117e:	9302      	str	r3, [sp, #8]
 8001180:	2300      	movs	r3, #0
 8001182:	9301      	str	r3, [sp, #4]
 8001184:	2300      	movs	r3, #0
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	2301      	movs	r3, #1
 800118a:	2204      	movs	r2, #4
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff fddc 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8001192:	4603      	mov	r3, r0
 8001194:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 8001198:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800119c:	2b00      	cmp	r3, #0
 800119e:	f040 80d4 	bne.w	800134a <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2da>

	}

	// Write current sector to flash page after page
	for (uint32_t pageNo = 0; pageNo < cNoOfPagesInSector; ++pageNo)
 80011a2:	2300      	movs	r3, #0
 80011a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80011a6:	e0ba      	b.n	800131e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ae>
	{

		// Have to write this page?
		if (mSectorEraseRequired || mPageCacheDirty[pageNo])
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d107      	bne.n	80011c2 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x152>
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011b6:	4413      	add	r3, r2
 80011b8:	3332      	adds	r3, #50	@ 0x32
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	f000 80ab 	beq.w	8001318 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2a8>
		{

			// Enable write on device
			res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteEnable, 1);
 80011c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011c4:	b299      	uxth	r1, r3
 80011c6:	2300      	movs	r3, #0
 80011c8:	9306      	str	r3, [sp, #24]
 80011ca:	2300      	movs	r3, #0
 80011cc:	9305      	str	r3, [sp, #20]
 80011ce:	2300      	movs	r3, #0
 80011d0:	9304      	str	r3, [sp, #16]
 80011d2:	2300      	movs	r3, #0
 80011d4:	9303      	str	r3, [sp, #12]
 80011d6:	2300      	movs	r3, #0
 80011d8:	9302      	str	r3, [sp, #8]
 80011da:	2300      	movs	r3, #0
 80011dc:	9301      	str	r3, [sp, #4]
 80011de:	2300      	movs	r3, #0
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	2301      	movs	r3, #1
 80011e4:	2206      	movs	r2, #6
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff fdaf 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80011ec:	4603      	mov	r3, r0
 80011ee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 80011f2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	f040 80a9 	bne.w	800134e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2de>

			// Set chip select low (make sure it toggles)
			uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685a      	ldr	r2, [r3, #4]
 8001200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001202:	3310      	adds	r3, #16
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	4413      	add	r3, r2
 8001208:	889b      	ldrh	r3, [r3, #4]
 800120a:	837b      	strh	r3, [r7, #26]
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685a      	ldr	r2, [r3, #4]
 8001210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	8b79      	ldrh	r1, [r7, #26]
 800121a:	2201      	movs	r2, #1
 800121c:	4618      	mov	r0, r3
 800121e:	f00d fbc1 	bl	800e9a4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	4413      	add	r3, r2
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	8b79      	ldrh	r1, [r7, #26]
 8001230:	2200      	movs	r2, #0
 8001232:	4618      	mov	r0, r3
 8001234:	f00d fbb6 	bl	800e9a4 <HAL_GPIO_WritePin>

			// Send destination address to the flash device
			uint32_t destAddress = (sectorNo * cFlashSectorSizeBytes) + (pageNo * cFlashPageSizeBytes);
 8001238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800123a:	011a      	lsls	r2, r3, #4
 800123c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800123e:	4413      	add	r3, r2
 8001240:	021b      	lsls	r3, r3, #8
 8001242:	617b      	str	r3, [r7, #20]
			uint8_t commandBuffer[4];
			commandBuffer[0] = (uint8_t)eFlashCommandCodes::PageProgram;
 8001244:	2302      	movs	r3, #2
 8001246:	733b      	strb	r3, [r7, #12]
			commandBuffer[1] = destAddress >> 16;
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	0c1b      	lsrs	r3, r3, #16
 800124c:	b2db      	uxtb	r3, r3
 800124e:	737b      	strb	r3, [r7, #13]
			commandBuffer[2] = destAddress >> 8;
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	0a1b      	lsrs	r3, r3, #8
 8001254:	b2db      	uxtb	r3, r3
 8001256:	73bb      	strb	r3, [r7, #14]
			commandBuffer[3] = destAddress;
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	73fb      	strb	r3, [r7, #15]
			res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 4, HAL_MAX_DELAY);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f103 0209 	add.w	r2, r3, #9
 800126a:	f107 010c 	add.w	r1, r7, #12
 800126e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2304      	movs	r3, #4
 8001276:	f011 fcfb 	bl	8012c70 <HAL_SPI_TransmitReceive>
 800127a:	4603      	mov	r3, r0
 800127c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 8001280:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001284:	2b00      	cmp	r3, #0
 8001286:	d164      	bne.n	8001352 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2e2>

			// Perform the page write
			uint8_t* srcAddress = (uint8_t*)((uint32_t)mSectorCache) + (pageNo * cFlashPageSizeBytes);
 8001288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800128a:	021b      	lsls	r3, r3, #8
 800128c:	4a3e      	ldr	r2, [pc, #248]	@ (8001388 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x318>)
 800128e:	4413      	add	r3, r2
 8001290:	613b      	str	r3, [r7, #16]
			res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, srcAddress, srcAddress, cFlashPageSizeBytes, HAL_MAX_DELAY);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8001298:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800129c:	9300      	str	r3, [sp, #0]
 800129e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	6939      	ldr	r1, [r7, #16]
 80012a6:	f011 fce3 	bl	8012c70 <HAL_SPI_TransmitReceive>
 80012aa:	4603      	mov	r3, r0
 80012ac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			// Chip select goes high to end the transaction
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	685a      	ldr	r2, [r3, #4]
 80012b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	4413      	add	r3, r2
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	8b79      	ldrh	r1, [r7, #26]
 80012be:	2201      	movs	r2, #1
 80012c0:	4618      	mov	r0, r3
 80012c2:	f00d fb6f 	bl	800e9a4 <HAL_GPIO_WritePin>

			// Wait until the device is ready
			res = waitUntilDeviceReady(deviceNo);
 80012c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	4619      	mov	r1, r3
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff fdf9 	bl	8000ec4 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 80012d2:	4603      	mov	r3, r0
 80012d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 80012d8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d13a      	bne.n	8001356 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2e6>

			// Disable write on device
			res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteDisable, 1);
 80012e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012e2:	b299      	uxth	r1, r3
 80012e4:	2300      	movs	r3, #0
 80012e6:	9306      	str	r3, [sp, #24]
 80012e8:	2300      	movs	r3, #0
 80012ea:	9305      	str	r3, [sp, #20]
 80012ec:	2300      	movs	r3, #0
 80012ee:	9304      	str	r3, [sp, #16]
 80012f0:	2300      	movs	r3, #0
 80012f2:	9303      	str	r3, [sp, #12]
 80012f4:	2300      	movs	r3, #0
 80012f6:	9302      	str	r3, [sp, #8]
 80012f8:	2300      	movs	r3, #0
 80012fa:	9301      	str	r3, [sp, #4]
 80012fc:	2300      	movs	r3, #0
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	2301      	movs	r3, #1
 8001302:	2204      	movs	r2, #4
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff fd20 	bl	8000d4a <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 800130a:	4603      	mov	r3, r0
 800130c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 8001310:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001314:	2b00      	cmp	r3, #0
 8001316:	d120      	bne.n	800135a <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ea>
	for (uint32_t pageNo = 0; pageNo < cNoOfPagesInSector; ++pageNo)
 8001318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800131a:	3301      	adds	r3, #1
 800131c:	633b      	str	r3, [r7, #48]	@ 0x30
 800131e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001320:	2b0f      	cmp	r3, #15
 8001322:	f67f af41 	bls.w	80011a8 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x138>
		}

	}

	// Reload the cache from flash (the page program command overwrites the cache...)
	mSectorCacheDirty = false;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	fastSectorRead(mCurrentSectorNo * cFlashSectorSizeBytes);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	031b      	lsls	r3, r3, #12
 8001334:	4619      	mov	r1, r3
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff fdea 	bl	8000f10 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 800133c:	e00e      	b.n	800135c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 800133e:	bf00      	nop
 8001340:	e00c      	b.n	800135c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 8001342:	bf00      	nop
 8001344:	e00a      	b.n	800135c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 8001346:	bf00      	nop
 8001348:	e008      	b.n	800135c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 800134a:	bf00      	nop
 800134c:	e006      	b.n	800135c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 800134e:	bf00      	nop
 8001350:	e004      	b.n	800135c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 8001352:	bf00      	nop
 8001354:	e002      	b.n	800135c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 8001356:	bf00      	nop
 8001358:	e000      	b.n	800135c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 800135a:	bf00      	nop

	error:

	// Chip select goes high to end the transaction
	if (deviceSelectPin != 0xffff)
 800135c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800135e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001362:	4293      	cmp	r3, r2
 8001364:	d00a      	beq.n	800137c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x30c>
		HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	4413      	add	r3, r2
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8001374:	2201      	movs	r2, #1
 8001376:	4618      	mov	r0, r3
 8001378:	f00d fb14 	bl	800e9a4 <HAL_GPIO_WritePin>

	return res;
 800137c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37

}
 8001380:	4618      	mov	r0, r3
 8001382:	373c      	adds	r7, #60	@ 0x3c
 8001384:	46bd      	mov	sp, r7
 8001386:	bd90      	pop	{r4, r7, pc}
 8001388:	240001f8 	.word	0x240001f8

0800138c <_ZNK12CasualNoises10TLV_Driver6getTagEm>:
private:
	NVM_Driver* 			mNVM_DriverPtr;						// Driver used for NVM access
	uint32_t				mFreeTLV_Index { 0xffffffff };		// Index of the first free/empty TLV
	uint32_t				mNVM_AfterEndIndex  { 0 };			// Index one after last available index

	inline uint32_t 		getTag(uint32_t index) const noexcept						{ return (*mNVM_DriverPtr)[index + 0]; }
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	6812      	ldr	r2, [r2, #0]
 80013a2:	6839      	ldr	r1, [r7, #0]
 80013a4:	4610      	mov	r0, r2
 80013a6:	4798      	blx	r3
 80013a8:	4603      	mov	r3, r0
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <_ZNK12CasualNoises10TLV_Driver6setTagEmm>:
	inline void				setTag(uint32_t index, uint32_t tag) const noexcept			{ (*mNVM_DriverPtr)[index + 0] = tag; }
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	68fa      	ldr	r2, [r7, #12]
 80013ca:	6812      	ldr	r2, [r2, #0]
 80013cc:	68b9      	ldr	r1, [r7, #8]
 80013ce:	4610      	mov	r0, r2
 80013d0:	4798      	blx	r3
 80013d2:	4602      	mov	r2, r0
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6013      	str	r3, [r2, #0]
 80013d8:	bf00      	nop
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>:
	inline uint32_t			getLength(uint32_t index) const noexcept					{ return (*mNVM_DriverPtr)[index + 1]; }
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	6810      	ldr	r0, [r2, #0]
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	3201      	adds	r2, #1
 80013fa:	4611      	mov	r1, r2
 80013fc:	4798      	blx	r3
 80013fe:	4603      	mov	r3, r0
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <_ZNK12CasualNoises10TLV_Driver9setLengthEmm>:
	inline void				setLength(uint32_t index, uint32_t length) const noexcept	{ (*mNVM_DriverPtr)[index + 1] = length; }
 800140a:	b580      	push	{r7, lr}
 800140c:	b084      	sub	sp, #16
 800140e:	af00      	add	r7, sp, #0
 8001410:	60f8      	str	r0, [r7, #12]
 8001412:	60b9      	str	r1, [r7, #8]
 8001414:	607a      	str	r2, [r7, #4]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	6810      	ldr	r0, [r2, #0]
 8001422:	68ba      	ldr	r2, [r7, #8]
 8001424:	3201      	adds	r2, #1
 8001426:	4611      	mov	r1, r2
 8001428:	4798      	blx	r3
 800142a:	4602      	mov	r2, r0
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6013      	str	r3, [r2, #0]
 8001430:	bf00      	nop
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <_ZNK12CasualNoises10TLV_Driver8getValueEm>:
	inline uint32_t			getValue(uint32_t index) const noexcept						{ return (*mNVM_DriverPtr)[index + 2]; }
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	6810      	ldr	r0, [r2, #0]
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	3202      	adds	r2, #2
 8001452:	4611      	mov	r1, r2
 8001454:	4798      	blx	r3
 8001456:	4603      	mov	r3, r0
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4618      	mov	r0, r3
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <_ZNK12CasualNoises10TLV_Driver8setValueEmm>:
	inline void				setValue(uint32_t index, uint32_t value) const noexcept		{ (*mNVM_DriverPtr)[index + 2] = value; }
 8001462:	b580      	push	{r7, lr}
 8001464:	b084      	sub	sp, #16
 8001466:	af00      	add	r7, sp, #0
 8001468:	60f8      	str	r0, [r7, #12]
 800146a:	60b9      	str	r1, [r7, #8]
 800146c:	607a      	str	r2, [r7, #4]
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	6810      	ldr	r0, [r2, #0]
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	3202      	adds	r2, #2
 800147e:	4611      	mov	r1, r2
 8001480:	4798      	blx	r3
 8001482:	4602      	mov	r2, r0
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6013      	str	r3, [r2, #0]
 8001488:	bf00      	nop
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE>:
//==============================================================================
//          TLV_Driver()
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
TLV_Driver::TLV_Driver(NVM_Driver* inNVM_DriverPtr) :
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
		mNVM_DriverPtr(inNVM_DriverPtr)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	683a      	ldr	r2, [r7, #0]
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
{

	// First word should be the magic code
	uint32_t magic = (*mNVM_DriverPtr)[0];
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	6812      	ldr	r2, [r2, #0]
 80014ba:	2100      	movs	r1, #0
 80014bc:	4610      	mov	r0, r2
 80014be:	4798      	blx	r3
 80014c0:	4603      	mov	r3, r0
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	60fb      	str	r3, [r7, #12]
	if (magic != cMagicCode)
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	4a1a      	ldr	r2, [pc, #104]	@ (8001534 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa4>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d017      	beq.n	80014fe <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0x6e>
	{

		// Erase all devices if magic was not found
		mNVM_DriverPtr->eraseAllDevices();
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	3304      	adds	r3, #4
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4610      	mov	r0, r2
 80014de:	4798      	blx	r3

		// Initialise NVM / create first free TLV
		(*mNVM_DriverPtr)[0] = cMagicCode;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	6812      	ldr	r2, [r2, #0]
 80014ec:	2100      	movs	r1, #0
 80014ee:	4610      	mov	r0, r2
 80014f0:	4798      	blx	r3
 80014f2:	4603      	mov	r3, r0
 80014f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001534 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa4>)
 80014f6:	601a      	str	r2, [r3, #0]
		deleteAllTLVs();
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f000 f81f 	bl	800153c <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEv>

	}

	// NVM space ends here
	mNVM_AfterEndIndex = mNVM_DriverPtr->getTotalCapacity() / 4;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	3310      	adds	r3, #16
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4610      	mov	r0, r2
 800150e:	4798      	blx	r3
 8001510:	4603      	mov	r3, r0
 8001512:	089a      	lsrs	r2, r3, #2
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	609a      	str	r2, [r3, #8]

	// Find first empty TLV
	mFreeTLV_Index = TLV_Driver::findNextTLV (cFreeTLV_Tag, 0);
 8001518:	2200      	movs	r2, #0
 800151a:	4907      	ldr	r1, [pc, #28]	@ (8001538 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa8>)
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f000 f845 	bl	80015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 8001522:	4602      	mov	r2, r0
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	605a      	str	r2, [r3, #4]

}
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	4618      	mov	r0, r3
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	23122025 	.word	0x23122025
 8001538:	65657246 	.word	0x65657246

0800153c <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEv>:
// Delete all TLV's by creating a large free TLV as the first one in NVM
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
void TLV_Driver::deleteAllTLVs()
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	// Replace the first tag with a FREE tag
	uint32_t freeSpace = (mNVM_DriverPtr->getTotalCapacity() / 4) - 1;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	3310      	adds	r3, #16
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4610      	mov	r0, r2
 8001554:	4798      	blx	r3
 8001556:	4603      	mov	r3, r0
 8001558:	089b      	lsrs	r3, r3, #2
 800155a:	3b01      	subs	r3, #1
 800155c:	60fb      	str	r3, [r7, #12]
	(*mNVM_DriverPtr)[1] = cFreeTLV_Tag;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	6812      	ldr	r2, [r2, #0]
 800156a:	2101      	movs	r1, #1
 800156c:	4610      	mov	r0, r2
 800156e:	4798      	blx	r3
 8001570:	4603      	mov	r3, r0
 8001572:	4a0d      	ldr	r2, [pc, #52]	@ (80015a8 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEv+0x6c>)
 8001574:	601a      	str	r2, [r3, #0]
	(*mNVM_DriverPtr)[2] = freeSpace;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	6812      	ldr	r2, [r2, #0]
 8001582:	2102      	movs	r1, #2
 8001584:	4610      	mov	r0, r2
 8001586:	4798      	blx	r3
 8001588:	4602      	mov	r2, r0
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	6013      	str	r3, [r2, #0]
	mNVM_DriverPtr->flushSectorCache();
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	3308      	adds	r3, #8
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4610      	mov	r0, r2
 800159e:	4798      	blx	r3

}
 80015a0:	bf00      	nop
 80015a2:	3710      	adds	r7, #16
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	65657246 	.word	0x65657246

080015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>:
// index = 0: start at the start of NVM space
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
uint32_t TLV_Driver::findNextTLV (uint32_t tag, uint32_t index)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	607a      	str	r2, [r7, #4]

	// Skip current TLV or start from the first one?
	if (index < 1)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d102      	bne.n	80015c4 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x18>
		index = 1;
 80015be:	2301      	movs	r3, #1
 80015c0:	607b      	str	r3, [r7, #4]
 80015c2:	e016      	b.n	80015f2 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x46>
	else
		index += getLength(index);
 80015c4:	6879      	ldr	r1, [r7, #4]
 80015c6:	68f8      	ldr	r0, [r7, #12]
 80015c8:	f7ff ff0a 	bl	80013e0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 80015cc:	4602      	mov	r2, r0
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4413      	add	r3, r2
 80015d2:	607b      	str	r3, [r7, #4]

	// Find TLV until end of NVM space
	while ((index < mNVM_AfterEndIndex) &&
 80015d4:	e00d      	b.n	80015f2 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x46>
			(getTag(index) != tag))
	{
		uint32_t step = getLength(index);
 80015d6:	6879      	ldr	r1, [r7, #4]
 80015d8:	68f8      	ldr	r0, [r7, #12]
 80015da:	f7ff ff01 	bl	80013e0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 80015de:	6178      	str	r0, [r7, #20]
		if (step ==0)
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d101      	bne.n	80015ea <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x3e>
			return 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	e01d      	b.n	8001626 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x7a>
		index += step;
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	4413      	add	r3, r2
 80015f0:	607b      	str	r3, [r7, #4]
	while ((index < mNVM_AfterEndIndex) &&
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d209      	bcs.n	8001610 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x64>
			(getTag(index) != tag))
 80015fc:	6879      	ldr	r1, [r7, #4]
 80015fe:	68f8      	ldr	r0, [r7, #12]
 8001600:	f7ff fec4 	bl	800138c <_ZNK12CasualNoises10TLV_Driver6getTagEm>
 8001604:	4602      	mov	r2, r0
	while ((index < mNVM_AfterEndIndex) &&
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	4293      	cmp	r3, r2
 800160a:	d001      	beq.n	8001610 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x64>
 800160c:	2301      	movs	r3, #1
 800160e:	e000      	b.n	8001612 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x66>
 8001610:	2300      	movs	r3, #0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d1df      	bne.n	80015d6 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x2a>
	}

	// Return index if TLV found
	if (index >= mNVM_AfterEndIndex)
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	429a      	cmp	r2, r3
 800161e:	d301      	bcc.n	8001624 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x78>
		return 0;
 8001620:	2300      	movs	r3, #0
 8001622:	e000      	b.n	8001626 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x7a>
	else
		return index;
 8001624:	687b      	ldr	r3, [r7, #4]

}
 8001626:	4618      	mov	r0, r3
 8001628:	3718      	adds	r7, #24
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm>:
//  CasualNoises    30/10/2023  First implementation
//  CasualNoises    24/12/2025	Bug fix
//
//==============================================================================
bool TLV_Driver::addTLV(uint32_t tag, uint32_t length, uint32_t* valuePtr)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b088      	sub	sp, #32
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
 800163c:	603b      	str	r3, [r7, #0]

	// Find free TLV that is large enough
	uint32_t index = findNextTLV (cFreeTLV_Tag, 0);
 800163e:	2200      	movs	r2, #0
 8001640:	493c      	ldr	r1, [pc, #240]	@ (8001734 <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0x104>)
 8001642:	68f8      	ldr	r0, [r7, #12]
 8001644:	f7ff ffb2 	bl	80015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 8001648:	61f8      	str	r0, [r7, #28]
	while (index != 0)
 800164a:	e013      	b.n	8001674 <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0x44>
	{
		if (getLength(index) >= length + 2)
 800164c:	69f9      	ldr	r1, [r7, #28]
 800164e:	68f8      	ldr	r0, [r7, #12]
 8001650:	f7ff fec6 	bl	80013e0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 8001654:	4602      	mov	r2, r0
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	3302      	adds	r3, #2
 800165a:	429a      	cmp	r2, r3
 800165c:	bf2c      	ite	cs
 800165e:	2301      	movcs	r3, #1
 8001660:	2300      	movcc	r3, #0
 8001662:	b2db      	uxtb	r3, r3
 8001664:	2b00      	cmp	r3, #0
 8001666:	d109      	bne.n	800167c <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0x4c>
			break;
		index = findNextTLV (cFreeTLV_Tag, index);
 8001668:	69fa      	ldr	r2, [r7, #28]
 800166a:	4932      	ldr	r1, [pc, #200]	@ (8001734 <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0x104>)
 800166c:	68f8      	ldr	r0, [r7, #12]
 800166e:	f7ff ff9d 	bl	80015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 8001672:	61f8      	str	r0, [r7, #28]
	while (index != 0)
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1e8      	bne.n	800164c <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0x1c>
 800167a:	e000      	b.n	800167e <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0x4e>
			break;
 800167c:	bf00      	nop
	}
	if (index == 0)
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d101      	bne.n	8001688 <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0x58>
		return false;
 8001684:	2300      	movs	r3, #0
 8001686:	e050      	b.n	800172a <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0xfa>

	// Create a new free TLV after this one
	if (getLength(index) > (length + 8))
 8001688:	69f9      	ldr	r1, [r7, #28]
 800168a:	68f8      	ldr	r0, [r7, #12]
 800168c:	f7ff fea8 	bl	80013e0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 8001690:	4602      	mov	r2, r0
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	3308      	adds	r3, #8
 8001696:	429a      	cmp	r2, r3
 8001698:	bf8c      	ite	hi
 800169a:	2301      	movhi	r3, #1
 800169c:	2300      	movls	r3, #0
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d016      	beq.n	80016d2 <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0xa2>
	{
		uint32_t newIndex = index + length + 2;
 80016a4:	69fa      	ldr	r2, [r7, #28]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4413      	add	r3, r2
 80016aa:	3302      	adds	r3, #2
 80016ac:	617b      	str	r3, [r7, #20]
		setTag(newIndex, cFreeTLV_Tag);
 80016ae:	4a21      	ldr	r2, [pc, #132]	@ (8001734 <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0x104>)
 80016b0:	6979      	ldr	r1, [r7, #20]
 80016b2:	68f8      	ldr	r0, [r7, #12]
 80016b4:	f7ff fe7e 	bl	80013b4 <_ZNK12CasualNoises10TLV_Driver6setTagEmm>
		setLength(newIndex, getLength(index) - length - 2);
 80016b8:	69f9      	ldr	r1, [r7, #28]
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f7ff fe90 	bl	80013e0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 80016c0:	4602      	mov	r2, r0
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	3b02      	subs	r3, #2
 80016c8:	461a      	mov	r2, r3
 80016ca:	6979      	ldr	r1, [r7, #20]
 80016cc:	68f8      	ldr	r0, [r7, #12]
 80016ce:	f7ff fe9c 	bl	800140a <_ZNK12CasualNoises10TLV_Driver9setLengthEmm>
	}

	// Create new tag
	setTag(index, tag);
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	69f9      	ldr	r1, [r7, #28]
 80016d6:	68f8      	ldr	r0, [r7, #12]
 80016d8:	f7ff fe6c 	bl	80013b4 <_ZNK12CasualNoises10TLV_Driver6setTagEmm>
	setLength(index, length + 2);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3302      	adds	r3, #2
 80016e0:	461a      	mov	r2, r3
 80016e2:	69f9      	ldr	r1, [r7, #28]
 80016e4:	68f8      	ldr	r0, [r7, #12]
 80016e6:	f7ff fe90 	bl	800140a <_ZNK12CasualNoises10TLV_Driver9setLengthEmm>
	for (uint32_t i = 0; i < length; ++i)
 80016ea:	2300      	movs	r3, #0
 80016ec:	61bb      	str	r3, [r7, #24]
 80016ee:	e00e      	b.n	800170e <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0xde>
	{
		setValue(index + i, valuePtr[i]);
 80016f0:	69fa      	ldr	r2, [r7, #28]
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	18d1      	adds	r1, r2, r3
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	683a      	ldr	r2, [r7, #0]
 80016fc:	4413      	add	r3, r2
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	461a      	mov	r2, r3
 8001702:	68f8      	ldr	r0, [r7, #12]
 8001704:	f7ff fead 	bl	8001462 <_ZNK12CasualNoises10TLV_Driver8setValueEmm>
	for (uint32_t i = 0; i < length; ++i)
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	3301      	adds	r3, #1
 800170c:	61bb      	str	r3, [r7, #24]
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	429a      	cmp	r2, r3
 8001714:	d3ec      	bcc.n	80016f0 <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm+0xc0>
	}

	// Save changes into the flash devices
	mNVM_DriverPtr->flushSectorCache();
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	3308      	adds	r3, #8
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4610      	mov	r0, r2
 8001726:	4798      	blx	r3

	// Mission successful
	return true;
 8001728:	2301      	movs	r3, #1

}
 800172a:	4618      	mov	r0, r3
 800172c:	3720      	adds	r7, #32
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	65657246 	.word	0x65657246

08001738 <_ZN12CasualNoises10TLV_Driver7readTLVEmmPm>:
// Return: no of words read
//
//  CasualNoises    23/12/2024  First implementation
//==============================================================================
uint32_t TLV_Driver::readTLV(uint32_t index, uint32_t length, uint32_t* valuePtr)
{
 8001738:	b590      	push	{r4, r7, lr}
 800173a:	b087      	sub	sp, #28
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	607a      	str	r2, [r7, #4]
 8001744:	603b      	str	r3, [r7, #0]
	uint32_t tlvLength = getLength(index) - 2;
 8001746:	68b9      	ldr	r1, [r7, #8]
 8001748:	68f8      	ldr	r0, [r7, #12]
 800174a:	f7ff fe49 	bl	80013e0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 800174e:	4603      	mov	r3, r0
 8001750:	3b02      	subs	r3, #2
 8001752:	617b      	str	r3, [r7, #20]
	if (tlvLength > length)
 8001754:	697a      	ldr	r2, [r7, #20]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	429a      	cmp	r2, r3
 800175a:	d901      	bls.n	8001760 <_ZN12CasualNoises10TLV_Driver7readTLVEmmPm+0x28>
		tlvLength = length;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	617b      	str	r3, [r7, #20]
	for (uint32_t i = 0; i < tlvLength; ++i)
 8001760:	2300      	movs	r3, #0
 8001762:	613b      	str	r3, [r7, #16]
 8001764:	e00e      	b.n	8001784 <_ZN12CasualNoises10TLV_Driver7readTLVEmmPm+0x4c>
	{
		valuePtr[i] = getValue(index + i);
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	18d1      	adds	r1, r2, r3
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	683a      	ldr	r2, [r7, #0]
 8001772:	18d4      	adds	r4, r2, r3
 8001774:	68f8      	ldr	r0, [r7, #12]
 8001776:	f7ff fe5f 	bl	8001438 <_ZNK12CasualNoises10TLV_Driver8getValueEm>
 800177a:	4603      	mov	r3, r0
 800177c:	6023      	str	r3, [r4, #0]
	for (uint32_t i = 0; i < tlvLength; ++i)
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	3301      	adds	r3, #1
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	693a      	ldr	r2, [r7, #16]
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	429a      	cmp	r2, r3
 800178a:	d3ec      	bcc.n	8001766 <_ZN12CasualNoises10TLV_Driver7readTLVEmmPm+0x2e>
	}
	return tlvLength;
 800178c:	697b      	ldr	r3, [r7, #20]
}
 800178e:	4618      	mov	r0, r3
 8001790:	371c      	adds	r7, #28
 8001792:	46bd      	mov	sp, r7
 8001794:	bd90      	pop	{r4, r7, pc}
	...

08001798 <_ZN12CasualNoises10TLV_Driver9deleteTLVEmb>:
//			  true  -> delete all TLV's with the given tag
//
//  CasualNoises    31/10/2023  First implementation
//==============================================================================
void TLV_Driver::deleteTLV(uint32_t tag, bool deleteAll)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	4613      	mov	r3, r2
 80017a4:	71fb      	strb	r3, [r7, #7]

	bool proceed = true;
 80017a6:	2301      	movs	r3, #1
 80017a8:	75fb      	strb	r3, [r7, #23]
	uint32_t index = findNextTLV (tag, 0);
 80017aa:	2200      	movs	r2, #0
 80017ac:	68b9      	ldr	r1, [r7, #8]
 80017ae:	68f8      	ldr	r0, [r7, #12]
 80017b0:	f7ff fefc 	bl	80015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 80017b4:	6138      	str	r0, [r7, #16]
	while ((index != 0) && proceed)
 80017b6:	e00c      	b.n	80017d2 <_ZN12CasualNoises10TLV_Driver9deleteTLVEmb+0x3a>
	{
		setTag(index, cFreeTLV_Tag);
 80017b8:	4a0f      	ldr	r2, [pc, #60]	@ (80017f8 <_ZN12CasualNoises10TLV_Driver9deleteTLVEmb+0x60>)
 80017ba:	6939      	ldr	r1, [r7, #16]
 80017bc:	68f8      	ldr	r0, [r7, #12]
 80017be:	f7ff fdf9 	bl	80013b4 <_ZNK12CasualNoises10TLV_Driver6setTagEmm>
		index = findNextTLV (tag, index);
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	68b9      	ldr	r1, [r7, #8]
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	f7ff fef0 	bl	80015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 80017cc:	6138      	str	r0, [r7, #16]
		proceed = deleteAll;
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	75fb      	strb	r3, [r7, #23]
	while ((index != 0) && proceed)
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d002      	beq.n	80017de <_ZN12CasualNoises10TLV_Driver9deleteTLVEmb+0x46>
 80017d8:	7dfb      	ldrb	r3, [r7, #23]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1ec      	bne.n	80017b8 <_ZN12CasualNoises10TLV_Driver9deleteTLVEmb+0x20>
	}

	// ToDo join with next free tlv if there is one

	// Save changes into the flash devices
	mNVM_DriverPtr->flushSectorCache();
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	3308      	adds	r3, #8
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4610      	mov	r0, r2
 80017ee:	4798      	blx	r3

}
 80017f0:	bf00      	nop
 80017f2:	3718      	adds	r7, #24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	65657246 	.word	0x65657246

080017fc <_ZN12CasualNoises10TLV_Driver9updateTLVEmmPm>:
// 	otherwise, update the TLV in location
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
bool TLV_Driver::updateTLV(uint32_t index, uint32_t length, uint32_t* valuePtr)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
 8001808:	603b      	str	r3, [r7, #0]
	uint32_t tag = getTag(index);
 800180a:	68b9      	ldr	r1, [r7, #8]
 800180c:	68f8      	ldr	r0, [r7, #12]
 800180e:	f7ff fdbd 	bl	800138c <_ZNK12CasualNoises10TLV_Driver6getTagEm>
 8001812:	6178      	str	r0, [r7, #20]
	setTag(index, cFreeTLV_Tag);
 8001814:	4a08      	ldr	r2, [pc, #32]	@ (8001838 <_ZN12CasualNoises10TLV_Driver9updateTLVEmmPm+0x3c>)
 8001816:	68b9      	ldr	r1, [r7, #8]
 8001818:	68f8      	ldr	r0, [r7, #12]
 800181a:	f7ff fdcb 	bl	80013b4 <_ZNK12CasualNoises10TLV_Driver6setTagEmm>
	bool res = addTLV(tag, length, valuePtr);
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	6979      	ldr	r1, [r7, #20]
 8001824:	68f8      	ldr	r0, [r7, #12]
 8001826:	f7ff ff03 	bl	8001630 <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm>
 800182a:	4603      	mov	r3, r0
 800182c:	74fb      	strb	r3, [r7, #19]
	return res;
 800182e:	7cfb      	ldrb	r3, [r7, #19]
}
 8001830:	4618      	mov	r0, r3
 8001832:	3718      	adds	r7, #24
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	65657246 	.word	0x65657246

0800183c <_ZN12CasualNoises10TLV_Driver16getTotalNoOfTLVsEv>:
//		return 0 if the flash is inconsistent
//
//  CasualNoises    23/12/2025  First implementation
//==============================================================================
uint32_t TLV_Driver::getTotalNoOfTLVs()
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
	uint32_t index = 1;
 8001844:	2301      	movs	r3, #1
 8001846:	617b      	str	r3, [r7, #20]
	uint32_t count = 0;
 8001848:	2300      	movs	r3, #0
 800184a:	613b      	str	r3, [r7, #16]
	while (index <  mNVM_AfterEndIndex)
 800184c:	e010      	b.n	8001870 <_ZN12CasualNoises10TLV_Driver16getTotalNoOfTLVsEv+0x34>
	{
		count += 1;
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	3301      	adds	r3, #1
 8001852:	613b      	str	r3, [r7, #16]
		uint32_t step = getLength(index);
 8001854:	6979      	ldr	r1, [r7, #20]
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff fdc2 	bl	80013e0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 800185c:	60f8      	str	r0, [r7, #12]
		if (step == 0)
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d101      	bne.n	8001868 <_ZN12CasualNoises10TLV_Driver16getTotalNoOfTLVsEv+0x2c>
			return 0;
 8001864:	2300      	movs	r3, #0
 8001866:	e011      	b.n	800188c <_ZN12CasualNoises10TLV_Driver16getTotalNoOfTLVsEv+0x50>
		index += step;
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	4413      	add	r3, r2
 800186e:	617b      	str	r3, [r7, #20]
	while (index <  mNVM_AfterEndIndex)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	697a      	ldr	r2, [r7, #20]
 8001876:	429a      	cmp	r2, r3
 8001878:	d3e9      	bcc.n	800184e <_ZN12CasualNoises10TLV_Driver16getTotalNoOfTLVsEv+0x12>
	}
	if (index > (mNVM_AfterEndIndex + 1))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	3301      	adds	r3, #1
 8001880:	697a      	ldr	r2, [r7, #20]
 8001882:	429a      	cmp	r2, r3
 8001884:	d901      	bls.n	800188a <_ZN12CasualNoises10TLV_Driver16getTotalNoOfTLVsEv+0x4e>
		return 0;
 8001886:	2300      	movs	r3, #0
 8001888:	e000      	b.n	800188c <_ZN12CasualNoises10TLV_Driver16getTotalNoOfTLVsEv+0x50>
	return count;
 800188a:	693b      	ldr	r3, [r7, #16]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3718      	adds	r7, #24
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE>:
	//==============================================================================
	//          drawPixel()
	//
	//  CasualNoises    25/12/2024  First implementation
	//==============================================================================
	void drawPixel(int32_t x, int32_t y, eBitOperations op = eBitOperations::SetBitOp)
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
 80018a0:	603b      	str	r3, [r7, #0]
	{
		if ((x < 0) || (x >= cDisplayWidth) ||
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	db37      	blt.n	8001918 <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE+0x84>
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80018ac:	dc34      	bgt.n	8001918 <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE+0x84>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	db31      	blt.n	8001918 <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE+0x84>
			(y < 0) || (y >= cDisplayHeight))
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80018b8:	dc2e      	bgt.n	8001918 <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE+0x84>
			return;
		if (op == eBitOperations::SetBitOp)
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d108      	bne.n	80018d2 <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE+0x3e>
			mBitMap[x][y] = 0xff;
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	019b      	lsls	r3, r3, #6
 80018c6:	441a      	add	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4413      	add	r3, r2
 80018cc:	3304      	adds	r3, #4
 80018ce:	22ff      	movs	r2, #255	@ 0xff
 80018d0:	701a      	strb	r2, [r3, #0]
		if (op == eBitOperations::ClearBitOp)
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d108      	bne.n	80018ea <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE+0x56>
			mBitMap[x][y] = 0x00;
 80018d8:	68fa      	ldr	r2, [r7, #12]
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	019b      	lsls	r3, r3, #6
 80018de:	441a      	add	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4413      	add	r3, r2
 80018e4:	3304      	adds	r3, #4
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
		if (op == eBitOperations::InvertBitOp)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d114      	bne.n	800191a <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE+0x86>
			mBitMap[x][y] = 0xff - mBitMap[x][y];
 80018f0:	68fa      	ldr	r2, [r7, #12]
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	019b      	lsls	r3, r3, #6
 80018f6:	441a      	add	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4413      	add	r3, r2
 80018fc:	3304      	adds	r3, #4
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	43db      	mvns	r3, r3
 8001902:	b2d9      	uxtb	r1, r3
 8001904:	68fa      	ldr	r2, [r7, #12]
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	019b      	lsls	r3, r3, #6
 800190a:	441a      	add	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4413      	add	r3, r2
 8001910:	3304      	adds	r3, #4
 8001912:	460a      	mov	r2, r1
 8001914:	701a      	strb	r2, [r3, #0]
 8001916:	e000      	b.n	800191a <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE+0x86>
			return;
 8001918:	bf00      	nop
	}
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <_ZN12CasualNoises14SSD1309_Driver8drawRectEssttNS_14eBitOperationsE>:
	//==============================================================================
	//          drawRect()
	//
	//  CasualNoises    27/12/2024  First implementation
	//==============================================================================
	void drawRect(int16_t x, int16_t y, uint16_t w, uint16_t h,
 8001924:	b590      	push	{r4, r7, lr}
 8001926:	b087      	sub	sp, #28
 8001928:	af02      	add	r7, sp, #8
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	4608      	mov	r0, r1
 800192e:	4611      	mov	r1, r2
 8001930:	461a      	mov	r2, r3
 8001932:	4603      	mov	r3, r0
 8001934:	817b      	strh	r3, [r7, #10]
 8001936:	460b      	mov	r3, r1
 8001938:	813b      	strh	r3, [r7, #8]
 800193a:	4613      	mov	r3, r2
 800193c:	80fb      	strh	r3, [r7, #6]
			eBitOperations op = eBitOperations::SetBitOp)
	{
	  drawLine( x,     y,     x + w, y    , op );
 800193e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8001942:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 8001946:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800194a:	88fb      	ldrh	r3, [r7, #6]
 800194c:	18d4      	adds	r4, r2, r3
 800194e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001954:	9201      	str	r2, [sp, #4]
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	4623      	mov	r3, r4
 800195a:	4602      	mov	r2, r0
 800195c:	68f8      	ldr	r0, [r7, #12]
 800195e:	f000 f842 	bl	80019e6 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE>
	  drawLine( x,     y + h, x + w, y + h, op );
 8001962:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8001966:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800196a:	8c3b      	ldrh	r3, [r7, #32]
 800196c:	18d0      	adds	r0, r2, r3
 800196e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001972:	88fb      	ldrh	r3, [r7, #6]
 8001974:	18d4      	adds	r4, r2, r3
 8001976:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800197a:	8c3b      	ldrh	r3, [r7, #32]
 800197c:	4413      	add	r3, r2
 800197e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001980:	9201      	str	r2, [sp, #4]
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	4623      	mov	r3, r4
 8001986:	4602      	mov	r2, r0
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f000 f82c 	bl	80019e6 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE>
	  drawLine( x,     y,     x,     y + h, op );
 800198e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8001992:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 8001996:	f9b7 400a 	ldrsh.w	r4, [r7, #10]
 800199a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800199e:	8c3b      	ldrh	r3, [r7, #32]
 80019a0:	4413      	add	r3, r2
 80019a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019a4:	9201      	str	r2, [sp, #4]
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	4623      	mov	r3, r4
 80019aa:	4602      	mov	r2, r0
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	f000 f81a 	bl	80019e6 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE>
	  drawLine( x + w, y,     x + w, y + h, op );
 80019b2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80019b6:	88fb      	ldrh	r3, [r7, #6]
 80019b8:	18d1      	adds	r1, r2, r3
 80019ba:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 80019be:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80019c2:	88fb      	ldrh	r3, [r7, #6]
 80019c4:	18d4      	adds	r4, r2, r3
 80019c6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80019ca:	8c3b      	ldrh	r3, [r7, #32]
 80019cc:	4413      	add	r3, r2
 80019ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019d0:	9201      	str	r2, [sp, #4]
 80019d2:	9300      	str	r3, [sp, #0]
 80019d4:	4623      	mov	r3, r4
 80019d6:	4602      	mov	r2, r0
 80019d8:	68f8      	ldr	r0, [r7, #12]
 80019da:	f000 f804 	bl	80019e6 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE>
	}
 80019de:	bf00      	nop
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd90      	pop	{r4, r7, pc}

080019e6 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE>:
	//==============================================================================
	//          drawLine()
	//
	//  CasualNoises    26/12/2024  First implementation
	//==============================================================================
	void drawLine(int32_t x0, int32_t y0, int32_t x1, int32_t y1, eBitOperations op = eBitOperations::SetBitOp)
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b08e      	sub	sp, #56	@ 0x38
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
 80019f2:	603b      	str	r3, [r7, #0]
	{
		float dx = x1 - x0;
 80019f4:	683a      	ldr	r2, [r7, #0]
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	ee07 3a90 	vmov	s15, r3
 80019fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a02:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		float dy = y1 - y0;
 8001a06:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	ee07 3a90 	vmov	s15, r3
 8001a10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a14:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

		// vertical line?
		if (dx == 0)
 8001a18:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a1c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a24:	d121      	bne.n	8001a6a <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x84>
		{
			if (dy == 0)
 8001a26:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001a2a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a32:	f000 80f4 	beq.w	8001c1e <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x238>
				return;
			for (int32_t i = abs(dy); i >= 0; --i)
 8001a36:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001a3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a3e:	ee17 1a90 	vmov	r1, s15
 8001a42:	68f8      	ldr	r0, [r7, #12]
 8001a44:	f000 f907 	bl	8001c56 <_ZN12CasualNoises14SSD1309_Driver3absEl>
 8001a48:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8001a4a:	e00a      	b.n	8001a62 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x7c>
			{
				drawPixel(x0, y0 + i, op);
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a52:	441a      	add	r2, r3
 8001a54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a56:	68f8      	ldr	r0, [r7, #12]
 8001a58:	f7ff ff1c 	bl	8001894 <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE>
			for (int32_t i = abs(dy); i >= 0; --i)
 8001a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	daf1      	bge.n	8001a4c <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x66>
			}
		return;
 8001a68:	e0dc      	b.n	8001c24 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x23e>
		}

		// horizontal line?
		else if (dy == 0)
 8001a6a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001a6e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a76:	d121      	bne.n	8001abc <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0xd6>
		{
			if (dx == 0)
 8001a78:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a7c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a84:	f000 80cd 	beq.w	8001c22 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x23c>
				return;
			for (int32_t i = abs(dx); i >= 0; --i)
 8001a88:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a90:	ee17 1a90 	vmov	r1, s15
 8001a94:	68f8      	ldr	r0, [r7, #12]
 8001a96:	f000 f8de 	bl	8001c56 <_ZN12CasualNoises14SSD1309_Driver3absEl>
 8001a9a:	62b8      	str	r0, [r7, #40]	@ 0x28
 8001a9c:	e00a      	b.n	8001ab4 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0xce>
			{
				drawPixel(x0 + i, y0, op);
 8001a9e:	68ba      	ldr	r2, [r7, #8]
 8001aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aa2:	18d1      	adds	r1, r2, r3
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001aa8:	68f8      	ldr	r0, [r7, #12]
 8001aaa:	f7ff fef3 	bl	8001894 <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE>
			for (int32_t i = abs(dx); i >= 0; --i)
 8001aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	daf1      	bge.n	8001a9e <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0xb8>
			}
			return;
 8001aba:	e0b3      	b.n	8001c24 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x23e>
		}

		// Quadrant #1
		if (dx > dy)
 8001abc:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001ac0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001ac4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001acc:	dd53      	ble.n	8001b76 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x190>
		{
			if (dx < 0)
 8001ace:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001ad2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ada:	d51f      	bpl.n	8001b1c <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x136>
			{
				swap(&x0, &x1);
 8001adc:	463a      	mov	r2, r7
 8001ade:	f107 0308 	add.w	r3, r7, #8
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	68f8      	ldr	r0, [r7, #12]
 8001ae6:	f000 f8a0 	bl	8001c2a <_ZN12CasualNoises14SSD1309_Driver4swapEPlS1_>
				swap(&y0, &y1);
 8001aea:	1d3b      	adds	r3, r7, #4
 8001aec:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001af0:	4619      	mov	r1, r3
 8001af2:	68f8      	ldr	r0, [r7, #12]
 8001af4:	f000 f899 	bl	8001c2a <_ZN12CasualNoises14SSD1309_Driver4swapEPlS1_>
				dx = x1 - x0;
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b06:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
				dy = y1 - y0;
 8001b0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	ee07 3a90 	vmov	s15, r3
 8001b14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b18:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
			}
			float step = dy / dx;
 8001b1c:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8001b20:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001b24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b28:	edc7 7a04 	vstr	s15, [r7, #16]
			float y = y0;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	ee07 3a90 	vmov	s15, r3
 8001b32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b36:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			for (int32_t x = x0; x <= x1; ++x)
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	623b      	str	r3, [r7, #32]
 8001b3e:	e015      	b.n	8001b6c <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x186>
			{
				drawPixel(x, y, op);
 8001b40:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001b44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b4a:	ee17 2a90 	vmov	r2, s15
 8001b4e:	6a39      	ldr	r1, [r7, #32]
 8001b50:	68f8      	ldr	r0, [r7, #12]
 8001b52:	f7ff fe9f 	bl	8001894 <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE>
				y += step;
 8001b56:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001b5a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b62:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			for (int32_t x = x0; x <= x1; ++x)
 8001b66:	6a3b      	ldr	r3, [r7, #32]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	623b      	str	r3, [r7, #32]
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	6a3a      	ldr	r2, [r7, #32]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	dde5      	ble.n	8001b40 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x15a>
 8001b74:	e056      	b.n	8001c24 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x23e>
			}
		} else

		// Quadrant #2
		{
			if (dy < 0)
 8001b76:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001b7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b82:	d51f      	bpl.n	8001bc4 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x1de>
			{
				swap(&x0, &x1);
 8001b84:	463a      	mov	r2, r7
 8001b86:	f107 0308 	add.w	r3, r7, #8
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	68f8      	ldr	r0, [r7, #12]
 8001b8e:	f000 f84c 	bl	8001c2a <_ZN12CasualNoises14SSD1309_Driver4swapEPlS1_>
				swap(&y0, &y1);
 8001b92:	1d3b      	adds	r3, r7, #4
 8001b94:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001b98:	4619      	mov	r1, r3
 8001b9a:	68f8      	ldr	r0, [r7, #12]
 8001b9c:	f000 f845 	bl	8001c2a <_ZN12CasualNoises14SSD1309_Driver4swapEPlS1_>
				dx = x1 - x0;
 8001ba0:	683a      	ldr	r2, [r7, #0]
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	ee07 3a90 	vmov	s15, r3
 8001baa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bae:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
				dy = y1 - y0;
 8001bb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	ee07 3a90 	vmov	s15, r3
 8001bbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bc0:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
			}
			float step = dx / dy;
 8001bc4:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8001bc8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001bcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bd0:	edc7 7a05 	vstr	s15, [r7, #20]
			float x = x0;
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	ee07 3a90 	vmov	s15, r3
 8001bda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bde:	edc7 7a07 	vstr	s15, [r7, #28]
			for (int32_t y = y0; y <= y1; ++y)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	61bb      	str	r3, [r7, #24]
 8001be6:	e015      	b.n	8001c14 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x22e>
			{
				drawPixel(x, y, op);
 8001be8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	ee17 1a90 	vmov	r1, s15
 8001bf8:	68f8      	ldr	r0, [r7, #12]
 8001bfa:	f7ff fe4b 	bl	8001894 <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE>
				x += step;
 8001bfe:	ed97 7a07 	vldr	s14, [r7, #28]
 8001c02:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c0a:	edc7 7a07 	vstr	s15, [r7, #28]
			for (int32_t y = y0; y <= y1; ++y)
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	3301      	adds	r3, #1
 8001c12:	61bb      	str	r3, [r7, #24]
 8001c14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	dde5      	ble.n	8001be8 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x202>
 8001c1c:	e002      	b.n	8001c24 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x23e>
				return;
 8001c1e:	bf00      	nop
 8001c20:	e000      	b.n	8001c24 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE+0x23e>
				return;
 8001c22:	bf00      	nop
			}
		}

	}
 8001c24:	3738      	adds	r7, #56	@ 0x38
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <_ZN12CasualNoises14SSD1309_Driver4swapEPlS1_>:
	//==============================================================================
	//          swap()
	//
	//  CasualNoises    25/12/2024  First implementation
	//==============================================================================
	void swap(int32_t* p1, int32_t* p2)
 8001c2a:	b480      	push	{r7}
 8001c2c:	b087      	sub	sp, #28
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	60f8      	str	r0, [r7, #12]
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
	{
		int32_t tmp = *p1;
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	617b      	str	r3, [r7, #20]
		*p1 = *p2;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	601a      	str	r2, [r3, #0]
		*p2 = tmp;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	697a      	ldr	r2, [r7, #20]
 8001c48:	601a      	str	r2, [r3, #0]
	}
 8001c4a:	bf00      	nop
 8001c4c:	371c      	adds	r7, #28
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <_ZN12CasualNoises14SSD1309_Driver3absEl>:
	//==============================================================================
	//          abs()
	//
	//  CasualNoises    25/12/2024  First implementation
	//==============================================================================
	int32_t abs(int32_t v)
 8001c56:	b480      	push	{r7}
 8001c58:	b083      	sub	sp, #12
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
 8001c5e:	6039      	str	r1, [r7, #0]
	{
		if (v > 0)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	dd01      	ble.n	8001c6a <_ZN12CasualNoises14SSD1309_Driver3absEl+0x14>
			return v;
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	e001      	b.n	8001c6e <_ZN12CasualNoises14SSD1309_Driver3absEl+0x18>
		else
			return 0 - v;
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	425b      	negs	r3, r3
	}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <_ZN12CasualNoises6StringC1ERKS0_>:
	//          String ( const String& )
	//
	//  CasualNoises    14/12/2024  First implementation
	//==============================================================================
	/** Copy constructor */
	 String ( const String& other )
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b084      	sub	sp, #16
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	6039      	str	r1, [r7, #0]
	{
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	809a      	strh	r2, [r3, #4]
		mStringLength = other.mStringLength;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	889a      	ldrh	r2, [r3, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	809a      	strh	r2, [r3, #4]
		mStringPtr = (char*)pvPortMalloc(mStringLength);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	889b      	ldrh	r3, [r3, #4]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f015 fba5 	bl	80173ec <pvPortMalloc>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	601a      	str	r2, [r3, #0]
		for (uint16_t i = 0; i < mStringLength; ++i)
 8001ca8:	2300      	movs	r3, #0
 8001caa:	81fb      	strh	r3, [r7, #14]
 8001cac:	e00c      	b.n	8001cc8 <_ZN12CasualNoises6StringC1ERKS0_+0x4e>
			mStringPtr[i] = other.mStringPtr[i];
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	89fb      	ldrh	r3, [r7, #14]
 8001cb4:	441a      	add	r2, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6819      	ldr	r1, [r3, #0]
 8001cba:	89fb      	ldrh	r3, [r7, #14]
 8001cbc:	440b      	add	r3, r1
 8001cbe:	7812      	ldrb	r2, [r2, #0]
 8001cc0:	701a      	strb	r2, [r3, #0]
		for (uint16_t i = 0; i < mStringLength; ++i)
 8001cc2:	89fb      	ldrh	r3, [r7, #14]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	81fb      	strh	r3, [r7, #14]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	889b      	ldrh	r3, [r3, #4]
 8001ccc:	89fa      	ldrh	r2, [r7, #14]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d3ed      	bcc.n	8001cae <_ZN12CasualNoises6StringC1ERKS0_+0x34>
	}
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3710      	adds	r7, #16
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <_ZN12CasualNoises6StringD1Ev>:
	//==============================================================================
	//          ~String()
	//
	//  CasualNoises    02/08/2023  First implementation
	//==============================================================================
	 ~String()
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	{
		if (mStringPtr != nullptr)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d004      	beq.n	8001cf6 <_ZN12CasualNoises6StringD1Ev+0x1a>
			vPortFree(mStringPtr);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f015 fc49 	bl	8017588 <vPortFree>
		mStringPtr = nullptr;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
	}
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <_ZN12CasualNoises9Component14getLocalBoundsEv>:
	~Component() = default;

	virtual void paint(Graphics& g) noexcept = 0;
	void setBounds(uint32_t x, uint32_t y, uint32_t w, uint32_t h) noexcept;
	void setBounds(Rectangle<int>& bounds) noexcept;
	Rectangle<int>& getLocalBounds() noexcept			{ return mLocalBounds; }
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	330c      	adds	r3, #12
 8001d12:	4618      	mov	r0, r3
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr

08001d1e <_ZN12CasualNoises8Graphics9getScreenEv>:

	 Graphics() = delete;
	~Graphics() = default;

	Graphics(SSD1309_Driver* screen);
	SSD1309_Driver* getScreen() noexcept { return mScreen; }
 8001d1e:	b480      	push	{r7}
 8001d20:	b083      	sub	sp, #12
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
	...

08001d38 <_ZN12CasualNoises3BoxC1ENS_6StringE>:
//==============================================================================
//          Box()
//
//  CasualNoises    29/12/2025  First implementation
//==============================================================================
Box::Box(String name) :
 8001d38:	b590      	push	{r4, r7, lr}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
	Component (name)
 8001d42:	687c      	ldr	r4, [r7, #4]
 8001d44:	f107 0308 	add.w	r3, r7, #8
 8001d48:	6839      	ldr	r1, [r7, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff ff95 	bl	8001c7a <_ZN12CasualNoises6StringC1ERKS0_>
 8001d50:	f107 0308 	add.w	r3, r7, #8
 8001d54:	4619      	mov	r1, r3
 8001d56:	4620      	mov	r0, r4
 8001d58:	f000 fe2a 	bl	80029b0 <_ZN12CasualNoises9ComponentC1ENS_6StringE>
 8001d5c:	f107 0308 	add.w	r3, r7, #8
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff ffbb 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
 8001d66:	4a04      	ldr	r2, [pc, #16]	@ (8001d78 <_ZN12CasualNoises3BoxC1ENS_6StringE+0x40>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	601a      	str	r2, [r3, #0]
{
}
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3714      	adds	r7, #20
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd90      	pop	{r4, r7, pc}
 8001d76:	bf00      	nop
 8001d78:	0801c124 	.word	0x0801c124

08001d7c <_ZN12CasualNoises3Box5paintERNS_8GraphicsE>:
//	Paint the component
//
//  CasualNoises    29/12/2025  First implementation
//==============================================================================
void Box::paint(Graphics& g)
{
 8001d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d80:	b08a      	sub	sp, #40	@ 0x28
 8001d82:	af02      	add	r7, sp, #8
 8001d84:	6078      	str	r0, [r7, #4]
 8001d86:	6039      	str	r1, [r7, #0]
	SSD1309_Driver* screen = g.getScreen();
 8001d88:	6838      	ldr	r0, [r7, #0]
 8001d8a:	f7ff ffc8 	bl	8001d1e <_ZN12CasualNoises8Graphics9getScreenEv>
 8001d8e:	61f8      	str	r0, [r7, #28]
	Rectangle<int> bounds = getLocalBounds();
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff ffb7 	bl	8001d06 <_ZN12CasualNoises9Component14getLocalBoundsEv>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	f107 040c 	add.w	r4, r7, #12
 8001d9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001da0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	screen->drawRect(bounds.getX(), bounds.getY(), bounds.getWidth() - 1, bounds.getHeight() - 1);
 8001da4:	69fc      	ldr	r4, [r7, #28]
 8001da6:	f107 030c 	add.w	r3, r7, #12
 8001daa:	4618      	mov	r0, r3
 8001dac:	f000 f82a 	bl	8001e04 <_ZNK12CasualNoises9RectangleIiE4getXEv>
 8001db0:	4603      	mov	r3, r0
 8001db2:	b21d      	sxth	r5, r3
 8001db4:	f107 030c 	add.w	r3, r7, #12
 8001db8:	4618      	mov	r0, r3
 8001dba:	f000 f82f 	bl	8001e1c <_ZNK12CasualNoises9RectangleIiE4getYEv>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	b21e      	sxth	r6, r3
 8001dc2:	f107 030c 	add.w	r3, r7, #12
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f000 f834 	bl	8001e34 <_ZNK12CasualNoises9RectangleIiE8getWidthEv>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	fa1f f883 	uxth.w	r8, r3
 8001dd6:	f107 030c 	add.w	r3, r7, #12
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f000 f836 	bl	8001e4c <_ZNK12CasualNoises9RectangleIiE9getHeightEv>
 8001de0:	4603      	mov	r3, r0
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	3b01      	subs	r3, #1
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	2200      	movs	r2, #0
 8001dea:	9201      	str	r2, [sp, #4]
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	4643      	mov	r3, r8
 8001df0:	4632      	mov	r2, r6
 8001df2:	4629      	mov	r1, r5
 8001df4:	4620      	mov	r0, r4
 8001df6:	f7ff fd95 	bl	8001924 <_ZN12CasualNoises14SSD1309_Driver8drawRectEssttNS_14eBitOperationsE>
}
 8001dfa:	bf00      	nop
 8001dfc:	3720      	adds	r7, #32
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001e04 <_ZNK12CasualNoises9RectangleIiE4getXEv>:

    /** Returns true if the rectangle's values are all finite numbers, i.e. not NaN or infinity. */
    inline bool isFinite() const noexcept                           { return pos.isFinite() && isfinite (w) && isfinite (h); }

    /** Returns the x coordinate of the rectangle's left-hand-side. */
    inline ValueType getX() const noexcept                          { return pos.x; }
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4618      	mov	r0, r3
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <_ZNK12CasualNoises9RectangleIiE4getYEv>:

    /** Returns the y coordinate of the rectangle's top edge. */
    inline ValueType getY() const noexcept                          { return pos.y; }
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <_ZNK12CasualNoises9RectangleIiE8getWidthEv>:

    /** Returns the width of the rectangle. */
    inline ValueType getWidth() const noexcept                      { return w; }
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	4618      	mov	r0, r3
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <_ZNK12CasualNoises9RectangleIiE9getHeightEv>:

    /** Returns the height of the rectangle. */
    inline ValueType getHeight() const noexcept                     { return h; }
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <_ZN12CasualNoises6StringC1Ev>:
	 String() = default;
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	809a      	strh	r2, [r3, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <_ZN12CasualNoises6StringaSES0_>:
	//          operator=
	//
	//  CasualNoises    14/12/2024  First implementation
	//==============================================================================
    /** Assignment operator */
    void operator= (const String other) noexcept
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b084      	sub	sp, #16
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	6039      	str	r1, [r7, #0]
    {
    	if (mStringLength != other.mStringLength)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	889a      	ldrh	r2, [r3, #4]
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	889b      	ldrh	r3, [r3, #4]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d014      	beq.n	8001ec6 <_ZN12CasualNoises6StringaSES0_+0x40>
    	{
    		if (mStringPtr != nullptr)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d004      	beq.n	8001eae <_ZN12CasualNoises6StringaSES0_+0x28>
    			vPortFree(mStringPtr);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f015 fb6d 	bl	8017588 <vPortFree>
    		mStringLength = other.mStringLength;
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	889a      	ldrh	r2, [r3, #4]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	809a      	strh	r2, [r3, #4]
    		mStringPtr = (char*)pvPortMalloc(mStringLength);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	889b      	ldrh	r3, [r3, #4]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f015 fa96 	bl	80173ec <pvPortMalloc>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	601a      	str	r2, [r3, #0]
    	}
		for (uint32_t i = 0; i < mStringLength; ++i)
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	e00c      	b.n	8001ee6 <_ZN12CasualNoises6StringaSES0_+0x60>
			mStringPtr[i] = other.mStringPtr[i];
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	441a      	add	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6819      	ldr	r1, [r3, #0]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	440b      	add	r3, r1
 8001edc:	7812      	ldrb	r2, [r2, #0]
 8001ede:	701a      	strb	r2, [r3, #0]
		for (uint32_t i = 0; i < mStringLength; ++i)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	889b      	ldrh	r3, [r3, #4]
 8001eea:	461a      	mov	r2, r3
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d3ec      	bcc.n	8001ecc <_ZN12CasualNoises6StringaSES0_+0x46>
    }
 8001ef2:	bf00      	nop
 8001ef4:	bf00      	nop
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f000 f946 	bl	8002198 <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE12_Vector_implC1Ev>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ffeb 	bl	8001efc <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EEC1Ev>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <_ZN12CasualNoises8ComboBoxC1ENS_6StringE>:
//==============================================================================
//          ComboBox()
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
ComboBox::ComboBox(String name) :
 8001f30:	b590      	push	{r4, r7, lr}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
	Component (name)
 8001f3a:	687c      	ldr	r4, [r7, #4]
 8001f3c:	f107 0308 	add.w	r3, r7, #8
 8001f40:	6839      	ldr	r1, [r7, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff fe99 	bl	8001c7a <_ZN12CasualNoises6StringC1ERKS0_>
 8001f48:	f107 0308 	add.w	r3, r7, #8
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4620      	mov	r0, r4
 8001f50:	f000 fd2e 	bl	80029b0 <_ZN12CasualNoises9ComponentC1ENS_6StringE>
 8001f54:	f107 0308 	add.w	r3, r7, #8
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff febf 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
 8001f5e:	4a08      	ldr	r2, [pc, #32]	@ (8001f80 <_ZN12CasualNoises8ComboBoxC1ENS_6StringE+0x50>)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	621a      	str	r2, [r3, #32]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	3324      	adds	r3, #36	@ 0x24
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff ffd1 	bl	8001f16 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EEC1Ev>
{
}
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4618      	mov	r0, r3
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd90      	pop	{r4, r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	0801c130 	.word	0x0801c130

08001f84 <_ZN12CasualNoises8ComboBox5paintERNS_8GraphicsE>:
//	Paint the component
//
//  CasualNoises    29/12/2025  First implementation
//==============================================================================
void ComboBox::paint(Graphics& g)
{
 8001f84:	b590      	push	{r4, r7, lr}
 8001f86:	b08d      	sub	sp, #52	@ 0x34
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]

	// Set to default font when no font is specified
	if (mFontPtr == nullptr)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a1b      	ldr	r3, [r3, #32]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d102      	bne.n	8001f9c <_ZN12CasualNoises8ComboBox5paintERNS_8GraphicsE+0x18>
		mFontPtr = &font_7x10;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a1e      	ldr	r2, [pc, #120]	@ (8002014 <_ZN12CasualNoises8ComboBox5paintERNS_8GraphicsE+0x90>)
 8001f9a:	621a      	str	r2, [r3, #32]

	Rectangle<int> bounds = getLocalBounds();
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff feb1 	bl	8001d06 <_ZN12CasualNoises9Component14getLocalBoundsEv>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	f107 040c 	add.w	r4, r7, #12
 8001faa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t textHeight = mFontPtr->height + 1;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	785b      	ldrb	r3, [r3, #1]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t visibleItems = bounds.getHeight() / textHeight;
 8001fba:	f107 030c 	add.w	r3, r7, #12
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff ff44 	bl	8001e4c <_ZNK12CasualNoises9RectangleIiE9getHeightEv>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fce:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t spacing = (bounds.getHeight() - (visibleItems * mFontPtr->height + 1)) / 2;
 8001fd0:	f107 030c 	add.w	r3, r7, #12
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff ff39 	bl	8001e4c <_ZNK12CasualNoises9RectangleIiE9getHeightEv>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	461a      	mov	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	785b      	ldrb	r3, [r3, #1]
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fe8:	fb01 f303 	mul.w	r3, r1, r3
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	085b      	lsrs	r3, r3, #1
 8001ff2:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t leftIndent = mFontPtr->width + 1;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	623b      	str	r3, [r7, #32]



	uint32_t noItems = mItems.size();
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	3324      	adds	r3, #36	@ 0x24
 8002002:	4618      	mov	r0, r3
 8002004:	f000 f8b2 	bl	800216c <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE4sizeEv>
 8002008:	61f8      	str	r0, [r7, #28]

}
 800200a:	bf00      	nop
 800200c:	3734      	adds	r7, #52	@ 0x34
 800200e:	46bd      	mov	sp, r7
 8002010:	bd90      	pop	{r4, r7, pc}
 8002012:	bf00      	nop
 8002014:	0801c140 	.word	0x0801c140

08002018 <_ZN12CasualNoises8ComboBox7setFontEPKNS_5sFontE>:
//          setFont()
//
//  CasualNoises    29/12/2025  First implementation
//==============================================================================
void ComboBox::setFont(const sFont* fontPtr)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
	mFontPtr = fontPtr;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	621a      	str	r2, [r3, #32]
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <_ZN12CasualNoises13sComboBoxItemC1Ev>:

typedef struct
{
	String		text;
	uint32_t 	value;
} sComboBoxItem;
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff ff10 	bl	8001e64 <_ZN12CasualNoises6StringC1Ev>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4618      	mov	r0, r3
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <_ZN12CasualNoises13sComboBoxItemD1Ev>:
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff fe3f 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4618      	mov	r0, r3
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <_ZN12CasualNoises13sComboBoxItemC1ERKS0_>:
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	4611      	mov	r1, r2
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff fdfe 	bl	8001c7a <_ZN12CasualNoises6StringC1ERKS0_>
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	689a      	ldr	r2, [r3, #8]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	609a      	str	r2, [r3, #8]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4618      	mov	r0, r3
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <_ZN12CasualNoises8ComboBox7addItemENS_6StringEm>:
//          addItem()
//
//  CasualNoises    26/12/2025  First implementation
//==============================================================================
void ComboBox::addItem(String text, uint32_t value)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b092      	sub	sp, #72	@ 0x48
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
	sComboBoxItem item;
 800209c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff ffc7 	bl	8002034 <_ZN12CasualNoises13sComboBoxItemC1Ev>
	item.text	= text;
 80020a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020aa:	68b9      	ldr	r1, [r7, #8]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7ff fde4 	bl	8001c7a <_ZN12CasualNoises6StringC1ERKS0_>
 80020b2:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80020b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020ba:	4611      	mov	r1, r2
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff fee2 	bl	8001e86 <_ZN12CasualNoises6StringaSES0_>
 80020c2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fe08 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
	item.value	= value;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	637b      	str	r3, [r7, #52]	@ 0x34
	mItems.push_back(item);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	3324      	adds	r3, #36	@ 0x24
 80020d4:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80020d8:	4611      	mov	r1, r2
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 f86d 	bl	80021ba <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE9push_backERKS1_>

	for (auto item : mItems)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	3324      	adds	r3, #36	@ 0x24
 80020e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80020e6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80020e8:	f000 f8a6 	bl	8002238 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE5beginEv>
 80020ec:	4603      	mov	r3, r0
 80020ee:	61fb      	str	r3, [r7, #28]
 80020f0:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80020f2:	f000 f8b1 	bl	8002258 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE3endEv>
 80020f6:	4603      	mov	r3, r0
 80020f8:	61bb      	str	r3, [r7, #24]
 80020fa:	e024      	b.n	8002146 <_ZN12CasualNoises8ComboBox7addItemENS_6StringEm+0xb6>
 80020fc:	f107 031c 	add.w	r3, r7, #28
 8002100:	4618      	mov	r0, r3
 8002102:	f000 f8e3 	bl	80022cc <_ZNK9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEdeEv>
 8002106:	4602      	mov	r2, r0
 8002108:	f107 0320 	add.w	r3, r7, #32
 800210c:	4611      	mov	r1, r2
 800210e:	4618      	mov	r0, r3
 8002110:	f7ff ffaa 	bl	8002068 <_ZN12CasualNoises13sComboBoxItemC1ERKS0_>
	{
		String text 	= item.text;
 8002114:	f107 0220 	add.w	r2, r7, #32
 8002118:	f107 0310 	add.w	r3, r7, #16
 800211c:	4611      	mov	r1, r2
 800211e:	4618      	mov	r0, r3
 8002120:	f7ff fdab 	bl	8001c7a <_ZN12CasualNoises6StringC1ERKS0_>
		uint32_t value	= item.value;
 8002124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002126:	643b      	str	r3, [r7, #64]	@ 0x40
	}
 8002128:	f107 0310 	add.w	r3, r7, #16
 800212c:	4618      	mov	r0, r3
 800212e:	f7ff fdd5 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
 8002132:	f107 0320 	add.w	r3, r7, #32
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff ff89 	bl	800204e <_ZN12CasualNoises13sComboBoxItemD1Ev>
	for (auto item : mItems)
 800213c:	f107 031c 	add.w	r3, r7, #28
 8002140:	4618      	mov	r0, r3
 8002142:	f000 f8b2 	bl	80022aa <_ZN9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEppEv>
 8002146:	f107 0218 	add.w	r2, r7, #24
 800214a:	f107 031c 	add.w	r3, r7, #28
 800214e:	4611      	mov	r1, r2
 8002150:	4618      	mov	r0, r3
 8002152:	f000 f892 	bl	800227a <_ZN9__gnu_cxxneIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d1cf      	bne.n	80020fc <_ZN12CasualNoises8ComboBox7addItemENS_6StringEm+0x6c>

}
 800215c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff74 	bl	800204e <_ZN12CasualNoises13sComboBoxItemD1Ev>
 8002166:	3748      	adds	r7, #72	@ 0x48
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE4sizeEv>:

      // [23.2.4.2] capacity
      /**  Returns the number of elements in the %vector.  */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      size_type
      size() const _GLIBCXX_NOEXCEPT
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	109b      	asrs	r3, r3, #2
 8002180:	4a04      	ldr	r2, [pc, #16]	@ (8002194 <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE4sizeEv+0x28>)
 8002182:	fb02 f303 	mul.w	r3, r2, r3
 8002186:	4618      	mov	r0, r3
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	aaaaaaab 	.word	0xaaaaaaab

08002198 <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	60fb      	str	r3, [r7, #12]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f000 f89a 	bl	80022e4 <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE9push_backERKS1_>:
       *  done in constant time if the %vector has preallocated space
       *  available.
       */
      _GLIBCXX20_CONSTEXPR
      void
      push_back(const value_type& __x)
 80021ba:	b590      	push	{r4, r7, lr}
 80021bc:	b089      	sub	sp, #36	@ 0x24
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
 80021c2:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d026      	beq.n	800221e <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE9push_backERKS1_+0x64>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	61fa      	str	r2, [r7, #28]
 80021d8:	61bb      	str	r3, [r7, #24]
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	617b      	str	r3, [r7, #20]
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
		  _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{
#if __cplusplus <= 201703L
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80021de:	6978      	ldr	r0, [r7, #20]
 80021e0:	f000 f9da 	bl	8002598 <_ZSt7forwardIRKN12CasualNoises13sComboBoxItemEEOT_RNSt16remove_referenceIS4_E4typeE>
 80021e4:	4602      	mov	r2, r0
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	613b      	str	r3, [r7, #16]
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	60ba      	str	r2, [r7, #8]
      template<typename _Up, typename... _Args>
	__attribute__((__always_inline__))
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	4619      	mov	r1, r3
 80021f4:	200c      	movs	r0, #12
 80021f6:	f7fe fad7 	bl	80007a8 <_ZnwjPv>
 80021fa:	4604      	mov	r4, r0
 80021fc:	68b8      	ldr	r0, [r7, #8]
 80021fe:	f000 f9cb 	bl	8002598 <_ZSt7forwardIRKN12CasualNoises13sComboBoxItemEEOT_RNSt16remove_referenceIS4_E4typeE>
 8002202:	4603      	mov	r3, r0
 8002204:	4619      	mov	r1, r3
 8002206:	4620      	mov	r0, r4
 8002208:	f7ff ff2e 	bl	8002068 <_ZN12CasualNoises13sComboBoxItemC1ERKS0_>
 800220c:	bf00      	nop
#else
	  std::construct_at(__p, std::forward<_Args>(__args)...);
#endif
	}
 800220e:	bf00      	nop
				     __x);
	    ++this->_M_impl._M_finish;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f103 020c 	add.w	r2, r3, #12
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_GREW(1);
	  }
	else
	  _M_realloc_insert(end(), __x);
      }
 800221c:	e008      	b.n	8002230 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE9push_backERKS1_+0x76>
	  _M_realloc_insert(end(), __x);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 f81a 	bl	8002258 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE3endEv>
 8002224:	4603      	mov	r3, r0
 8002226:	683a      	ldr	r2, [r7, #0]
 8002228:	4619      	mov	r1, r3
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 f8a8 	bl	8002380 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
      }
 8002230:	bf00      	nop
 8002232:	3724      	adds	r7, #36	@ 0x24
 8002234:	46bd      	mov	sp, r7
 8002236:	bd90      	pop	{r4, r7, pc}

08002238 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	f107 030c 	add.w	r3, r7, #12
 8002246:	4611      	mov	r1, r2
 8002248:	4618      	mov	r0, r3
 800224a:	f000 f97d 	bl	8002548 <_ZN9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	4618      	mov	r0, r3
 8002252:	3710      	adds	r7, #16
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	1d1a      	adds	r2, r3, #4
 8002264:	f107 030c 	add.w	r3, r7, #12
 8002268:	4611      	mov	r1, r2
 800226a:	4618      	mov	r0, r3
 800226c:	f000 f96c 	bl	8002548 <_ZN9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	4618      	mov	r0, r3
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <_ZN9__gnu_cxxneIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    { return __lhs.base() != __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline bool
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 800227a:	b590      	push	{r4, r7, lr}
 800227c:	b083      	sub	sp, #12
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() != __rhs.base(); }
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f000 f96f 	bl	8002568 <_ZNK9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEE4baseEv>
 800228a:	4603      	mov	r3, r0
 800228c:	681c      	ldr	r4, [r3, #0]
 800228e:	6838      	ldr	r0, [r7, #0]
 8002290:	f000 f96a 	bl	8002568 <_ZNK9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEE4baseEv>
 8002294:	4603      	mov	r3, r0
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	429c      	cmp	r4, r3
 800229a:	bf14      	ite	ne
 800229c:	2301      	movne	r3, #1
 800229e:	2300      	moveq	r3, #0
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	4618      	mov	r0, r3
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd90      	pop	{r4, r7, pc}

080022aa <_ZN9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 80022aa:	b480      	push	{r7}
 80022ac:	b083      	sub	sp, #12
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
	++_M_current;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f103 020c 	add.w	r2, r3, #12
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	601a      	str	r2, [r3, #0]
	return *this;
 80022be:	687b      	ldr	r3, [r7, #4]
      }
 80022c0:	4618      	mov	r0, r3
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <_ZNK9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	601a      	str	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	605a      	str	r2, [r3, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	609a      	str	r2, [r3, #8]
	{ }
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4618      	mov	r0, r3
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 800230c:	b580      	push	{r7, lr}
 800230e:	b088      	sub	sp, #32
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
	if (__p)
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00b      	beq.n	8002336 <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE13_M_deallocateEPS1_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	61fb      	str	r3, [r7, #28]
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	61bb      	str	r3, [r7, #24]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 800232a:	697a      	ldr	r2, [r7, #20]
 800232c:	69b9      	ldr	r1, [r7, #24]
 800232e:	69f8      	ldr	r0, [r7, #28]
 8002330:	f000 f9e4 	bl	80026fc <_ZNSt15__new_allocatorIN12CasualNoises13sComboBoxItemEE10deallocateEPS1_j>
 8002334:	bf00      	nop
      }
 8002336:	bf00      	nop
 8002338:	3720      	adds	r7, #32
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 800233e:	b480      	push	{r7}
 8002340:	b083      	sub	sp, #12
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4618      	mov	r0, r3
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 800235a:	4618      	mov	r0, r3
 800235c:	f000 f805 	bl	800236a <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8002360:	4603      	mov	r3, r0
      }
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8002372:	2300      	movs	r3, #0
      }
 8002374:	4618      	mov	r0, r3
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      _GLIBCXX20_CONSTEXPR
      void
      vector<_Tp, _Alloc>::
 8002380:	b5b0      	push	{r4, r5, r7, lr}
 8002382:	b094      	sub	sp, #80	@ 0x50
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 800238c:	4a6c      	ldr	r2, [pc, #432]	@ (8002540 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1c0>)
 800238e:	2101      	movs	r1, #1
 8002390:	68f8      	ldr	r0, [r7, #12]
 8002392:	f000 f90c 	bl	80025ae <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE12_M_check_lenEjPKc>
 8002396:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 80023a4:	68f8      	ldr	r0, [r7, #12]
 80023a6:	f7ff ff47 	bl	8002238 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE5beginEv>
 80023aa:	4603      	mov	r3, r0
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	f107 0210 	add.w	r2, r7, #16
 80023b2:	f107 0308 	add.w	r3, r7, #8
 80023b6:	4611      	mov	r1, r2
 80023b8:	4618      	mov	r0, r3
 80023ba:	f000 f93f 	bl	800263c <_ZN9__gnu_cxxmiIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 80023be:	4603      	mov	r3, r0
 80023c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 f952 	bl	8002670 <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE11_M_allocateEj>
 80023cc:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 80023ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 80023d2:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 80023d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80023d6:	4613      	mov	r3, r2
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	4413      	add	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	461a      	mov	r2, r3
	  _Alloc_traits::construct(this->_M_impl,
 80023e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023e2:	189c      	adds	r4, r3, r2
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f000 f8d7 	bl	8002598 <_ZSt7forwardIRKN12CasualNoises13sComboBoxItemEEOT_RNSt16remove_referenceIS4_E4typeE>
 80023ea:	4603      	mov	r3, r0
 80023ec:	637d      	str	r5, [r7, #52]	@ 0x34
 80023ee:	633c      	str	r4, [r7, #48]	@ 0x30
 80023f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80023f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80023f4:	f000 f8d0 	bl	8002598 <_ZSt7forwardIRKN12CasualNoises13sComboBoxItemEEOT_RNSt16remove_referenceIS4_E4typeE>
 80023f8:	4602      	mov	r2, r0
 80023fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002400:	627b      	str	r3, [r7, #36]	@ 0x24
 8002402:	623a      	str	r2, [r7, #32]
 8002404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002406:	4619      	mov	r1, r3
 8002408:	200c      	movs	r0, #12
 800240a:	f7fe f9cd 	bl	80007a8 <_ZnwjPv>
 800240e:	4604      	mov	r4, r0
 8002410:	6a38      	ldr	r0, [r7, #32]
 8002412:	f000 f8c1 	bl	8002598 <_ZSt7forwardIRKN12CasualNoises13sComboBoxItemEEOT_RNSt16remove_referenceIS4_E4typeE>
 8002416:	4603      	mov	r3, r0
 8002418:	4619      	mov	r1, r3
 800241a:	4620      	mov	r0, r4
 800241c:	f7ff fe24 	bl	8002068 <_ZN12CasualNoises13sComboBoxItemC1ERKS0_>
 8002420:	bf00      	nop
	}
 8002422:	bf00      	nop
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8002424:	2300      	movs	r3, #0
 8002426:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8002428:	f7ff ff94 	bl	8002354 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE15_S_use_relocateEv>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d027      	beq.n	8002482 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x102>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8002432:	f107 0308 	add.w	r3, r7, #8
 8002436:	4618      	mov	r0, r3
 8002438:	f000 f896 	bl	8002568 <_ZNK9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEE4baseEv>
 800243c:	4603      	mov	r3, r0
 800243e:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff ff7b 	bl	800233e <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8002448:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 800244a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800244c:	4621      	mov	r1, r4
 800244e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8002450:	f000 f927 	bl	80026a2 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 8002454:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8002456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002458:	330c      	adds	r3, #12
 800245a:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 800245c:	f107 0308 	add.w	r3, r7, #8
 8002460:	4618      	mov	r0, r3
 8002462:	f000 f881 	bl	8002568 <_ZNK9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEE4baseEv>
 8002466:	4603      	mov	r3, r0
 8002468:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff ff66 	bl	800233e <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8002472:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8002474:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002476:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002478:	4620      	mov	r0, r4
 800247a:	f000 f912 	bl	80026a2 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 800247e:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8002480:	e026      	b.n	80024d0 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x150>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 8002482:	f107 0308 	add.w	r3, r7, #8
 8002486:	4618      	mov	r0, r3
 8002488:	f000 f86e 	bl	8002568 <_ZNK9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEE4baseEv>
 800248c:	4603      	mov	r3, r0
 800248e:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	4618      	mov	r0, r3
 8002494:	f7ff ff53 	bl	800233e <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8002498:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 800249a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800249c:	4621      	mov	r1, r4
 800249e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80024a0:	f000 f913 	bl	80026ca <_ZSt34__uninitialized_move_if_noexcept_aIPN12CasualNoises13sComboBoxItemES2_SaIS1_EET0_T_S5_S4_RT1_>
 80024a4:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 80024a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024a8:	330c      	adds	r3, #12
 80024aa:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 80024ac:	f107 0308 	add.w	r3, r7, #8
 80024b0:	4618      	mov	r0, r3
 80024b2:	f000 f859 	bl	8002568 <_ZNK9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEE4baseEv>
 80024b6:	4603      	mov	r3, r0
 80024b8:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff ff3e 	bl	800233e <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE19_M_get_Tp_allocatorEv>
 80024c2:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 80024c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80024c8:	4620      	mov	r0, r4
 80024ca:	f000 f8fe 	bl	80026ca <_ZSt34__uninitialized_move_if_noexcept_aIPN12CasualNoises13sComboBoxItemES2_SaIS1_EET0_T_S5_S4_RT1_>
 80024ce:	64f8      	str	r0, [r7, #76]	@ 0x4c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 80024d0:	f7ff ff40 	bl	8002354 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE15_S_use_relocateEv>
 80024d4:	4603      	mov	r3, r0
 80024d6:	f083 0301 	eor.w	r3, r3, #1
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00e      	beq.n	80024fe <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x17e>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff ff2b 	bl	800233e <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE19_M_get_Tp_allocatorEv>
 80024e8:	4602      	mov	r2, r0
 80024ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024ec:	61fb      	str	r3, [r7, #28]
 80024ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024f0:	61bb      	str	r3, [r7, #24]
 80024f2:	617a      	str	r2, [r7, #20]
    __attribute__((__always_inline__)) _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
	     allocator<_Tp>&)
    {
      std::_Destroy(__first, __last);
 80024f4:	69b9      	ldr	r1, [r7, #24]
 80024f6:	69f8      	ldr	r0, [r7, #28]
 80024f8:	f000 f841 	bl	800257e <_ZSt8_DestroyIPN12CasualNoises13sComboBoxItemEEvT_S3_>
    }
 80024fc:	bf00      	nop
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 80024fe:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	689a      	ldr	r2, [r3, #8]
 8002504:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	109b      	asrs	r3, r3, #2
 800250a:	4a0e      	ldr	r2, [pc, #56]	@ (8002544 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1c4>)
 800250c:	fb02 f303 	mul.w	r3, r2, r3
      _M_deallocate(__old_start,
 8002510:	461a      	mov	r2, r3
 8002512:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002514:	f7ff fefa 	bl	800230c <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE13_M_deallocateEPS1_j>
      this->_M_impl._M_start = __new_start;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800251c:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002522:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8002524:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002526:	4613      	mov	r3, r2
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	4413      	add	r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	461a      	mov	r2, r3
 8002530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002532:	441a      	add	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	609a      	str	r2, [r3, #8]
    }
 8002538:	bf00      	nop
 800253a:	3750      	adds	r7, #80	@ 0x50
 800253c:	46bd      	mov	sp, r7
 800253e:	bdb0      	pop	{r4, r5, r7, pc}
 8002540:	0801bf28 	.word	0x0801bf28
 8002544:	aaaaaaab 	.word	0xaaaaaaab

08002548 <_ZN9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEC1ERKS3_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4618      	mov	r0, r3
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <_ZNK9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	4618      	mov	r0, r3
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr

0800257e <_ZSt8_DestroyIPN12CasualNoises13sComboBoxItemEEvT_S3_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800257e:	b580      	push	{r7, lr}
 8002580:	b082      	sub	sp, #8
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
 8002586:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return std::_Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8002588:	6839      	ldr	r1, [r7, #0]
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f8c9 	bl	8002722 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12CasualNoises13sComboBoxItemEEEvT_S5_>
    }
 8002590:	bf00      	nop
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <_ZSt7forwardIRKN12CasualNoises13sComboBoxItemEEOT_RNSt16remove_referenceIS4_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4618      	mov	r0, r3
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE12_M_check_lenEjPKc>:
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      _GLIBCXX20_CONSTEXPR
      size_type
      _M_check_len(size_type __n, const char* __s) const
 80025ae:	b590      	push	{r4, r7, lr}
 80025b0:	b087      	sub	sp, #28
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	60f8      	str	r0, [r7, #12]
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f000 f8ca 	bl	8002754 <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE8max_sizeEv>
 80025c0:	4604      	mov	r4, r0
 80025c2:	68f8      	ldr	r0, [r7, #12]
 80025c4:	f7ff fdd2 	bl	800216c <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE4sizeEv>
 80025c8:	4603      	mov	r3, r0
 80025ca:	1ae2      	subs	r2, r4, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	bf34      	ite	cc
 80025d2:	2301      	movcc	r3, #1
 80025d4:	2300      	movcs	r3, #0
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d002      	beq.n	80025e2 <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f015 f91d 	bl	801781c <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f7ff fdc2 	bl	800216c <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE4sizeEv>
 80025e8:	4604      	mov	r4, r0
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	f7ff fdbe 	bl	800216c <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE4sizeEv>
 80025f0:	4603      	mov	r3, r0
 80025f2:	613b      	str	r3, [r7, #16]
 80025f4:	f107 0208 	add.w	r2, r7, #8
 80025f8:	f107 0310 	add.w	r3, r7, #16
 80025fc:	4611      	mov	r1, r2
 80025fe:	4618      	mov	r0, r3
 8002600:	f7fe f8de 	bl	80007c0 <_ZSt3maxIjERKT_S2_S2_>
 8002604:	4603      	mov	r3, r0
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4423      	add	r3, r4
 800260a:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 800260c:	68f8      	ldr	r0, [r7, #12]
 800260e:	f7ff fdad 	bl	800216c <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE4sizeEv>
 8002612:	4602      	mov	r2, r0
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	4293      	cmp	r3, r2
 8002618:	d306      	bcc.n	8002628 <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE12_M_check_lenEjPKc+0x7a>
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 f89a 	bl	8002754 <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE8max_sizeEv>
 8002620:	4602      	mov	r2, r0
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	4293      	cmp	r3, r2
 8002626:	d904      	bls.n	8002632 <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE12_M_check_lenEjPKc+0x84>
 8002628:	68f8      	ldr	r0, [r7, #12]
 800262a:	f000 f893 	bl	8002754 <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE8max_sizeEv>
 800262e:	4603      	mov	r3, r0
 8002630:	e000      	b.n	8002634 <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE12_M_check_lenEjPKc+0x86>
 8002632:	697b      	ldr	r3, [r7, #20]
      }
 8002634:	4618      	mov	r0, r3
 8002636:	371c      	adds	r7, #28
 8002638:	46bd      	mov	sp, r7
 800263a:	bd90      	pop	{r4, r7, pc}

0800263c <_ZN9__gnu_cxxmiIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 800263c:	b590      	push	{r4, r7, lr}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7ff ff8e 	bl	8002568 <_ZNK9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEE4baseEv>
 800264c:	4603      	mov	r3, r0
 800264e:	681c      	ldr	r4, [r3, #0]
 8002650:	6838      	ldr	r0, [r7, #0]
 8002652:	f7ff ff89 	bl	8002568 <_ZNK9__gnu_cxx17__normal_iteratorIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEE4baseEv>
 8002656:	4603      	mov	r3, r0
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	1ae3      	subs	r3, r4, r3
 800265c:	109b      	asrs	r3, r3, #2
 800265e:	4a03      	ldr	r2, [pc, #12]	@ (800266c <_ZN9__gnu_cxxmiIPN12CasualNoises13sComboBoxItemESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_+0x30>)
 8002660:	fb02 f303 	mul.w	r3, r2, r3
 8002664:	4618      	mov	r0, r3
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	bd90      	pop	{r4, r7, pc}
 800266c:	aaaaaaab 	.word	0xaaaaaaab

08002670 <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00b      	beq.n	8002698 <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE11_M_allocateEj+0x28>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 8002688:	2200      	movs	r2, #0
 800268a:	68b9      	ldr	r1, [r7, #8]
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f000 f8df 	bl	8002850 <_ZNSt15__new_allocatorIN12CasualNoises13sComboBoxItemEE8allocateEjPKv>
 8002692:	4603      	mov	r3, r0
 8002694:	bf00      	nop
 8002696:	e000      	b.n	800269a <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE11_M_allocateEj+0x2a>
 8002698:	2300      	movs	r3, #0
      }
 800269a:	4618      	mov	r0, r3
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 80026a2:	b590      	push	{r4, r7, lr}
 80026a4:	b087      	sub	sp, #28
 80026a6:	af02      	add	r7, sp, #8
 80026a8:	60f8      	str	r0, [r7, #12]
 80026aa:	60b9      	str	r1, [r7, #8]
 80026ac:	607a      	str	r2, [r7, #4]
 80026ae:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 80026b0:	f88d 4000 	strb.w	r4, [sp]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	68b9      	ldr	r1, [r7, #8]
 80026ba:	68f8      	ldr	r0, [r7, #12]
 80026bc:	f000 f85b 	bl	8002776 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb0EE>
 80026c0:	4603      	mov	r3, r0
      }
 80026c2:	4618      	mov	r0, r3
 80026c4:	3714      	adds	r7, #20
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd90      	pop	{r4, r7, pc}

080026ca <_ZSt34__uninitialized_move_if_noexcept_aIPN12CasualNoises13sComboBoxItemES2_SaIS1_EET0_T_S5_S4_RT1_>:

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 80026ca:	b590      	push	{r4, r7, lr}
 80026cc:	b085      	sub	sp, #20
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	60f8      	str	r0, [r7, #12]
 80026d2:	60b9      	str	r1, [r7, #8]
 80026d4:	607a      	str	r2, [r7, #4]
 80026d6:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 80026d8:	68f8      	ldr	r0, [r7, #12]
 80026da:	f000 f85a 	bl	8002792 <_ZSt32__make_move_if_noexcept_iteratorIN12CasualNoises13sComboBoxItemEPKS1_ET0_PT_>
 80026de:	4604      	mov	r4, r0
 80026e0:	68b8      	ldr	r0, [r7, #8]
 80026e2:	f000 f856 	bl	8002792 <_ZSt32__make_move_if_noexcept_iteratorIN12CasualNoises13sComboBoxItemEPKS1_ET0_PT_>
 80026e6:	4601      	mov	r1, r0
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	4620      	mov	r0, r4
 80026ee:	f000 f85b 	bl	80027a8 <_ZSt22__uninitialized_copy_aIPKN12CasualNoises13sComboBoxItemEPS1_S1_ET0_T_S6_S5_RSaIT1_E>
 80026f2:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 80026f4:	4618      	mov	r0, r3
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd90      	pop	{r4, r7, pc}

080026fc <_ZNSt15__new_allocatorIN12CasualNoises13sComboBoxItemEE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	4613      	mov	r3, r2
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	4413      	add	r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	4619      	mov	r1, r3
 8002714:	68b8      	ldr	r0, [r7, #8]
 8002716:	f015 f863 	bl	80177e0 <_ZdlPvj>
      }
 800271a:	bf00      	nop
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12CasualNoises13sComboBoxItemEEEvT_S5_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002722:	b580      	push	{r7, lr}
 8002724:	b082      	sub	sp, #8
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
 800272a:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 800272c:	e009      	b.n	8002742 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12CasualNoises13sComboBoxItemEEEvT_S5_+0x20>
	    std::_Destroy(std::__addressof(*__first));
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f84b 	bl	80027ca <_ZSt11__addressofIN12CasualNoises13sComboBoxItemEEPT_RS2_>
 8002734:	4603      	mov	r3, r0
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f852 	bl	80027e0 <_ZSt8_DestroyIN12CasualNoises13sComboBoxItemEEvPT_>
	  for (; __first != __last; ++__first)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	330c      	adds	r3, #12
 8002740:	607b      	str	r3, [r7, #4]
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	429a      	cmp	r2, r3
 8002748:	d1f1      	bne.n	800272e <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12CasualNoises13sComboBoxItemEEEvT_S5_+0xc>
	}
 800274a:	bf00      	nop
 800274c:	bf00      	nop
 800274e:	3708      	adds	r7, #8
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <_ZNKSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4618      	mov	r0, r3
 8002760:	f000 f86a 	bl	8002838 <_ZNKSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8002764:	4603      	mov	r3, r0
 8002766:	4618      	mov	r0, r3
 8002768:	f000 f846 	bl	80027f8 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE11_S_max_sizeERKS2_>
 800276c:	4603      	mov	r3, r0
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb0EE>:
      _S_do_relocate(pointer, pointer, pointer __result,
 8002776:	b480      	push	{r7}
 8002778:	b085      	sub	sp, #20
 800277a:	af00      	add	r7, sp, #0
 800277c:	60f8      	str	r0, [r7, #12]
 800277e:	60b9      	str	r1, [r7, #8]
 8002780:	607a      	str	r2, [r7, #4]
 8002782:	603b      	str	r3, [r7, #0]
      { return __result; }
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4618      	mov	r0, r3
 8002788:	3714      	adds	r7, #20
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr

08002792 <_ZSt32__make_move_if_noexcept_iteratorIN12CasualNoises13sComboBoxItemEPKS1_ET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = __conditional_t<__move_if_noexcept_cond<_Tp>::value,
		      const _Tp*, move_iterator<_Tp*>>>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8002792:	b480      	push	{r7}
 8002794:	b083      	sub	sp, #12
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4618      	mov	r0, r3
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <_ZSt22__uninitialized_copy_aIPKN12CasualNoises13sComboBoxItemEPS1_S1_ET0_T_S6_S5_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
 80027b4:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	68b9      	ldr	r1, [r7, #8]
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f000 f878 	bl	80028b0 <_ZSt18uninitialized_copyIPKN12CasualNoises13sComboBoxItemEPS1_ET0_T_S6_S5_>
 80027c0:	4603      	mov	r3, r0
    }
 80027c2:	4618      	mov	r0, r3
 80027c4:	3710      	adds	r7, #16
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}

080027ca <_ZSt11__addressofIN12CasualNoises13sComboBoxItemEEPT_RS2_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80027ca:	b480      	push	{r7}
 80027cc:	b083      	sub	sp, #12
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4618      	mov	r0, r3
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <_ZSt8_DestroyIN12CasualNoises13sComboBoxItemEEvPT_>:
    _Destroy(_Tp* __pointer)
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
      __pointer->~_Tp();
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f7ff fc30 	bl	800204e <_ZN12CasualNoises13sComboBoxItemD1Ev>
    }
 80027ee:	bf00      	nop
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
	...

080027f8 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE11_S_max_sizeERKS2_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static _GLIBCXX20_CONSTEXPR size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b088      	sub	sp, #32
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 8002800:	4b0c      	ldr	r3, [pc, #48]	@ (8002834 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE11_S_max_sizeERKS2_+0x3c>)
 8002802:	613b      	str	r3, [r7, #16]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	61fb      	str	r3, [r7, #28]
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	61bb      	str	r3, [r7, #24]
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	617b      	str	r3, [r7, #20]
      __attribute__((__always_inline__))
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002810:	4b08      	ldr	r3, [pc, #32]	@ (8002834 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EE11_S_max_sizeERKS2_+0x3c>)
      { return _M_max_size(); }
 8002812:	bf00      	nop
	return __a.max_size();
 8002814:	bf00      	nop
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8002816:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 8002818:	f107 020c 	add.w	r2, r7, #12
 800281c:	f107 0310 	add.w	r3, r7, #16
 8002820:	4611      	mov	r1, r2
 8002822:	4618      	mov	r0, r3
 8002824:	f7fd ffe0 	bl	80007e8 <_ZSt3minIjERKT_S2_S2_>
 8002828:	4603      	mov	r3, r0
 800282a:	681b      	ldr	r3, [r3, #0]
      }
 800282c:	4618      	mov	r0, r3
 800282e:	3720      	adds	r7, #32
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	0aaaaaaa 	.word	0x0aaaaaaa

08002838 <_ZNKSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4618      	mov	r0, r3
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
	...

08002850 <_ZNSt15__new_allocatorIN12CasualNoises13sComboBoxItemEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002860:	4a11      	ldr	r2, [pc, #68]	@ (80028a8 <_ZNSt15__new_allocatorIN12CasualNoises13sComboBoxItemEE8allocateEjPKv+0x58>)
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	4293      	cmp	r3, r2
 8002866:	bf8c      	ite	hi
 8002868:	2301      	movhi	r3, #1
 800286a:	2300      	movls	r3, #0
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b00      	cmp	r3, #0
 8002870:	bf14      	ite	ne
 8002872:	2301      	movne	r3, #1
 8002874:	2300      	moveq	r3, #0
 8002876:	b2db      	uxtb	r3, r3
 8002878:	2b00      	cmp	r3, #0
 800287a:	d007      	beq.n	800288c <_ZNSt15__new_allocatorIN12CasualNoises13sComboBoxItemEE8allocateEjPKv+0x3c>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	4a0b      	ldr	r2, [pc, #44]	@ (80028ac <_ZNSt15__new_allocatorIN12CasualNoises13sComboBoxItemEE8allocateEjPKv+0x5c>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d901      	bls.n	8002888 <_ZNSt15__new_allocatorIN12CasualNoises13sComboBoxItemEE8allocateEjPKv+0x38>
	      std::__throw_bad_array_new_length();
 8002884:	f014 ffc4 	bl	8017810 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8002888:	f014 ffbf 	bl	801780a <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 800288c:	68ba      	ldr	r2, [r7, #8]
 800288e:	4613      	mov	r3, r2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	4413      	add	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4618      	mov	r0, r3
 8002898:	f014 ffa4 	bl	80177e4 <_Znwj>
 800289c:	4603      	mov	r3, r0
      }
 800289e:	4618      	mov	r0, r3
 80028a0:	3718      	adds	r7, #24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	0aaaaaaa 	.word	0x0aaaaaaa
 80028ac:	15555555 	.word	0x15555555

080028b0 <_ZSt18uninitialized_copyIPKN12CasualNoises13sComboBoxItemEPS1_ET0_T_S6_S5_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 80028bc:	2300      	movs	r3, #0
 80028be:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 80028c0:	2300      	movs	r3, #0
 80028c2:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	68b9      	ldr	r1, [r7, #8]
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 f805 	bl	80028d8 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN12CasualNoises13sComboBoxItemEPS3_EET0_T_S8_S7_>
 80028ce:	4603      	mov	r3, r0
    }
 80028d0:	4618      	mov	r0, r3
 80028d2:	3718      	adds	r7, #24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN12CasualNoises13sComboBoxItemEPS3_EET0_T_S8_S7_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
	{ return std::__do_uninit_copy(__first, __last, __result); }
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	68b9      	ldr	r1, [r7, #8]
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 f805 	bl	80028f8 <_ZSt16__do_uninit_copyIPKN12CasualNoises13sComboBoxItemEPS1_ET0_T_S6_S5_>
 80028ee:	4603      	mov	r3, r0
 80028f0:	4618      	mov	r0, r3
 80028f2:	3710      	adds	r7, #16
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <_ZSt16__do_uninit_copyIPKN12CasualNoises13sComboBoxItemEPS1_ET0_T_S6_S5_>:
    __do_uninit_copy(_InputIterator __first, _InputIterator __last,
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	607a      	str	r2, [r7, #4]
      _ForwardIterator __cur = __result;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	617b      	str	r3, [r7, #20]
	  for (; __first != __last; ++__first, (void)++__cur)
 8002908:	e00d      	b.n	8002926 <_ZSt16__do_uninit_copyIPKN12CasualNoises13sComboBoxItemEPS1_ET0_T_S6_S5_+0x2e>
	    std::_Construct(std::__addressof(*__cur), *__first);
 800290a:	6978      	ldr	r0, [r7, #20]
 800290c:	f7ff ff5d 	bl	80027ca <_ZSt11__addressofIN12CasualNoises13sComboBoxItemEEPT_RS2_>
 8002910:	4603      	mov	r3, r0
 8002912:	68f9      	ldr	r1, [r7, #12]
 8002914:	4618      	mov	r0, r3
 8002916:	f000 f80f 	bl	8002938 <_ZSt10_ConstructIN12CasualNoises13sComboBoxItemEJRKS1_EEvPT_DpOT0_>
	  for (; __first != __last; ++__first, (void)++__cur)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	330c      	adds	r3, #12
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	330c      	adds	r3, #12
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	429a      	cmp	r2, r3
 800292c:	d1ed      	bne.n	800290a <_ZSt16__do_uninit_copyIPKN12CasualNoises13sComboBoxItemEPS1_ET0_T_S6_S5_+0x12>
	  return __cur;
 800292e:	697b      	ldr	r3, [r7, #20]
    }
 8002930:	4618      	mov	r0, r3
 8002932:	3718      	adds	r7, #24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <_ZSt10_ConstructIN12CasualNoises13sComboBoxItemEJRKS1_EEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 8002938:	b590      	push	{r4, r7, lr}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
      ::new((void*)__p) _Tp(std::forward<_Args>(__args)...);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4619      	mov	r1, r3
 8002946:	200c      	movs	r0, #12
 8002948:	f7fd ff2e 	bl	80007a8 <_ZnwjPv>
 800294c:	4604      	mov	r4, r0
 800294e:	6838      	ldr	r0, [r7, #0]
 8002950:	f7ff fe22 	bl	8002598 <_ZSt7forwardIRKN12CasualNoises13sComboBoxItemEEOT_RNSt16remove_referenceIS4_E4typeE>
 8002954:	4603      	mov	r3, r0
 8002956:	4619      	mov	r1, r3
 8002958:	4620      	mov	r0, r4
 800295a:	f7ff fb85 	bl	8002068 <_ZN12CasualNoises13sComboBoxItemC1ERKS0_>
    }
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	bd90      	pop	{r4, r7, pc}

08002966 <_ZN12CasualNoises5PointIiEC1Ev>:
{

public:

    /** Creates a point at the origin */
    constexpr Point() = default;
 8002966:	b480      	push	{r7}
 8002968:	b083      	sub	sp, #12
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	605a      	str	r2, [r3, #4]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4618      	mov	r0, r3
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <_ZN12CasualNoises9RectangleIiEC1Ev>:
    Rectangle() = default;
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4618      	mov	r0, r3
 8002994:	f7ff ffe7 	bl	8002966 <_ZN12CasualNoises5PointIiEC1Ev>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	609a      	str	r2, [r3, #8]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	60da      	str	r2, [r3, #12]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4618      	mov	r0, r3
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
	...

080029b0 <_ZN12CasualNoises9ComponentC1ENS_6StringE>:
//
// 	Main page initializer
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
Component::Component(String name) :
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
		mComponentName (name)
 80029ba:	4a0b      	ldr	r2, [pc, #44]	@ (80029e8 <_ZN12CasualNoises9ComponentC1ENS_6StringE+0x38>)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3304      	adds	r3, #4
 80029c4:	6839      	ldr	r1, [r7, #0]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7ff f957 	bl	8001c7a <_ZN12CasualNoises6StringC1ERKS0_>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	330c      	adds	r3, #12
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff ffd9 	bl	8002988 <_ZN12CasualNoises9RectangleIiEC1Ev>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	771a      	strb	r2, [r3, #28]
{

}
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4618      	mov	r0, r3
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	0801c13c 	.word	0x0801c13c

080029ec <_ZN12CasualNoises9Component9setBoundsEmmmm>:
// 	Set local bouds
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
void Component::setBounds(uint32_t x, uint32_t y, uint32_t w, uint32_t h)
{
 80029ec:	b590      	push	{r4, r7, lr}
 80029ee:	b087      	sub	sp, #28
 80029f0:	af02      	add	r7, sp, #8
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
 80029f8:	603b      	str	r3, [r7, #0]
	mLocalBounds.setBounds(x, y, w, h);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f103 000c 	add.w	r0, r3, #12
 8002a00:	68b9      	ldr	r1, [r7, #8]
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	683c      	ldr	r4, [r7, #0]
 8002a06:	6a3b      	ldr	r3, [r7, #32]
 8002a08:	9300      	str	r3, [sp, #0]
 8002a0a:	4623      	mov	r3, r4
 8002a0c:	f000 f829 	bl	8002a62 <_ZN12CasualNoises9RectangleIiE9setBoundsEiiii>
}
 8002a10:	bf00      	nop
 8002a12:	3714      	adds	r7, #20
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd90      	pop	{r4, r7, pc}

08002a18 <_ZN12CasualNoises9Component9setBoundsERNS_9RectangleIiEE>:
// 	Main page initializer
//
//  CasualNoises    29/12/2025  First implementation
//==============================================================================
void Component::setBounds(Rectangle<int>& bounds)
{
 8002a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a1c:	b084      	sub	sp, #16
 8002a1e:	af02      	add	r7, sp, #8
 8002a20:	6078      	str	r0, [r7, #4]
 8002a22:	6039      	str	r1, [r7, #0]
	mLocalBounds.setBounds(bounds.getX(), bounds.getY(), bounds.getWidth(), bounds.getHeight());
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f103 040c 	add.w	r4, r3, #12
 8002a2a:	6838      	ldr	r0, [r7, #0]
 8002a2c:	f7ff f9ea 	bl	8001e04 <_ZNK12CasualNoises9RectangleIiE4getXEv>
 8002a30:	4605      	mov	r5, r0
 8002a32:	6838      	ldr	r0, [r7, #0]
 8002a34:	f7ff f9f2 	bl	8001e1c <_ZNK12CasualNoises9RectangleIiE4getYEv>
 8002a38:	4606      	mov	r6, r0
 8002a3a:	6838      	ldr	r0, [r7, #0]
 8002a3c:	f7ff f9fa 	bl	8001e34 <_ZNK12CasualNoises9RectangleIiE8getWidthEv>
 8002a40:	4680      	mov	r8, r0
 8002a42:	6838      	ldr	r0, [r7, #0]
 8002a44:	f7ff fa02 	bl	8001e4c <_ZNK12CasualNoises9RectangleIiE9getHeightEv>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	4643      	mov	r3, r8
 8002a4e:	4632      	mov	r2, r6
 8002a50:	4629      	mov	r1, r5
 8002a52:	4620      	mov	r0, r4
 8002a54:	f000 f805 	bl	8002a62 <_ZN12CasualNoises9RectangleIiE9setBoundsEiiii>
}
 8002a58:	bf00      	nop
 8002a5a:	3708      	adds	r7, #8
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002a62 <_ZN12CasualNoises9RectangleIiE9setBoundsEiiii>:

    /** Changes the rectangle's size, leaving the position of its top-left corner unchanged. */
    void setSize (ValueType newWidth, ValueType newHeight) noexcept                                 { w = newWidth; h = newHeight; }

    /** Changes all the rectangle's coordinates. */
    void setBounds (ValueType newX, ValueType newY,
 8002a62:	b480      	push	{r7}
 8002a64:	b085      	sub	sp, #20
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	60f8      	str	r0, [r7, #12]
 8002a6a:	60b9      	str	r1, [r7, #8]
 8002a6c:	607a      	str	r2, [r7, #4]
 8002a6e:	603b      	str	r3, [r7, #0]
                    ValueType newWidth, ValueType newHeight) noexcept                               { pos.x = newX; pos.y = newY; w = newWidth; h = newHeight; }
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	601a      	str	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	605a      	str	r2, [r3, #4]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	609a      	str	r2, [r3, #8]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	60da      	str	r2, [r3, #12]
 8002a88:	bf00      	nop
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <_ZN12CasualNoises14SSD1309_Driver8fillRectEllllNS_14eBitOperationsE>:
	//==============================================================================
	//          fillRect()
	//
	//  CasualNoises    27/12/2024  First implementation
	//==============================================================================
	void fillRect(int32_t x, int32_t y, int32_t w, int32_t h,
 8002a94:	b590      	push	{r4, r7, lr}
 8002a96:	b089      	sub	sp, #36	@ 0x24
 8002a98:	af02      	add	r7, sp, #8
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
 8002aa0:	603b      	str	r3, [r7, #0]
			eBitOperations op = eBitOperations::SetBitOp)
	{

		// Verify we have something within screen dimensions to be drawn
		if ( ! clipRect(&x, &y, &w, &h) )
 8002aa2:	463b      	mov	r3, r7
 8002aa4:	1d3a      	adds	r2, r7, #4
 8002aa6:	f107 0108 	add.w	r1, r7, #8
 8002aaa:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8002aae:	9000      	str	r0, [sp, #0]
 8002ab0:	68f8      	ldr	r0, [r7, #12]
 8002ab2:	f000 f828 	bl	8002b06 <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	f083 0301 	eor.w	r3, r3, #1
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d11d      	bne.n	8002afe <_ZN12CasualNoises14SSD1309_Driver8fillRectEllllNS_14eBitOperationsE+0x6a>
			return;

		// Fill the rectangle line by line
		for (int32_t l = 0; l < h; ++l)
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	e015      	b.n	8002af4 <_ZN12CasualNoises14SSD1309_Driver8fillRectEllllNS_14eBitOperationsE+0x60>
		{
			drawLine(x, y + l, x + w - 1, y + l, op);
 8002ac8:	68b9      	ldr	r1, [r7, #8]
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	18d0      	adds	r0, r2, r3
 8002ad0:	68ba      	ldr	r2, [r7, #8]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	1e5c      	subs	r4, r3, #1
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	4413      	add	r3, r2
 8002ade:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ae0:	9201      	str	r2, [sp, #4]
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	4623      	mov	r3, r4
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	f7fe ff7c 	bl	80019e6 <_ZN12CasualNoises14SSD1309_Driver8drawLineEllllNS_14eBitOperationsE>
		for (int32_t l = 0; l < h; ++l)
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	3301      	adds	r3, #1
 8002af2:	617b      	str	r3, [r7, #20]
 8002af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	dbe5      	blt.n	8002ac8 <_ZN12CasualNoises14SSD1309_Driver8fillRectEllllNS_14eBitOperationsE+0x34>
 8002afc:	e000      	b.n	8002b00 <_ZN12CasualNoises14SSD1309_Driver8fillRectEllllNS_14eBitOperationsE+0x6c>
			return;
 8002afe:	bf00      	nop
		}

	}
 8002b00:	371c      	adds	r7, #28
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd90      	pop	{r4, r7, pc}

08002b06 <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_>:
	//
	// Return true if there is a clipped result available
	//
	//  CasualNoises    27/12/2024  First implementation
	//==============================================================================
	bool clipRect(int32_t *x, int32_t *y, int32_t *w, int32_t *h)
 8002b06:	b480      	push	{r7}
 8002b08:	b085      	sub	sp, #20
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	60f8      	str	r0, [r7, #12]
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	607a      	str	r2, [r7, #4]
 8002b12:	603b      	str	r3, [r7, #0]
	{

		//  1. rect origin beyond screen dimensions, nothing to draw
		if ((*x >= cDisplayWidth) || (*y >= cDisplayHeight))
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2b7f      	cmp	r3, #127	@ 0x7f
 8002b1a:	dc03      	bgt.n	8002b24 <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_+0x1e>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b22:	dd01      	ble.n	8002b28 <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_+0x22>
			return false;
 8002b24:	2300      	movs	r3, #0
 8002b26:	e040      	b.n	8002baa <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_+0xa4>

		//  2. rect width or height is 0, nothing to draw
		if ((*w == 0) || (*h == 0))
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d003      	beq.n	8002b38 <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_+0x32>
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_+0x36>
			return false;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	e036      	b.n	8002baa <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_+0xa4>

		// 3. rect origin has negative component, adjust origin and dimensions
		if (*x < 0)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	da09      	bge.n	8002b58 <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_+0x52>
		{
			*w += *x;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	441a      	add	r2, r3
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	601a      	str	r2, [r3, #0]
			*x = 0;
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]
		}
		if (*y < 0)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	da09      	bge.n	8002b74 <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_+0x6e>
		{
			*h += *y;
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	441a      	add	r2, r3
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	601a      	str	r2, [r3, #0]
			*y = 0;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	601a      	str	r2, [r3, #0]
		}

	    //  4. rect width beyond screen width, reduce rect width
	    if ((*x + *w - 1) >= cDisplayWidth)
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	2b80      	cmp	r3, #128	@ 0x80
 8002b80:	dd05      	ble.n	8002b8e <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_+0x88>
	    {
	    	*w = cDisplayWidth - *x;
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f1c3 0280 	rsb	r2, r3, #128	@ 0x80
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	601a      	str	r2, [r3, #0]
	    }

	    //  5. rect height beyond screen height, reduce rect height
	    if ((*y + *h - 1) >= cDisplayHeight)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4413      	add	r3, r2
 8002b98:	2b40      	cmp	r3, #64	@ 0x40
 8002b9a:	dd05      	ble.n	8002ba8 <_ZN12CasualNoises14SSD1309_Driver8clipRectEPlS1_S1_S1_+0xa2>
	    {
	    	*h = cDisplayHeight - *y;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f1c3 0240 	rsb	r2, r3, #64	@ 0x40
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	601a      	str	r2, [r3, #0]
	    }

	    return true;
 8002ba8:	2301      	movs	r3, #1

	}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr

08002bb6 <_ZN12CasualNoises8GraphicsC1EPNS_14SSD1309_DriverE>:
//          Graphics()
//
//  CasualNoises    19/08/2023  First implementation
//  CasualNoises    27/12/2025  Adapted for Fellhorn
//==============================================================================
Graphics::Graphics(SSD1309_Driver* screen)
 8002bb6:	b480      	push	{r7}
 8002bb8:	b083      	sub	sp, #12
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
 8002bbe:	6039      	str	r1, [r7, #0]
		: mScreen ( screen )
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	683a      	ldr	r2, [r7, #0]
 8002bc4:	601a      	str	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002bcc:	605a      	str	r2, [r3, #4]
{
}
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <_ZN12CasualNoises8Graphics7fillAllENS_14eBitOperationsE>:
//
//  CasualNoises    19/08/2023  First implementation
//  CasualNoises    27/12/2025  Adapted for Fellhorn
//==============================================================================
void Graphics::fillAll(eBitOperations op)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af02      	add	r7, sp, #8
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
	fillRect(0, 0, DISPLY_WIDTH, DISPLAY_HEIGHT, op);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	9301      	str	r3, [sp, #4]
 8002bea:	2340      	movs	r3, #64	@ 0x40
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	2380      	movs	r3, #128	@ 0x80
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f000 f804 	bl	8002c02 <_ZN12CasualNoises8Graphics8fillRectEiiiiNS_14eBitOperationsE>
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <_ZN12CasualNoises8Graphics8fillRectEiiiiNS_14eBitOperationsE>:
//
//  CasualNoises    19/08/2023  First implementation
//  CasualNoises    27/12/2025  Adapted for Fellhorn
//==============================================================================
void Graphics::fillRect(int x, int y, int width, int height, eBitOperations op)
{
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b086      	sub	sp, #24
 8002c06:	af02      	add	r7, sp, #8
 8002c08:	60f8      	str	r0, [r7, #12]
 8002c0a:	60b9      	str	r1, [r7, #8]
 8002c0c:	607a      	str	r2, [r7, #4]
 8002c0e:	603b      	str	r3, [r7, #0]
	mScreen->fillRect(x, y, width, height, op);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6818      	ldr	r0, [r3, #0]
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	9301      	str	r3, [sp, #4]
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	68b9      	ldr	r1, [r7, #8]
 8002c22:	f7ff ff37 	bl	8002a94 <_ZN12CasualNoises14SSD1309_Driver8fillRectEllllNS_14eBitOperationsE>
}
 8002c26:	bf00      	nop
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <_ZSt3absl>:

  using ::abs;

#ifndef __CORRECT_ISO_CPP_STDLIB_H_PROTO
  inline long
  abs(long __i) { return __builtin_labs(__i); }
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	bfb8      	it	lt
 8002c3c:	425b      	neglt	r3, r3
 8002c3e:	4618      	mov	r0, r3
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
	...

08002c4c <_ZL8CN_Delayv>:
	threadHalted,
};

// Delay loop
static void CN_Delay()
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
	uint32_t cnt;
	for (uint32_t i = 0; i < 1000000; ++i)
 8002c52:	2300      	movs	r3, #0
 8002c54:	60bb      	str	r3, [r7, #8]
 8002c56:	e00e      	b.n	8002c76 <_ZL8CN_Delayv+0x2a>
	{
		for (uint32_t j = 0; j < 10; ++j)
 8002c58:	2300      	movs	r3, #0
 8002c5a:	607b      	str	r3, [r7, #4]
 8002c5c:	e005      	b.n	8002c6a <_ZL8CN_Delayv+0x1e>
		{
			++cnt;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	3301      	adds	r3, #1
 8002c62:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	3301      	adds	r3, #1
 8002c68:	607b      	str	r3, [r7, #4]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b09      	cmp	r3, #9
 8002c6e:	d9f6      	bls.n	8002c5e <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	3301      	adds	r3, #1
 8002c74:	60bb      	str	r3, [r7, #8]
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	4a04      	ldr	r2, [pc, #16]	@ (8002c8c <_ZL8CN_Delayv+0x40>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d9ec      	bls.n	8002c58 <_ZL8CN_Delayv+0xc>
		}
	}
}
 8002c7e:	bf00      	nop
 8002c80:	bf00      	nop
 8002c82:	3714      	adds	r7, #20
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	000f423f 	.word	0x000f423f

08002c90 <_ZL14CN_ReportFault11eErrorCodes>:
// ------------------------------ Fellhorn  ------------------------------
#ifdef FELLHORN_DEVICE_BOARD

__attribute__((unused))
static void CN_ReportFault(eErrorCodes faultCode)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8002c98:	f013 f828 	bl	8015cec <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	60fb      	str	r3, [r7, #12]
	for (;;)
	{
		if (code & 0x00000001)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f003 0301 	and.w	r3, r3, #1
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d005      	beq.n	8002cb6 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8002caa:	2200      	movs	r2, #0
 8002cac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002cb0:	4818      	ldr	r0, [pc, #96]	@ (8002d14 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8002cb2:	f00b fe77 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d005      	beq.n	8002ccc <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002cc6:	4813      	ldr	r0, [pc, #76]	@ (8002d14 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8002cc8:	f00b fe6c 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f003 0304 	and.w	r3, r3, #4
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d004      	beq.n	8002ce0 <_ZL14CN_ReportFault11eErrorCodes+0x50>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	2120      	movs	r1, #32
 8002cda:	480f      	ldr	r0, [pc, #60]	@ (8002d18 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8002cdc:	f00b fe62 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f003 0308 	and.w	r3, r3, #8
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d004      	beq.n	8002cf4 <_ZL14CN_ReportFault11eErrorCodes+0x64>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8002cea:	2200      	movs	r2, #0
 8002cec:	2140      	movs	r1, #64	@ 0x40
 8002cee:	480a      	ldr	r0, [pc, #40]	@ (8002d18 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8002cf0:	f00b fe58 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 8002cf4:	f7ff ffaa 	bl	8002c4c <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002cfe:	4805      	ldr	r0, [pc, #20]	@ (8002d14 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8002d00:	f00b fe50 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8002d04:	2201      	movs	r2, #1
 8002d06:	2160      	movs	r1, #96	@ 0x60
 8002d08:	4803      	ldr	r0, [pc, #12]	@ (8002d18 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8002d0a:	f00b fe4b 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 8002d0e:	f7ff ff9d 	bl	8002c4c <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8002d12:	e7c5      	b.n	8002ca0 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8002d14:	58020400 	.word	0x58020400
 8002d18:	58021000 	.word	0x58021000

08002d1c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef>:
// Conversion complete callback
//
//  CasualNoises    20/12/2025  First implementation
//==============================================================================
bool multiplexed_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b08a      	sub	sp, #40	@ 0x28
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
	static const uint32_t bitShiftCnt		= 2; //__builtin_ctz(cAverageSize);

	static		 uint32_t multiplexChannel	= 0;

	// Only do this for the given ADC
	if (hadc == gMultiplexed_adc)
 8002d24:	4b79      	ldr	r3, [pc, #484]	@ (8002f0c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1f0>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	f040 80e9 	bne.w	8002f02 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1e6>
	{
		setTimeMarker_4();				// ToDo remove this line
 8002d30:	f002 fc20 	bl	8005574 <setTimeMarker_4>

		// Process ADC data, calculate average
		for (auto i = 0; i < gNoOfMultiplexers; ++i)
 8002d34:	2300      	movs	r3, #0
 8002d36:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d38:	e00f      	b.n	8002d5a <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x3e>
		{
			sum[i] += gRawAdcData[i];
 8002d3a:	4a75      	ldr	r2, [pc, #468]	@ (8002f10 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1f4>)
 8002d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d42:	4974      	ldr	r1, [pc, #464]	@ (8002f14 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1f8>)
 8002d44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d46:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8002d4a:	441a      	add	r2, r3
 8002d4c:	4970      	ldr	r1, [pc, #448]	@ (8002f10 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1f4>)
 8002d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (auto i = 0; i < gNoOfMultiplexers; ++i)
 8002d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d56:	3301      	adds	r3, #1
 8002d58:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d5a:	4b6f      	ldr	r3, [pc, #444]	@ (8002f18 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1fc>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d60:	429a      	cmp	r2, r3
 8002d62:	dbea      	blt.n	8002d3a <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1e>
		}
		++cnt;
 8002d64:	4b6d      	ldr	r3, [pc, #436]	@ (8002f1c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x200>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	4a6c      	ldr	r2, [pc, #432]	@ (8002f1c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x200>)
 8002d6c:	6013      	str	r3, [r2, #0]
		if (cnt == cAverageSize)
 8002d6e:	4b6b      	ldr	r3, [pc, #428]	@ (8002f1c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x200>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2b04      	cmp	r3, #4
 8002d74:	f040 80b1 	bne.w	8002eda <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1be>
		{

			// Calculate average
			for (auto i = 0; i < gNoOfMultiplexers; ++i)
 8002d78:	2300      	movs	r3, #0
 8002d7a:	623b      	str	r3, [r7, #32]
 8002d7c:	e016      	b.n	8002dac <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x90>
			{
				gAverageAdcData[i][multiplexChannel] = sum[i] >> bitShiftCnt;
 8002d7e:	4a64      	ldr	r2, [pc, #400]	@ (8002f10 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1f4>)
 8002d80:	6a3b      	ldr	r3, [r7, #32]
 8002d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d86:	089a      	lsrs	r2, r3, #2
 8002d88:	4b65      	ldr	r3, [pc, #404]	@ (8002f20 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x204>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	b290      	uxth	r0, r2
 8002d8e:	4965      	ldr	r1, [pc, #404]	@ (8002f24 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x208>)
 8002d90:	6a3a      	ldr	r2, [r7, #32]
 8002d92:	00d2      	lsls	r2, r2, #3
 8002d94:	4413      	add	r3, r2
 8002d96:	4602      	mov	r2, r0
 8002d98:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				sum[i] = 0;
 8002d9c:	4a5c      	ldr	r2, [pc, #368]	@ (8002f10 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1f4>)
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	2100      	movs	r1, #0
 8002da2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (auto i = 0; i < gNoOfMultiplexers; ++i)
 8002da6:	6a3b      	ldr	r3, [r7, #32]
 8002da8:	3301      	adds	r3, #1
 8002daa:	623b      	str	r3, [r7, #32]
 8002dac:	4b5a      	ldr	r3, [pc, #360]	@ (8002f18 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1fc>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	6a3a      	ldr	r2, [r7, #32]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	dbe3      	blt.n	8002d7e <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x62>
			}
			cnt = 0;
 8002db6:	4b59      	ldr	r3, [pc, #356]	@ (8002f1c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x200>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]

			// Proceed to next multiplexer channel
			++multiplexChannel;
 8002dbc:	4b58      	ldr	r3, [pc, #352]	@ (8002f20 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x204>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	4a57      	ldr	r2, [pc, #348]	@ (8002f20 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x204>)
 8002dc4:	6013      	str	r3, [r2, #0]
			if (multiplexChannel == cNoOfMultiplexerInputs)
 8002dc6:	4b56      	ldr	r3, [pc, #344]	@ (8002f20 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x204>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2b08      	cmp	r3, #8
 8002dcc:	d110      	bne.n	8002df0 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0xd4>
			{

				// Signal thread that one cycle over all inputs has completed
				BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60fb      	str	r3, [r7, #12]
				if (gSemaphoreHandle != nullptr)
 8002dd2:	4b55      	ldr	r3, [pc, #340]	@ (8002f28 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x20c>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d007      	beq.n	8002dea <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0xce>
					xSemaphoreGiveFromISR(gSemaphoreHandle, &xHigherPriorityTaskWoken);
 8002dda:	4b53      	ldr	r3, [pc, #332]	@ (8002f28 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x20c>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f107 020c 	add.w	r2, r7, #12
 8002de2:	4611      	mov	r1, r2
 8002de4:	4618      	mov	r0, r3
 8002de6:	f012 f915 	bl	8015014 <xQueueGiveFromISR>

				// Select next multiplexer channel
				multiplexChannel = 0;
 8002dea:	4b4d      	ldr	r3, [pc, #308]	@ (8002f20 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x204>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]

			}

			// Select next channel
			for (auto i = 0; i < gNoOfMultiplexers; ++i)
 8002df0:	2300      	movs	r3, #0
 8002df2:	61fb      	str	r3, [r7, #28]
 8002df4:	e06c      	b.n	8002ed0 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1b4>
			{
				uint32_t mask = 0x00000001;
 8002df6:	2301      	movs	r3, #1
 8002df8:	61bb      	str	r3, [r7, #24]
				for (auto c = 0; c < 3; ++c)
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
 8002dfe:	e061      	b.n	8002ec4 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1a8>
				{
					GPIO_PinState state;
					state = GPIO_PIN_RESET;
 8002e00:	2300      	movs	r3, #0
 8002e02:	74fb      	strb	r3, [r7, #19]
					if (multiplexChannel & mask)
 8002e04:	4b46      	ldr	r3, [pc, #280]	@ (8002f20 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x204>)
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0xf8>
						state = GPIO_PIN_SET;
 8002e10:	2301      	movs	r3, #1
 8002e12:	74fb      	strb	r3, [r7, #19]
					switch(c)
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d037      	beq.n	8002e8a <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x16e>
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	dc4b      	bgt.n	8002eb8 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x19c>
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x112>
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d017      	beq.n	8002e5c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x140>
 8002e2c:	e044      	b.n	8002eb8 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x19c>
					{
					case 0: HAL_GPIO_WritePin(gSignatures[i].SO_Port, gSignatures[i].SO_Pin, state);
 8002e2e:	4b3f      	ldr	r3, [pc, #252]	@ (8002f2c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x210>)
 8002e30:	6819      	ldr	r1, [r3, #0]
 8002e32:	69fa      	ldr	r2, [r7, #28]
 8002e34:	4613      	mov	r3, r2
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	4413      	add	r3, r2
 8002e3a:	00db      	lsls	r3, r3, #3
 8002e3c:	440b      	add	r3, r1
 8002e3e:	6818      	ldr	r0, [r3, #0]
 8002e40:	4b3a      	ldr	r3, [pc, #232]	@ (8002f2c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x210>)
 8002e42:	6819      	ldr	r1, [r3, #0]
 8002e44:	69fa      	ldr	r2, [r7, #28]
 8002e46:	4613      	mov	r3, r2
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	4413      	add	r3, r2
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	440b      	add	r3, r1
 8002e50:	889b      	ldrh	r3, [r3, #4]
 8002e52:	7cfa      	ldrb	r2, [r7, #19]
 8002e54:	4619      	mov	r1, r3
 8002e56:	f00b fda5 	bl	800e9a4 <HAL_GPIO_WritePin>
					break;
 8002e5a:	e02d      	b.n	8002eb8 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x19c>
					case 1: HAL_GPIO_WritePin(gSignatures[i].S1_Port, gSignatures[i].S1_Pin, state);
 8002e5c:	4b33      	ldr	r3, [pc, #204]	@ (8002f2c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x210>)
 8002e5e:	6819      	ldr	r1, [r3, #0]
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	4613      	mov	r3, r2
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	4413      	add	r3, r2
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	440b      	add	r3, r1
 8002e6c:	6898      	ldr	r0, [r3, #8]
 8002e6e:	4b2f      	ldr	r3, [pc, #188]	@ (8002f2c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x210>)
 8002e70:	6819      	ldr	r1, [r3, #0]
 8002e72:	69fa      	ldr	r2, [r7, #28]
 8002e74:	4613      	mov	r3, r2
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	4413      	add	r3, r2
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	440b      	add	r3, r1
 8002e7e:	899b      	ldrh	r3, [r3, #12]
 8002e80:	7cfa      	ldrb	r2, [r7, #19]
 8002e82:	4619      	mov	r1, r3
 8002e84:	f00b fd8e 	bl	800e9a4 <HAL_GPIO_WritePin>
					break;
 8002e88:	e016      	b.n	8002eb8 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x19c>
					case 2: HAL_GPIO_WritePin(gSignatures[i].S2_Port, gSignatures[i].S2_Pin, state);
 8002e8a:	4b28      	ldr	r3, [pc, #160]	@ (8002f2c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x210>)
 8002e8c:	6819      	ldr	r1, [r3, #0]
 8002e8e:	69fa      	ldr	r2, [r7, #28]
 8002e90:	4613      	mov	r3, r2
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	4413      	add	r3, r2
 8002e96:	00db      	lsls	r3, r3, #3
 8002e98:	440b      	add	r3, r1
 8002e9a:	6918      	ldr	r0, [r3, #16]
 8002e9c:	4b23      	ldr	r3, [pc, #140]	@ (8002f2c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x210>)
 8002e9e:	6819      	ldr	r1, [r3, #0]
 8002ea0:	69fa      	ldr	r2, [r7, #28]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	4413      	add	r3, r2
 8002ea8:	00db      	lsls	r3, r3, #3
 8002eaa:	440b      	add	r3, r1
 8002eac:	8a9b      	ldrh	r3, [r3, #20]
 8002eae:	7cfa      	ldrb	r2, [r7, #19]
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	f00b fd77 	bl	800e9a4 <HAL_GPIO_WritePin>
					break;
 8002eb6:	bf00      	nop
					}
					mask <<= 1;
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	61bb      	str	r3, [r7, #24]
				for (auto c = 0; c < 3; ++c)
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	617b      	str	r3, [r7, #20]
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	dd9a      	ble.n	8002e00 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0xe4>
			for (auto i = 0; i < gNoOfMultiplexers; ++i)
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	61fb      	str	r3, [r7, #28]
 8002ed0:	4b11      	ldr	r3, [pc, #68]	@ (8002f18 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1fc>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	69fa      	ldr	r2, [r7, #28]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	db8d      	blt.n	8002df6 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0xda>

		}

		// Restart ADC DMA cycle
		HAL_StatusTypeDef res;
		res = HAL_ADC_Start_DMA(gMultiplexed_adc, (uint32_t *)gRawAdcData, gNoOfMultiplexers);
 8002eda:	4b0c      	ldr	r3, [pc, #48]	@ (8002f0c <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1f0>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a0e      	ldr	r2, [pc, #56]	@ (8002f18 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1fc>)
 8002ee0:	6812      	ldr	r2, [r2, #0]
 8002ee2:	490c      	ldr	r1, [pc, #48]	@ (8002f14 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1f8>)
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f007 fbfb 	bl	800a6e0 <HAL_ADC_Start_DMA>
 8002eea:	4603      	mov	r3, r0
 8002eec:	74bb      	strb	r3, [r7, #18]
		if (res != HAL_OK)
 8002eee:	7cbb      	ldrb	r3, [r7, #18]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d002      	beq.n	8002efa <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1de>
			CN_ReportFault(eErrorCodes::adcThreadError);
 8002ef4:	2006      	movs	r0, #6
 8002ef6:	f7ff fecb 	bl	8002c90 <_ZL14CN_ReportFault11eErrorCodes>

		resetTimeMarker_4();			// ToDo remove this line
 8002efa:	f002 fb47 	bl	800558c <resetTimeMarker_4>

		return true;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <_ZN12CasualNoises32multiplexed_ADC_ConvCpltCallbackEP17ADC_HandleTypeDef+0x1e8>
	} else
	{
		return false;
 8002f02:	2300      	movs	r3, #0
	}

}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3728      	adds	r7, #40	@ 0x28
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	240011f8 	.word	0x240011f8
 8002f10:	24001318 	.word	0x24001318
 8002f14:	24001204 	.word	0x24001204
 8002f18:	240011fc 	.word	0x240011fc
 8002f1c:	24001338 	.word	0x24001338
 8002f20:	2400133c 	.word	0x2400133c
 8002f24:	24001214 	.word	0x24001214
 8002f28:	24001314 	.word	0x24001314
 8002f2c:	24001200 	.word	0x24001200

08002f30 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv>:
// Handle all multiplexed ADC events
//
//  CasualNoises    17/12/2025  First implementation
//==============================================================================
void multiplexed_ADC_Thread(void* pvParameters)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b096      	sub	sp, #88	@ 0x58
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]

	// Get arguments
	sADC_MultiplexerThreadData* arguments 	= (sADC_MultiplexerThreadData*)pvParameters;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
	gMultiplexed_adc 			= arguments->hadc;
 8002f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	4aa5      	ldr	r2, [pc, #660]	@ (80031d8 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2a8>)
 8002f42:	6013      	str	r3, [r2, #0]
	gNoOfMultiplexers			= arguments->noOfMultiplexers;
 8002f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f46:	889b      	ldrh	r3, [r3, #4]
 8002f48:	461a      	mov	r2, r3
 8002f4a:	4ba4      	ldr	r3, [pc, #656]	@ (80031dc <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2ac>)
 8002f4c:	601a      	str	r2, [r3, #0]
	gSignatures					= arguments->multiplexerSignatureArray;
 8002f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4aa3      	ldr	r2, [pc, #652]	@ (80031e0 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b0>)
 8002f54:	6013      	str	r3, [r2, #0]
	QueueHandle_t clientQueue 	= arguments->clientQueue;
 8002f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	637b      	str	r3, [r7, #52]	@ 0x34

	// Register a callback for the multiplexed adc
	add_ADC_ConvCpltCallback(multiplexed_ADC_ConvCpltCallback);
 8002f5c:	48a1      	ldr	r0, [pc, #644]	@ (80031e4 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b4>)
 8002f5e:	f000 ffd5 	bl	8003f0c <_Z24add_ADC_ConvCpltCallbackPFbP17ADC_HandleTypeDefE>
	vTaskDelay(pdMS_TO_TICKS(10));
 8002f62:	200a      	movs	r0, #10
 8002f64:	f012 fe1c 	bl	8015ba0 <vTaskDelay>

	// Select first input for all multiplexers
	for (int32_t i = 0; i < gNoOfMultiplexers; ++i)
 8002f68:	2300      	movs	r3, #0
 8002f6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f6c:	e044      	b.n	8002ff8 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0xc8>
	{
		HAL_GPIO_WritePin(gSignatures[i].SO_Port, gSignatures[i].SO_Pin, GPIO_PIN_RESET);
 8002f6e:	4b9c      	ldr	r3, [pc, #624]	@ (80031e0 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b0>)
 8002f70:	6819      	ldr	r1, [r3, #0]
 8002f72:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002f74:	4613      	mov	r3, r2
 8002f76:	005b      	lsls	r3, r3, #1
 8002f78:	4413      	add	r3, r2
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	440b      	add	r3, r1
 8002f7e:	6818      	ldr	r0, [r3, #0]
 8002f80:	4b97      	ldr	r3, [pc, #604]	@ (80031e0 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b0>)
 8002f82:	6819      	ldr	r1, [r3, #0]
 8002f84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002f86:	4613      	mov	r3, r2
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	4413      	add	r3, r2
 8002f8c:	00db      	lsls	r3, r3, #3
 8002f8e:	440b      	add	r3, r1
 8002f90:	889b      	ldrh	r3, [r3, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	4619      	mov	r1, r3
 8002f96:	f00b fd05 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gSignatures[i].S1_Port, gSignatures[i].S1_Pin, GPIO_PIN_RESET);
 8002f9a:	4b91      	ldr	r3, [pc, #580]	@ (80031e0 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b0>)
 8002f9c:	6819      	ldr	r1, [r3, #0]
 8002f9e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	4413      	add	r3, r2
 8002fa6:	00db      	lsls	r3, r3, #3
 8002fa8:	440b      	add	r3, r1
 8002faa:	6898      	ldr	r0, [r3, #8]
 8002fac:	4b8c      	ldr	r3, [pc, #560]	@ (80031e0 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b0>)
 8002fae:	6819      	ldr	r1, [r3, #0]
 8002fb0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	4413      	add	r3, r2
 8002fb8:	00db      	lsls	r3, r3, #3
 8002fba:	440b      	add	r3, r1
 8002fbc:	899b      	ldrh	r3, [r3, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	f00b fcef 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gSignatures[i].S2_Port, gSignatures[i].S2_Pin, GPIO_PIN_RESET);
 8002fc6:	4b86      	ldr	r3, [pc, #536]	@ (80031e0 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b0>)
 8002fc8:	6819      	ldr	r1, [r3, #0]
 8002fca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002fcc:	4613      	mov	r3, r2
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	4413      	add	r3, r2
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	440b      	add	r3, r1
 8002fd6:	6918      	ldr	r0, [r3, #16]
 8002fd8:	4b81      	ldr	r3, [pc, #516]	@ (80031e0 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b0>)
 8002fda:	6819      	ldr	r1, [r3, #0]
 8002fdc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002fde:	4613      	mov	r3, r2
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	4413      	add	r3, r2
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	440b      	add	r3, r1
 8002fe8:	8a9b      	ldrh	r3, [r3, #20]
 8002fea:	2200      	movs	r2, #0
 8002fec:	4619      	mov	r1, r3
 8002fee:	f00b fcd9 	bl	800e9a4 <HAL_GPIO_WritePin>
	for (int32_t i = 0; i < gNoOfMultiplexers; ++i)
 8002ff2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ff8:	4b78      	ldr	r3, [pc, #480]	@ (80031dc <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2ac>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002ffe:	429a      	cmp	r2, r3
 8003000:	dbb5      	blt.n	8002f6e <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x3e>
	}

	// Create a binary semaphore to awake thread when new data is available
	gSemaphoreHandle = xSemaphoreCreateBinary();
 8003002:	2203      	movs	r2, #3
 8003004:	2100      	movs	r1, #0
 8003006:	2001      	movs	r0, #1
 8003008:	f011 fe05 	bl	8014c16 <xQueueGenericCreate>
 800300c:	4603      	mov	r3, r0
 800300e:	4a76      	ldr	r2, [pc, #472]	@ (80031e8 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b8>)
 8003010:	6013      	str	r3, [r2, #0]
	if (gSemaphoreHandle == nullptr)
 8003012:	4b75      	ldr	r3, [pc, #468]	@ (80031e8 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b8>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d102      	bne.n	8003020 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0xf0>
		CN_ReportFault(eErrorCodes::adcThreadError);
 800301a:	2006      	movs	r0, #6
 800301c:	f7ff fe38 	bl	8002c90 <_ZL14CN_ReportFault11eErrorCodes>

	// Calibrate the ADC converter used and start in DMA mode then start the timer to trigger conversions
	HAL_StatusTypeDef res;
	res = HAL_ADCEx_Calibration_Start(gMultiplexed_adc, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8003020:	4b6d      	ldr	r3, [pc, #436]	@ (80031d8 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2a8>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8003028:	2100      	movs	r1, #0
 800302a:	4618      	mov	r0, r3
 800302c:	f008 fdfe 	bl	800bc2c <HAL_ADCEx_Calibration_Start>
 8003030:	4603      	mov	r3, r0
 8003032:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	if (res != HAL_OK)
 8003036:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800303a:	2b00      	cmp	r3, #0
 800303c:	d002      	beq.n	8003044 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x114>
		CN_ReportFault(eErrorCodes::adcThreadError);
 800303e:	2006      	movs	r0, #6
 8003040:	f7ff fe26 	bl	8002c90 <_ZL14CN_ReportFault11eErrorCodes>
	res = HAL_ADC_Start_DMA(gMultiplexed_adc, (uint32_t *)gRawAdcData, gNoOfMultiplexers);
 8003044:	4b64      	ldr	r3, [pc, #400]	@ (80031d8 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2a8>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a64      	ldr	r2, [pc, #400]	@ (80031dc <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2ac>)
 800304a:	6812      	ldr	r2, [r2, #0]
 800304c:	4967      	ldr	r1, [pc, #412]	@ (80031ec <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2bc>)
 800304e:	4618      	mov	r0, r3
 8003050:	f007 fb46 	bl	800a6e0 <HAL_ADC_Start_DMA>
 8003054:	4603      	mov	r3, r0
 8003056:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	if (res != HAL_OK)
 800305a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800305e:	2b00      	cmp	r3, #0
 8003060:	d002      	beq.n	8003068 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x138>
		CN_ReportFault(eErrorCodes::adcThreadError);
 8003062:	2006      	movs	r0, #6
 8003064:	f7ff fe14 	bl	8002c90 <_ZL14CN_ReportFault11eErrorCodes>

	// Clear previous value buffer
	for (uint32_t i = 0; i < cNoOfMultiplexerInputs; ++i)
 8003068:	2300      	movs	r3, #0
 800306a:	653b      	str	r3, [r7, #80]	@ 0x50
 800306c:	e013      	b.n	8003096 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x166>
		for (uint32_t j= 0; j < cNoOfMultiplexerInputs; ++j)
 800306e:	2300      	movs	r3, #0
 8003070:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003072:	e00a      	b.n	800308a <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x15a>
			gPreviousAdcData[i][j] = 0x0000;
 8003074:	495e      	ldr	r1, [pc, #376]	@ (80031f0 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2c0>)
 8003076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003078:	00da      	lsls	r2, r3, #3
 800307a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800307c:	4413      	add	r3, r2
 800307e:	2200      	movs	r2, #0
 8003080:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t j= 0; j < cNoOfMultiplexerInputs; ++j)
 8003084:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003086:	3301      	adds	r3, #1
 8003088:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800308a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800308c:	2b07      	cmp	r3, #7
 800308e:	d9f1      	bls.n	8003074 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x144>
	for (uint32_t i = 0; i < cNoOfMultiplexerInputs; ++i)
 8003090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003092:	3301      	adds	r3, #1
 8003094:	653b      	str	r3, [r7, #80]	@ 0x50
 8003096:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003098:	2b07      	cmp	r3, #7
 800309a:	d9e8      	bls.n	800306e <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x13e>

	// Main event loop

	auto foo = 0;
 800309c:	2300      	movs	r3, #0
 800309e:	64bb      	str	r3, [r7, #72]	@ 0x48

	auto treschp = 300;					// Deviation should exceed this value before sending events
 80030a0:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80030a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	auto treschn = treschp * -1;
 80030a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030a8:	425b      	negs	r3, r3
 80030aa:	62bb      	str	r3, [r7, #40]	@ 0x28
	for (;;)
	{

		// Wait for cycle completion semaphore
		BaseType_t res = xSemaphoreTake(gSemaphoreHandle, portMAX_DELAY);
 80030ac:	4b4e      	ldr	r3, [pc, #312]	@ (80031e8 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b8>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80030b4:	4618      	mov	r0, r3
 80030b6:	f012 f91f 	bl	80152f8 <xQueueSemaphoreTake>
 80030ba:	6278      	str	r0, [r7, #36]	@ 0x24
		if (res != pdTRUE)
 80030bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d002      	beq.n	80030c8 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x198>
			CN_ReportFault(eErrorCodes::adcThreadError);
 80030c2:	2006      	movs	r0, #6
 80030c4:	f7ff fde4 	bl	8002c90 <_ZL14CN_ReportFault11eErrorCodes>

		// Compare new averages with previous ones
		for (uint32_t i = 0; i < cNoOfMultiplexerInputs; ++i)
 80030c8:	2300      	movs	r3, #0
 80030ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80030cc:	e07f      	b.n	80031ce <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x29e>
		{
			uint8_t mask = gSignatures[i].mask;
 80030ce:	4b44      	ldr	r3, [pc, #272]	@ (80031e0 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2b0>)
 80030d0:	6819      	ldr	r1, [r3, #0]
 80030d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030d4:	4613      	mov	r3, r2
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	4413      	add	r3, r2
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	440b      	add	r3, r1
 80030de:	7d9b      	ldrb	r3, [r3, #22]
 80030e0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
			for (uint32_t j= 0; j < cNoOfMultiplexerInputs; ++j)
 80030e4:	2300      	movs	r3, #0
 80030e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030e8:	e06b      	b.n	80031c2 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x292>
			{
				int32_t dev = gAverageAdcData[i][j] - gPreviousAdcData[i][j];
 80030ea:	4942      	ldr	r1, [pc, #264]	@ (80031f4 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2c4>)
 80030ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030ee:	00da      	lsls	r2, r3, #3
 80030f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030f2:	4413      	add	r3, r2
 80030f4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80030f8:	4618      	mov	r0, r3
 80030fa:	493d      	ldr	r1, [pc, #244]	@ (80031f0 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2c0>)
 80030fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030fe:	00da      	lsls	r2, r3, #3
 8003100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003102:	4413      	add	r3, r2
 8003104:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003108:	1ac3      	subs	r3, r0, r3
 800310a:	623b      	str	r3, [r7, #32]
				if (((dev > treschp) || (dev < treschn)) &&
 800310c:	6a3a      	ldr	r2, [r7, #32]
 800310e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003110:	429a      	cmp	r2, r3
 8003112:	dc03      	bgt.n	800311c <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x1ec>
 8003114:	6a3a      	ldr	r2, [r7, #32]
 8003116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003118:	429a      	cmp	r2, r3
 800311a:	da4a      	bge.n	80031b2 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x282>
						(mask & 0x01))
 800311c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003120:	f003 0301 	and.w	r3, r3, #1
				if (((dev > treschp) || (dev < treschn)) &&
 8003124:	2b00      	cmp	r3, #0
 8003126:	d044      	beq.n	80031b2 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x282>
				{

					if ((i == 0) && (std::abs(dev) > foo))													// ToDo remove test
 8003128:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800312a:	2b00      	cmp	r3, #0
 800312c:	d108      	bne.n	8003140 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x210>
 800312e:	6a38      	ldr	r0, [r7, #32]
 8003130:	f7ff fd7d 	bl	8002c2e <_ZSt3absl>
 8003134:	4602      	mov	r2, r0
 8003136:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003138:	4293      	cmp	r3, r2
 800313a:	da01      	bge.n	8003140 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x210>
 800313c:	2301      	movs	r3, #1
 800313e:	e000      	b.n	8003142 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x212>
 8003140:	2300      	movs	r3, #0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d003      	beq.n	800314e <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x21e>
						foo = std::abs(dev);
 8003146:	6a38      	ldr	r0, [r7, #32]
 8003148:	f7ff fd71 	bl	8002c2e <_ZSt3absl>
 800314c:	64b8      	str	r0, [r7, #72]	@ 0x48

					// Send event to the client
					if (clientQueue != nullptr)
 800314e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003150:	2b00      	cmp	r3, #0
 8003152:	d01f      	beq.n	8003194 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x264>
					{
						sMultiplexed_ADC_Event event;
						event.eventSourceID 		= eEventSourceID::multiplexerADC_ThreadSourceID;
 8003154:	2302      	movs	r3, #2
 8003156:	60fb      	str	r3, [r7, #12]
						event.multiplexerNo			= i;
 8003158:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800315a:	b29b      	uxth	r3, r3
 800315c:	823b      	strh	r3, [r7, #16]
						event.multiplexerChannelNo	= j;
 800315e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003160:	b29b      	uxth	r3, r3
 8003162:	827b      	strh	r3, [r7, #18]
						event.value					= gAverageAdcData[i][j];
 8003164:	4923      	ldr	r1, [pc, #140]	@ (80031f4 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2c4>)
 8003166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003168:	00da      	lsls	r2, r3, #3
 800316a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800316c:	4413      	add	r3, r2
 800316e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003172:	617b      	str	r3, [r7, #20]
						event.deviation				= dev;
 8003174:	6a3b      	ldr	r3, [r7, #32]
 8003176:	61bb      	str	r3, [r7, #24]
						BaseType_t res = xQueueSendToBack(clientQueue, (void*)&event, 10);
 8003178:	f107 010c 	add.w	r1, r7, #12
 800317c:	2300      	movs	r3, #0
 800317e:	220a      	movs	r2, #10
 8003180:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003182:	f011 fda7 	bl	8014cd4 <xQueueGenericSend>
 8003186:	61f8      	str	r0, [r7, #28]
						if (res != pdPASS)
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d002      	beq.n	8003194 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x264>
							CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 800318e:	2002      	movs	r0, #2
 8003190:	f7ff fd7e 	bl	8002c90 <_ZL14CN_ReportFault11eErrorCodes>
					}

					// Update previous value
					gPreviousAdcData[i][j] = gAverageAdcData[i][j];
 8003194:	4917      	ldr	r1, [pc, #92]	@ (80031f4 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2c4>)
 8003196:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003198:	00da      	lsls	r2, r3, #3
 800319a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800319c:	4413      	add	r3, r2
 800319e:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 80031a2:	4913      	ldr	r1, [pc, #76]	@ (80031f0 <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x2c0>)
 80031a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031a6:	00da      	lsls	r2, r3, #3
 80031a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031aa:	4413      	add	r3, r2
 80031ac:	4602      	mov	r2, r0
 80031ae:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

				}
				mask >>= 1;
 80031b2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80031b6:	085b      	lsrs	r3, r3, #1
 80031b8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
			for (uint32_t j= 0; j < cNoOfMultiplexerInputs; ++j)
 80031bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031be:	3301      	adds	r3, #1
 80031c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031c4:	2b07      	cmp	r3, #7
 80031c6:	d990      	bls.n	80030ea <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x1ba>
		for (uint32_t i = 0; i < cNoOfMultiplexerInputs; ++i)
 80031c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031ca:	3301      	adds	r3, #1
 80031cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80031ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031d0:	2b07      	cmp	r3, #7
 80031d2:	f67f af7c 	bls.w	80030ce <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x19e>
			}
		}
	}
 80031d6:	e769      	b.n	80030ac <_ZN12CasualNoises22multiplexed_ADC_ThreadEPv+0x17c>
 80031d8:	240011f8 	.word	0x240011f8
 80031dc:	240011fc 	.word	0x240011fc
 80031e0:	24001200 	.word	0x24001200
 80031e4:	08002d1d 	.word	0x08002d1d
 80031e8:	24001314 	.word	0x24001314
 80031ec:	24001204 	.word	0x24001204
 80031f0:	24001294 	.word	0x24001294
 80031f4:	24001214 	.word	0x24001214

080031f8 <_ZN12CasualNoises27startMultiplexed_ADC_ThreadEPvPP19tskTaskControlBlock>:
// Handle all multiplexed ADC events
//
//  CasualNoises    17/12/2025  First implementation
//==============================================================================
BaseType_t startMultiplexed_ADC_Thread(void *argument, TaskHandle_t* xHandlePtr)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b086      	sub	sp, #24
 80031fc:	af02      	add	r7, sp, #8
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]

	// Create the thread to scan the multiplexed ADC convertions
	BaseType_t res = xTaskCreate(multiplexed_ADC_Thread, "multiplexed_ADC_Thread", DEFAULT_STACK_SIZE / 2, argument,
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	9301      	str	r3, [sp, #4]
 8003206:	230a      	movs	r3, #10
 8003208:	9300      	str	r3, [sp, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2280      	movs	r2, #128	@ 0x80
 800320e:	4905      	ldr	r1, [pc, #20]	@ (8003224 <_ZN12CasualNoises27startMultiplexed_ADC_ThreadEPvPP19tskTaskControlBlock+0x2c>)
 8003210:	4805      	ldr	r0, [pc, #20]	@ (8003228 <_ZN12CasualNoises27startMultiplexed_ADC_ThreadEPvPP19tskTaskControlBlock+0x30>)
 8003212:	f012 fb67 	bl	80158e4 <xTaskCreate>
 8003216:	60f8      	str	r0, [r7, #12]
			POT_THREAD_PRIORITY, xHandlePtr);
	return res;
 8003218:	68fb      	ldr	r3, [r7, #12]

}
 800321a:	4618      	mov	r0, r3
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	0801bf44 	.word	0x0801bf44
 8003228:	08002f31 	.word	0x08002f31

0800322c <_ZL8CN_Delayv>:
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8003232:	2300      	movs	r3, #0
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	e00e      	b.n	8003256 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8003238:	2300      	movs	r3, #0
 800323a:	607b      	str	r3, [r7, #4]
 800323c:	e005      	b.n	800324a <_ZL8CN_Delayv+0x1e>
			++cnt;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	3301      	adds	r3, #1
 8003242:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	3301      	adds	r3, #1
 8003248:	607b      	str	r3, [r7, #4]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2b09      	cmp	r3, #9
 800324e:	d9f6      	bls.n	800323e <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	3301      	adds	r3, #1
 8003254:	60bb      	str	r3, [r7, #8]
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	4a04      	ldr	r2, [pc, #16]	@ (800326c <_ZL8CN_Delayv+0x40>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d9ec      	bls.n	8003238 <_ZL8CN_Delayv+0xc>
}
 800325e:	bf00      	nop
 8003260:	bf00      	nop
 8003262:	3714      	adds	r7, #20
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr
 800326c:	000f423f 	.word	0x000f423f

08003270 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8003278:	f012 fd38 	bl	8015cec <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	2b00      	cmp	r3, #0
 8003288:	d005      	beq.n	8003296 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 800328a:	2200      	movs	r2, #0
 800328c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003290:	4818      	ldr	r0, [pc, #96]	@ (80032f4 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8003292:	f00b fb87 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	2b00      	cmp	r3, #0
 800329e:	d005      	beq.n	80032ac <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 80032a0:	2200      	movs	r2, #0
 80032a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80032a6:	4813      	ldr	r0, [pc, #76]	@ (80032f4 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80032a8:	f00b fb7c 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f003 0304 	and.w	r3, r3, #4
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d004      	beq.n	80032c0 <_ZL14CN_ReportFault11eErrorCodes+0x50>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 80032b6:	2200      	movs	r2, #0
 80032b8:	2120      	movs	r1, #32
 80032ba:	480f      	ldr	r0, [pc, #60]	@ (80032f8 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 80032bc:	f00b fb72 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f003 0308 	and.w	r3, r3, #8
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d004      	beq.n	80032d4 <_ZL14CN_ReportFault11eErrorCodes+0x64>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 80032ca:	2200      	movs	r2, #0
 80032cc:	2140      	movs	r1, #64	@ 0x40
 80032ce:	480a      	ldr	r0, [pc, #40]	@ (80032f8 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 80032d0:	f00b fb68 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 80032d4:	f7ff ffaa 	bl	800322c <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 80032d8:	2201      	movs	r2, #1
 80032da:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80032de:	4805      	ldr	r0, [pc, #20]	@ (80032f4 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80032e0:	f00b fb60 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 80032e4:	2201      	movs	r2, #1
 80032e6:	2160      	movs	r1, #96	@ 0x60
 80032e8:	4803      	ldr	r0, [pc, #12]	@ (80032f8 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 80032ea:	f00b fb5b 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 80032ee:	f7ff ff9d 	bl	800322c <_ZL8CN_Delayv>
		if (code & 0x00000001)
 80032f2:	e7c5      	b.n	8003280 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 80032f4:	58020400 	.word	0x58020400
 80032f8:	58021000 	.word	0x58021000

080032fc <_ZN12CasualNoises13encoderThreadEPv>:
// Handle all encoder events
//
//  CasualNoises    26/02/2025  First implementation
//==============================================================================
void encoderThread(void* pvParameters)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b0aa      	sub	sp, #168	@ 0xa8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]

	// Get initial data
	sSPI_EncoderThreadData* dataPtr = (sSPI_EncoderThreadData*)pvParameters;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	673b      	str	r3, [r7, #112]	@ 0x70
	QueueHandle_t clientQueue = dataPtr->clientQueue;
 8003308:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	66fb      	str	r3, [r7, #108]	@ 0x6c

	// Build look-up tables
	uint32_t noOfEncoders = dataPtr->noOfEncoders;
 800330e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003310:	889b      	ldrh	r3, [r3, #4]
 8003312:	66bb      	str	r3, [r7, #104]	@ 0x68
	uint32_t noOfDevices  = dataPtr->noOfDevices;
 8003314:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003316:	8a5b      	ldrh	r3, [r3, #18]
 8003318:	667b      	str	r3, [r7, #100]	@ 0x64
	sEncoderSignature* signatures = dataPtr->encoderSignatureArray;
 800331a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	663b      	str	r3, [r7, #96]	@ 0x60
	uint32_t tableSize = noOfDevices << 3;
 8003320:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	65fb      	str	r3, [r7, #92]	@ 0x5c
	signalType* typeTablePtr  = new signalType[tableSize];
 8003326:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003328:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 800332c:	4293      	cmp	r3, r2
 800332e:	d201      	bcs.n	8003334 <_ZN12CasualNoises13encoderThreadEPv+0x38>
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	e001      	b.n	8003338 <_ZN12CasualNoises13encoderThreadEPv+0x3c>
 8003334:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003338:	4618      	mov	r0, r3
 800333a:	f014 fa64 	bl	8017806 <_Znaj>
 800333e:	4603      	mov	r3, r0
 8003340:	65bb      	str	r3, [r7, #88]	@ 0x58
	uint8_t*    encNoTablePtr = new uint8_t[tableSize];
 8003342:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003344:	4618      	mov	r0, r3
 8003346:	f014 fa5e 	bl	8017806 <_Znaj>
 800334a:	4603      	mov	r3, r0
 800334c:	657b      	str	r3, [r7, #84]	@ 0x54
	for (uint32_t i = 0; i < tableSize; ++i)
 800334e:	2300      	movs	r3, #0
 8003350:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003354:	e011      	b.n	800337a <_ZN12CasualNoises13encoderThreadEPv+0x7e>
	{
		typeTablePtr[i]  = signalType::unknown;
 8003356:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800335e:	4413      	add	r3, r2
 8003360:	2200      	movs	r2, #0
 8003362:	601a      	str	r2, [r3, #0]
		encNoTablePtr[i] = 0xff;
 8003364:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003366:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800336a:	4413      	add	r3, r2
 800336c:	22ff      	movs	r2, #255	@ 0xff
 800336e:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < tableSize; ++i)
 8003370:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003374:	3301      	adds	r3, #1
 8003376:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800337a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800337e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003380:	429a      	cmp	r2, r3
 8003382:	d3e8      	bcc.n	8003356 <_ZN12CasualNoises13encoderThreadEPv+0x5a>
	}
	for (uint32_t encNo = 0; encNo < noOfEncoders; ++encNo)
 8003384:	2300      	movs	r3, #0
 8003386:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800338a:	e07b      	b.n	8003484 <_ZN12CasualNoises13encoderThreadEPv+0x188>
	{
		uint32_t indx;
		indx = (signatures[encNo].switchDevNo << 3) + signatures[encNo].switchPinNo;
 800338c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8003390:	4613      	mov	r3, r2
 8003392:	00db      	lsls	r3, r3, #3
 8003394:	1a9b      	subs	r3, r3, r2
 8003396:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003398:	4413      	add	r3, r2
 800339a:	785b      	ldrb	r3, [r3, #1]
 800339c:	00d9      	lsls	r1, r3, #3
 800339e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80033a2:	4613      	mov	r3, r2
 80033a4:	00db      	lsls	r3, r3, #3
 80033a6:	1a9b      	subs	r3, r3, r2
 80033a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80033aa:	4413      	add	r3, r2
 80033ac:	789b      	ldrb	r3, [r3, #2]
 80033ae:	440b      	add	r3, r1
 80033b0:	62bb      	str	r3, [r7, #40]	@ 0x28
		typeTablePtr[indx]  = signalType::enc_sw;
 80033b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80033b8:	4413      	add	r3, r2
 80033ba:	2201      	movs	r2, #1
 80033bc:	601a      	str	r2, [r3, #0]
		encNoTablePtr[indx] = signatures[encNo].encoderNo;
 80033be:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80033c2:	4613      	mov	r3, r2
 80033c4:	00db      	lsls	r3, r3, #3
 80033c6:	1a9b      	subs	r3, r3, r2
 80033c8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80033ca:	441a      	add	r2, r3
 80033cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80033ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d0:	440b      	add	r3, r1
 80033d2:	7812      	ldrb	r2, [r2, #0]
 80033d4:	701a      	strb	r2, [r3, #0]
		if (signatures[encNo].enc_A_DevNo < 0xff)
 80033d6:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80033da:	4613      	mov	r3, r2
 80033dc:	00db      	lsls	r3, r3, #3
 80033de:	1a9b      	subs	r3, r3, r2
 80033e0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80033e2:	4413      	add	r3, r2
 80033e4:	78db      	ldrb	r3, [r3, #3]
 80033e6:	2bff      	cmp	r3, #255	@ 0xff
 80033e8:	d024      	beq.n	8003434 <_ZN12CasualNoises13encoderThreadEPv+0x138>
		{
			indx = (signatures[encNo].enc_A_DevNo << 3) + signatures[encNo].enc_A_PinNo;
 80033ea:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80033ee:	4613      	mov	r3, r2
 80033f0:	00db      	lsls	r3, r3, #3
 80033f2:	1a9b      	subs	r3, r3, r2
 80033f4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80033f6:	4413      	add	r3, r2
 80033f8:	78db      	ldrb	r3, [r3, #3]
 80033fa:	00d9      	lsls	r1, r3, #3
 80033fc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8003400:	4613      	mov	r3, r2
 8003402:	00db      	lsls	r3, r3, #3
 8003404:	1a9b      	subs	r3, r3, r2
 8003406:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003408:	4413      	add	r3, r2
 800340a:	791b      	ldrb	r3, [r3, #4]
 800340c:	440b      	add	r3, r1
 800340e:	62bb      	str	r3, [r7, #40]	@ 0x28
			typeTablePtr[indx]  = signalType::enc_a;
 8003410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003416:	4413      	add	r3, r2
 8003418:	2202      	movs	r2, #2
 800341a:	601a      	str	r2, [r3, #0]
			encNoTablePtr[indx] = signatures[encNo].encoderNo;
 800341c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8003420:	4613      	mov	r3, r2
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	1a9b      	subs	r3, r3, r2
 8003426:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003428:	441a      	add	r2, r3
 800342a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800342c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800342e:	440b      	add	r3, r1
 8003430:	7812      	ldrb	r2, [r2, #0]
 8003432:	701a      	strb	r2, [r3, #0]
		}
		if (signatures[encNo].enc_B_DevNo < 0xff)
 8003434:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8003438:	4613      	mov	r3, r2
 800343a:	00db      	lsls	r3, r3, #3
 800343c:	1a9b      	subs	r3, r3, r2
 800343e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003440:	4413      	add	r3, r2
 8003442:	795b      	ldrb	r3, [r3, #5]
 8003444:	2bff      	cmp	r3, #255	@ 0xff
 8003446:	d018      	beq.n	800347a <_ZN12CasualNoises13encoderThreadEPv+0x17e>
		{
			indx = (signatures[encNo].enc_B_DevNo << 3) + signatures[encNo].enc_B_PinNo;
 8003448:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800344c:	4613      	mov	r3, r2
 800344e:	00db      	lsls	r3, r3, #3
 8003450:	1a9b      	subs	r3, r3, r2
 8003452:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003454:	4413      	add	r3, r2
 8003456:	795b      	ldrb	r3, [r3, #5]
 8003458:	00d9      	lsls	r1, r3, #3
 800345a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800345e:	4613      	mov	r3, r2
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	1a9b      	subs	r3, r3, r2
 8003464:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003466:	4413      	add	r3, r2
 8003468:	799b      	ldrb	r3, [r3, #6]
 800346a:	440b      	add	r3, r1
 800346c:	62bb      	str	r3, [r7, #40]	@ 0x28
			typeTablePtr[indx]  = signalType::enc_b;
 800346e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003474:	4413      	add	r3, r2
 8003476:	2203      	movs	r2, #3
 8003478:	601a      	str	r2, [r3, #0]
	for (uint32_t encNo = 0; encNo < noOfEncoders; ++encNo)
 800347a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800347e:	3301      	adds	r3, #1
 8003480:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003484:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8003488:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800348a:	429a      	cmp	r2, r3
 800348c:	f4ff af7e 	bcc.w	800338c <_ZN12CasualNoises13encoderThreadEPv+0x90>
		}
	}

	// Table of encoder increments
	int16_t* encIncTable = new int16_t[noOfEncoders];
 8003490:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003492:	4ab8      	ldr	r2, [pc, #736]	@ (8003774 <_ZN12CasualNoises13encoderThreadEPv+0x478>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d801      	bhi.n	800349c <_ZN12CasualNoises13encoderThreadEPv+0x1a0>
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	e001      	b.n	80034a0 <_ZN12CasualNoises13encoderThreadEPv+0x1a4>
 800349c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034a0:	4618      	mov	r0, r3
 80034a2:	f014 f9b0 	bl	8017806 <_Znaj>
 80034a6:	4603      	mov	r3, r0
 80034a8:	653b      	str	r3, [r7, #80]	@ 0x50
	for (uint32_t encNo = 0; encNo < noOfEncoders; ++encNo)
 80034aa:	2300      	movs	r3, #0
 80034ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80034b0:	e00b      	b.n	80034ca <_ZN12CasualNoises13encoderThreadEPv+0x1ce>
	{
		encIncTable[encNo] = 0;
 80034b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034b6:	005b      	lsls	r3, r3, #1
 80034b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80034ba:	4413      	add	r3, r2
 80034bc:	2200      	movs	r2, #0
 80034be:	801a      	strh	r2, [r3, #0]
	for (uint32_t encNo = 0; encNo < noOfEncoders; ++encNo)
 80034c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034c4:	3301      	adds	r3, #1
 80034c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80034ca:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80034ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d3ee      	bcc.n	80034b2 <_ZN12CasualNoises13encoderThreadEPv+0x1b6>
	}

	// Load current encoder signals
	uint8_t* currentData = new uint8_t[noOfDevices];
 80034d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034d6:	4618      	mov	r0, r3
 80034d8:	f014 f995 	bl	8017806 <_Znaj>
 80034dc:	4603      	mov	r3, r0
 80034de:	64fb      	str	r3, [r7, #76]	@ 0x4c
	HAL_GPIO_WritePin(dataPtr->serInPL_Port, dataPtr->serInPL_Pin, GPIO_PIN_SET);
 80034e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034e2:	68d8      	ldr	r0, [r3, #12]
 80034e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034e6:	8a1b      	ldrh	r3, [r3, #16]
 80034e8:	2201      	movs	r2, #1
 80034ea:	4619      	mov	r1, r3
 80034ec:	f00b fa5a 	bl	800e9a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(dataPtr->serInPL_Port, dataPtr->serInPL_Pin, GPIO_PIN_RESET);
 80034f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034f2:	68d8      	ldr	r0, [r3, #12]
 80034f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034f6:	8a1b      	ldrh	r3, [r3, #16]
 80034f8:	2200      	movs	r2, #0
 80034fa:	4619      	mov	r1, r3
 80034fc:	f00b fa52 	bl	800e9a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(dataPtr->serInPL_Port, dataPtr->serInPL_Pin, GPIO_PIN_SET);
 8003500:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003502:	68d8      	ldr	r0, [r3, #12]
 8003504:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003506:	8a1b      	ldrh	r3, [r3, #16]
 8003508:	2201      	movs	r2, #1
 800350a:	4619      	mov	r1, r3
 800350c:	f00b fa4a 	bl	800e9a4 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef res = HAL_SPI_Receive (dataPtr->encoder_SPI_Handle, currentData, noOfDevices, HAL_MAX_DELAY);
 8003510:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003512:	6898      	ldr	r0, [r3, #8]
 8003514:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003516:	b29a      	uxth	r2, r3
 8003518:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800351c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800351e:	f00f f935 	bl	801278c <HAL_SPI_Receive>
 8003522:	4603      	mov	r3, r0
 8003524:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	if (res != HAL_OK)
 8003528:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800352c:	2b00      	cmp	r3, #0
 800352e:	d002      	beq.n	8003536 <_ZN12CasualNoises13encoderThreadEPv+0x23a>
		CN_ReportFault(eErrorCodes::runtimeError);
 8003530:	2003      	movs	r0, #3
 8003532:	f7ff fe9d 	bl	8003270 <_ZL14CN_ReportFault11eErrorCodes>
	uint8_t* newData = new uint8_t[noOfDevices];
 8003536:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003538:	4618      	mov	r0, r3
 800353a:	f014 f964 	bl	8017806 <_Znaj>
 800353e:	4603      	mov	r3, r0
 8003540:	647b      	str	r3, [r7, #68]	@ 0x44
	bool* curStateTable = new bool[tableSize];
 8003542:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003544:	4618      	mov	r0, r3
 8003546:	f014 f95e 	bl	8017806 <_Znaj>
 800354a:	4603      	mov	r3, r0
 800354c:	643b      	str	r3, [r7, #64]	@ 0x40
	bool* newStateTable = new bool[tableSize];
 800354e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003550:	4618      	mov	r0, r3
 8003552:	f014 f958 	bl	8017806 <_Znaj>
 8003556:	4603      	mov	r3, r0
 8003558:	63fb      	str	r3, [r7, #60]	@ 0x3c

	// Copy the current encoder state
	for (uint32_t devNo = 0; devNo < noOfDevices; ++devNo)
 800355a:	2300      	movs	r3, #0
 800355c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003560:	e02f      	b.n	80035c2 <_ZN12CasualNoises13encoderThreadEPv+0x2c6>
	{
		uint8_t flags = currentData[devNo];
 8003562:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003564:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003568:	4413      	add	r3, r2
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		for (uint32_t bitNo = 0; bitNo < 8; ++bitNo)
 8003570:	2300      	movs	r3, #0
 8003572:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003576:	e01b      	b.n	80035b0 <_ZN12CasualNoises13encoderThreadEPv+0x2b4>
		{
			curStateTable[(devNo << 3) + bitNo] = flags & 0x01;
 8003578:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800357c:	f003 0201 	and.w	r2, r3, #1
 8003580:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003584:	00d9      	lsls	r1, r3, #3
 8003586:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800358a:	440b      	add	r3, r1
 800358c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800358e:	440b      	add	r3, r1
 8003590:	2a00      	cmp	r2, #0
 8003592:	bf14      	ite	ne
 8003594:	2201      	movne	r2, #1
 8003596:	2200      	moveq	r2, #0
 8003598:	b2d2      	uxtb	r2, r2
 800359a:	701a      	strb	r2, [r3, #0]
			flags >>= 1;
 800359c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80035a0:	085b      	lsrs	r3, r3, #1
 80035a2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		for (uint32_t bitNo = 0; bitNo < 8; ++bitNo)
 80035a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80035aa:	3301      	adds	r3, #1
 80035ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80035b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80035b4:	2b07      	cmp	r3, #7
 80035b6:	d9df      	bls.n	8003578 <_ZN12CasualNoises13encoderThreadEPv+0x27c>
	for (uint32_t devNo = 0; devNo < noOfDevices; ++devNo)
 80035b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80035bc:	3301      	adds	r3, #1
 80035be:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80035c2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80035c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d3ca      	bcc.n	8003562 <_ZN12CasualNoises13encoderThreadEPv+0x266>
		}
	}

	// Main thread loop
	uint16_t loopCnt = 0;
 80035cc:	2300      	movs	r3, #0
 80035ce:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
	for (;;)
	{
		loopCnt += 1;
 80035d2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80035d6:	3301      	adds	r3, #1
 80035d8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e

		// Load new encoder signals
		HAL_GPIO_WritePin(dataPtr->serInPL_Port, dataPtr->serInPL_Pin, GPIO_PIN_RESET);
 80035dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035de:	68d8      	ldr	r0, [r3, #12]
 80035e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035e2:	8a1b      	ldrh	r3, [r3, #16]
 80035e4:	2200      	movs	r2, #0
 80035e6:	4619      	mov	r1, r3
 80035e8:	f00b f9dc 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(dataPtr->serInPL_Port, dataPtr->serInPL_Pin, GPIO_PIN_SET);
 80035ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035ee:	68d8      	ldr	r0, [r3, #12]
 80035f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035f2:	8a1b      	ldrh	r3, [r3, #16]
 80035f4:	2201      	movs	r2, #1
 80035f6:	4619      	mov	r1, r3
 80035f8:	f00b f9d4 	bl	800e9a4 <HAL_GPIO_WritePin>
		res =  HAL_SPI_Receive (dataPtr->encoder_SPI_Handle, newData, noOfDevices, HAL_MAX_DELAY);
 80035fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035fe:	6898      	ldr	r0, [r3, #8]
 8003600:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003602:	b29a      	uxth	r2, r3
 8003604:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003608:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800360a:	f00f f8bf 	bl	801278c <HAL_SPI_Receive>
 800360e:	4603      	mov	r3, r0
 8003610:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
		if (res != HAL_OK)
 8003614:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003618:	2b00      	cmp	r3, #0
 800361a:	d002      	beq.n	8003622 <_ZN12CasualNoises13encoderThreadEPv+0x326>
			CN_ReportFault(eErrorCodes::runtimeError);
 800361c:	2003      	movs	r0, #3
 800361e:	f7ff fe27 	bl	8003270 <_ZL14CN_ReportFault11eErrorCodes>

		// Copy the new encoder state
		for (uint32_t devNo = 0; devNo < noOfDevices; ++devNo)
 8003622:	2300      	movs	r3, #0
 8003624:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003628:	e02f      	b.n	800368a <_ZN12CasualNoises13encoderThreadEPv+0x38e>
		{
			uint8_t flags = newData[devNo];
 800362a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800362c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003630:	4413      	add	r3, r2
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
			for (uint32_t bitNo = 0; bitNo < 8; ++bitNo)
 8003638:	2300      	movs	r3, #0
 800363a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800363e:	e01b      	b.n	8003678 <_ZN12CasualNoises13encoderThreadEPv+0x37c>
			{
				newStateTable[(devNo << 3) + bitNo] = flags & 0x01;
 8003640:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003644:	f003 0201 	and.w	r2, r3, #1
 8003648:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800364c:	00d9      	lsls	r1, r3, #3
 800364e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003652:	440b      	add	r3, r1
 8003654:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003656:	440b      	add	r3, r1
 8003658:	2a00      	cmp	r2, #0
 800365a:	bf14      	ite	ne
 800365c:	2201      	movne	r2, #1
 800365e:	2200      	moveq	r2, #0
 8003660:	b2d2      	uxtb	r2, r2
 8003662:	701a      	strb	r2, [r3, #0]
				flags >>= 1;
 8003664:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003668:	085b      	lsrs	r3, r3, #1
 800366a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
			for (uint32_t bitNo = 0; bitNo < 8; ++bitNo)
 800366e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003672:	3301      	adds	r3, #1
 8003674:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003678:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800367c:	2b07      	cmp	r3, #7
 800367e:	d9df      	bls.n	8003640 <_ZN12CasualNoises13encoderThreadEPv+0x344>
		for (uint32_t devNo = 0; devNo < noOfDevices; ++devNo)
 8003680:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003684:	3301      	adds	r3, #1
 8003686:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800368a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800368e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003690:	429a      	cmp	r2, r3
 8003692:	d3ca      	bcc.n	800362a <_ZN12CasualNoises13encoderThreadEPv+0x32e>
			}
		}

		// Look for changes from high state to low state
		for (uint32_t signalNo = 0; signalNo < tableSize; ++signalNo)
 8003694:	2300      	movs	r3, #0
 8003696:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003698:	e0bb      	b.n	8003812 <_ZN12CasualNoises13encoderThreadEPv+0x516>
		{

			// Act upon the type of the signal
			bool    flag  = (newStateTable[signalNo] ^ curStateTable[signalNo]) & curStateTable[signalNo];
 800369a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800369c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800369e:	4413      	add	r3, r2
 80036a0:	781a      	ldrb	r2, [r3, #0]
 80036a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80036a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80036a6:	440b      	add	r3, r1
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	4053      	eors	r3, r2
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	4619      	mov	r1, r3
 80036b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036b2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80036b4:	4413      	add	r3, r2
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	400b      	ands	r3, r1
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	bf14      	ite	ne
 80036be:	2301      	movne	r3, #1
 80036c0:	2300      	moveq	r3, #0
 80036c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			uint8_t encNo = encNoTablePtr[signalNo];
 80036c6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80036c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80036ca:	4413      	add	r3, r2
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
			if (flag)
 80036d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f000 8090 	beq.w	80037fc <_ZN12CasualNoises13encoderThreadEPv+0x500>
			{
				switch (typeTablePtr[signalNo])
 80036dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80036e2:	4413      	add	r3, r2
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b03      	cmp	r3, #3
 80036e8:	f000 8087 	beq.w	80037fa <_ZN12CasualNoises13encoderThreadEPv+0x4fe>
 80036ec:	2b03      	cmp	r3, #3
 80036ee:	f300 8080 	bgt.w	80037f2 <_ZN12CasualNoises13encoderThreadEPv+0x4f6>
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d002      	beq.n	80036fc <_ZN12CasualNoises13encoderThreadEPv+0x400>
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d03e      	beq.n	8003778 <_ZN12CasualNoises13encoderThreadEPv+0x47c>
 80036fa:	e07a      	b.n	80037f2 <_ZN12CasualNoises13encoderThreadEPv+0x4f6>
				{
				case signalType::enc_sw:
				{
					// Send encoder event to the client
					if (clientQueue != nullptr)
 80036fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d030      	beq.n	8003764 <_ZN12CasualNoises13encoderThreadEPv+0x468>
					{
						sEncoderEvent event;
						event.eventSourceID = eEventSourceID::encoderThreadSourceID;
 8003702:	2300      	movs	r3, #0
 8003704:	61bb      	str	r3, [r7, #24]
						event.eventType     = eEncoderEventType::encoderSwitch;
 8003706:	2300      	movs	r3, #0
 8003708:	61fb      	str	r3, [r7, #28]
						event.encoderNo     = signatures[encNo].encoderNo;
 800370a:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800370e:	4613      	mov	r3, r2
 8003710:	00db      	lsls	r3, r3, #3
 8003712:	1a9b      	subs	r3, r3, r2
 8003714:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003716:	4413      	add	r3, r2
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	843b      	strh	r3, [r7, #32]
						event.encoderCount  = 1;
 800371c:	2301      	movs	r3, #1
 800371e:	847b      	strh	r3, [r7, #34]	@ 0x22
						event.switchBitMap	= 0x00000000;
 8003720:	2300      	movs	r3, #0
 8003722:	627b      	str	r3, [r7, #36]	@ 0x24
						for (int32_t i = noOfDevices - 1; i >= 0; --i)
 8003724:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003726:	3b01      	subs	r3, #1
 8003728:	67bb      	str	r3, [r7, #120]	@ 0x78
 800372a:	e00a      	b.n	8003742 <_ZN12CasualNoises13encoderThreadEPv+0x446>
							event.switchBitMap = (event.switchBitMap << 8) + newData[i];
 800372c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372e:	021b      	lsls	r3, r3, #8
 8003730:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003732:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003734:	440a      	add	r2, r1
 8003736:	7812      	ldrb	r2, [r2, #0]
 8003738:	4413      	add	r3, r2
 800373a:	627b      	str	r3, [r7, #36]	@ 0x24
						for (int32_t i = noOfDevices - 1; i >= 0; --i)
 800373c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800373e:	3b01      	subs	r3, #1
 8003740:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003742:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003744:	2b00      	cmp	r3, #0
 8003746:	daf1      	bge.n	800372c <_ZN12CasualNoises13encoderThreadEPv+0x430>
						BaseType_t res = xQueueSendToBack(clientQueue, (void*)&event, 10);
 8003748:	f107 0118 	add.w	r1, r7, #24
 800374c:	2300      	movs	r3, #0
 800374e:	220a      	movs	r2, #10
 8003750:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003752:	f011 fabf 	bl	8014cd4 <xQueueGenericSend>
 8003756:	62f8      	str	r0, [r7, #44]	@ 0x2c
						if (res != pdPASS)
 8003758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800375a:	2b01      	cmp	r3, #1
 800375c:	d002      	beq.n	8003764 <_ZN12CasualNoises13encoderThreadEPv+0x468>
							CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 800375e:	2002      	movs	r0, #2
 8003760:	f7ff fd86 	bl	8003270 <_ZL14CN_ReportFault11eErrorCodes>
					}
				}
					encIncTable[encNo] = 0;
 8003764:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800376c:	4413      	add	r3, r2
 800376e:	2200      	movs	r2, #0
 8003770:	801a      	strh	r2, [r3, #0]
					break;
 8003772:	e043      	b.n	80037fc <_ZN12CasualNoises13encoderThreadEPv+0x500>
 8003774:	3ffffffc 	.word	0x3ffffffc
				case signalType::enc_a:
				{
					uint32_t indx = (signatures[encNo].enc_B_DevNo << 3) + signatures[encNo].enc_B_PinNo;
 8003778:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800377c:	4613      	mov	r3, r2
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	1a9b      	subs	r3, r3, r2
 8003782:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003784:	4413      	add	r3, r2
 8003786:	795b      	ldrb	r3, [r3, #5]
 8003788:	00d9      	lsls	r1, r3, #3
 800378a:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800378e:	4613      	mov	r3, r2
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003796:	4413      	add	r3, r2
 8003798:	799b      	ldrb	r3, [r3, #6]
 800379a:	440b      	add	r3, r1
 800379c:	633b      	str	r3, [r7, #48]	@ 0x30
					if (newStateTable[indx])
 800379e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a2:	4413      	add	r3, r2
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d011      	beq.n	80037ce <_ZN12CasualNoises13encoderThreadEPv+0x4d2>
						encIncTable[encNo] += 1;
 80037aa:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80037b2:	4413      	add	r3, r2
 80037b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	3301      	adds	r3, #1
 80037bc:	b299      	uxth	r1, r3
 80037be:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80037c6:	4413      	add	r3, r2
 80037c8:	b20a      	sxth	r2, r1
 80037ca:	801a      	strh	r2, [r3, #0]
					else
						encIncTable[encNo] -= 1;
				}
					break;
 80037cc:	e016      	b.n	80037fc <_ZN12CasualNoises13encoderThreadEPv+0x500>
						encIncTable[encNo] -= 1;
 80037ce:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80037d6:	4413      	add	r3, r2
 80037d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037dc:	b29b      	uxth	r3, r3
 80037de:	3b01      	subs	r3, #1
 80037e0:	b299      	uxth	r1, r3
 80037e2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80037ea:	4413      	add	r3, r2
 80037ec:	b20a      	sxth	r2, r1
 80037ee:	801a      	strh	r2, [r3, #0]
					break;
 80037f0:	e004      	b.n	80037fc <_ZN12CasualNoises13encoderThreadEPv+0x500>
				case signalType::enc_b:
					// Ignore these signals...
					break;
				default:
					CN_ReportFault(eErrorCodes::runtimeError);
 80037f2:	2003      	movs	r0, #3
 80037f4:	f7ff fd3c 	bl	8003270 <_ZL14CN_ReportFault11eErrorCodes>
 80037f8:	e000      	b.n	80037fc <_ZN12CasualNoises13encoderThreadEPv+0x500>
					break;
 80037fa:	bf00      	nop
				}
			}

			// Save current state
			curStateTable[signalNo] = newStateTable[signalNo];
 80037fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003800:	441a      	add	r2, r3
 8003802:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003804:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003806:	440b      	add	r3, r1
 8003808:	7812      	ldrb	r2, [r2, #0]
 800380a:	701a      	strb	r2, [r3, #0]
		for (uint32_t signalNo = 0; signalNo < tableSize; ++signalNo)
 800380c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800380e:	3301      	adds	r3, #1
 8003810:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003812:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003814:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003816:	429a      	cmp	r2, r3
 8003818:	f4ff af3f 	bcc.w	800369a <_ZN12CasualNoises13encoderThreadEPv+0x39e>
		}

		// Time to send encoder counts to the client?
		if (loopCnt >= 100)
 800381c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8003820:	2b63      	cmp	r3, #99	@ 0x63
 8003822:	d93e      	bls.n	80038a2 <_ZN12CasualNoises13encoderThreadEPv+0x5a6>
		{
			for (uint32_t encNo = 0; encNo < noOfEncoders; ++encNo)
 8003824:	2300      	movs	r3, #0
 8003826:	677b      	str	r3, [r7, #116]	@ 0x74
 8003828:	e034      	b.n	8003894 <_ZN12CasualNoises13encoderThreadEPv+0x598>
			{
				if (encIncTable[encNo] != 0)
 800382a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003830:	4413      	add	r3, r2
 8003832:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d029      	beq.n	800388e <_ZN12CasualNoises13encoderThreadEPv+0x592>
				{
					// Send encoder event to the client
					if (clientQueue != nullptr)
 800383a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800383c:	2b00      	cmp	r3, #0
 800383e:	d020      	beq.n	8003882 <_ZN12CasualNoises13encoderThreadEPv+0x586>
					{
						sEncoderEvent event;
						event.eventSourceID = eEventSourceID::encoderThreadSourceID;
 8003840:	2300      	movs	r3, #0
 8003842:	60bb      	str	r3, [r7, #8]
						event.eventType     = eEncoderEventType::encoderCount;
 8003844:	2301      	movs	r3, #1
 8003846:	60fb      	str	r3, [r7, #12]
						event.encoderNo     = signatures[encNo].encoderNo;
 8003848:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800384a:	4613      	mov	r3, r2
 800384c:	00db      	lsls	r3, r3, #3
 800384e:	1a9b      	subs	r3, r3, r2
 8003850:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003852:	4413      	add	r3, r2
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	823b      	strh	r3, [r7, #16]
						event.encoderCount  = encIncTable[encNo];
 8003858:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800385e:	4413      	add	r3, r2
 8003860:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003864:	827b      	strh	r3, [r7, #18]
						BaseType_t res = xQueueSendToBack(clientQueue, (void*)&event, 10);
 8003866:	f107 0108 	add.w	r1, r7, #8
 800386a:	2300      	movs	r3, #0
 800386c:	220a      	movs	r2, #10
 800386e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003870:	f011 fa30 	bl	8014cd4 <xQueueGenericSend>
 8003874:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (res != pdPASS)
 8003876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003878:	2b01      	cmp	r3, #1
 800387a:	d002      	beq.n	8003882 <_ZN12CasualNoises13encoderThreadEPv+0x586>
							CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 800387c:	2002      	movs	r0, #2
 800387e:	f7ff fcf7 	bl	8003270 <_ZL14CN_ReportFault11eErrorCodes>
					}
					encIncTable[encNo] = 0;
 8003882:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003888:	4413      	add	r3, r2
 800388a:	2200      	movs	r2, #0
 800388c:	801a      	strh	r2, [r3, #0]
			for (uint32_t encNo = 0; encNo < noOfEncoders; ++encNo)
 800388e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003890:	3301      	adds	r3, #1
 8003892:	677b      	str	r3, [r7, #116]	@ 0x74
 8003894:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003896:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003898:	429a      	cmp	r2, r3
 800389a:	d3c6      	bcc.n	800382a <_ZN12CasualNoises13encoderThreadEPv+0x52e>
				}
			}
			loopCnt = 0;
 800389c:	2300      	movs	r3, #0
 800389e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
		}

		// Scan encoders at about 1 KHz
		vTaskDelay(pdMS_TO_TICKS(1));
 80038a2:	2001      	movs	r0, #1
 80038a4:	f012 f97c 	bl	8015ba0 <vTaskDelay>

	}
 80038a8:	e693      	b.n	80035d2 <_ZN12CasualNoises13encoderThreadEPv+0x2d6>
 80038aa:	bf00      	nop

080038ac <_ZN12CasualNoises18startEncoderThreadEPvPP19tskTaskControlBlock>:
// Start the thread with given parameters and return a handle to it
//
//  CasualNoises    24/02/2025  First implementation
//==============================================================================
BaseType_t startEncoderThread(void *argument, TaskHandle_t* xHandlePtr)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af02      	add	r7, sp, #8
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]

	// Create the thread to scan the encoders
	BaseType_t res = xTaskCreate(encoderThread, "EncoderThread", DEFAULT_STACK_SIZE / 2, argument,
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	9301      	str	r3, [sp, #4]
 80038ba:	230a      	movs	r3, #10
 80038bc:	9300      	str	r3, [sp, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2280      	movs	r2, #128	@ 0x80
 80038c2:	4905      	ldr	r1, [pc, #20]	@ (80038d8 <_ZN12CasualNoises18startEncoderThreadEPvPP19tskTaskControlBlock+0x2c>)
 80038c4:	4805      	ldr	r0, [pc, #20]	@ (80038dc <_ZN12CasualNoises18startEncoderThreadEPvPP19tskTaskControlBlock+0x30>)
 80038c6:	f012 f80d 	bl	80158e4 <xTaskCreate>
 80038ca:	60f8      	str	r0, [r7, #12]
			UI_THREAD_PRIORITY,	xHandlePtr);
	return res;
 80038cc:	68fb      	ldr	r3, [r7, #12]

}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3710      	adds	r7, #16
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	0801bf5c 	.word	0x0801bf5c
 80038dc:	080032fd 	.word	0x080032fd

080038e0 <_ZL8CN_Delayv>:
{
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80038e6:	2300      	movs	r3, #0
 80038e8:	60bb      	str	r3, [r7, #8]
 80038ea:	e00e      	b.n	800390a <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 80038ec:	2300      	movs	r3, #0
 80038ee:	607b      	str	r3, [r7, #4]
 80038f0:	e005      	b.n	80038fe <_ZL8CN_Delayv+0x1e>
			++cnt;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	3301      	adds	r3, #1
 80038f6:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	3301      	adds	r3, #1
 80038fc:	607b      	str	r3, [r7, #4]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b09      	cmp	r3, #9
 8003902:	d9f6      	bls.n	80038f2 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	3301      	adds	r3, #1
 8003908:	60bb      	str	r3, [r7, #8]
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	4a04      	ldr	r2, [pc, #16]	@ (8003920 <_ZL8CN_Delayv+0x40>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d9ec      	bls.n	80038ec <_ZL8CN_Delayv+0xc>
}
 8003912:	bf00      	nop
 8003914:	bf00      	nop
 8003916:	3714      	adds	r7, #20
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr
 8003920:	000f423f 	.word	0x000f423f

08003924 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 800392c:	f012 f9de 	bl	8015cec <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d005      	beq.n	800394a <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 800393e:	2200      	movs	r2, #0
 8003940:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003944:	4818      	ldr	r0, [pc, #96]	@ (80039a8 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8003946:	f00b f82d 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d005      	beq.n	8003960 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8003954:	2200      	movs	r2, #0
 8003956:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800395a:	4813      	ldr	r0, [pc, #76]	@ (80039a8 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 800395c:	f00b f822 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f003 0304 	and.w	r3, r3, #4
 8003966:	2b00      	cmp	r3, #0
 8003968:	d004      	beq.n	8003974 <_ZL14CN_ReportFault11eErrorCodes+0x50>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 800396a:	2200      	movs	r2, #0
 800396c:	2120      	movs	r1, #32
 800396e:	480f      	ldr	r0, [pc, #60]	@ (80039ac <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8003970:	f00b f818 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f003 0308 	and.w	r3, r3, #8
 800397a:	2b00      	cmp	r3, #0
 800397c:	d004      	beq.n	8003988 <_ZL14CN_ReportFault11eErrorCodes+0x64>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 800397e:	2200      	movs	r2, #0
 8003980:	2140      	movs	r1, #64	@ 0x40
 8003982:	480a      	ldr	r0, [pc, #40]	@ (80039ac <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8003984:	f00b f80e 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 8003988:	f7ff ffaa 	bl	80038e0 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 800398c:	2201      	movs	r2, #1
 800398e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003992:	4805      	ldr	r0, [pc, #20]	@ (80039a8 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8003994:	f00b f806 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8003998:	2201      	movs	r2, #1
 800399a:	2160      	movs	r1, #96	@ 0x60
 800399c:	4803      	ldr	r0, [pc, #12]	@ (80039ac <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 800399e:	f00b f801 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 80039a2:	f7ff ff9d 	bl	80038e0 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 80039a6:	e7c5      	b.n	8003934 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 80039a8:	58020400 	.word	0x58020400
 80039ac:	58021000 	.word	0x58021000

080039b0 <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv>:
// Called from HAL_TIM_PeriodElapsedCallback() in main.cpp
//
//  CasualNoises    04/07/2025  First implementation
//==============================================================================
void Handle_LED_RefreshInterrupts ()
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0

	// Previous DMA request should be ready
	if ( ! LT_TxReady)
 80039b6:	4b17      	ldr	r3, [pc, #92]	@ (8003a14 <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x64>)
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	f083 0301 	eor.w	r3, r3, #1
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d122      	bne.n	8003a0a <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x5a>
		return;

	// Start a new dma transfert
	HAL_StatusTypeDef res = HAL_SPI_Transmit_DMA(LT_spiPtr, (uint8_t*)&state[LT_CurrentStateNo], sizeof(uint32_t));
 80039c4:	4b14      	ldr	r3, [pc, #80]	@ (8003a18 <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x68>)
 80039c6:	6818      	ldr	r0, [r3, #0]
 80039c8:	4b14      	ldr	r3, [pc, #80]	@ (8003a1c <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x6c>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	4a14      	ldr	r2, [pc, #80]	@ (8003a20 <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x70>)
 80039d0:	4413      	add	r3, r2
 80039d2:	2204      	movs	r2, #4
 80039d4:	4619      	mov	r1, r3
 80039d6:	f00f fc85 	bl	80132e4 <HAL_SPI_Transmit_DMA>
 80039da:	4603      	mov	r3, r0
 80039dc:	71fb      	strb	r3, [r7, #7]
	if (res != HAL_OK)
 80039de:	79fb      	ldrb	r3, [r7, #7]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d002      	beq.n	80039ea <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x3a>
		CN_ReportFault(eErrorCodes::UI_ThreadError);
 80039e4:	2008      	movs	r0, #8
 80039e6:	f7ff ff9d 	bl	8003924 <_ZL14CN_ReportFault11eErrorCodes>
	LT_TxReady = false;
 80039ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003a14 <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x64>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	701a      	strb	r2, [r3, #0]

	// Goto next state entry
	LT_CurrentStateNo += 1;
 80039f0:	4b0a      	ldr	r3, [pc, #40]	@ (8003a1c <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x6c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	3301      	adds	r3, #1
 80039f6:	4a09      	ldr	r2, [pc, #36]	@ (8003a1c <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x6c>)
 80039f8:	6013      	str	r3, [r2, #0]
	if (LT_CurrentStateNo >= stateDepth)
 80039fa:	4b08      	ldr	r3, [pc, #32]	@ (8003a1c <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x6c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b18      	cmp	r3, #24
 8003a00:	d904      	bls.n	8003a0c <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x5c>
		LT_CurrentStateNo = 0;
 8003a02:	4b06      	ldr	r3, [pc, #24]	@ (8003a1c <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x6c>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	e000      	b.n	8003a0c <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv+0x5c>
		return;
 8003a0a:	bf00      	nop

}
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	240013b4 	.word	0x240013b4
 8003a18:	24001340 	.word	0x24001340
 8003a1c:	240013b0 	.word	0x240013b0
 8003a20:	2400134c 	.word	0x2400134c

08003a24 <_ZN12CasualNoises18handle_LT_DMA_CpltEP19__SPI_HandleTypeDef>:
// Handle dma complete callback
//
//  CasualNoises    05/07/2025  First implementation
//==============================================================================
bool handle_LT_DMA_Cplt(SPI_HandleTypeDef* hspi)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
	if (hspi == LT_spiPtr)
 8003a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a6c <_ZN12CasualNoises18handle_LT_DMA_CpltEP19__SPI_HandleTypeDef+0x48>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d114      	bne.n	8003a60 <_ZN12CasualNoises18handle_LT_DMA_CpltEP19__SPI_HandleTypeDef+0x3c>
	{

		// Pending dma transfert is completed
		LT_TxReady = true;
 8003a36:	4b0e      	ldr	r3, [pc, #56]	@ (8003a70 <_ZN12CasualNoises18handle_LT_DMA_CpltEP19__SPI_HandleTypeDef+0x4c>)
 8003a38:	2201      	movs	r2, #1
 8003a3a:	701a      	strb	r2, [r3, #0]

		// Latch the shift register
		HAL_GPIO_WritePin(LT_latchPort, LT_latchPin, GPIO_PIN_SET);
 8003a3c:	4b0d      	ldr	r3, [pc, #52]	@ (8003a74 <_ZN12CasualNoises18handle_LT_DMA_CpltEP19__SPI_HandleTypeDef+0x50>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a0d      	ldr	r2, [pc, #52]	@ (8003a78 <_ZN12CasualNoises18handle_LT_DMA_CpltEP19__SPI_HandleTypeDef+0x54>)
 8003a42:	8811      	ldrh	r1, [r2, #0]
 8003a44:	2201      	movs	r2, #1
 8003a46:	4618      	mov	r0, r3
 8003a48:	f00a ffac 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LT_latchPort, LT_latchPin, GPIO_PIN_RESET);
 8003a4c:	4b09      	ldr	r3, [pc, #36]	@ (8003a74 <_ZN12CasualNoises18handle_LT_DMA_CpltEP19__SPI_HandleTypeDef+0x50>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a09      	ldr	r2, [pc, #36]	@ (8003a78 <_ZN12CasualNoises18handle_LT_DMA_CpltEP19__SPI_HandleTypeDef+0x54>)
 8003a52:	8811      	ldrh	r1, [r2, #0]
 8003a54:	2200      	movs	r2, #0
 8003a56:	4618      	mov	r0, r3
 8003a58:	f00a ffa4 	bl	800e9a4 <HAL_GPIO_WritePin>

		return true;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e000      	b.n	8003a62 <_ZN12CasualNoises18handle_LT_DMA_CpltEP19__SPI_HandleTypeDef+0x3e>
	} else
	{
		return false;
 8003a60:	2300      	movs	r3, #0
	}
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	24001340 	.word	0x24001340
 8003a70:	240013b4 	.word	0x240013b4
 8003a74:	24001344 	.word	0x24001344
 8003a78:	24001348 	.word	0x24001348

08003a7c <_ZN12CasualNoises10LED_ThreadEPv>:
//
//  CasualNoises    04/07/2025  First implementation
//  CasualNoises    14/12/2025  Bug fix in led no mapping
//==============================================================================
void LED_Thread(void* pvParameters)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b08e      	sub	sp, #56	@ 0x38
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]

	// Get initial data
	sSPI_LED_ThreadData* dataPtr = (sSPI_LED_ThreadData*)pvParameters;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
	TIM_HandleTypeDef* timerPtr	 = dataPtr->TimerHandle;
 8003a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
	LT_spiPtr 	 				 = dataPtr->LED_SPI_Handle;
 8003a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a5e      	ldr	r2, [pc, #376]	@ (8003c0c <_ZN12CasualNoises10LED_ThreadEPv+0x190>)
 8003a94:	6013      	str	r3, [r2, #0]
	LT_latchPort 				 = dataPtr->SER_OUT_RCLK_GPIO__Port;
 8003a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	4a5d      	ldr	r2, [pc, #372]	@ (8003c10 <_ZN12CasualNoises10LED_ThreadEPv+0x194>)
 8003a9c:	6013      	str	r3, [r2, #0]
	LT_latchPin		 			 = dataPtr->SER_OUT_RCLK_GPIO_Pin;
 8003a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aa0:	899a      	ldrh	r2, [r3, #12]
 8003aa2:	4b5c      	ldr	r3, [pc, #368]	@ (8003c14 <_ZN12CasualNoises10LED_ThreadEPv+0x198>)
 8003aa4:	801a      	strh	r2, [r3, #0]

	// Subscribe to DMA complete call-backs
	add_HAL_SPI_TxCpltCallback(handle_LT_DMA_Cplt);
 8003aa6:	485c      	ldr	r0, [pc, #368]	@ (8003c18 <_ZN12CasualNoises10LED_ThreadEPv+0x19c>)
 8003aa8:	f000 f986 	bl	8003db8 <_Z26add_HAL_SPI_TxCpltCallbackPFbP19__SPI_HandleTypeDefE>

	// Initialize the state buffer
	for (uint32_t i = 0; i < stateDepth; ++i)
 8003aac:	2300      	movs	r3, #0
 8003aae:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ab0:	e008      	b.n	8003ac4 <_ZN12CasualNoises10LED_ThreadEPv+0x48>
		state[i] =  0xffffffff;
 8003ab2:	4a5a      	ldr	r2, [pc, #360]	@ (8003c1c <_ZN12CasualNoises10LED_ThreadEPv+0x1a0>)
 8003ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003aba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < stateDepth; ++i)
 8003abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ac6:	2b18      	cmp	r3, #24
 8003ac8:	d9f3      	bls.n	8003ab2 <_ZN12CasualNoises10LED_ThreadEPv+0x36>

	// Start first dma transfert
	HAL_StatusTypeDef res =  HAL_SPI_Transmit_DMA(LT_spiPtr, (uint8_t*)&state, sizeof(uint32_t));
 8003aca:	4b50      	ldr	r3, [pc, #320]	@ (8003c0c <_ZN12CasualNoises10LED_ThreadEPv+0x190>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2204      	movs	r2, #4
 8003ad0:	4952      	ldr	r1, [pc, #328]	@ (8003c1c <_ZN12CasualNoises10LED_ThreadEPv+0x1a0>)
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f00f fc06 	bl	80132e4 <HAL_SPI_Transmit_DMA>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (res != HAL_OK)
 8003ade:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d002      	beq.n	8003aec <_ZN12CasualNoises10LED_ThreadEPv+0x70>
		CN_ReportFault(eErrorCodes::UI_ThreadError);
 8003ae6:	2008      	movs	r0, #8
 8003ae8:	f7ff ff1c 	bl	8003924 <_ZL14CN_ReportFault11eErrorCodes>
	LT_TxReady = false;
 8003aec:	4b4c      	ldr	r3, [pc, #304]	@ (8003c20 <_ZN12CasualNoises10LED_ThreadEPv+0x1a4>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LT_latchPort, LT_latchPin, GPIO_PIN_RESET);
 8003af2:	4b47      	ldr	r3, [pc, #284]	@ (8003c10 <_ZN12CasualNoises10LED_ThreadEPv+0x194>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a47      	ldr	r2, [pc, #284]	@ (8003c14 <_ZN12CasualNoises10LED_ThreadEPv+0x198>)
 8003af8:	8811      	ldrh	r1, [r2, #0]
 8003afa:	2200      	movs	r2, #0
 8003afc:	4618      	mov	r0, r3
 8003afe:	f00a ff51 	bl	800e9a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LT_latchPort, LT_latchPin, GPIO_PIN_SET);
 8003b02:	4b43      	ldr	r3, [pc, #268]	@ (8003c10 <_ZN12CasualNoises10LED_ThreadEPv+0x194>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a43      	ldr	r2, [pc, #268]	@ (8003c14 <_ZN12CasualNoises10LED_ThreadEPv+0x198>)
 8003b08:	8811      	ldrh	r1, [r2, #0]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f00a ff49 	bl	800e9a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LT_latchPort, LT_latchPin, GPIO_PIN_RESET);
 8003b12:	4b3f      	ldr	r3, [pc, #252]	@ (8003c10 <_ZN12CasualNoises10LED_ThreadEPv+0x194>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a3f      	ldr	r2, [pc, #252]	@ (8003c14 <_ZN12CasualNoises10LED_ThreadEPv+0x198>)
 8003b18:	8811      	ldrh	r1, [r2, #0]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f00a ff41 	bl	800e9a4 <HAL_GPIO_WritePin>

	// Create a message queue
	const uint32_t cQueueLength = 10;
 8003b22:	230a      	movs	r3, #10
 8003b24:	623b      	str	r3, [r7, #32]
	QueueHandle_t xUI_ThreadQueue = xQueueCreate( cQueueLength, sizeof(sLED_Event) );
 8003b26:	2200      	movs	r2, #0
 8003b28:	2108      	movs	r1, #8
 8003b2a:	200a      	movs	r0, #10
 8003b2c:	f011 f873 	bl	8014c16 <xQueueGenericCreate>
 8003b30:	61f8      	str	r0, [r7, #28]
	if (xUI_ThreadQueue == nullptr)
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d102      	bne.n	8003b3e <_ZN12CasualNoises10LED_ThreadEPv+0xc2>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8003b38:	2002      	movs	r0, #2
 8003b3a:	f7ff fef3 	bl	8003924 <_ZL14CN_ReportFault11eErrorCodes>
	gYellowPages.gLED_ThreadQueueHandle = xUI_ThreadQueue;
 8003b3e:	4a39      	ldr	r2, [pc, #228]	@ (8003c24 <_ZN12CasualNoises10LED_ThreadEPv+0x1a8>)
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	61d3      	str	r3, [r2, #28]

	// Start refresh interrupt timer
	res = HAL_TIM_Base_Start_IT (timerPtr);
 8003b44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b46:	f010 f8a9 	bl	8013c9c <HAL_TIM_Base_Start_IT>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (res != HAL_OK)
 8003b50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d002      	beq.n	8003b5e <_ZN12CasualNoises10LED_ThreadEPv+0xe2>
		CN_ReportFault(eErrorCodes::UI_ThreadError);
 8003b58:	2008      	movs	r0, #8
 8003b5a:	f7ff fee3 	bl	8003924 <_ZL14CN_ReportFault11eErrorCodes>

	// Report UI thread ready for duty
	gYellowPages.gLED_ThreadRunning = true;
 8003b5e:	4b31      	ldr	r3, [pc, #196]	@ (8003c24 <_ZN12CasualNoises10LED_ThreadEPv+0x1a8>)
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2020 	strb.w	r2, [r3, #32]
	for (;;)
	{

		// Get led no
		sLED_Event event;
		BaseType_t res = xQueueReceive(xUI_ThreadQueue, &event, portMAX_DELAY);
 8003b66:	f107 0308 	add.w	r3, r7, #8
 8003b6a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b6e:	4619      	mov	r1, r3
 8003b70:	69f8      	ldr	r0, [r7, #28]
 8003b72:	f011 fadf 	bl	8015134 <xQueueReceive>
 8003b76:	61b8      	str	r0, [r7, #24]
		if (res != pdPASS)
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d002      	beq.n	8003b84 <_ZN12CasualNoises10LED_ThreadEPv+0x108>
			CN_ReportFault(eErrorCodes::UI_ThreadError);
 8003b7e:	2008      	movs	r0, #8
 8003b80:	f7ff fed0 	bl	8003924 <_ZL14CN_ReportFault11eErrorCodes>

		// Map it to a bit mask
		uint32_t ledBitNum = 0x0001 << (event.ledBitNum - 1);;
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	3b01      	subs	r3, #1
 8003b88:	2201      	movs	r2, #1
 8003b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8e:	617b      	str	r3, [r7, #20]

		// Update state
		uint32_t noOfOnTicks = (event.ledIntensity * stateDepth) / 100;
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	4613      	mov	r3, r2
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	4413      	add	r3, r2
 8003b98:	009a      	lsls	r2, r3, #2
 8003b9a:	4413      	add	r3, r2
 8003b9c:	4a22      	ldr	r2, [pc, #136]	@ (8003c28 <_ZN12CasualNoises10LED_ThreadEPv+0x1ac>)
 8003b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba2:	095b      	lsrs	r3, r3, #5
 8003ba4:	613b      	str	r3, [r7, #16]
		uint32_t indx = 0;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	633b      	str	r3, [r7, #48]	@ 0x30
		for ( ; indx < noOfOnTicks; ++indx)
 8003baa:	e00d      	b.n	8003bc8 <_ZN12CasualNoises10LED_ThreadEPv+0x14c>
			state[indx] &= ~ledBitNum;
 8003bac:	4a1b      	ldr	r2, [pc, #108]	@ (8003c1c <_ZN12CasualNoises10LED_ThreadEPv+0x1a0>)
 8003bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bb0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	43db      	mvns	r3, r3
 8003bb8:	401a      	ands	r2, r3
 8003bba:	4918      	ldr	r1, [pc, #96]	@ (8003c1c <_ZN12CasualNoises10LED_ThreadEPv+0x1a0>)
 8003bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for ( ; indx < noOfOnTicks; ++indx)
 8003bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d3ed      	bcc.n	8003bac <_ZN12CasualNoises10LED_ThreadEPv+0x130>
		state[indx] &= ~ledBitNum;
 8003bd0:	4a12      	ldr	r2, [pc, #72]	@ (8003c1c <_ZN12CasualNoises10LED_ThreadEPv+0x1a0>)
 8003bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	43db      	mvns	r3, r3
 8003bdc:	401a      	ands	r2, r3
 8003bde:	490f      	ldr	r1, [pc, #60]	@ (8003c1c <_ZN12CasualNoises10LED_ThreadEPv+0x1a0>)
 8003be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for ( ; indx < stateDepth; ++indx)
 8003be6:	e00c      	b.n	8003c02 <_ZN12CasualNoises10LED_ThreadEPv+0x186>
			state[indx] |= ledBitNum;
 8003be8:	4a0c      	ldr	r2, [pc, #48]	@ (8003c1c <_ZN12CasualNoises10LED_ThreadEPv+0x1a0>)
 8003bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	431a      	orrs	r2, r3
 8003bf4:	4909      	ldr	r1, [pc, #36]	@ (8003c1c <_ZN12CasualNoises10LED_ThreadEPv+0x1a0>)
 8003bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for ( ; indx < stateDepth; ++indx)
 8003bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bfe:	3301      	adds	r3, #1
 8003c00:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c04:	2b18      	cmp	r3, #24
 8003c06:	d9ef      	bls.n	8003be8 <_ZN12CasualNoises10LED_ThreadEPv+0x16c>

	}
 8003c08:	e7ad      	b.n	8003b66 <_ZN12CasualNoises10LED_ThreadEPv+0xea>
 8003c0a:	bf00      	nop
 8003c0c:	24001340 	.word	0x24001340
 8003c10:	24001344 	.word	0x24001344
 8003c14:	24001348 	.word	0x24001348
 8003c18:	08003a25 	.word	0x08003a25
 8003c1c:	2400134c 	.word	0x2400134c
 8003c20:	240013b4 	.word	0x240013b4
 8003c24:	240019b0 	.word	0x240019b0
 8003c28:	51eb851f 	.word	0x51eb851f

08003c2c <_ZN12CasualNoises16start_LED_ThreadEPvPP19tskTaskControlBlock>:
// Start the thread with given parameters and return a handle to it
//
//  CasualNoises    04/07/2025  First implementation
//==============================================================================
BaseType_t start_LED_Thread(void *argument, TaskHandle_t* xHandlePtr)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af02      	add	r7, sp, #8
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]

	// Create the thread to drive the led's
	BaseType_t res = xTaskCreate(LED_Thread, "LED_Thread", DEFAULT_STACK_SIZE / 2, argument,
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	9301      	str	r3, [sp, #4]
 8003c3a:	230a      	movs	r3, #10
 8003c3c:	9300      	str	r3, [sp, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2280      	movs	r2, #128	@ 0x80
 8003c42:	4907      	ldr	r1, [pc, #28]	@ (8003c60 <_ZN12CasualNoises16start_LED_ThreadEPvPP19tskTaskControlBlock+0x34>)
 8003c44:	4807      	ldr	r0, [pc, #28]	@ (8003c64 <_ZN12CasualNoises16start_LED_ThreadEPvPP19tskTaskControlBlock+0x38>)
 8003c46:	f011 fe4d 	bl	80158e4 <xTaskCreate>
 8003c4a:	60f8      	str	r0, [r7, #12]
			UI_THREAD_PRIORITY,	xHandlePtr);
	gYellowPages.gLED_ThreadTaskHandle = *xHandlePtr;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a05      	ldr	r2, [pc, #20]	@ (8003c68 <_ZN12CasualNoises16start_LED_ThreadEPvPP19tskTaskControlBlock+0x3c>)
 8003c52:	6193      	str	r3, [r2, #24]
	return res;
 8003c54:	68fb      	ldr	r3, [r7, #12]

}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	0801bf6c 	.word	0x0801bf6c
 8003c64:	08003a7d 	.word	0x08003a7d
 8003c68:	240019b0 	.word	0x240019b0

08003c6c <_ZN12CasualNoises13TriggerThreadEPv>:
// Just loop around and toggle trigger pin
//
//  CasualNoises    02/12/2024  First implementation
//==============================================================================
void CasualNoises::TriggerThread(void* pvParameters)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
	while ( true )
	{
		setTimeMarker_1();
 8003c74:	f001 fc66 	bl	8005544 <setTimeMarker_1>
		resetTimeMarker_1();
 8003c78:	f001 fc70 	bl	800555c <resetTimeMarker_1>
		setTimeMarker_1();
 8003c7c:	bf00      	nop
 8003c7e:	e7f9      	b.n	8003c74 <_ZN12CasualNoises13TriggerThreadEPv+0x8>

08003c80 <_ZL8CN_Delayv>:
{
 8003c80:	b480      	push	{r7}
 8003c82:	b085      	sub	sp, #20
 8003c84:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8003c86:	2300      	movs	r3, #0
 8003c88:	60bb      	str	r3, [r7, #8]
 8003c8a:	e00e      	b.n	8003caa <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	607b      	str	r3, [r7, #4]
 8003c90:	e005      	b.n	8003c9e <_ZL8CN_Delayv+0x1e>
			++cnt;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	3301      	adds	r3, #1
 8003c96:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	607b      	str	r3, [r7, #4]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2b09      	cmp	r3, #9
 8003ca2:	d9f6      	bls.n	8003c92 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	60bb      	str	r3, [r7, #8]
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	4a04      	ldr	r2, [pc, #16]	@ (8003cc0 <_ZL8CN_Delayv+0x40>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d9ec      	bls.n	8003c8c <_ZL8CN_Delayv+0xc>
}
 8003cb2:	bf00      	nop
 8003cb4:	bf00      	nop
 8003cb6:	3714      	adds	r7, #20
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr
 8003cc0:	000f423f 	.word	0x000f423f

08003cc4 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b084      	sub	sp, #16
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8003ccc:	f012 f80e 	bl	8015cec <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d005      	beq.n	8003cea <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003ce4:	4818      	ldr	r0, [pc, #96]	@ (8003d48 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8003ce6:	f00a fe5d 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f003 0302 	and.w	r3, r3, #2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d005      	beq.n	8003d00 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003cfa:	4813      	ldr	r0, [pc, #76]	@ (8003d48 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8003cfc:	f00a fe52 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f003 0304 	and.w	r3, r3, #4
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d004      	beq.n	8003d14 <_ZL14CN_ReportFault11eErrorCodes+0x50>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	2120      	movs	r1, #32
 8003d0e:	480f      	ldr	r0, [pc, #60]	@ (8003d4c <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8003d10:	f00a fe48 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f003 0308 	and.w	r3, r3, #8
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d004      	beq.n	8003d28 <_ZL14CN_ReportFault11eErrorCodes+0x64>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8003d1e:	2200      	movs	r2, #0
 8003d20:	2140      	movs	r1, #64	@ 0x40
 8003d22:	480a      	ldr	r0, [pc, #40]	@ (8003d4c <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8003d24:	f00a fe3e 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 8003d28:	f7ff ffaa 	bl	8003c80 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003d32:	4805      	ldr	r0, [pc, #20]	@ (8003d48 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8003d34:	f00a fe36 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8003d38:	2201      	movs	r2, #1
 8003d3a:	2160      	movs	r1, #96	@ 0x60
 8003d3c:	4803      	ldr	r0, [pc, #12]	@ (8003d4c <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8003d3e:	f00a fe31 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 8003d42:	f7ff ff9d 	bl	8003c80 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8003d46:	e7c5      	b.n	8003cd4 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8003d48:	58020400 	.word	0x58020400
 8003d4c:	58021000 	.word	0x58021000

08003d50 <HAL_SPI_ErrorCallback>:
// Handle SPI errors
//
//  CasualNoises    04/07/2025  First implementation
//==============================================================================
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
	CN_ReportFault(eErrorCodes::runtimeError);
 8003d58:	2003      	movs	r0, #3
 8003d5a:	f7ff ffb3 	bl	8003cc4 <_ZL14CN_ReportFault11eErrorCodes>
}
 8003d5e:	bf00      	nop
 8003d60:	3708      	adds	r7, #8
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b084      	sub	sp, #16
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	f000 fa9c 	bl	80042b0 <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEED1Ev>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>:
      _Vector_base() = default;
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b082      	sub	sp, #8
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f000 f905 	bl	8003f9c <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4618      	mov	r0, r3
 8003d96:	3708      	adds	r7, #8
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>:
      vector() = default;
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7ff ffeb 	bl	8003d82 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4618      	mov	r0, r3
 8003db0:	3708      	adds	r7, #8
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
	...

08003db8 <_Z26add_HAL_SPI_TxCpltCallbackPFbP19__SPI_HandleTypeDefE>:
//==============================================================================

std::vector<CN_HAL_SPI_TxCpltCallback> CN_HAL_SPI_TxCpltCallbacks;

void add_HAL_SPI_TxCpltCallback(CN_HAL_SPI_TxCpltCallback callback)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
	CN_HAL_SPI_TxCpltCallbacks.push_back(callback);
 8003dc0:	1d3b      	adds	r3, r7, #4
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	4803      	ldr	r0, [pc, #12]	@ (8003dd4 <_Z26add_HAL_SPI_TxCpltCallbackPFbP19__SPI_HandleTypeDefE+0x1c>)
 8003dc6:	f000 f913 	bl	8003ff0 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE9push_backERKS3_>
}
 8003dca:	bf00      	nop
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	240013b8 	.word	0x240013b8

08003dd8 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b088      	sub	sp, #32
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
	for (auto callback : CN_HAL_SPI_TxCpltCallbacks)
 8003de0:	4b18      	ldr	r3, [pc, #96]	@ (8003e44 <HAL_SPI_TxCpltCallback+0x6c>)
 8003de2:	61fb      	str	r3, [r7, #28]
 8003de4:	69f8      	ldr	r0, [r7, #28]
 8003de6:	f000 f93f 	bl	8004068 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE5beginEv>
 8003dea:	4603      	mov	r3, r0
 8003dec:	613b      	str	r3, [r7, #16]
 8003dee:	69f8      	ldr	r0, [r7, #28]
 8003df0:	f000 f94a 	bl	8004088 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE3endEv>
 8003df4:	4603      	mov	r3, r0
 8003df6:	60fb      	str	r3, [r7, #12]
 8003df8:	e014      	b.n	8003e24 <HAL_SPI_TxCpltCallback+0x4c>
 8003dfa:	f107 0310 	add.w	r3, r7, #16
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 f97b 	bl	80040fa <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>
 8003e04:	4603      	mov	r3, r0
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	61bb      	str	r3, [r7, #24]
	{
		bool flag = callback(hspi);
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	4798      	blx	r3
 8003e10:	4603      	mov	r3, r0
 8003e12:	75fb      	strb	r3, [r7, #23]
		if (flag)
 8003e14:	7dfb      	ldrb	r3, [r7, #23]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d110      	bne.n	8003e3c <HAL_SPI_TxCpltCallback+0x64>
	for (auto callback : CN_HAL_SPI_TxCpltCallbacks)
 8003e1a:	f107 0310 	add.w	r3, r7, #16
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f000 f95b 	bl	80040da <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>
 8003e24:	f107 020c 	add.w	r2, r7, #12
 8003e28:	f107 0310 	add.w	r3, r7, #16
 8003e2c:	4611      	mov	r1, r2
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f000 f93b 	bl	80040aa <_ZN9__gnu_cxxneIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1df      	bne.n	8003dfa <HAL_SPI_TxCpltCallback+0x22>
			return;
	}
	return;
 8003e3a:	e000      	b.n	8003e3e <HAL_SPI_TxCpltCallback+0x66>
			return;
 8003e3c:	bf00      	nop
}
 8003e3e:	3720      	adds	r7, #32
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	240013b8 	.word	0x240013b8

08003e48 <HAL_SPI_TxRxCpltCallback>:
{
	CN_HAL_SPI_TxRxCpltCallbacks.push_back(callback);
}

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b088      	sub	sp, #32
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
	bool flag = false;
 8003e50:	2300      	movs	r3, #0
 8003e52:	77fb      	strb	r3, [r7, #31]
			return;
	}
*/
#endif

	for (auto callback : CN_HAL_SPI_TxRxCpltCallbacks)
 8003e54:	4b18      	ldr	r3, [pc, #96]	@ (8003eb8 <HAL_SPI_TxRxCpltCallback+0x70>)
 8003e56:	61bb      	str	r3, [r7, #24]
 8003e58:	69b8      	ldr	r0, [r7, #24]
 8003e5a:	f000 f905 	bl	8004068 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE5beginEv>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	613b      	str	r3, [r7, #16]
 8003e62:	69b8      	ldr	r0, [r7, #24]
 8003e64:	f000 f910 	bl	8004088 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE3endEv>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	60fb      	str	r3, [r7, #12]
 8003e6c:	e014      	b.n	8003e98 <HAL_SPI_TxRxCpltCallback+0x50>
 8003e6e:	f107 0310 	add.w	r3, r7, #16
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 f941 	bl	80040fa <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	617b      	str	r3, [r7, #20]
	{
		flag = callback(hspi);
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	4798      	blx	r3
 8003e84:	4603      	mov	r3, r0
 8003e86:	77fb      	strb	r3, [r7, #31]
		if (flag)
 8003e88:	7ffb      	ldrb	r3, [r7, #31]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d110      	bne.n	8003eb0 <HAL_SPI_TxRxCpltCallback+0x68>
	for (auto callback : CN_HAL_SPI_TxRxCpltCallbacks)
 8003e8e:	f107 0310 	add.w	r3, r7, #16
 8003e92:	4618      	mov	r0, r3
 8003e94:	f000 f921 	bl	80040da <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>
 8003e98:	f107 020c 	add.w	r2, r7, #12
 8003e9c:	f107 0310 	add.w	r3, r7, #16
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f000 f901 	bl	80040aa <_ZN9__gnu_cxxneIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1df      	bne.n	8003e6e <HAL_SPI_TxRxCpltCallback+0x26>
			return;
	}
	return;
 8003eae:	e000      	b.n	8003eb2 <HAL_SPI_TxRxCpltCallback+0x6a>
			return;
 8003eb0:	bf00      	nop
}
 8003eb2:	3720      	adds	r7, #32
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	240013c4 	.word	0x240013c4

08003ebc <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	60fb      	str	r3, [r7, #12]
 8003ec8:	68f8      	ldr	r0, [r7, #12]
 8003eca:	f000 fb30 	bl	800452e <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEED1Ev>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3710      	adds	r7, #16
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>:
      _Vector_base() = default;
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f000 f915 	bl	8004112 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4618      	mov	r0, r3
 8003eec:	3708      	adds	r7, #8
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>:
      vector() = default;
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b082      	sub	sp, #8
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7ff ffeb 	bl	8003ed8 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4618      	mov	r0, r3
 8003f06:	3708      	adds	r7, #8
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <_Z24add_ADC_ConvCpltCallbackPFbP17ADC_HandleTypeDefE>:
//==============================================================================

std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;

void add_ADC_ConvCpltCallback(ADC_ConvCpltCallback callback)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
	ADC_ConvCpltCallbacks.push_back(callback);
 8003f14:	1d3b      	adds	r3, r7, #4
 8003f16:	4619      	mov	r1, r3
 8003f18:	4803      	ldr	r0, [pc, #12]	@ (8003f28 <_Z24add_ADC_ConvCpltCallbackPFbP17ADC_HandleTypeDefE+0x1c>)
 8003f1a:	f000 f924 	bl	8004166 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE9push_backERKS3_>
}
 8003f1e:	bf00      	nop
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	240013d0 	.word	0x240013d0

08003f2c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b088      	sub	sp, #32
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
	for (auto callback : ADC_ConvCpltCallbacks)
 8003f34:	4b18      	ldr	r3, [pc, #96]	@ (8003f98 <HAL_ADC_ConvCpltCallback+0x6c>)
 8003f36:	61fb      	str	r3, [r7, #28]
 8003f38:	69f8      	ldr	r0, [r7, #28]
 8003f3a:	f000 f950 	bl	80041de <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE5beginEv>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	613b      	str	r3, [r7, #16]
 8003f42:	69f8      	ldr	r0, [r7, #28]
 8003f44:	f000 f95b 	bl	80041fe <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE3endEv>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	60fb      	str	r3, [r7, #12]
 8003f4c:	e014      	b.n	8003f78 <HAL_ADC_ConvCpltCallback+0x4c>
 8003f4e:	f107 0310 	add.w	r3, r7, #16
 8003f52:	4618      	mov	r0, r3
 8003f54:	f000 f98c 	bl	8004270 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	61bb      	str	r3, [r7, #24]
	{
		bool flag = callback(hadc);
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	4798      	blx	r3
 8003f64:	4603      	mov	r3, r0
 8003f66:	75fb      	strb	r3, [r7, #23]
		if (flag)
 8003f68:	7dfb      	ldrb	r3, [r7, #23]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d110      	bne.n	8003f90 <HAL_ADC_ConvCpltCallback+0x64>
	for (auto callback : ADC_ConvCpltCallbacks)
 8003f6e:	f107 0310 	add.w	r3, r7, #16
 8003f72:	4618      	mov	r0, r3
 8003f74:	f000 f96c 	bl	8004250 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>
 8003f78:	f107 020c 	add.w	r2, r7, #12
 8003f7c:	f107 0310 	add.w	r3, r7, #16
 8003f80:	4611      	mov	r1, r2
 8003f82:	4618      	mov	r0, r3
 8003f84:	f000 f94c 	bl	8004220 <_ZN9__gnu_cxxneIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1df      	bne.n	8003f4e <HAL_ADC_ConvCpltCallback+0x22>
			return;
	}
	return;
 8003f8e:	e000      	b.n	8003f92 <HAL_ADC_ConvCpltCallback+0x66>
			return;
 8003f90:	bf00      	nop
}
 8003f92:	3720      	adds	r7, #32
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	240013d0 	.word	0x240013d0

08003f9c <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	60fb      	str	r3, [r7, #12]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f000 f96a 	bl	8004288 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b082      	sub	sp, #8
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	689a      	ldr	r2, [r3, #8]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 f974 	bl	80042c6 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7ff fec0 	bl	8003d66 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE9push_backERKS3_>:
      push_back(const value_type& __x)
 8003ff0:	b590      	push	{r4, r7, lr}
 8003ff2:	b089      	sub	sp, #36	@ 0x24
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685a      	ldr	r2, [r3, #4]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	429a      	cmp	r2, r3
 8004004:	d023      	beq.n	800404e <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE9push_backERKS3_+0x5e>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	61fa      	str	r2, [r7, #28]
 800400e:	61bb      	str	r3, [r7, #24]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8004014:	6978      	ldr	r0, [r7, #20]
 8004016:	f000 fbb6 	bl	8004786 <_ZSt7forwardIRKPFbP19__SPI_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 800401a:	4602      	mov	r2, r0
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	613b      	str	r3, [r7, #16]
 8004020:	69bb      	ldr	r3, [r7, #24]
 8004022:	60fb      	str	r3, [r7, #12]
 8004024:	60ba      	str	r2, [r7, #8]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	4619      	mov	r1, r3
 800402a:	2004      	movs	r0, #4
 800402c:	f7fc fbbc 	bl	80007a8 <_ZnwjPv>
 8004030:	4604      	mov	r4, r0
 8004032:	68b8      	ldr	r0, [r7, #8]
 8004034:	f000 fba7 	bl	8004786 <_ZSt7forwardIRKPFbP19__SPI_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004038:	4603      	mov	r3, r0
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6023      	str	r3, [r4, #0]
 800403e:	bf00      	nop
	}
 8004040:	bf00      	nop
	    ++this->_M_impl._M_finish;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	1d1a      	adds	r2, r3, #4
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	605a      	str	r2, [r3, #4]
      }
 800404c:	e008      	b.n	8004060 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE9push_backERKS3_+0x70>
	  _M_realloc_insert(end(), __x);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 f81a 	bl	8004088 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE3endEv>
 8004054:	4603      	mov	r3, r0
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	4619      	mov	r1, r3
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 f962 	bl	8004324 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
      }
 8004060:	bf00      	nop
 8004062:	3724      	adds	r7, #36	@ 0x24
 8004064:	46bd      	mov	sp, r7
 8004066:	bd90      	pop	{r4, r7, pc}

08004068 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	f107 030c 	add.w	r3, r7, #12
 8004076:	4611      	mov	r1, r2
 8004078:	4618      	mov	r0, r3
 800407a:	f000 fa29 	bl	80044d0 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	4618      	mov	r0, r3
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	1d1a      	adds	r2, r3, #4
 8004094:	f107 030c 	add.w	r3, r7, #12
 8004098:	4611      	mov	r1, r2
 800409a:	4618      	mov	r0, r3
 800409c:	f000 fa18 	bl	80044d0 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4618      	mov	r0, r3
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <_ZN9__gnu_cxxneIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 80040aa:	b590      	push	{r4, r7, lr}
 80040ac:	b083      	sub	sp, #12
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
 80040b2:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f000 fa1b 	bl	80044f0 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80040ba:	4603      	mov	r3, r0
 80040bc:	681c      	ldr	r4, [r3, #0]
 80040be:	6838      	ldr	r0, [r7, #0]
 80040c0:	f000 fa16 	bl	80044f0 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80040c4:	4603      	mov	r3, r0
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	429c      	cmp	r4, r3
 80040ca:	bf14      	ite	ne
 80040cc:	2301      	movne	r3, #1
 80040ce:	2300      	moveq	r3, #0
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	4618      	mov	r0, r3
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd90      	pop	{r4, r7, pc}

080040da <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 80040da:	b480      	push	{r7}
 80040dc:	b083      	sub	sp, #12
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
	++_M_current;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	1d1a      	adds	r2, r3, #4
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	601a      	str	r2, [r3, #0]
	return *this;
 80040ec:	687b      	ldr	r3, [r7, #4]
      }
 80040ee:	4618      	mov	r0, r3
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr

080040fa <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 80040fa:	b480      	push	{r7}
 80040fc:	b083      	sub	sp, #12
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4618      	mov	r0, r3
 8004108:	370c      	adds	r7, #12
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr

08004112 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8004112:	b580      	push	{r7, lr}
 8004114:	b084      	sub	sp, #16
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	60fb      	str	r3, [r7, #12]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4618      	mov	r0, r3
 8004126:	f000 f9ee 	bl	8004506 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4618      	mov	r0, r3
 800412e:	3710      	adds	r7, #16
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689a      	ldr	r2, [r3, #8]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 800414c:	461a      	mov	r2, r3
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 f9f8 	bl	8004544 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4618      	mov	r0, r3
 8004158:	f7ff feb0 	bl	8003ebc <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4618      	mov	r0, r3
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE9push_backERKS3_>:
      push_back(const value_type& __x)
 8004166:	b590      	push	{r4, r7, lr}
 8004168:	b089      	sub	sp, #36	@ 0x24
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
 800416e:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685a      	ldr	r2, [r3, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	429a      	cmp	r2, r3
 800417a:	d023      	beq.n	80041c4 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE9push_backERKS3_+0x5e>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	61fa      	str	r2, [r7, #28]
 8004184:	61bb      	str	r3, [r7, #24]
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 800418a:	6978      	ldr	r0, [r7, #20]
 800418c:	f000 fbb3 	bl	80048f6 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004190:	4602      	mov	r2, r0
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	613b      	str	r3, [r7, #16]
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	60fb      	str	r3, [r7, #12]
 800419a:	60ba      	str	r2, [r7, #8]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	4619      	mov	r1, r3
 80041a0:	2004      	movs	r0, #4
 80041a2:	f7fc fb01 	bl	80007a8 <_ZnwjPv>
 80041a6:	4604      	mov	r4, r0
 80041a8:	68b8      	ldr	r0, [r7, #8]
 80041aa:	f000 fba4 	bl	80048f6 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 80041ae:	4603      	mov	r3, r0
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6023      	str	r3, [r4, #0]
 80041b4:	bf00      	nop
	}
 80041b6:	bf00      	nop
	    ++this->_M_impl._M_finish;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	1d1a      	adds	r2, r3, #4
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	605a      	str	r2, [r3, #4]
      }
 80041c2:	e008      	b.n	80041d6 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE9push_backERKS3_+0x70>
	  _M_realloc_insert(end(), __x);
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f000 f81a 	bl	80041fe <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE3endEv>
 80041ca:	4603      	mov	r3, r0
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	4619      	mov	r1, r3
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 f9e7 	bl	80045a4 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
      }
 80041d6:	bf00      	nop
 80041d8:	3724      	adds	r7, #36	@ 0x24
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd90      	pop	{r4, r7, pc}

080041de <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 80041de:	b580      	push	{r7, lr}
 80041e0:	b084      	sub	sp, #16
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	f107 030c 	add.w	r3, r7, #12
 80041ec:	4611      	mov	r1, r2
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 faae 	bl	8004750 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4618      	mov	r0, r3
 80041f8:	3710      	adds	r7, #16
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}

080041fe <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80041fe:	b580      	push	{r7, lr}
 8004200:	b084      	sub	sp, #16
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	1d1a      	adds	r2, r3, #4
 800420a:	f107 030c 	add.w	r3, r7, #12
 800420e:	4611      	mov	r1, r2
 8004210:	4618      	mov	r0, r3
 8004212:	f000 fa9d 	bl	8004750 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	4618      	mov	r0, r3
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <_ZN9__gnu_cxxneIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8004220:	b590      	push	{r4, r7, lr}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 faa0 	bl	8004770 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8004230:	4603      	mov	r3, r0
 8004232:	681c      	ldr	r4, [r3, #0]
 8004234:	6838      	ldr	r0, [r7, #0]
 8004236:	f000 fa9b 	bl	8004770 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 800423a:	4603      	mov	r3, r0
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	429c      	cmp	r4, r3
 8004240:	bf14      	ite	ne
 8004242:	2301      	movne	r3, #1
 8004244:	2300      	moveq	r3, #0
 8004246:	b2db      	uxtb	r3, r3
 8004248:	4618      	mov	r0, r3
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	bd90      	pop	{r4, r7, pc}

08004250 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
	++_M_current;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	1d1a      	adds	r2, r3, #4
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	601a      	str	r2, [r3, #0]
	return *this;
 8004262:	687b      	ldr	r3, [r7, #4]
      }
 8004264:	4618      	mov	r0, r3
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4618      	mov	r0, r3
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	601a      	str	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	605a      	str	r2, [r3, #4]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	609a      	str	r2, [r3, #8]
	{ }
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4618      	mov	r0, r3
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4618      	mov	r0, r3
 80042bc:	370c      	adds	r7, #12
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr

080042c6 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 80042c6:	b580      	push	{r7, lr}
 80042c8:	b088      	sub	sp, #32
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	60f8      	str	r0, [r7, #12]
 80042ce:	60b9      	str	r1, [r7, #8]
 80042d0:	607a      	str	r2, [r7, #4]
	if (__p)
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00b      	beq.n	80042f0 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	61fb      	str	r3, [r7, #28]
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	61bb      	str	r3, [r7, #24]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	69b9      	ldr	r1, [r7, #24]
 80042e8:	69f8      	ldr	r0, [r7, #28]
 80042ea:	f000 fbbc 	bl	8004a66 <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEE10deallocateEPS3_j>
 80042ee:	bf00      	nop
      }
 80042f0:	bf00      	nop
 80042f2:	3720      	adds	r7, #32
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE15_S_use_relocateEv>:
      _S_use_relocate()
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 80042fe:	4618      	mov	r0, r3
 8004300:	f000 f805 	bl	800430e <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8004304:	4603      	mov	r3, r0
      }
 8004306:	4618      	mov	r0, r3
 8004308:	3708      	adds	r7, #8
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 800430e:	b480      	push	{r7}
 8004310:	b083      	sub	sp, #12
 8004312:	af00      	add	r7, sp, #0
 8004314:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8004316:	2301      	movs	r3, #1
      }
 8004318:	4618      	mov	r0, r3
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
      vector<_Tp, _Alloc>::
 8004324:	b5b0      	push	{r4, r5, r7, lr}
 8004326:	b094      	sub	sp, #80	@ 0x50
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8004330:	4a66      	ldr	r2, [pc, #408]	@ (80044cc <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1a8>)
 8004332:	2101      	movs	r1, #1
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 fa31 	bl	800479c <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc>
 800433a:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f7ff fe8d 	bl	8004068 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE5beginEv>
 800434e:	4603      	mov	r3, r0
 8004350:	613b      	str	r3, [r7, #16]
 8004352:	f107 0210 	add.w	r2, r7, #16
 8004356:	f107 0308 	add.w	r3, r7, #8
 800435a:	4611      	mov	r1, r2
 800435c:	4618      	mov	r0, r3
 800435e:	f000 fa64 	bl	800482a <_ZN9__gnu_cxxmiIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
 8004362:	4603      	mov	r3, r0
 8004364:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fa72 	bl	8004854 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE11_M_allocateEj>
 8004370:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 8004372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004374:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  _Alloc_traits::construct(this->_M_impl,
 8004376:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 8004378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800437a:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 800437c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800437e:	18d4      	adds	r4, r2, r3
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f000 fa00 	bl	8004786 <_ZSt7forwardIRKPFbP19__SPI_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004386:	4603      	mov	r3, r0
 8004388:	637d      	str	r5, [r7, #52]	@ 0x34
 800438a:	633c      	str	r4, [r7, #48]	@ 0x30
 800438c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 800438e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004390:	f000 f9f9 	bl	8004786 <_ZSt7forwardIRKPFbP19__SPI_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004394:	4602      	mov	r2, r0
 8004396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004398:	62bb      	str	r3, [r7, #40]	@ 0x28
 800439a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800439c:	627b      	str	r3, [r7, #36]	@ 0x24
 800439e:	623a      	str	r2, [r7, #32]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80043a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a2:	4619      	mov	r1, r3
 80043a4:	2004      	movs	r0, #4
 80043a6:	f7fc f9ff 	bl	80007a8 <_ZnwjPv>
 80043aa:	4604      	mov	r4, r0
 80043ac:	6a38      	ldr	r0, [r7, #32]
 80043ae:	f000 f9ea 	bl	8004786 <_ZSt7forwardIRKPFbP19__SPI_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 80043b2:	4603      	mov	r3, r0
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	6023      	str	r3, [r4, #0]
 80043b8:	bf00      	nop
	}
 80043ba:	bf00      	nop
	  __new_finish = pointer();
 80043bc:	2300      	movs	r3, #0
 80043be:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 80043c0:	f7ff ff9a 	bl	80042f8 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE15_S_use_relocateEv>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d027      	beq.n	800441a <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xf6>
	      __new_finish = _S_relocate(__old_start, __position.base(),
 80043ca:	f107 0308 	add.w	r3, r7, #8
 80043ce:	4618      	mov	r0, r3
 80043d0:	f000 f88e 	bl	80044f0 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80043d4:	4603      	mov	r3, r0
 80043d6:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	4618      	mov	r0, r3
 80043dc:	f000 fa67 	bl	80048ae <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 80043e0:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 80043e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80043e4:	4621      	mov	r1, r4
 80043e6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80043e8:	f000 fa4d 	bl	8004886 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
 80043ec:	64f8      	str	r0, [r7, #76]	@ 0x4c
	      ++__new_finish;
 80043ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043f0:	3304      	adds	r3, #4
 80043f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 80043f4:	f107 0308 	add.w	r3, r7, #8
 80043f8:	4618      	mov	r0, r3
 80043fa:	f000 f879 	bl	80044f0 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80043fe:	4603      	mov	r3, r0
 8004400:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	4618      	mov	r0, r3
 8004406:	f000 fa52 	bl	80048ae <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 800440a:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 800440c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800440e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004410:	4620      	mov	r0, r4
 8004412:	f000 fa38 	bl	8004886 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
 8004416:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8004418:	e026      	b.n	8004468 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x144>
		(__old_start, __position.base(),
 800441a:	f107 0308 	add.w	r3, r7, #8
 800441e:	4618      	mov	r0, r3
 8004420:	f000 f866 	bl	80044f0 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8004424:	4603      	mov	r3, r0
 8004426:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	4618      	mov	r0, r3
 800442c:	f000 fa3f 	bl	80048ae <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8004430:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8004432:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004434:	4621      	mov	r1, r4
 8004436:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004438:	f000 fa44 	bl	80048c4 <_ZSt34__uninitialized_move_if_noexcept_aIPPFbP19__SPI_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>
 800443c:	64f8      	str	r0, [r7, #76]	@ 0x4c
	      ++__new_finish;
 800443e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004440:	3304      	adds	r3, #4
 8004442:	64fb      	str	r3, [r7, #76]	@ 0x4c
		(__position.base(), __old_finish,
 8004444:	f107 0308 	add.w	r3, r7, #8
 8004448:	4618      	mov	r0, r3
 800444a:	f000 f851 	bl	80044f0 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 800444e:	4603      	mov	r3, r0
 8004450:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	4618      	mov	r0, r3
 8004456:	f000 fa2a 	bl	80048ae <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 800445a:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 800445c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800445e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004460:	4620      	mov	r0, r4
 8004462:	f000 fa2f 	bl	80048c4 <_ZSt34__uninitialized_move_if_noexcept_aIPPFbP19__SPI_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>
 8004466:	64f8      	str	r0, [r7, #76]	@ 0x4c
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8004468:	f7ff ff46 	bl	80042f8 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE15_S_use_relocateEv>
 800446c:	4603      	mov	r3, r0
 800446e:	f083 0301 	eor.w	r3, r3, #1
 8004472:	b2db      	uxtb	r3, r3
 8004474:	2b00      	cmp	r3, #0
 8004476:	d00e      	beq.n	8004496 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x172>
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	4618      	mov	r0, r3
 800447c:	f000 fa17 	bl	80048ae <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8004480:	4602      	mov	r2, r0
 8004482:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004484:	61fb      	str	r3, [r7, #28]
 8004486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004488:	61bb      	str	r3, [r7, #24]
 800448a:	617a      	str	r2, [r7, #20]
      std::_Destroy(__first, __last);
 800448c:	69b9      	ldr	r1, [r7, #24]
 800448e:	69f8      	ldr	r0, [r7, #28]
 8004490:	f000 fb4c 	bl	8004b2c <_ZSt8_DestroyIPPFbP19__SPI_HandleTypeDefEEvT_S5_>
    }
 8004494:	bf00      	nop
      _M_deallocate(__old_start,
 8004496:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 80044a2:	461a      	mov	r2, r3
 80044a4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80044a6:	f7ff ff0e 	bl	80042c6 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      this->_M_impl._M_start = __new_start;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80044ae:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044b4:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 80044b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80044bc:	441a      	add	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	609a      	str	r2, [r3, #8]
    }
 80044c2:	bf00      	nop
 80044c4:	3750      	adds	r7, #80	@ 0x50
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bdb0      	pop	{r4, r5, r7, pc}
 80044ca:	bf00      	nop
 80044cc:	0801bf78 	.word	0x0801bf78

080044d0 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	601a      	str	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4618      	mov	r0, r3
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4618      	mov	r0, r3
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr

08004506 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8004506:	b480      	push	{r7}
 8004508:	b083      	sub	sp, #12
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	605a      	str	r2, [r3, #4]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	609a      	str	r2, [r3, #8]
	{ }
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4618      	mov	r0, r3
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800452e:	b480      	push	{r7}
 8004530:	b083      	sub	sp, #12
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4618      	mov	r0, r3
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 8004544:	b580      	push	{r7, lr}
 8004546:	b088      	sub	sp, #32
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
	if (__p)
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00b      	beq.n	800456e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	61fb      	str	r3, [r7, #28]
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	61bb      	str	r3, [r7, #24]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 8004562:	697a      	ldr	r2, [r7, #20]
 8004564:	69b9      	ldr	r1, [r7, #24]
 8004566:	69f8      	ldr	r0, [r7, #28]
 8004568:	f000 faed 	bl	8004b46 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE10deallocateEPS3_j>
 800456c:	bf00      	nop
      }
 800456e:	bf00      	nop
 8004570:	3720      	adds	r7, #32
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}

08004576 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8004576:	b580      	push	{r7, lr}
 8004578:	b082      	sub	sp, #8
 800457a:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 800457c:	4618      	mov	r0, r3
 800457e:	f000 f805 	bl	800458c <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8004582:	4603      	mov	r3, r0
      }
 8004584:	4618      	mov	r0, r3
 8004586:	3708      	adds	r7, #8
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8004594:	2301      	movs	r3, #1
      }
 8004596:	4618      	mov	r0, r3
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
	...

080045a4 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
      vector<_Tp, _Alloc>::
 80045a4:	b5b0      	push	{r4, r5, r7, lr}
 80045a6:	b094      	sub	sp, #80	@ 0x50
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 80045b0:	4a66      	ldr	r2, [pc, #408]	@ (800474c <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1a8>)
 80045b2:	2101      	movs	r1, #1
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f000 f9a9 	bl	800490c <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc>
 80045ba:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f7ff fe08 	bl	80041de <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE5beginEv>
 80045ce:	4603      	mov	r3, r0
 80045d0:	613b      	str	r3, [r7, #16]
 80045d2:	f107 0210 	add.w	r2, r7, #16
 80045d6:	f107 0308 	add.w	r3, r7, #8
 80045da:	4611      	mov	r1, r2
 80045dc:	4618      	mov	r0, r3
 80045de:	f000 f9dc 	bl	800499a <_ZN9__gnu_cxxmiIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
 80045e2:	4603      	mov	r3, r0
 80045e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 f9ea 	bl	80049c4 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE11_M_allocateEj>
 80045f0:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 80045f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  _Alloc_traits::construct(this->_M_impl,
 80045f6:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 80045f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045fa:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 80045fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80045fe:	18d4      	adds	r4, r2, r3
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f000 f978 	bl	80048f6 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004606:	4603      	mov	r3, r0
 8004608:	637d      	str	r5, [r7, #52]	@ 0x34
 800460a:	633c      	str	r4, [r7, #48]	@ 0x30
 800460c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 800460e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004610:	f000 f971 	bl	80048f6 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004614:	4602      	mov	r2, r0
 8004616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004618:	62bb      	str	r3, [r7, #40]	@ 0x28
 800461a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800461c:	627b      	str	r3, [r7, #36]	@ 0x24
 800461e:	623a      	str	r2, [r7, #32]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8004620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004622:	4619      	mov	r1, r3
 8004624:	2004      	movs	r0, #4
 8004626:	f7fc f8bf 	bl	80007a8 <_ZnwjPv>
 800462a:	4604      	mov	r4, r0
 800462c:	6a38      	ldr	r0, [r7, #32]
 800462e:	f000 f962 	bl	80048f6 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>
 8004632:	4603      	mov	r3, r0
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	6023      	str	r3, [r4, #0]
 8004638:	bf00      	nop
	}
 800463a:	bf00      	nop
	  __new_finish = pointer();
 800463c:	2300      	movs	r3, #0
 800463e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8004640:	f7ff ff99 	bl	8004576 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE15_S_use_relocateEv>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d027      	beq.n	800469a <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xf6>
	      __new_finish = _S_relocate(__old_start, __position.base(),
 800464a:	f107 0308 	add.w	r3, r7, #8
 800464e:	4618      	mov	r0, r3
 8004650:	f000 f88e 	bl	8004770 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8004654:	4603      	mov	r3, r0
 8004656:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	4618      	mov	r0, r3
 800465c:	f000 f9df 	bl	8004a1e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8004660:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8004662:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004664:	4621      	mov	r1, r4
 8004666:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004668:	f000 f9c5 	bl	80049f6 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
 800466c:	64f8      	str	r0, [r7, #76]	@ 0x4c
	      ++__new_finish;
 800466e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004670:	3304      	adds	r3, #4
 8004672:	64fb      	str	r3, [r7, #76]	@ 0x4c
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8004674:	f107 0308 	add.w	r3, r7, #8
 8004678:	4618      	mov	r0, r3
 800467a:	f000 f879 	bl	8004770 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 800467e:	4603      	mov	r3, r0
 8004680:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	4618      	mov	r0, r3
 8004686:	f000 f9ca 	bl	8004a1e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 800468a:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 800468c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800468e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004690:	4620      	mov	r0, r4
 8004692:	f000 f9b0 	bl	80049f6 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
 8004696:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8004698:	e026      	b.n	80046e8 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x144>
		(__old_start, __position.base(),
 800469a:	f107 0308 	add.w	r3, r7, #8
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 f866 	bl	8004770 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80046a4:	4603      	mov	r3, r0
 80046a6:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 f9b7 	bl	8004a1e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 80046b0:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 80046b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80046b4:	4621      	mov	r1, r4
 80046b6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80046b8:	f000 f9bc 	bl	8004a34 <_ZSt34__uninitialized_move_if_noexcept_aIPPFbP17ADC_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>
 80046bc:	64f8      	str	r0, [r7, #76]	@ 0x4c
	      ++__new_finish;
 80046be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046c0:	3304      	adds	r3, #4
 80046c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		(__position.base(), __old_finish,
 80046c4:	f107 0308 	add.w	r3, r7, #8
 80046c8:	4618      	mov	r0, r3
 80046ca:	f000 f851 	bl	8004770 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80046ce:	4603      	mov	r3, r0
 80046d0:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f000 f9a2 	bl	8004a1e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 80046da:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 80046dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80046de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80046e0:	4620      	mov	r0, r4
 80046e2:	f000 f9a7 	bl	8004a34 <_ZSt34__uninitialized_move_if_noexcept_aIPPFbP17ADC_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>
 80046e6:	64f8      	str	r0, [r7, #76]	@ 0x4c
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 80046e8:	f7ff ff45 	bl	8004576 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE15_S_use_relocateEv>
 80046ec:	4603      	mov	r3, r0
 80046ee:	f083 0301 	eor.w	r3, r3, #1
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00e      	beq.n	8004716 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x172>
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	4618      	mov	r0, r3
 80046fc:	f000 f98f 	bl	8004a1e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8004700:	4602      	mov	r2, r0
 8004702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004704:	61fb      	str	r3, [r7, #28]
 8004706:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004708:	61bb      	str	r3, [r7, #24]
 800470a:	617a      	str	r2, [r7, #20]
      std::_Destroy(__first, __last);
 800470c:	69b9      	ldr	r1, [r7, #24]
 800470e:	69f8      	ldr	r0, [r7, #28]
 8004710:	f000 fa7c 	bl	8004c0c <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>
    }
 8004714:	bf00      	nop
      _M_deallocate(__old_start,
 8004716:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	689a      	ldr	r2, [r3, #8]
 800471c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 8004722:	461a      	mov	r2, r3
 8004724:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004726:	f7ff ff0d 	bl	8004544 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      this->_M_impl._M_start = __new_start;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800472e:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004734:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8004736:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800473c:	441a      	add	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	609a      	str	r2, [r3, #8]
    }
 8004742:	bf00      	nop
 8004744:	3750      	adds	r7, #80	@ 0x50
 8004746:	46bd      	mov	sp, r7
 8004748:	bdb0      	pop	{r4, r5, r7, pc}
 800474a:	bf00      	nop
 800474c:	0801bf78 	.word	0x0801bf78

08004750 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	601a      	str	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4618      	mov	r0, r3
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4618      	mov	r0, r3
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <_ZSt7forwardIRKPFbP19__SPI_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004786:	b480      	push	{r7}
 8004788:	b083      	sub	sp, #12
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4618      	mov	r0, r3
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 800479c:	b590      	push	{r4, r7, lr}
 800479e:	b087      	sub	sp, #28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f000 f96c 	bl	8004a86 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE8max_sizeEv>
 80047ae:	4604      	mov	r4, r0
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f000 f979 	bl	8004aa8 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE4sizeEv>
 80047b6:	4603      	mov	r3, r0
 80047b8:	1ae2      	subs	r2, r4, r3
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	429a      	cmp	r2, r3
 80047be:	bf34      	ite	cc
 80047c0:	2301      	movcc	r3, #1
 80047c2:	2300      	movcs	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d002      	beq.n	80047d0 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f013 f826 	bl	801781c <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f000 f969 	bl	8004aa8 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE4sizeEv>
 80047d6:	4604      	mov	r4, r0
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f000 f965 	bl	8004aa8 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE4sizeEv>
 80047de:	4603      	mov	r3, r0
 80047e0:	613b      	str	r3, [r7, #16]
 80047e2:	f107 0208 	add.w	r2, r7, #8
 80047e6:	f107 0310 	add.w	r3, r7, #16
 80047ea:	4611      	mov	r1, r2
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7fb ffe7 	bl	80007c0 <_ZSt3maxIjERKT_S2_S2_>
 80047f2:	4603      	mov	r3, r0
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4423      	add	r3, r4
 80047f8:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 80047fa:	68f8      	ldr	r0, [r7, #12]
 80047fc:	f000 f954 	bl	8004aa8 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE4sizeEv>
 8004800:	4602      	mov	r2, r0
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	4293      	cmp	r3, r2
 8004806:	d306      	bcc.n	8004816 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x7a>
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f000 f93c 	bl	8004a86 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE8max_sizeEv>
 800480e:	4602      	mov	r2, r0
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	4293      	cmp	r3, r2
 8004814:	d904      	bls.n	8004820 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x84>
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f000 f935 	bl	8004a86 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE8max_sizeEv>
 800481c:	4603      	mov	r3, r0
 800481e:	e000      	b.n	8004822 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x86>
 8004820:	697b      	ldr	r3, [r7, #20]
      }
 8004822:	4618      	mov	r0, r3
 8004824:	371c      	adds	r7, #28
 8004826:	46bd      	mov	sp, r7
 8004828:	bd90      	pop	{r4, r7, pc}

0800482a <_ZN9__gnu_cxxmiIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>:
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 800482a:	b590      	push	{r4, r7, lr}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
 8004832:	6039      	str	r1, [r7, #0]
    { return __lhs.base() - __rhs.base(); }
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f7ff fe5b 	bl	80044f0 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 800483a:	4603      	mov	r3, r0
 800483c:	681c      	ldr	r4, [r3, #0]
 800483e:	6838      	ldr	r0, [r7, #0]
 8004840:	f7ff fe56 	bl	80044f0 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8004844:	4603      	mov	r3, r0
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	1ae3      	subs	r3, r4, r3
 800484a:	109b      	asrs	r3, r3, #2
 800484c:	4618      	mov	r0, r3
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	bd90      	pop	{r4, r7, pc}

08004854 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d00b      	beq.n	800487c <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE11_M_allocateEj+0x28>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	60fb      	str	r3, [r7, #12]
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 800486c:	2200      	movs	r2, #0
 800486e:	68b9      	ldr	r1, [r7, #8]
 8004870:	68f8      	ldr	r0, [r7, #12]
 8004872:	f000 fa03 	bl	8004c7c <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEE8allocateEjPKv>
 8004876:	4603      	mov	r3, r0
 8004878:	bf00      	nop
 800487a:	e000      	b.n	800487e <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE11_M_allocateEj+0x2a>
 800487c:	2300      	movs	r3, #0
      }
 800487e:	4618      	mov	r0, r3
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}

08004886 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8004886:	b590      	push	{r4, r7, lr}
 8004888:	b087      	sub	sp, #28
 800488a:	af02      	add	r7, sp, #8
 800488c:	60f8      	str	r0, [r7, #12]
 800488e:	60b9      	str	r1, [r7, #8]
 8004890:	607a      	str	r2, [r7, #4]
 8004892:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8004894:	f88d 4000 	strb.w	r4, [sp]
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	68b9      	ldr	r1, [r7, #8]
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f000 f912 	bl	8004ac8 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>
 80048a4:	4603      	mov	r3, r0
      }
 80048a6:	4618      	mov	r0, r3
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd90      	pop	{r4, r7, pc}

080048ae <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80048ae:	b480      	push	{r7}
 80048b0:	b083      	sub	sp, #12
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4618      	mov	r0, r3
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <_ZSt34__uninitialized_move_if_noexcept_aIPPFbP19__SPI_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 80048c4:	b590      	push	{r4, r7, lr}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
 80048d0:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	f000 f90a 	bl	8004aec <_ZSt32__make_move_if_noexcept_iteratorIPFbP19__SPI_HandleTypeDefESt13move_iteratorIPS3_EET0_PT_>
 80048d8:	4604      	mov	r4, r0
 80048da:	68b8      	ldr	r0, [r7, #8]
 80048dc:	f000 f906 	bl	8004aec <_ZSt32__make_move_if_noexcept_iteratorIPFbP19__SPI_HandleTypeDefESt13move_iteratorIPS3_EET0_PT_>
 80048e0:	4601      	mov	r1, r0
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	4620      	mov	r0, r4
 80048e8:	f000 f90f 	bl	8004b0a <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPFbP19__SPI_HandleTypeDefEES5_S4_ET0_T_S8_S7_RSaIT1_E>
 80048ec:	4603      	mov	r3, r0
    }
 80048ee:	4618      	mov	r0, r3
 80048f0:	3714      	adds	r7, #20
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd90      	pop	{r4, r7, pc}

080048f6 <_ZSt7forwardIRKPFbP17ADC_HandleTypeDefEEOT_RNSt16remove_referenceIS6_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80048f6:	b480      	push	{r7}
 80048f8:	b083      	sub	sp, #12
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4618      	mov	r0, r3
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 800490c:	b590      	push	{r4, r7, lr}
 800490e:	b087      	sub	sp, #28
 8004910:	af00      	add	r7, sp, #0
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f000 f924 	bl	8004b66 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE8max_sizeEv>
 800491e:	4604      	mov	r4, r0
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f000 f931 	bl	8004b88 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE4sizeEv>
 8004926:	4603      	mov	r3, r0
 8004928:	1ae2      	subs	r2, r4, r3
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	429a      	cmp	r2, r3
 800492e:	bf34      	ite	cc
 8004930:	2301      	movcc	r3, #1
 8004932:	2300      	movcs	r3, #0
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d002      	beq.n	8004940 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f012 ff6e 	bl	801781c <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f000 f921 	bl	8004b88 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE4sizeEv>
 8004946:	4604      	mov	r4, r0
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f000 f91d 	bl	8004b88 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE4sizeEv>
 800494e:	4603      	mov	r3, r0
 8004950:	613b      	str	r3, [r7, #16]
 8004952:	f107 0208 	add.w	r2, r7, #8
 8004956:	f107 0310 	add.w	r3, r7, #16
 800495a:	4611      	mov	r1, r2
 800495c:	4618      	mov	r0, r3
 800495e:	f7fb ff2f 	bl	80007c0 <_ZSt3maxIjERKT_S2_S2_>
 8004962:	4603      	mov	r3, r0
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4423      	add	r3, r4
 8004968:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f000 f90c 	bl	8004b88 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE4sizeEv>
 8004970:	4602      	mov	r2, r0
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	4293      	cmp	r3, r2
 8004976:	d306      	bcc.n	8004986 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x7a>
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 f8f4 	bl	8004b66 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE8max_sizeEv>
 800497e:	4602      	mov	r2, r0
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	4293      	cmp	r3, r2
 8004984:	d904      	bls.n	8004990 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x84>
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f000 f8ed 	bl	8004b66 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE8max_sizeEv>
 800498c:	4603      	mov	r3, r0
 800498e:	e000      	b.n	8004992 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE12_M_check_lenEjPKc+0x86>
 8004990:	697b      	ldr	r3, [r7, #20]
      }
 8004992:	4618      	mov	r0, r3
 8004994:	371c      	adds	r7, #28
 8004996:	46bd      	mov	sp, r7
 8004998:	bd90      	pop	{r4, r7, pc}

0800499a <_ZN9__gnu_cxxmiIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>:
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 800499a:	b590      	push	{r4, r7, lr}
 800499c:	b083      	sub	sp, #12
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
 80049a2:	6039      	str	r1, [r7, #0]
    { return __lhs.base() - __rhs.base(); }
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f7ff fee3 	bl	8004770 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80049aa:	4603      	mov	r3, r0
 80049ac:	681c      	ldr	r4, [r3, #0]
 80049ae:	6838      	ldr	r0, [r7, #0]
 80049b0:	f7ff fede 	bl	8004770 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80049b4:	4603      	mov	r3, r0
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	1ae3      	subs	r3, r4, r3
 80049ba:	109b      	asrs	r3, r3, #2
 80049bc:	4618      	mov	r0, r3
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd90      	pop	{r4, r7, pc}

080049c4 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00b      	beq.n	80049ec <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE11_M_allocateEj+0x28>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	60fb      	str	r3, [r7, #12]
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	60bb      	str	r3, [r7, #8]
 80049dc:	2200      	movs	r2, #0
 80049de:	68b9      	ldr	r1, [r7, #8]
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f000 f9ed 	bl	8004dc0 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE8allocateEjPKv>
 80049e6:	4603      	mov	r3, r0
 80049e8:	bf00      	nop
 80049ea:	e000      	b.n	80049ee <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE11_M_allocateEj+0x2a>
 80049ec:	2300      	movs	r3, #0
      }
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 80049f6:	b590      	push	{r4, r7, lr}
 80049f8:	b087      	sub	sp, #28
 80049fa:	af02      	add	r7, sp, #8
 80049fc:	60f8      	str	r0, [r7, #12]
 80049fe:	60b9      	str	r1, [r7, #8]
 8004a00:	607a      	str	r2, [r7, #4]
 8004a02:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8004a04:	f88d 4000 	strb.w	r4, [sp]
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	68b9      	ldr	r1, [r7, #8]
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f000 f8ca 	bl	8004ba8 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>
 8004a14:	4603      	mov	r3, r0
      }
 8004a16:	4618      	mov	r0, r3
 8004a18:	3714      	adds	r7, #20
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd90      	pop	{r4, r7, pc}

08004a1e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4618      	mov	r0, r3
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <_ZSt34__uninitialized_move_if_noexcept_aIPPFbP17ADC_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8004a34:	b590      	push	{r4, r7, lr}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
 8004a40:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f000 f8c2 	bl	8004bcc <_ZSt32__make_move_if_noexcept_iteratorIPFbP17ADC_HandleTypeDefESt13move_iteratorIPS3_EET0_PT_>
 8004a48:	4604      	mov	r4, r0
 8004a4a:	68b8      	ldr	r0, [r7, #8]
 8004a4c:	f000 f8be 	bl	8004bcc <_ZSt32__make_move_if_noexcept_iteratorIPFbP17ADC_HandleTypeDefESt13move_iteratorIPS3_EET0_PT_>
 8004a50:	4601      	mov	r1, r0
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	4620      	mov	r0, r4
 8004a58:	f000 f8c7 	bl	8004bea <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_S4_ET0_T_S8_S7_RSaIT1_E>
 8004a5c:	4603      	mov	r3, r0
    }
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3714      	adds	r7, #20
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd90      	pop	{r4, r7, pc}

08004a66 <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8004a66:	b580      	push	{r7, lr}
 8004a68:	b084      	sub	sp, #16
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	60f8      	str	r0, [r7, #12]
 8004a6e:	60b9      	str	r1, [r7, #8]
 8004a70:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	4619      	mov	r1, r3
 8004a78:	68b8      	ldr	r0, [r7, #8]
 8004a7a:	f012 feb1 	bl	80177e0 <_ZdlPvj>
      }
 8004a7e:	bf00      	nop
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b082      	sub	sp, #8
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4618      	mov	r0, r3
 8004a92:	f000 f8e8 	bl	8004c66 <_ZNKSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8004a96:	4603      	mov	r3, r0
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f000 f8c4 	bl	8004c26 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE11_S_max_sizeERKS4_>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3708      	adds	r7, #8
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <_ZNKSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685a      	ldr	r2, [r3, #4]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	109b      	asrs	r3, r3, #2
 8004abc:	4618      	mov	r0, r3
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
 8004ad4:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	687a      	ldr	r2, [r7, #4]
 8004ada:	68b9      	ldr	r1, [r7, #8]
 8004adc:	68f8      	ldr	r0, [r7, #12]
 8004ade:	f000 f8f6 	bl	8004cce <_ZSt12__relocate_aIPPFbP19__SPI_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>
 8004ae2:	4603      	mov	r3, r0
      }
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3710      	adds	r7, #16
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <_ZSt32__make_move_if_noexcept_iteratorIPFbP19__SPI_HandleTypeDefESt13move_iteratorIPS3_EET0_PT_>:
    __make_move_if_noexcept_iterator(_Tp* __i)
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8004af4:	f107 030c 	add.w	r3, r7, #12
 8004af8:	6879      	ldr	r1, [r7, #4]
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 f904 	bl	8004d08 <_ZNSt13move_iteratorIPPFbP19__SPI_HandleTypeDefEEC1ES4_>
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}

08004b0a <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPFbP19__SPI_HandleTypeDefEES5_S4_ET0_T_S8_S7_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8004b0a:	b580      	push	{r7, lr}
 8004b0c:	b084      	sub	sp, #16
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	60f8      	str	r0, [r7, #12]
 8004b12:	60b9      	str	r1, [r7, #8]
 8004b14:	607a      	str	r2, [r7, #4]
 8004b16:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	68b9      	ldr	r1, [r7, #8]
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f000 f905 	bl	8004d2c <_ZSt18uninitialized_copyISt13move_iteratorIPPFbP19__SPI_HandleTypeDefEES5_ET0_T_S8_S7_>
 8004b22:	4603      	mov	r3, r0
    }
 8004b24:	4618      	mov	r0, r3
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <_ZSt8_DestroyIPPFbP19__SPI_HandleTypeDefEEvT_S5_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8004b36:	6839      	ldr	r1, [r7, #0]
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 f90b 	bl	8004d54 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP19__SPI_HandleTypeDefEEEvT_S7_>
    }
 8004b3e:	bf00      	nop
 8004b40:	3708      	adds	r7, #8
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}

08004b46 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8004b46:	b580      	push	{r7, lr}
 8004b48:	b084      	sub	sp, #16
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	60f8      	str	r0, [r7, #12]
 8004b4e:	60b9      	str	r1, [r7, #8]
 8004b50:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	4619      	mov	r1, r3
 8004b58:	68b8      	ldr	r0, [r7, #8]
 8004b5a:	f012 fe41 	bl	80177e0 <_ZdlPvj>
      }
 8004b5e:	bf00      	nop
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b082      	sub	sp, #8
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4618      	mov	r0, r3
 8004b72:	f000 f91a 	bl	8004daa <_ZNKSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8004b76:	4603      	mov	r3, r0
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f000 f8f6 	bl	8004d6a <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE11_S_max_sizeERKS4_>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	4618      	mov	r0, r3
 8004b82:	3708      	adds	r7, #8
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <_ZNKSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	109b      	asrs	r3, r3, #2
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
 8004bb4:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	68b9      	ldr	r1, [r7, #8]
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f000 f928 	bl	8004e12 <_ZSt12__relocate_aIPPFbP17ADC_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>
 8004bc2:	4603      	mov	r3, r0
      }
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <_ZSt32__make_move_if_noexcept_iteratorIPFbP17ADC_HandleTypeDefESt13move_iteratorIPS3_EET0_PT_>:
    __make_move_if_noexcept_iterator(_Tp* __i)
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8004bd4:	f107 030c 	add.w	r3, r7, #12
 8004bd8:	6879      	ldr	r1, [r7, #4]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 f936 	bl	8004e4c <_ZNSt13move_iteratorIPPFbP17ADC_HandleTypeDefEEC1ES4_>
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	4618      	mov	r0, r3
 8004be4:	3710      	adds	r7, #16
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}

08004bea <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_S4_ET0_T_S8_S7_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b084      	sub	sp, #16
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	60f8      	str	r0, [r7, #12]
 8004bf2:	60b9      	str	r1, [r7, #8]
 8004bf4:	607a      	str	r2, [r7, #4]
 8004bf6:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	68b9      	ldr	r1, [r7, #8]
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f000 f937 	bl	8004e70 <_ZSt18uninitialized_copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_ET0_T_S8_S7_>
 8004c02:	4603      	mov	r3, r0
    }
 8004c04:	4618      	mov	r0, r3
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8004c16:	6839      	ldr	r1, [r7, #0]
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 f93d 	bl	8004e98 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17ADC_HandleTypeDefEEEvT_S7_>
    }
 8004c1e:	bf00      	nop
 8004c20:	3708      	adds	r7, #8
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE11_S_max_sizeERKS4_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8004c26:	b580      	push	{r7, lr}
 8004c28:	b088      	sub	sp, #32
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8004c2e:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8004c32:	613b      	str	r3, [r7, #16]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	61fb      	str	r3, [r7, #28]
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	61bb      	str	r3, [r7, #24]
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8004c40:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      { return _M_max_size(); }
 8004c44:	bf00      	nop
	return __a.max_size();
 8004c46:	bf00      	nop
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8004c48:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 8004c4a:	f107 020c 	add.w	r2, r7, #12
 8004c4e:	f107 0310 	add.w	r3, r7, #16
 8004c52:	4611      	mov	r1, r2
 8004c54:	4618      	mov	r0, r3
 8004c56:	f7fb fdc7 	bl	80007e8 <_ZSt3minIjERKT_S2_S2_>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	681b      	ldr	r3, [r3, #0]
      }
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3720      	adds	r7, #32
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <_ZNKSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8004c66:	b480      	push	{r7}
 8004c68:	b083      	sub	sp, #12
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4618      	mov	r0, r3
 8004c72:	370c      	adds	r7, #12
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr

08004c7c <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b086      	sub	sp, #24
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8004c8c:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	4293      	cmp	r3, r2
 8004c94:	bf8c      	ite	hi
 8004c96:	2301      	movhi	r3, #1
 8004c98:	2300      	movls	r3, #0
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	bf14      	ite	ne
 8004ca0:	2301      	movne	r3, #1
 8004ca2:	2300      	moveq	r3, #0
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d007      	beq.n	8004cba <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cb0:	d301      	bcc.n	8004cb6 <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8004cb2:	f012 fdad 	bl	8017810 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8004cb6:	f012 fda8 	bl	801780a <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f012 fd90 	bl	80177e4 <_Znwj>
 8004cc4:	4603      	mov	r3, r0
      }
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3718      	adds	r7, #24
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <_ZSt12__relocate_aIPPFbP19__SPI_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>:

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8004cce:	b5b0      	push	{r4, r5, r7, lr}
 8004cd0:	b084      	sub	sp, #16
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	60f8      	str	r0, [r7, #12]
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	607a      	str	r2, [r7, #4]
 8004cda:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return std::__relocate_a_1(std::__niter_base(__first),
 8004cdc:	68f8      	ldr	r0, [r7, #12]
 8004cde:	f000 f8e6 	bl	8004eae <_ZSt12__niter_baseIPPFbP19__SPI_HandleTypeDefEET_S5_>
 8004ce2:	4604      	mov	r4, r0
 8004ce4:	68b8      	ldr	r0, [r7, #8]
 8004ce6:	f000 f8e2 	bl	8004eae <_ZSt12__niter_baseIPPFbP19__SPI_HandleTypeDefEET_S5_>
 8004cea:	4605      	mov	r5, r0
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f000 f8de 	bl	8004eae <_ZSt12__niter_baseIPPFbP19__SPI_HandleTypeDefEET_S5_>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	4629      	mov	r1, r5
 8004cf8:	4620      	mov	r0, r4
 8004cfa:	f000 f8e3 	bl	8004ec4 <_ZSt14__relocate_a_1IPFbP19__SPI_HandleTypeDefES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E>
 8004cfe:	4603      	mov	r3, r0
				 std::__niter_base(__last),
				 std::__niter_base(__result), __alloc);
    }
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bdb0      	pop	{r4, r5, r7, pc}

08004d08 <_ZNSt13move_iteratorIPPFbP19__SPI_HandleTypeDefEEC1ES4_>:
      move_iterator(iterator_type __i)
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b082      	sub	sp, #8
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8004d12:	463b      	mov	r3, r7
 8004d14:	4618      	mov	r0, r3
 8004d16:	f000 f8f3 	bl	8004f00 <_ZSt4moveIRPPFbP19__SPI_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS7_>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	601a      	str	r2, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4618      	mov	r0, r3
 8004d26:	3708      	adds	r7, #8
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <_ZSt18uninitialized_copyISt13move_iteratorIPPFbP19__SPI_HandleTypeDefEES5_ET0_T_S8_S7_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 8004d38:	2301      	movs	r3, #1
 8004d3a:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	68b9      	ldr	r1, [r7, #8]
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f000 f8e6 	bl	8004f16 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPFbP19__SPI_HandleTypeDefEES7_EET0_T_SA_S9_>
 8004d4a:	4603      	mov	r3, r0
    }
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3718      	adds	r7, #24
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP19__SPI_HandleTypeDefEEEvT_S7_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
 8004d5e:	bf00      	nop
 8004d60:	370c      	adds	r7, #12
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr

08004d6a <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE11_S_max_sizeERKS4_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8004d6a:	b580      	push	{r7, lr}
 8004d6c:	b088      	sub	sp, #32
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8004d72:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8004d76:	613b      	str	r3, [r7, #16]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	61fb      	str	r3, [r7, #28]
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	61bb      	str	r3, [r7, #24]
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8004d84:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      { return _M_max_size(); }
 8004d88:	bf00      	nop
 8004d8a:	bf00      	nop
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8004d8c:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 8004d8e:	f107 020c 	add.w	r2, r7, #12
 8004d92:	f107 0310 	add.w	r3, r7, #16
 8004d96:	4611      	mov	r1, r2
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7fb fd25 	bl	80007e8 <_ZSt3minIjERKT_S2_S2_>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	681b      	ldr	r3, [r3, #0]
      }
 8004da2:	4618      	mov	r0, r3
 8004da4:	3720      	adds	r7, #32
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <_ZNKSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8004daa:	b480      	push	{r7}
 8004dac:	b083      	sub	sp, #12
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4618      	mov	r0, r3
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b086      	sub	sp, #24
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8004dd0:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	bf8c      	ite	hi
 8004dda:	2301      	movhi	r3, #1
 8004ddc:	2300      	movls	r3, #0
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	bf14      	ite	ne
 8004de4:	2301      	movne	r3, #1
 8004de6:	2300      	moveq	r3, #0
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d007      	beq.n	8004dfe <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004df4:	d301      	bcc.n	8004dfa <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8004df6:	f012 fd0b 	bl	8017810 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8004dfa:	f012 fd06 	bl	801780a <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	4618      	mov	r0, r3
 8004e04:	f012 fcee 	bl	80177e4 <_Znwj>
 8004e08:	4603      	mov	r3, r0
      }
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3718      	adds	r7, #24
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}

08004e12 <_ZSt12__relocate_aIPPFbP17ADC_HandleTypeDefES4_SaIS3_EET0_T_S7_S6_RT1_>:
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8004e12:	b5b0      	push	{r4, r5, r7, lr}
 8004e14:	b084      	sub	sp, #16
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	60f8      	str	r0, [r7, #12]
 8004e1a:	60b9      	str	r1, [r7, #8]
 8004e1c:	607a      	str	r2, [r7, #4]
 8004e1e:	603b      	str	r3, [r7, #0]
      return std::__relocate_a_1(std::__niter_base(__first),
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f000 f888 	bl	8004f36 <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 8004e26:	4604      	mov	r4, r0
 8004e28:	68b8      	ldr	r0, [r7, #8]
 8004e2a:	f000 f884 	bl	8004f36 <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 8004e2e:	4605      	mov	r5, r0
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 f880 	bl	8004f36 <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 8004e36:	4602      	mov	r2, r0
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	4629      	mov	r1, r5
 8004e3c:	4620      	mov	r0, r4
 8004e3e:	f000 f885 	bl	8004f4c <_ZSt14__relocate_a_1IPFbP17ADC_HandleTypeDefES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E>
 8004e42:	4603      	mov	r3, r0
    }
 8004e44:	4618      	mov	r0, r3
 8004e46:	3710      	adds	r7, #16
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bdb0      	pop	{r4, r5, r7, pc}

08004e4c <_ZNSt13move_iteratorIPPFbP17ADC_HandleTypeDefEEC1ES4_>:
      move_iterator(iterator_type __i)
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8004e56:	463b      	mov	r3, r7
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f000 f895 	bl	8004f88 <_ZSt4moveIRPPFbP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS7_>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	601a      	str	r2, [r3, #0]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3708      	adds	r7, #8
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <_ZSt18uninitialized_copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_ET0_T_S8_S7_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b086      	sub	sp, #24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 8004e80:	2301      	movs	r3, #1
 8004e82:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	68b9      	ldr	r1, [r7, #8]
 8004e88:	68f8      	ldr	r0, [r7, #12]
 8004e8a:	f000 f888 	bl	8004f9e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES7_EET0_T_SA_S9_>
 8004e8e:	4603      	mov	r3, r0
    }
 8004e90:	4618      	mov	r0, r3
 8004e92:	3718      	adds	r7, #24
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17ADC_HandleTypeDefEEEvT_S7_>:
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
 8004ea2:	bf00      	nop
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr

08004eae <_ZSt12__niter_baseIPPFbP19__SPI_HandleTypeDefEET_S5_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 8004eae:	b480      	push	{r7}
 8004eb0:	b083      	sub	sp, #12
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4618      	mov	r0, r3
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <_ZSt14__relocate_a_1IPFbP19__SPI_HandleTypeDefES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b086      	sub	sp, #24
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	60b9      	str	r1, [r7, #8]
 8004ece:	607a      	str	r2, [r7, #4]
 8004ed0:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	109b      	asrs	r3, r3, #2
 8004eda:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	dd06      	ble.n	8004ef0 <_ZSt14__relocate_a_1IPFbP19__SPI_HandleTypeDefES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E+0x2c>
	  __builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	68f9      	ldr	r1, [r7, #12]
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f014 fb4a 	bl	8019584 <memmove>
      return __result + __count;
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	4413      	add	r3, r2
    }
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3718      	adds	r7, #24
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <_ZSt4moveIRPPFbP19__SPI_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS7_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPFbP19__SPI_HandleTypeDefEES7_EET0_T_SA_S9_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b084      	sub	sp, #16
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	60f8      	str	r0, [r7, #12]
 8004f1e:	60b9      	str	r1, [r7, #8]
 8004f20:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	68b9      	ldr	r1, [r7, #8]
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 f849 	bl	8004fbe <_ZSt4copyISt13move_iteratorIPPFbP19__SPI_HandleTypeDefEES5_ET0_T_S8_S7_>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3710      	adds	r7, #16
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}

08004f36 <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>:
    __niter_base(_Iterator __it)
 8004f36:	b480      	push	{r7}
 8004f38:	b083      	sub	sp, #12
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4618      	mov	r0, r3
 8004f42:	370c      	adds	r7, #12
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <_ZSt14__relocate_a_1IPFbP17ADC_HandleTypeDefES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b086      	sub	sp, #24
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
 8004f58:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8004f5a:	68ba      	ldr	r2, [r7, #8]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	109b      	asrs	r3, r3, #2
 8004f62:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	dd06      	ble.n	8004f78 <_ZSt14__relocate_a_1IPFbP17ADC_HandleTypeDefES3_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS6_E4typeES8_S8_S8_RSaIT0_E+0x2c>
	  __builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	461a      	mov	r2, r3
 8004f70:	68f9      	ldr	r1, [r7, #12]
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f014 fb06 	bl	8019584 <memmove>
      return __result + __count;
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	4413      	add	r3, r2
    }
 8004f80:	4618      	mov	r0, r3
 8004f82:	3718      	adds	r7, #24
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}

08004f88 <_ZSt4moveIRPPFbP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4618      	mov	r0, r3
 8004f94:	370c      	adds	r7, #12
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr

08004f9e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES7_EET0_T_SA_S9_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8004f9e:	b580      	push	{r7, lr}
 8004fa0:	b084      	sub	sp, #16
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	60f8      	str	r0, [r7, #12]
 8004fa6:	60b9      	str	r1, [r7, #8]
 8004fa8:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	68b9      	ldr	r1, [r7, #8]
 8004fae:	68f8      	ldr	r0, [r7, #12]
 8004fb0:	f000 f81d 	bl	8004fee <_ZSt4copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_ET0_T_S8_S7_>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <_ZSt4copyISt13move_iteratorIPPFbP19__SPI_HandleTypeDefEES5_ET0_T_S8_S7_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8004fbe:	b590      	push	{r4, r7, lr}
 8004fc0:	b085      	sub	sp, #20
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	60f8      	str	r0, [r7, #12]
 8004fc6:	60b9      	str	r1, [r7, #8]
 8004fc8:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 f827 	bl	800501e <_ZSt12__miter_baseIPPFbP19__SPI_HandleTypeDefEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8004fd0:	4604      	mov	r4, r0
 8004fd2:	68b8      	ldr	r0, [r7, #8]
 8004fd4:	f000 f823 	bl	800501e <_ZSt12__miter_baseIPPFbP19__SPI_HandleTypeDefEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	4619      	mov	r1, r3
 8004fde:	4620      	mov	r0, r4
 8004fe0:	f000 f82e 	bl	8005040 <_ZSt13__copy_move_aILb1EPPFbP19__SPI_HandleTypeDefES4_ET1_T0_S6_S5_>
 8004fe4:	4603      	mov	r3, r0
    }
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3714      	adds	r7, #20
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd90      	pop	{r4, r7, pc}

08004fee <_ZSt4copyISt13move_iteratorIPPFbP17ADC_HandleTypeDefEES5_ET0_T_S8_S7_>:
    copy(_II __first, _II __last, _OI __result)
 8004fee:	b590      	push	{r4, r7, lr}
 8004ff0:	b085      	sub	sp, #20
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	60f8      	str	r0, [r7, #12]
 8004ff6:	60b9      	str	r1, [r7, #8]
 8004ff8:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8004ffa:	68f8      	ldr	r0, [r7, #12]
 8004ffc:	f000 f843 	bl	8005086 <_ZSt12__miter_baseIPPFbP17ADC_HandleTypeDefEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8005000:	4604      	mov	r4, r0
 8005002:	68b8      	ldr	r0, [r7, #8]
 8005004:	f000 f83f 	bl	8005086 <_ZSt12__miter_baseIPPFbP17ADC_HandleTypeDefEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8005008:	4603      	mov	r3, r0
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	4619      	mov	r1, r3
 800500e:	4620      	mov	r0, r4
 8005010:	f000 f84a 	bl	80050a8 <_ZSt13__copy_move_aILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>
 8005014:	4603      	mov	r3, r0
    }
 8005016:	4618      	mov	r0, r3
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	bd90      	pop	{r4, r7, pc}

0800501e <_ZSt12__miter_baseIPPFbP19__SPI_HandleTypeDefEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    };

  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    auto
    __miter_base(move_iterator<_Iterator> __it)
 800501e:	b580      	push	{r7, lr}
 8005020:	b082      	sub	sp, #8
 8005022:	af00      	add	r7, sp, #0
 8005024:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8005026:	1d3b      	adds	r3, r7, #4
 8005028:	4618      	mov	r0, r3
 800502a:	f000 f860 	bl	80050ee <_ZNKSt13move_iteratorIPPFbP19__SPI_HandleTypeDefEE4baseEv>
 800502e:	4603      	mov	r3, r0
 8005030:	4618      	mov	r0, r3
 8005032:	f000 f868 	bl	8005106 <_ZSt12__miter_baseIPPFbP19__SPI_HandleTypeDefEET_S5_>
 8005036:	4603      	mov	r3, r0
 8005038:	4618      	mov	r0, r3
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <_ZSt13__copy_move_aILb1EPPFbP19__SPI_HandleTypeDefES4_ET1_T0_S6_S5_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8005040:	b5b0      	push	{r4, r5, r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800504c:	68f8      	ldr	r0, [r7, #12]
 800504e:	f7ff ff2e 	bl	8004eae <_ZSt12__niter_baseIPPFbP19__SPI_HandleTypeDefEET_S5_>
 8005052:	4604      	mov	r4, r0
 8005054:	68b8      	ldr	r0, [r7, #8]
 8005056:	f7ff ff2a 	bl	8004eae <_ZSt12__niter_baseIPPFbP19__SPI_HandleTypeDefEET_S5_>
 800505a:	4605      	mov	r5, r0
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4618      	mov	r0, r3
 8005060:	f7ff ff25 	bl	8004eae <_ZSt12__niter_baseIPPFbP19__SPI_HandleTypeDefEET_S5_>
 8005064:	4603      	mov	r3, r0
 8005066:	461a      	mov	r2, r3
 8005068:	4629      	mov	r1, r5
 800506a:	4620      	mov	r0, r4
 800506c:	f000 f856 	bl	800511c <_ZSt14__copy_move_a1ILb1EPPFbP19__SPI_HandleTypeDefES4_ET1_T0_S6_S5_>
 8005070:	4602      	mov	r2, r0
 8005072:	1d3b      	adds	r3, r7, #4
 8005074:	4611      	mov	r1, r2
 8005076:	4618      	mov	r0, r3
 8005078:	f000 f860 	bl	800513c <_ZSt12__niter_wrapIPPFbP19__SPI_HandleTypeDefEET_RKS5_S5_>
 800507c:	4603      	mov	r3, r0
    }
 800507e:	4618      	mov	r0, r3
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bdb0      	pop	{r4, r5, r7, pc}

08005086 <_ZSt12__miter_baseIPPFbP17ADC_HandleTypeDefEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    __miter_base(move_iterator<_Iterator> __it)
 8005086:	b580      	push	{r7, lr}
 8005088:	b082      	sub	sp, #8
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
    { return __miter_base(__it.base()); }
 800508e:	1d3b      	adds	r3, r7, #4
 8005090:	4618      	mov	r0, r3
 8005092:	f000 f85f 	bl	8005154 <_ZNKSt13move_iteratorIPPFbP17ADC_HandleTypeDefEE4baseEv>
 8005096:	4603      	mov	r3, r0
 8005098:	4618      	mov	r0, r3
 800509a:	f000 f867 	bl	800516c <_ZSt12__miter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 800509e:	4603      	mov	r3, r0
 80050a0:	4618      	mov	r0, r3
 80050a2:	3708      	adds	r7, #8
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <_ZSt13__copy_move_aILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80050a8:	b5b0      	push	{r4, r5, r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f7ff ff3e 	bl	8004f36 <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 80050ba:	4604      	mov	r4, r0
 80050bc:	68b8      	ldr	r0, [r7, #8]
 80050be:	f7ff ff3a 	bl	8004f36 <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 80050c2:	4605      	mov	r5, r0
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f7ff ff35 	bl	8004f36 <_ZSt12__niter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>
 80050cc:	4603      	mov	r3, r0
 80050ce:	461a      	mov	r2, r3
 80050d0:	4629      	mov	r1, r5
 80050d2:	4620      	mov	r0, r4
 80050d4:	f000 f855 	bl	8005182 <_ZSt14__copy_move_a1ILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>
 80050d8:	4602      	mov	r2, r0
 80050da:	1d3b      	adds	r3, r7, #4
 80050dc:	4611      	mov	r1, r2
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 f85f 	bl	80051a2 <_ZSt12__niter_wrapIPPFbP17ADC_HandleTypeDefEET_RKS5_S5_>
 80050e4:	4603      	mov	r3, r0
    }
 80050e6:	4618      	mov	r0, r3
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bdb0      	pop	{r4, r5, r7, pc}

080050ee <_ZNKSt13move_iteratorIPPFbP19__SPI_HandleTypeDefEE4baseEv>:
      base() const
 80050ee:	b480      	push	{r7}
 80050f0:	b083      	sub	sp, #12
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4618      	mov	r0, r3
 80050fc:	370c      	adds	r7, #12
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <_ZSt12__miter_baseIPPFbP19__SPI_HandleTypeDefEET_S5_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8005106:	b480      	push	{r7}
 8005108:	b083      	sub	sp, #12
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
    { return __it; }
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4618      	mov	r0, r3
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <_ZSt14__copy_move_a1ILb1EPPFbP19__SPI_HandleTypeDefES4_ET1_T0_S6_S5_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	68b9      	ldr	r1, [r7, #8]
 800512c:	68f8      	ldr	r0, [r7, #12]
 800512e:	f000 f844 	bl	80051ba <_ZSt14__copy_move_a2ILb1EPPFbP19__SPI_HandleTypeDefES4_ET1_T0_S6_S5_>
 8005132:	4603      	mov	r3, r0
 8005134:	4618      	mov	r0, r3
 8005136:	3710      	adds	r7, #16
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <_ZSt12__niter_wrapIPPFbP19__SPI_HandleTypeDefEET_RKS5_S5_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
    { return __res; }
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	4618      	mov	r0, r3
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr

08005154 <_ZNKSt13move_iteratorIPPFbP17ADC_HandleTypeDefEE4baseEv>:
      base() const
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4618      	mov	r0, r3
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <_ZSt12__miter_baseIPPFbP17ADC_HandleTypeDefEET_S5_>:
    __miter_base(_Iterator __it)
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
    { return __it; }
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4618      	mov	r0, r3
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <_ZSt14__copy_move_a1ILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8005182:	b580      	push	{r7, lr}
 8005184:	b084      	sub	sp, #16
 8005186:	af00      	add	r7, sp, #0
 8005188:	60f8      	str	r0, [r7, #12]
 800518a:	60b9      	str	r1, [r7, #8]
 800518c:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	68b9      	ldr	r1, [r7, #8]
 8005192:	68f8      	ldr	r0, [r7, #12]
 8005194:	f000 f821 	bl	80051da <_ZSt14__copy_move_a2ILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>
 8005198:	4603      	mov	r3, r0
 800519a:	4618      	mov	r0, r3
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <_ZSt12__niter_wrapIPPFbP17ADC_HandleTypeDefEET_RKS5_S5_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80051a2:	b480      	push	{r7}
 80051a4:	b083      	sub	sp, #12
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
 80051aa:	6039      	str	r1, [r7, #0]
    { return __res; }
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	4618      	mov	r0, r3
 80051b0:	370c      	adds	r7, #12
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr

080051ba <_ZSt14__copy_move_a2ILb1EPPFbP19__SPI_HandleTypeDefES4_ET1_T0_S6_S5_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b084      	sub	sp, #16
 80051be:	af00      	add	r7, sp, #0
 80051c0:	60f8      	str	r0, [r7, #12]
 80051c2:	60b9      	str	r1, [r7, #8]
 80051c4:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	68b9      	ldr	r1, [r7, #8]
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f000 f815 	bl	80051fa <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP19__SPI_HandleTypeDefES6_EEPT0_PT_SA_S8_>
 80051d0:	4603      	mov	r3, r0
    }
 80051d2:	4618      	mov	r0, r3
 80051d4:	3710      	adds	r7, #16
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <_ZSt14__copy_move_a2ILb1EPPFbP17ADC_HandleTypeDefES4_ET1_T0_S6_S5_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80051da:	b580      	push	{r7, lr}
 80051dc:	b084      	sub	sp, #16
 80051de:	af00      	add	r7, sp, #0
 80051e0:	60f8      	str	r0, [r7, #12]
 80051e2:	60b9      	str	r1, [r7, #8]
 80051e4:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	68b9      	ldr	r1, [r7, #8]
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	f000 f82f 	bl	800524e <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP17ADC_HandleTypeDefES6_EEPT0_PT_SA_S8_>
 80051f0:	4603      	mov	r3, r0
    }
 80051f2:	4618      	mov	r0, r3
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP19__SPI_HandleTypeDefES6_EEPT0_PT_SA_S8_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b086      	sub	sp, #24
 80051fe:	af00      	add	r7, sp, #0
 8005200:	60f8      	str	r0, [r7, #12]
 8005202:	60b9      	str	r1, [r7, #8]
 8005204:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	109b      	asrs	r3, r3, #2
 800520e:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	2b01      	cmp	r3, #1
 8005214:	bfcc      	ite	gt
 8005216:	2301      	movgt	r3, #1
 8005218:	2300      	movle	r3, #0
 800521a:	b2db      	uxtb	r3, r3
 800521c:	2b00      	cmp	r3, #0
 800521e:	d007      	beq.n	8005230 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP19__SPI_HandleTypeDefES6_EEPT0_PT_SA_S8_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	461a      	mov	r2, r3
 8005226:	68f9      	ldr	r1, [r7, #12]
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f014 f9ab 	bl	8019584 <memmove>
 800522e:	e006      	b.n	800523e <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP19__SPI_HandleTypeDefES6_EEPT0_PT_SA_S8_+0x44>
	  else if (_Num == 1)
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	2b01      	cmp	r3, #1
 8005234:	d103      	bne.n	800523e <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP19__SPI_HandleTypeDefES6_EEPT0_PT_SA_S8_+0x44>
	      __assign_one(__result, __first);
 8005236:	68f9      	ldr	r1, [r7, #12]
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 f832 	bl	80052a2 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIPFbP19__SPI_HandleTypeDefES6_EEvPT_PT0_>
	  return __result + _Num;
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	4413      	add	r3, r2
	}
 8005246:	4618      	mov	r0, r3
 8005248:	3718      	adds	r7, #24
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}

0800524e <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP17ADC_HandleTypeDefES6_EEPT0_PT_SA_S8_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 800524e:	b580      	push	{r7, lr}
 8005250:	b086      	sub	sp, #24
 8005252:	af00      	add	r7, sp, #0
 8005254:	60f8      	str	r0, [r7, #12]
 8005256:	60b9      	str	r1, [r7, #8]
 8005258:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	109b      	asrs	r3, r3, #2
 8005262:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	2b01      	cmp	r3, #1
 8005268:	bfcc      	ite	gt
 800526a:	2301      	movgt	r3, #1
 800526c:	2300      	movle	r3, #0
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b00      	cmp	r3, #0
 8005272:	d007      	beq.n	8005284 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP17ADC_HandleTypeDefES6_EEPT0_PT_SA_S8_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	461a      	mov	r2, r3
 800527a:	68f9      	ldr	r1, [r7, #12]
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f014 f981 	bl	8019584 <memmove>
 8005282:	e006      	b.n	8005292 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP17ADC_HandleTypeDefES6_EEPT0_PT_SA_S8_+0x44>
	  else if (_Num == 1)
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d103      	bne.n	8005292 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPFbP17ADC_HandleTypeDefES6_EEPT0_PT_SA_S8_+0x44>
	      __assign_one(__result, __first);
 800528a:	68f9      	ldr	r1, [r7, #12]
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 f818 	bl	80052c2 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIPFbP17ADC_HandleTypeDefES6_EEvPT_PT0_>
	  return __result + _Num;
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	4413      	add	r3, r2
	}
 800529a:	4618      	mov	r0, r3
 800529c:	3718      	adds	r7, #24
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIPFbP19__SPI_HandleTypeDefES6_EEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 80052a2:	b580      	push	{r7, lr}
 80052a4:	b082      	sub	sp, #8
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
 80052aa:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 80052ac:	6838      	ldr	r0, [r7, #0]
 80052ae:	f000 f818 	bl	80052e2 <_ZSt4moveIRPFbP19__SPI_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS6_>
 80052b2:	4603      	mov	r3, r0
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	601a      	str	r2, [r3, #0]
 80052ba:	bf00      	nop
 80052bc:	3708      	adds	r7, #8
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}

080052c2 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIPFbP17ADC_HandleTypeDefES6_EEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 80052c2:	b580      	push	{r7, lr}
 80052c4:	b082      	sub	sp, #8
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
 80052ca:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 80052cc:	6838      	ldr	r0, [r7, #0]
 80052ce:	f000 f813 	bl	80052f8 <_ZSt4moveIRPFbP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS6_>
 80052d2:	4603      	mov	r3, r0
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	601a      	str	r2, [r3, #0]
 80052da:	bf00      	nop
 80052dc:	3708      	adds	r7, #8
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}

080052e2 <_ZSt4moveIRPFbP19__SPI_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 80052e2:	b480      	push	{r7}
 80052e4:	b083      	sub	sp, #12
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4618      	mov	r0, r3
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr

080052f8 <_ZSt4moveIRPFbP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4618      	mov	r0, r3
 8005304:	370c      	adds	r7, #12
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
	...

08005310 <_Z41__static_initialization_and_destruction_0v>:
 8005310:	b580      	push	{r7, lr}
 8005312:	af00      	add	r7, sp, #0
std::vector<CN_HAL_SPI_TxCpltCallback> CN_HAL_SPI_TxCpltCallbacks;
 8005314:	4805      	ldr	r0, [pc, #20]	@ (800532c <_Z41__static_initialization_and_destruction_0v+0x1c>)
 8005316:	f7fe fd41 	bl	8003d9c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>
std::vector<CN_HAL_SPI_TxRxCpltCallback> CN_HAL_SPI_TxRxCpltCallbacks;
 800531a:	4805      	ldr	r0, [pc, #20]	@ (8005330 <_Z41__static_initialization_and_destruction_0v+0x20>)
 800531c:	f7fe fd3e 	bl	8003d9c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>
std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;
 8005320:	4804      	ldr	r0, [pc, #16]	@ (8005334 <_Z41__static_initialization_and_destruction_0v+0x24>)
 8005322:	f7fe fde6 	bl	8003ef2 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>
}
 8005326:	bf00      	nop
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	240013b8 	.word	0x240013b8
 8005330:	240013c4 	.word	0x240013c4
 8005334:	240013d0 	.word	0x240013d0

08005338 <_Z41__static_initialization_and_destruction_1v>:
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0
std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;
 800533c:	4805      	ldr	r0, [pc, #20]	@ (8005354 <_Z41__static_initialization_and_destruction_1v+0x1c>)
 800533e:	f000 f80f 	bl	8005360 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>
std::vector<CN_HAL_SPI_TxRxCpltCallback> CN_HAL_SPI_TxRxCpltCallbacks;
 8005342:	4805      	ldr	r0, [pc, #20]	@ (8005358 <_Z41__static_initialization_and_destruction_1v+0x20>)
 8005344:	f000 f82a 	bl	800539c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>
std::vector<CN_HAL_SPI_TxCpltCallback> CN_HAL_SPI_TxCpltCallbacks;
 8005348:	4804      	ldr	r0, [pc, #16]	@ (800535c <_Z41__static_initialization_and_destruction_1v+0x24>)
 800534a:	f000 f827 	bl	800539c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>
}
 800534e:	bf00      	nop
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	240013d0 	.word	0x240013d0
 8005358:	240013c4 	.word	0x240013c4
 800535c:	240013b8 	.word	0x240013b8

08005360 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8005360:	b5b0      	push	{r4, r5, r7, lr}
 8005362:	b086      	sub	sp, #24
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681d      	ldr	r5, [r3, #0]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4618      	mov	r0, r3
 8005374:	f7ff fb53 	bl	8004a1e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8005378:	4603      	mov	r3, r0
 800537a:	617d      	str	r5, [r7, #20]
 800537c:	613c      	str	r4, [r7, #16]
 800537e:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8005380:	6939      	ldr	r1, [r7, #16]
 8005382:	6978      	ldr	r0, [r7, #20]
 8005384:	f7ff fc42 	bl	8004c0c <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>
    }
 8005388:	bf00      	nop
      }
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4618      	mov	r0, r3
 800538e:	f7fe fed1 	bl	8004134 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4618      	mov	r0, r3
 8005396:	3718      	adds	r7, #24
 8005398:	46bd      	mov	sp, r7
 800539a:	bdb0      	pop	{r4, r5, r7, pc}

0800539c <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 800539c:	b5b0      	push	{r4, r5, r7, lr}
 800539e:	b086      	sub	sp, #24
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681d      	ldr	r5, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4618      	mov	r0, r3
 80053b0:	f7ff fa7d 	bl	80048ae <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 80053b4:	4603      	mov	r3, r0
 80053b6:	617d      	str	r5, [r7, #20]
 80053b8:	613c      	str	r4, [r7, #16]
 80053ba:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 80053bc:	6939      	ldr	r1, [r7, #16]
 80053be:	6978      	ldr	r0, [r7, #20]
 80053c0:	f7ff fbb4 	bl	8004b2c <_ZSt8_DestroyIPPFbP19__SPI_HandleTypeDefEEvT_S5_>
    }
 80053c4:	bf00      	nop
      }
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7fe fdf8 	bl	8003fbe <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4618      	mov	r0, r3
 80053d2:	3718      	adds	r7, #24
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bdb0      	pop	{r4, r5, r7, pc}

080053d8 <_GLOBAL__sub_I_HAL_SPI_ErrorCallback>:
 80053d8:	b580      	push	{r7, lr}
 80053da:	af00      	add	r7, sp, #0
 80053dc:	f7ff ff98 	bl	8005310 <_Z41__static_initialization_and_destruction_0v>
 80053e0:	bd80      	pop	{r7, pc}

080053e2 <_GLOBAL__sub_D_HAL_SPI_ErrorCallback>:
 80053e2:	b580      	push	{r7, lr}
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	f7ff ffa7 	bl	8005338 <_Z41__static_initialization_and_destruction_1v>
 80053ea:	bd80      	pop	{r7, pc}

080053ec <_ZL8CN_Delayv>:
	threadHalted,
};

// Delay loop
static void CN_Delay()
{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
	uint32_t cnt;
	for (uint32_t i = 0; i < 1000000; ++i)
 80053f2:	2300      	movs	r3, #0
 80053f4:	60bb      	str	r3, [r7, #8]
 80053f6:	e00e      	b.n	8005416 <_ZL8CN_Delayv+0x2a>
	{
		for (uint32_t j = 0; j < 10; ++j)
 80053f8:	2300      	movs	r3, #0
 80053fa:	607b      	str	r3, [r7, #4]
 80053fc:	e005      	b.n	800540a <_ZL8CN_Delayv+0x1e>
		{
			++cnt;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	3301      	adds	r3, #1
 8005402:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	3301      	adds	r3, #1
 8005408:	607b      	str	r3, [r7, #4]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2b09      	cmp	r3, #9
 800540e:	d9f6      	bls.n	80053fe <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	3301      	adds	r3, #1
 8005414:	60bb      	str	r3, [r7, #8]
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	4a04      	ldr	r2, [pc, #16]	@ (800542c <_ZL8CN_Delayv+0x40>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d9ec      	bls.n	80053f8 <_ZL8CN_Delayv+0xc>
		}
	}
}
 800541e:	bf00      	nop
 8005420:	bf00      	nop
 8005422:	3714      	adds	r7, #20
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr
 800542c:	000f423f 	.word	0x000f423f

08005430 <_ZL14CN_ReportFault11eErrorCodes>:
// ------------------------------ Fellhorn  ------------------------------
#ifdef FELLHORN_DEVICE_BOARD

__attribute__((unused))
static void CN_ReportFault(eErrorCodes faultCode)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b084      	sub	sp, #16
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8005438:	f010 fc58 	bl	8015cec <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	60fb      	str	r3, [r7, #12]
	for (;;)
	{
		if (code & 0x00000001)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d005      	beq.n	8005456 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 800544a:	2200      	movs	r2, #0
 800544c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005450:	4818      	ldr	r0, [pc, #96]	@ (80054b4 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8005452:	f009 faa7 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f003 0302 	and.w	r3, r3, #2
 800545c:	2b00      	cmp	r3, #0
 800545e:	d005      	beq.n	800546c <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8005460:	2200      	movs	r2, #0
 8005462:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005466:	4813      	ldr	r0, [pc, #76]	@ (80054b4 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8005468:	f009 fa9c 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f003 0304 	and.w	r3, r3, #4
 8005472:	2b00      	cmp	r3, #0
 8005474:	d004      	beq.n	8005480 <_ZL14CN_ReportFault11eErrorCodes+0x50>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8005476:	2200      	movs	r2, #0
 8005478:	2120      	movs	r1, #32
 800547a:	480f      	ldr	r0, [pc, #60]	@ (80054b8 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 800547c:	f009 fa92 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f003 0308 	and.w	r3, r3, #8
 8005486:	2b00      	cmp	r3, #0
 8005488:	d004      	beq.n	8005494 <_ZL14CN_ReportFault11eErrorCodes+0x64>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 800548a:	2200      	movs	r2, #0
 800548c:	2140      	movs	r1, #64	@ 0x40
 800548e:	480a      	ldr	r0, [pc, #40]	@ (80054b8 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8005490:	f009 fa88 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 8005494:	f7ff ffaa 	bl	80053ec <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8005498:	2201      	movs	r2, #1
 800549a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800549e:	4805      	ldr	r0, [pc, #20]	@ (80054b4 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80054a0:	f009 fa80 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 80054a4:	2201      	movs	r2, #1
 80054a6:	2160      	movs	r1, #96	@ 0x60
 80054a8:	4803      	ldr	r0, [pc, #12]	@ (80054b8 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 80054aa:	f009 fa7b 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 80054ae:	f7ff ff9d 	bl	80053ec <_ZL8CN_Delayv>
		if (code & 0x00000001)
 80054b2:	e7c5      	b.n	8005440 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 80054b4:	58020400 	.word	0x58020400
 80054b8:	58021000 	.word	0x58021000

080054bc <_Z13displayStatus12eStatusCodes>:

/*
 * displayStatus()
 */
void displayStatus(eStatusCodes status)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	4603      	mov	r3, r0
 80054c4:	71fb      	strb	r3, [r7, #7]
	uint32_t code = (uint32_t)status;
 80054c6:	79fb      	ldrb	r3, [r7, #7]
 80054c8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 80054ca:	2201      	movs	r2, #1
 80054cc:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80054d0:	481a      	ldr	r0, [pc, #104]	@ (800553c <_Z13displayStatus12eStatusCodes+0x80>)
 80054d2:	f009 fa67 	bl	800e9a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 80054d6:	2201      	movs	r2, #1
 80054d8:	2160      	movs	r1, #96	@ 0x60
 80054da:	4819      	ldr	r0, [pc, #100]	@ (8005540 <_Z13displayStatus12eStatusCodes+0x84>)
 80054dc:	f009 fa62 	bl	800e9a4 <HAL_GPIO_WritePin>
	if (code & 0x00000001)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d005      	beq.n	80054f6 <_Z13displayStatus12eStatusCodes+0x3a>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 80054ea:	2200      	movs	r2, #0
 80054ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80054f0:	4812      	ldr	r0, [pc, #72]	@ (800553c <_Z13displayStatus12eStatusCodes+0x80>)
 80054f2:	f009 fa57 	bl	800e9a4 <HAL_GPIO_WritePin>
	if (code & 0x00000002)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f003 0302 	and.w	r3, r3, #2
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d005      	beq.n	800550c <_Z13displayStatus12eStatusCodes+0x50>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8005500:	2200      	movs	r2, #0
 8005502:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005506:	480d      	ldr	r0, [pc, #52]	@ (800553c <_Z13displayStatus12eStatusCodes+0x80>)
 8005508:	f009 fa4c 	bl	800e9a4 <HAL_GPIO_WritePin>
	if (code & 0x00000004)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f003 0304 	and.w	r3, r3, #4
 8005512:	2b00      	cmp	r3, #0
 8005514:	d004      	beq.n	8005520 <_Z13displayStatus12eStatusCodes+0x64>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8005516:	2200      	movs	r2, #0
 8005518:	2120      	movs	r1, #32
 800551a:	4809      	ldr	r0, [pc, #36]	@ (8005540 <_Z13displayStatus12eStatusCodes+0x84>)
 800551c:	f009 fa42 	bl	800e9a4 <HAL_GPIO_WritePin>
	if (code & 0x00000008)
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f003 0308 	and.w	r3, r3, #8
 8005526:	2b00      	cmp	r3, #0
 8005528:	d004      	beq.n	8005534 <_Z13displayStatus12eStatusCodes+0x78>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 800552a:	2200      	movs	r2, #0
 800552c:	2140      	movs	r1, #64	@ 0x40
 800552e:	4804      	ldr	r0, [pc, #16]	@ (8005540 <_Z13displayStatus12eStatusCodes+0x84>)
 8005530:	f009 fa38 	bl	800e9a4 <HAL_GPIO_WritePin>
}
 8005534:	bf00      	nop
 8005536:	3710      	adds	r7, #16
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}
 800553c:	58020400 	.word	0x58020400
 8005540:	58021000 	.word	0x58021000

08005544 <setTimeMarker_1>:
{
	HAL_GPIO_TogglePin(GPIOF, TIME_MARKER_1_Pin);
}

void setTimeMarker_1()
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, TIME_MARKER_1_Pin, GPIO_PIN_SET);
 8005548:	2201      	movs	r2, #1
 800554a:	2104      	movs	r1, #4
 800554c:	4802      	ldr	r0, [pc, #8]	@ (8005558 <setTimeMarker_1+0x14>)
 800554e:	f009 fa29 	bl	800e9a4 <HAL_GPIO_WritePin>
}
 8005552:	bf00      	nop
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	58021400 	.word	0x58021400

0800555c <resetTimeMarker_1>:

void resetTimeMarker_1()
{
 800555c:	b580      	push	{r7, lr}
 800555e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, TIME_MARKER_1_Pin, GPIO_PIN_RESET);
 8005560:	2200      	movs	r2, #0
 8005562:	2104      	movs	r1, #4
 8005564:	4802      	ldr	r0, [pc, #8]	@ (8005570 <resetTimeMarker_1+0x14>)
 8005566:	f009 fa1d 	bl	800e9a4 <HAL_GPIO_WritePin>
}
 800556a:	bf00      	nop
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	58021400 	.word	0x58021400

08005574 <setTimeMarker_4>:
{
	HAL_GPIO_TogglePin(GPIOF, TIME_MARKER_4_Pin);
}

void setTimeMarker_4()
{
 8005574:	b580      	push	{r7, lr}
 8005576:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, TIME_MARKER_4_Pin, GPIO_PIN_SET);
 8005578:	2201      	movs	r2, #1
 800557a:	2102      	movs	r1, #2
 800557c:	4802      	ldr	r0, [pc, #8]	@ (8005588 <setTimeMarker_4+0x14>)
 800557e:	f009 fa11 	bl	800e9a4 <HAL_GPIO_WritePin>
}
 8005582:	bf00      	nop
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	58021400 	.word	0x58021400

0800558c <resetTimeMarker_4>:

void resetTimeMarker_4()
{
 800558c:	b580      	push	{r7, lr}
 800558e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, TIME_MARKER_4_Pin, GPIO_PIN_RESET);
 8005590:	2200      	movs	r2, #0
 8005592:	2102      	movs	r1, #2
 8005594:	4802      	ldr	r0, [pc, #8]	@ (80055a0 <resetTimeMarker_4+0x14>)
 8005596:	f009 fa05 	bl	800e9a4 <HAL_GPIO_WritePin>
}
 800559a:	bf00      	nop
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	58021400 	.word	0x58021400

080055a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80055a8:	f001 f8d6 	bl	8006758 <_ZL10MPU_Configv>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80055ac:	4b26      	ldr	r3, [pc, #152]	@ (8005648 <main+0xa4>)
 80055ae:	695b      	ldr	r3, [r3, #20]
 80055b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	bf14      	ite	ne
 80055b8:	2301      	movne	r3, #1
 80055ba:	2300      	moveq	r3, #0
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d11b      	bne.n	80055fa <main+0x56>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80055c2:	f3bf 8f4f 	dsb	sy
}
 80055c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80055c8:	f3bf 8f6f 	isb	sy
}
 80055cc:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80055ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005648 <main+0xa4>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80055d6:	f3bf 8f4f 	dsb	sy
}
 80055da:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80055dc:	f3bf 8f6f 	isb	sy
}
 80055e0:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80055e2:	4b19      	ldr	r3, [pc, #100]	@ (8005648 <main+0xa4>)
 80055e4:	695b      	ldr	r3, [r3, #20]
 80055e6:	4a18      	ldr	r2, [pc, #96]	@ (8005648 <main+0xa4>)
 80055e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055ec:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80055ee:	f3bf 8f4f 	dsb	sy
}
 80055f2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80055f4:	f3bf 8f6f 	isb	sy
}
 80055f8:	e000      	b.n	80055fc <main+0x58>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80055fa:	bf00      	nop
  SCB_EnableICache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80055fc:	f004 fac0 	bl	8009b80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005600:	f000 f82a 	bl	8005658 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005604:	f000 fbc4 	bl	8005d90 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8005608:	f000 fb9a 	bl	8005d40 <_ZL11MX_DMA_Initv>
  MX_SPI2_Init();
 800560c:	f000 f986 	bl	800591c <_ZL12MX_SPI2_Initv>
  MX_SPI3_Init();
 8005610:	f000 f9e0 	bl	80059d4 <_ZL12MX_SPI3_Initv>
  MX_SPI5_Init();
 8005614:	f000 fa3a 	bl	8005a8c <_ZL12MX_SPI5_Initv>
  MX_TIM4_Init();
 8005618:	f000 fa94 	bl	8005b44 <_ZL12MX_TIM4_Initv>
  MX_SPI1_Init();
 800561c:	f000 f922 	bl	8005864 <_ZL12MX_SPI1_Initv>
  MX_ADC2_Init();
 8005620:	f000 f898 	bl	8005754 <_ZL12MX_ADC2_Initv>
  MX_TIM6_Init();
 8005624:	f000 faec 	bl	8005c00 <_ZL12MX_TIM6_Initv>
  MX_TIM15_Init();
 8005628:	f000 fb2a 	bl	8005c80 <_ZL13MX_TIM15_Initv>
*/

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800562c:	f00f f82c 	bl	8014688 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8005630:	4a06      	ldr	r2, [pc, #24]	@ (800564c <main+0xa8>)
 8005632:	2100      	movs	r1, #0
 8005634:	4806      	ldr	r0, [pc, #24]	@ (8005650 <main+0xac>)
 8005636:	f00f f871 	bl	801471c <osThreadNew>
 800563a:	4603      	mov	r3, r0
 800563c:	4a05      	ldr	r2, [pc, #20]	@ (8005654 <main+0xb0>)
 800563e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8005640:	f00f f846 	bl	80146d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005644:	bf00      	nop
 8005646:	e7fd      	b.n	8005644 <main+0xa0>
 8005648:	e000ed00 	.word	0xe000ed00
 800564c:	0801d610 	.word	0x0801d610
 8005650:	08006029 	.word	0x08006029
 8005654:	24001840 	.word	0x24001840

08005658 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b09c      	sub	sp, #112	@ 0x70
 800565c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800565e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005662:	224c      	movs	r2, #76	@ 0x4c
 8005664:	2100      	movs	r1, #0
 8005666:	4618      	mov	r0, r3
 8005668:	f013 ffa6 	bl	80195b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800566c:	1d3b      	adds	r3, r7, #4
 800566e:	2220      	movs	r2, #32
 8005670:	2100      	movs	r1, #0
 8005672:	4618      	mov	r0, r3
 8005674:	f013 ffa0 	bl	80195b8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8005678:	2002      	movs	r0, #2
 800567a:	f009 f9ad 	bl	800e9d8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800567e:	2300      	movs	r3, #0
 8005680:	603b      	str	r3, [r7, #0]
 8005682:	4b33      	ldr	r3, [pc, #204]	@ (8005750 <_Z18SystemClock_Configv+0xf8>)
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	4a32      	ldr	r2, [pc, #200]	@ (8005750 <_Z18SystemClock_Configv+0xf8>)
 8005688:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800568c:	6193      	str	r3, [r2, #24]
 800568e:	4b30      	ldr	r3, [pc, #192]	@ (8005750 <_Z18SystemClock_Configv+0xf8>)
 8005690:	699b      	ldr	r3, [r3, #24]
 8005692:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005696:	603b      	str	r3, [r7, #0]
 8005698:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800569a:	bf00      	nop
 800569c:	4b2c      	ldr	r3, [pc, #176]	@ (8005750 <_Z18SystemClock_Configv+0xf8>)
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056a8:	bf14      	ite	ne
 80056aa:	2301      	movne	r3, #1
 80056ac:	2300      	moveq	r3, #0
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d1f3      	bne.n	800569c <_Z18SystemClock_Configv+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80056b4:	2302      	movs	r3, #2
 80056b6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80056b8:	2301      	movs	r3, #1
 80056ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80056bc:	2340      	movs	r3, #64	@ 0x40
 80056be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80056c0:	2302      	movs	r3, #2
 80056c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80056c4:	2300      	movs	r3, #0
 80056c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80056c8:	2304      	movs	r3, #4
 80056ca:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 80056cc:	2322      	movs	r3, #34	@ 0x22
 80056ce:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80056d0:	2301      	movs	r3, #1
 80056d2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80056d4:	2303      	movs	r3, #3
 80056d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80056d8:	2302      	movs	r3, #2
 80056da:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80056dc:	230c      	movs	r3, #12
 80056de:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80056e0:	2300      	movs	r3, #0
 80056e2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 80056e4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80056e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80056ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056ee:	4618      	mov	r0, r3
 80056f0:	f009 f9ac 	bl	800ea4c <HAL_RCC_OscConfig>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	bf14      	ite	ne
 80056fa:	2301      	movne	r3, #1
 80056fc:	2300      	moveq	r3, #0
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	2b00      	cmp	r3, #0
 8005702:	d001      	beq.n	8005708 <_Z18SystemClock_Configv+0xb0>
  {
    Error_Handler();
 8005704:	f001 f88a 	bl	800681c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005708:	233f      	movs	r3, #63	@ 0x3f
 800570a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800570c:	2303      	movs	r3, #3
 800570e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8005710:	2300      	movs	r3, #0
 8005712:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8005714:	2308      	movs	r3, #8
 8005716:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8005718:	2340      	movs	r3, #64	@ 0x40
 800571a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800571c:	2340      	movs	r3, #64	@ 0x40
 800571e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8005720:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005724:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8005726:	2340      	movs	r3, #64	@ 0x40
 8005728:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800572a:	1d3b      	adds	r3, r7, #4
 800572c:	2103      	movs	r1, #3
 800572e:	4618      	mov	r0, r3
 8005730:	f009 fd66 	bl	800f200 <HAL_RCC_ClockConfig>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	bf14      	ite	ne
 800573a:	2301      	movne	r3, #1
 800573c:	2300      	moveq	r3, #0
 800573e:	b2db      	uxtb	r3, r3
 8005740:	2b00      	cmp	r3, #0
 8005742:	d001      	beq.n	8005748 <_Z18SystemClock_Configv+0xf0>
  {
    Error_Handler();
 8005744:	f001 f86a 	bl	800681c <Error_Handler>
  }
}
 8005748:	bf00      	nop
 800574a:	3770      	adds	r7, #112	@ 0x70
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}
 8005750:	58024800 	.word	0x58024800

08005754 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b08a      	sub	sp, #40	@ 0x28
 8005758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800575a:	1d3b      	adds	r3, r7, #4
 800575c:	2224      	movs	r2, #36	@ 0x24
 800575e:	2100      	movs	r1, #0
 8005760:	4618      	mov	r0, r3
 8005762:	f013 ff29 	bl	80195b8 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8005766:	4b3b      	ldr	r3, [pc, #236]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 8005768:	4a3b      	ldr	r2, [pc, #236]	@ (8005858 <_ZL12MX_ADC2_Initv+0x104>)
 800576a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV128;
 800576c:	4b39      	ldr	r3, [pc, #228]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 800576e:	f44f 1220 	mov.w	r2, #2621440	@ 0x280000
 8005772:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8005774:	4b37      	ldr	r3, [pc, #220]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 8005776:	2200      	movs	r2, #0
 8005778:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800577a:	4b36      	ldr	r3, [pc, #216]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 800577c:	2201      	movs	r2, #1
 800577e:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8005780:	4b34      	ldr	r3, [pc, #208]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 8005782:	2208      	movs	r2, #8
 8005784:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8005786:	4b33      	ldr	r3, [pc, #204]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 8005788:	2200      	movs	r2, #0
 800578a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800578c:	4b31      	ldr	r3, [pc, #196]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 800578e:	2200      	movs	r2, #0
 8005790:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 2;
 8005792:	4b30      	ldr	r3, [pc, #192]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 8005794:	2202      	movs	r2, #2
 8005796:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005798:	4b2e      	ldr	r3, [pc, #184]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 800579a:	2200      	movs	r2, #0
 800579c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80057a0:	4b2c      	ldr	r3, [pc, #176]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 80057a2:	2200      	movs	r2, #0
 80057a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80057a6:	4b2b      	ldr	r3, [pc, #172]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 80057a8:	2200      	movs	r2, #0
 80057aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 80057ac:	4b29      	ldr	r3, [pc, #164]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 80057ae:	2201      	movs	r2, #1
 80057b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80057b2:	4b28      	ldr	r3, [pc, #160]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80057b8:	4b26      	ldr	r3, [pc, #152]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 80057be:	4b25      	ldr	r3, [pc, #148]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 80057c6:	4b23      	ldr	r3, [pc, #140]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 80057c8:	2201      	movs	r2, #1
 80057ca:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80057cc:	4821      	ldr	r0, [pc, #132]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 80057ce:	f004 fd7f 	bl	800a2d0 <HAL_ADC_Init>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	bf14      	ite	ne
 80057d8:	2301      	movne	r3, #1
 80057da:	2300      	moveq	r3, #0
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <_ZL12MX_ADC2_Initv+0x92>
  {
    Error_Handler();
 80057e2:	f001 f81b 	bl	800681c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80057e6:	4b1d      	ldr	r3, [pc, #116]	@ (800585c <_ZL12MX_ADC2_Initv+0x108>)
 80057e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80057ea:	2306      	movs	r3, #6
 80057ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 80057ee:	2304      	movs	r3, #4
 80057f0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80057f2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80057f6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80057f8:	2304      	movs	r3, #4
 80057fa:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80057fc:	2300      	movs	r3, #0
 80057fe:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8005800:	2300      	movs	r3, #0
 8005802:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005806:	1d3b      	adds	r3, r7, #4
 8005808:	4619      	mov	r1, r3
 800580a:	4812      	ldr	r0, [pc, #72]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 800580c:	f005 fa9c 	bl	800ad48 <HAL_ADC_ConfigChannel>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	bf14      	ite	ne
 8005816:	2301      	movne	r3, #1
 8005818:	2300      	moveq	r3, #0
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b00      	cmp	r3, #0
 800581e:	d001      	beq.n	8005824 <_ZL12MX_ADC2_Initv+0xd0>
  {
    Error_Handler();
 8005820:	f000 fffc 	bl	800681c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_19;
 8005824:	4b0e      	ldr	r3, [pc, #56]	@ (8005860 <_ZL12MX_ADC2_Initv+0x10c>)
 8005826:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005828:	230c      	movs	r3, #12
 800582a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800582c:	1d3b      	adds	r3, r7, #4
 800582e:	4619      	mov	r1, r3
 8005830:	4808      	ldr	r0, [pc, #32]	@ (8005854 <_ZL12MX_ADC2_Initv+0x100>)
 8005832:	f005 fa89 	bl	800ad48 <HAL_ADC_ConfigChannel>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	bf14      	ite	ne
 800583c:	2301      	movne	r3, #1
 800583e:	2300      	moveq	r3, #0
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <_ZL12MX_ADC2_Initv+0xf6>
  {
    Error_Handler();
 8005846:	f000 ffe9 	bl	800681c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800584a:	bf00      	nop
 800584c:	3728      	adds	r7, #40	@ 0x28
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	240013dc 	.word	0x240013dc
 8005858:	40022100 	.word	0x40022100
 800585c:	3ef08000 	.word	0x3ef08000
 8005860:	4fb80000 	.word	0x4fb80000

08005864 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005868:	4b2a      	ldr	r3, [pc, #168]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 800586a:	4a2b      	ldr	r2, [pc, #172]	@ (8005918 <_ZL12MX_SPI1_Initv+0xb4>)
 800586c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800586e:	4b29      	ldr	r3, [pc, #164]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 8005870:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8005874:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8005876:	4b27      	ldr	r3, [pc, #156]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 8005878:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800587c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800587e:	4b25      	ldr	r3, [pc, #148]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 8005880:	2207      	movs	r2, #7
 8005882:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005884:	4b23      	ldr	r3, [pc, #140]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 8005886:	2200      	movs	r2, #0
 8005888:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800588a:	4b22      	ldr	r3, [pc, #136]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 800588c:	2200      	movs	r2, #0
 800588e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005890:	4b20      	ldr	r3, [pc, #128]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 8005892:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005896:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005898:	4b1e      	ldr	r3, [pc, #120]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 800589a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800589e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80058a0:	4b1c      	ldr	r3, [pc, #112]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058a2:	2200      	movs	r2, #0
 80058a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80058a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058ac:	4b19      	ldr	r3, [pc, #100]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80058b2:	4b18      	ldr	r3, [pc, #96]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80058b8:	4b16      	ldr	r3, [pc, #88]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80058be:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80058c0:	4b14      	ldr	r3, [pc, #80]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80058c6:	4b13      	ldr	r3, [pc, #76]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80058cc:	4b11      	ldr	r3, [pc, #68]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058ce:	2200      	movs	r2, #0
 80058d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80058d2:	4b10      	ldr	r3, [pc, #64]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058d4:	2200      	movs	r2, #0
 80058d6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80058d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058da:	2200      	movs	r2, #0
 80058dc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80058de:	4b0d      	ldr	r3, [pc, #52]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058e0:	2200      	movs	r2, #0
 80058e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80058e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058e6:	2200      	movs	r2, #0
 80058e8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80058ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058ec:	2200      	movs	r2, #0
 80058ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80058f0:	4b08      	ldr	r3, [pc, #32]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058f2:	2200      	movs	r2, #0
 80058f4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80058f6:	4807      	ldr	r0, [pc, #28]	@ (8005914 <_ZL12MX_SPI1_Initv+0xb0>)
 80058f8:	f00c fc36 	bl	8012168 <HAL_SPI_Init>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	bf14      	ite	ne
 8005902:	2301      	movne	r3, #1
 8005904:	2300      	moveq	r3, #0
 8005906:	b2db      	uxtb	r3, r3
 8005908:	2b00      	cmp	r3, #0
 800590a:	d001      	beq.n	8005910 <_ZL12MX_SPI1_Initv+0xac>
  {
    Error_Handler();
 800590c:	f000 ff86 	bl	800681c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005910:	bf00      	nop
 8005912:	bd80      	pop	{r7, pc}
 8005914:	240014c4 	.word	0x240014c4
 8005918:	40013000 	.word	0x40013000

0800591c <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8005920:	4b2a      	ldr	r3, [pc, #168]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005922:	4a2b      	ldr	r2, [pc, #172]	@ (80059d0 <_ZL12MX_SPI2_Initv+0xb4>)
 8005924:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005926:	4b29      	ldr	r3, [pc, #164]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005928:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800592c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 800592e:	4b27      	ldr	r3, [pc, #156]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005930:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005934:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005936:	4b25      	ldr	r3, [pc, #148]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005938:	2207      	movs	r2, #7
 800593a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800593c:	4b23      	ldr	r3, [pc, #140]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 800593e:	2200      	movs	r2, #0
 8005940:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005942:	4b22      	ldr	r3, [pc, #136]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005944:	2200      	movs	r2, #0
 8005946:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005948:	4b20      	ldr	r3, [pc, #128]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 800594a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800594e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8005950:	4b1e      	ldr	r3, [pc, #120]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005952:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
 8005956:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005958:	4b1c      	ldr	r3, [pc, #112]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 800595a:	2200      	movs	r2, #0
 800595c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800595e:	4b1b      	ldr	r3, [pc, #108]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005960:	2200      	movs	r2, #0
 8005962:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005964:	4b19      	ldr	r3, [pc, #100]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005966:	2200      	movs	r2, #0
 8005968:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800596a:	4b18      	ldr	r3, [pc, #96]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 800596c:	2200      	movs	r2, #0
 800596e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005970:	4b16      	ldr	r3, [pc, #88]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005972:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005976:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8005978:	4b14      	ldr	r3, [pc, #80]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 800597a:	2200      	movs	r2, #0
 800597c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800597e:	4b13      	ldr	r3, [pc, #76]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005980:	2200      	movs	r2, #0
 8005982:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8005984:	4b11      	ldr	r3, [pc, #68]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005986:	2200      	movs	r2, #0
 8005988:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800598a:	4b10      	ldr	r3, [pc, #64]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 800598c:	2200      	movs	r2, #0
 800598e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8005990:	4b0e      	ldr	r3, [pc, #56]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005992:	2200      	movs	r2, #0
 8005994:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8005996:	4b0d      	ldr	r3, [pc, #52]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 8005998:	2200      	movs	r2, #0
 800599a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800599c:	4b0b      	ldr	r3, [pc, #44]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 800599e:	2200      	movs	r2, #0
 80059a0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80059a2:	4b0a      	ldr	r3, [pc, #40]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 80059a4:	2200      	movs	r2, #0
 80059a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80059a8:	4b08      	ldr	r3, [pc, #32]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 80059aa:	2200      	movs	r2, #0
 80059ac:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80059ae:	4807      	ldr	r0, [pc, #28]	@ (80059cc <_ZL12MX_SPI2_Initv+0xb0>)
 80059b0:	f00c fbda 	bl	8012168 <HAL_SPI_Init>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	bf14      	ite	ne
 80059ba:	2301      	movne	r3, #1
 80059bc:	2300      	moveq	r3, #0
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d001      	beq.n	80059c8 <_ZL12MX_SPI2_Initv+0xac>
  {
    Error_Handler();
 80059c4:	f000 ff2a 	bl	800681c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80059c8:	bf00      	nop
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	2400154c 	.word	0x2400154c
 80059d0:	40003800 	.word	0x40003800

080059d4 <_ZL12MX_SPI3_Initv>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80059d8:	4b2a      	ldr	r3, [pc, #168]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 80059da:	4a2b      	ldr	r2, [pc, #172]	@ (8005a88 <_ZL12MX_SPI3_Initv+0xb4>)
 80059dc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80059de:	4b29      	ldr	r3, [pc, #164]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 80059e0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80059e4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 80059e6:	4b27      	ldr	r3, [pc, #156]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 80059e8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80059ec:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80059ee:	4b25      	ldr	r3, [pc, #148]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 80059f0:	2207      	movs	r2, #7
 80059f2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80059f4:	4b23      	ldr	r3, [pc, #140]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 80059f6:	2200      	movs	r2, #0
 80059f8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80059fa:	4b22      	ldr	r3, [pc, #136]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005a00:	4b20      	ldr	r3, [pc, #128]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a02:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005a06:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8005a08:	4b1e      	ldr	r3, [pc, #120]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a0a:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8005a0e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005a10:	4b1c      	ldr	r3, [pc, #112]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a12:	2200      	movs	r2, #0
 8005a14:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005a16:	4b1b      	ldr	r3, [pc, #108]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a18:	2200      	movs	r2, #0
 8005a1a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a1c:	4b19      	ldr	r3, [pc, #100]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a1e:	2200      	movs	r2, #0
 8005a20:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8005a22:	4b18      	ldr	r3, [pc, #96]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005a28:	4b16      	ldr	r3, [pc, #88]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a2a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005a2e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8005a30:	4b14      	ldr	r3, [pc, #80]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8005a36:	4b13      	ldr	r3, [pc, #76]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8005a3c:	4b11      	ldr	r3, [pc, #68]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a3e:	2200      	movs	r2, #0
 8005a40:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8005a42:	4b10      	ldr	r3, [pc, #64]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8005a48:	4b0e      	ldr	r3, [pc, #56]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8005a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a50:	2200      	movs	r2, #0
 8005a52:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8005a54:	4b0b      	ldr	r3, [pc, #44]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a56:	2200      	movs	r2, #0
 8005a58:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8005a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8005a60:	4b08      	ldr	r3, [pc, #32]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005a66:	4807      	ldr	r0, [pc, #28]	@ (8005a84 <_ZL12MX_SPI3_Initv+0xb0>)
 8005a68:	f00c fb7e 	bl	8012168 <HAL_SPI_Init>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	bf14      	ite	ne
 8005a72:	2301      	movne	r3, #1
 8005a74:	2300      	moveq	r3, #0
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <_ZL12MX_SPI3_Initv+0xac>
  {
    Error_Handler();
 8005a7c:	f000 fece 	bl	800681c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005a80:	bf00      	nop
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	240015d4 	.word	0x240015d4
 8005a88:	40003c00 	.word	0x40003c00

08005a8c <_ZL12MX_SPI5_Initv>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8005a90:	4b2a      	ldr	r3, [pc, #168]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005a92:	4a2b      	ldr	r2, [pc, #172]	@ (8005b40 <_ZL12MX_SPI5_Initv+0xb4>)
 8005a94:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8005a96:	4b29      	ldr	r3, [pc, #164]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005a98:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8005a9c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8005a9e:	4b27      	ldr	r3, [pc, #156]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8005aa4:	4b25      	ldr	r3, [pc, #148]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005aa6:	2207      	movs	r2, #7
 8005aa8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005aaa:	4b24      	ldr	r3, [pc, #144]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005aac:	2200      	movs	r2, #0
 8005aae:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005ab0:	4b22      	ldr	r3, [pc, #136]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8005ab6:	4b21      	ldr	r3, [pc, #132]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005ab8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005abc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005abe:	4b1f      	ldr	r3, [pc, #124]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005ac0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005ac4:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005ac8:	2200      	movs	r2, #0
 8005aca:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8005acc:	4b1b      	ldr	r3, [pc, #108]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005ace:	2200      	movs	r2, #0
 8005ad0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8005ad8:	4b18      	ldr	r3, [pc, #96]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005ada:	2200      	movs	r2, #0
 8005adc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005ade:	4b17      	ldr	r3, [pc, #92]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005ae0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005ae4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8005ae6:	4b15      	ldr	r3, [pc, #84]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005ae8:	2200      	movs	r2, #0
 8005aea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8005aec:	4b13      	ldr	r3, [pc, #76]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8005af2:	4b12      	ldr	r3, [pc, #72]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005af4:	2200      	movs	r2, #0
 8005af6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8005af8:	4b10      	ldr	r3, [pc, #64]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005afa:	2200      	movs	r2, #0
 8005afc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8005afe:	4b0f      	ldr	r3, [pc, #60]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005b00:	2200      	movs	r2, #0
 8005b02:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8005b04:	4b0d      	ldr	r3, [pc, #52]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005b06:	2200      	movs	r2, #0
 8005b08:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8005b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8005b10:	4b0a      	ldr	r3, [pc, #40]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005b12:	2200      	movs	r2, #0
 8005b14:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8005b16:	4b09      	ldr	r3, [pc, #36]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005b18:	2200      	movs	r2, #0
 8005b1a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8005b1c:	4807      	ldr	r0, [pc, #28]	@ (8005b3c <_ZL12MX_SPI5_Initv+0xb0>)
 8005b1e:	f00c fb23 	bl	8012168 <HAL_SPI_Init>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	bf14      	ite	ne
 8005b28:	2301      	movne	r3, #1
 8005b2a:	2300      	moveq	r3, #0
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d001      	beq.n	8005b36 <_ZL12MX_SPI5_Initv+0xaa>
  {
    Error_Handler();
 8005b32:	f000 fe73 	bl	800681c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8005b36:	bf00      	nop
 8005b38:	bd80      	pop	{r7, pc}
 8005b3a:	bf00      	nop
 8005b3c:	2400165c 	.word	0x2400165c
 8005b40:	40015000 	.word	0x40015000

08005b44 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b088      	sub	sp, #32
 8005b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005b4a:	f107 0310 	add.w	r3, r7, #16
 8005b4e:	2200      	movs	r2, #0
 8005b50:	601a      	str	r2, [r3, #0]
 8005b52:	605a      	str	r2, [r3, #4]
 8005b54:	609a      	str	r2, [r3, #8]
 8005b56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b58:	1d3b      	adds	r3, r7, #4
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	601a      	str	r2, [r3, #0]
 8005b5e:	605a      	str	r2, [r3, #4]
 8005b60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005b62:	4b25      	ldr	r3, [pc, #148]	@ (8005bf8 <_ZL12MX_TIM4_Initv+0xb4>)
 8005b64:	4a25      	ldr	r2, [pc, #148]	@ (8005bfc <_ZL12MX_TIM4_Initv+0xb8>)
 8005b66:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 120 - 1;
 8005b68:	4b23      	ldr	r3, [pc, #140]	@ (8005bf8 <_ZL12MX_TIM4_Initv+0xb4>)
 8005b6a:	2277      	movs	r2, #119	@ 0x77
 8005b6c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b6e:	4b22      	ldr	r3, [pc, #136]	@ (8005bf8 <_ZL12MX_TIM4_Initv+0xb4>)
 8005b70:	2200      	movs	r2, #0
 8005b72:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000 - 1;
 8005b74:	4b20      	ldr	r3, [pc, #128]	@ (8005bf8 <_ZL12MX_TIM4_Initv+0xb4>)
 8005b76:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005b7a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8005bf8 <_ZL12MX_TIM4_Initv+0xb4>)
 8005b7e:	2200      	movs	r2, #0
 8005b80:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b82:	4b1d      	ldr	r3, [pc, #116]	@ (8005bf8 <_ZL12MX_TIM4_Initv+0xb4>)
 8005b84:	2200      	movs	r2, #0
 8005b86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005b88:	481b      	ldr	r0, [pc, #108]	@ (8005bf8 <_ZL12MX_TIM4_Initv+0xb4>)
 8005b8a:	f00e f830 	bl	8013bee <HAL_TIM_Base_Init>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	bf14      	ite	ne
 8005b94:	2301      	movne	r3, #1
 8005b96:	2300      	moveq	r3, #0
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <_ZL12MX_TIM4_Initv+0x5e>
  {
    Error_Handler();
 8005b9e:	f000 fe3d 	bl	800681c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005ba2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ba6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005ba8:	f107 0310 	add.w	r3, r7, #16
 8005bac:	4619      	mov	r1, r3
 8005bae:	4812      	ldr	r0, [pc, #72]	@ (8005bf8 <_ZL12MX_TIM4_Initv+0xb4>)
 8005bb0:	f00e fa02 	bl	8013fb8 <HAL_TIM_ConfigClockSource>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	bf14      	ite	ne
 8005bba:	2301      	movne	r3, #1
 8005bbc:	2300      	moveq	r3, #0
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d001      	beq.n	8005bc8 <_ZL12MX_TIM4_Initv+0x84>
  {
    Error_Handler();
 8005bc4:	f000 fe2a 	bl	800681c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005bd0:	1d3b      	adds	r3, r7, #4
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	4808      	ldr	r0, [pc, #32]	@ (8005bf8 <_ZL12MX_TIM4_Initv+0xb4>)
 8005bd6:	f00e fc59 	bl	801448c <HAL_TIMEx_MasterConfigSynchronization>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	bf14      	ite	ne
 8005be0:	2301      	movne	r3, #1
 8005be2:	2300      	moveq	r3, #0
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <_ZL12MX_TIM4_Initv+0xaa>
  {
    Error_Handler();
 8005bea:	f000 fe17 	bl	800681c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005bee:	bf00      	nop
 8005bf0:	3720      	adds	r7, #32
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	2400175c 	.word	0x2400175c
 8005bfc:	40000800 	.word	0x40000800

08005c00 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c06:	1d3b      	adds	r3, r7, #4
 8005c08:	2200      	movs	r2, #0
 8005c0a:	601a      	str	r2, [r3, #0]
 8005c0c:	605a      	str	r2, [r3, #4]
 8005c0e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005c10:	4b19      	ldr	r3, [pc, #100]	@ (8005c78 <_ZL12MX_TIM6_Initv+0x78>)
 8005c12:	4a1a      	ldr	r2, [pc, #104]	@ (8005c7c <_ZL12MX_TIM6_Initv+0x7c>)
 8005c14:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 120 - 1;
 8005c16:	4b18      	ldr	r3, [pc, #96]	@ (8005c78 <_ZL12MX_TIM6_Initv+0x78>)
 8005c18:	2277      	movs	r2, #119	@ 0x77
 8005c1a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c1c:	4b16      	ldr	r3, [pc, #88]	@ (8005c78 <_ZL12MX_TIM6_Initv+0x78>)
 8005c1e:	2200      	movs	r2, #0
 8005c20:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8005c22:	4b15      	ldr	r3, [pc, #84]	@ (8005c78 <_ZL12MX_TIM6_Initv+0x78>)
 8005c24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005c28:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c2a:	4b13      	ldr	r3, [pc, #76]	@ (8005c78 <_ZL12MX_TIM6_Initv+0x78>)
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005c30:	4811      	ldr	r0, [pc, #68]	@ (8005c78 <_ZL12MX_TIM6_Initv+0x78>)
 8005c32:	f00d ffdc 	bl	8013bee <HAL_TIM_Base_Init>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	bf14      	ite	ne
 8005c3c:	2301      	movne	r3, #1
 8005c3e:	2300      	moveq	r3, #0
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d001      	beq.n	8005c4a <_ZL12MX_TIM6_Initv+0x4a>
  {
    Error_Handler();
 8005c46:	f000 fde9 	bl	800681c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005c52:	1d3b      	adds	r3, r7, #4
 8005c54:	4619      	mov	r1, r3
 8005c56:	4808      	ldr	r0, [pc, #32]	@ (8005c78 <_ZL12MX_TIM6_Initv+0x78>)
 8005c58:	f00e fc18 	bl	801448c <HAL_TIMEx_MasterConfigSynchronization>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	bf14      	ite	ne
 8005c62:	2301      	movne	r3, #1
 8005c64:	2300      	moveq	r3, #0
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d001      	beq.n	8005c70 <_ZL12MX_TIM6_Initv+0x70>
  {
    Error_Handler();
 8005c6c:	f000 fdd6 	bl	800681c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8005c70:	bf00      	nop
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}
 8005c78:	240017a8 	.word	0x240017a8
 8005c7c:	40001000 	.word	0x40001000

08005c80 <_ZL13MX_TIM15_Initv>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b088      	sub	sp, #32
 8005c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005c86:	f107 0310 	add.w	r3, r7, #16
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	601a      	str	r2, [r3, #0]
 8005c8e:	605a      	str	r2, [r3, #4]
 8005c90:	609a      	str	r2, [r3, #8]
 8005c92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c94:	1d3b      	adds	r3, r7, #4
 8005c96:	2200      	movs	r2, #0
 8005c98:	601a      	str	r2, [r3, #0]
 8005c9a:	605a      	str	r2, [r3, #4]
 8005c9c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8005c9e:	4b26      	ldr	r3, [pc, #152]	@ (8005d38 <_ZL13MX_TIM15_Initv+0xb8>)
 8005ca0:	4a26      	ldr	r2, [pc, #152]	@ (8005d3c <_ZL13MX_TIM15_Initv+0xbc>)
 8005ca2:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 24000 - 1;
 8005ca4:	4b24      	ldr	r3, [pc, #144]	@ (8005d38 <_ZL13MX_TIM15_Initv+0xb8>)
 8005ca6:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 8005caa:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005cac:	4b22      	ldr	r3, [pc, #136]	@ (8005d38 <_ZL13MX_TIM15_Initv+0xb8>)
 8005cae:	2200      	movs	r2, #0
 8005cb0:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 100 - 1;
 8005cb2:	4b21      	ldr	r3, [pc, #132]	@ (8005d38 <_ZL13MX_TIM15_Initv+0xb8>)
 8005cb4:	2263      	movs	r2, #99	@ 0x63
 8005cb6:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005cb8:	4b1f      	ldr	r3, [pc, #124]	@ (8005d38 <_ZL13MX_TIM15_Initv+0xb8>)
 8005cba:	2200      	movs	r2, #0
 8005cbc:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8005cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8005d38 <_ZL13MX_TIM15_Initv+0xb8>)
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8005d38 <_ZL13MX_TIM15_Initv+0xb8>)
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8005cca:	481b      	ldr	r0, [pc, #108]	@ (8005d38 <_ZL13MX_TIM15_Initv+0xb8>)
 8005ccc:	f00d ff8f 	bl	8013bee <HAL_TIM_Base_Init>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	bf14      	ite	ne
 8005cd6:	2301      	movne	r3, #1
 8005cd8:	2300      	moveq	r3, #0
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d001      	beq.n	8005ce4 <_ZL13MX_TIM15_Initv+0x64>
  {
    Error_Handler();
 8005ce0:	f000 fd9c 	bl	800681c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005ce4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ce8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8005cea:	f107 0310 	add.w	r3, r7, #16
 8005cee:	4619      	mov	r1, r3
 8005cf0:	4811      	ldr	r0, [pc, #68]	@ (8005d38 <_ZL13MX_TIM15_Initv+0xb8>)
 8005cf2:	f00e f961 	bl	8013fb8 <HAL_TIM_ConfigClockSource>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	bf14      	ite	ne
 8005cfc:	2301      	movne	r3, #1
 8005cfe:	2300      	moveq	r3, #0
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d001      	beq.n	8005d0a <_ZL13MX_TIM15_Initv+0x8a>
  {
    Error_Handler();
 8005d06:	f000 fd89 	bl	800681c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005d12:	1d3b      	adds	r3, r7, #4
 8005d14:	4619      	mov	r1, r3
 8005d16:	4808      	ldr	r0, [pc, #32]	@ (8005d38 <_ZL13MX_TIM15_Initv+0xb8>)
 8005d18:	f00e fbb8 	bl	801448c <HAL_TIMEx_MasterConfigSynchronization>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	bf14      	ite	ne
 8005d22:	2301      	movne	r3, #1
 8005d24:	2300      	moveq	r3, #0
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d001      	beq.n	8005d30 <_ZL13MX_TIM15_Initv+0xb0>
  {
    Error_Handler();
 8005d2c:	f000 fd76 	bl	800681c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8005d30:	bf00      	nop
 8005d32:	3720      	adds	r7, #32
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	240017f4 	.word	0x240017f4
 8005d3c:	40014000 	.word	0x40014000

08005d40 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005d46:	4b11      	ldr	r3, [pc, #68]	@ (8005d8c <_ZL11MX_DMA_Initv+0x4c>)
 8005d48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005d4c:	4a0f      	ldr	r2, [pc, #60]	@ (8005d8c <_ZL11MX_DMA_Initv+0x4c>)
 8005d4e:	f043 0301 	orr.w	r3, r3, #1
 8005d52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005d56:	4b0d      	ldr	r3, [pc, #52]	@ (8005d8c <_ZL11MX_DMA_Initv+0x4c>)
 8005d58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005d5c:	f003 0301 	and.w	r3, r3, #1
 8005d60:	607b      	str	r3, [r7, #4]
 8005d62:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8005d64:	2200      	movs	r2, #0
 8005d66:	2105      	movs	r1, #5
 8005d68:	200b      	movs	r0, #11
 8005d6a:	f006 f8ad 	bl	800bec8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8005d6e:	200b      	movs	r0, #11
 8005d70:	f006 f8c4 	bl	800befc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8005d74:	2200      	movs	r2, #0
 8005d76:	2105      	movs	r1, #5
 8005d78:	200c      	movs	r0, #12
 8005d7a:	f006 f8a5 	bl	800bec8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8005d7e:	200c      	movs	r0, #12
 8005d80:	f006 f8bc 	bl	800befc <HAL_NVIC_EnableIRQ>

}
 8005d84:	bf00      	nop
 8005d86:	3708      	adds	r7, #8
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}
 8005d8c:	58024400 	.word	0x58024400

08005d90 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b08e      	sub	sp, #56	@ 0x38
 8005d94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	601a      	str	r2, [r3, #0]
 8005d9e:	605a      	str	r2, [r3, #4]
 8005da0:	609a      	str	r2, [r3, #8]
 8005da2:	60da      	str	r2, [r3, #12]
 8005da4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005da6:	4b98      	ldr	r3, [pc, #608]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005da8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005dac:	4a96      	ldr	r2, [pc, #600]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005dae:	f043 0310 	orr.w	r3, r3, #16
 8005db2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005db6:	4b94      	ldr	r3, [pc, #592]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005db8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005dbc:	f003 0310 	and.w	r3, r3, #16
 8005dc0:	623b      	str	r3, [r7, #32]
 8005dc2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005dc4:	4b90      	ldr	r3, [pc, #576]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005dc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005dca:	4a8f      	ldr	r2, [pc, #572]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005dcc:	f043 0320 	orr.w	r3, r3, #32
 8005dd0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005dd4:	4b8c      	ldr	r3, [pc, #560]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005dd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005dda:	f003 0320 	and.w	r3, r3, #32
 8005dde:	61fb      	str	r3, [r7, #28]
 8005de0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005de2:	4b89      	ldr	r3, [pc, #548]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005de8:	4a87      	ldr	r2, [pc, #540]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005dea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005df2:	4b85      	ldr	r3, [pc, #532]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005df4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005df8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dfc:	61bb      	str	r3, [r7, #24]
 8005dfe:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e00:	4b81      	ldr	r3, [pc, #516]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e06:	4a80      	ldr	r2, [pc, #512]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e08:	f043 0301 	orr.w	r3, r3, #1
 8005e0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005e10:	4b7d      	ldr	r3, [pc, #500]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e16:	f003 0301 	and.w	r3, r3, #1
 8005e1a:	617b      	str	r3, [r7, #20]
 8005e1c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e1e:	4b7a      	ldr	r3, [pc, #488]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e24:	4a78      	ldr	r2, [pc, #480]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e26:	f043 0304 	orr.w	r3, r3, #4
 8005e2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005e2e:	4b76      	ldr	r3, [pc, #472]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e34:	f003 0304 	and.w	r3, r3, #4
 8005e38:	613b      	str	r3, [r7, #16]
 8005e3a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e3c:	4b72      	ldr	r3, [pc, #456]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e42:	4a71      	ldr	r2, [pc, #452]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e44:	f043 0302 	orr.w	r3, r3, #2
 8005e48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005e4c:	4b6e      	ldr	r3, [pc, #440]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	60fb      	str	r3, [r7, #12]
 8005e58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005e5a:	4b6b      	ldr	r3, [pc, #428]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e60:	4a69      	ldr	r2, [pc, #420]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e62:	f043 0308 	orr.w	r3, r3, #8
 8005e66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005e6a:	4b67      	ldr	r3, [pc, #412]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e70:	f003 0308 	and.w	r3, r3, #8
 8005e74:	60bb      	str	r3, [r7, #8]
 8005e76:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005e78:	4b63      	ldr	r3, [pc, #396]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e7e:	4a62      	ldr	r2, [pc, #392]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005e88:	4b5f      	ldr	r3, [pc, #380]	@ (8006008 <_ZL12MX_GPIO_Initv+0x278>)
 8005e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e92:	607b      	str	r3, [r7, #4]
 8005e94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, STATUS_LED_3_Pin|STATUS_LED_4_Pin, GPIO_PIN_SET);
 8005e96:	2201      	movs	r2, #1
 8005e98:	2160      	movs	r1, #96	@ 0x60
 8005e9a:	485c      	ldr	r0, [pc, #368]	@ (800600c <_ZL12MX_GPIO_Initv+0x27c>)
 8005e9c:	f008 fd82 	bl	800e9a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TIME_MARKER_3_Pin|TIME_MARKER_4_Pin|TIME_MARKER_1_Pin|TIME_MARKER_2_Pin, GPIO_PIN_RESET);
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	210f      	movs	r1, #15
 8005ea4:	485a      	ldr	r0, [pc, #360]	@ (8006010 <_ZL12MX_GPIO_Initv+0x280>)
 8005ea6:	f008 fd7d 	bl	800e9a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SLIDERS_S0_Pin|SLIDERS_S1_Pin, GPIO_PIN_RESET);
 8005eaa:	2200      	movs	r2, #0
 8005eac:	21c0      	movs	r1, #192	@ 0xc0
 8005eae:	4859      	ldr	r0, [pc, #356]	@ (8006014 <_ZL12MX_GPIO_Initv+0x284>)
 8005eb0:	f008 fd78 	bl	800e9a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SLIDERS_S2_GPIO_Port, SLIDERS_S2_Pin, GPIO_PIN_RESET);
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	2110      	movs	r1, #16
 8005eb8:	4857      	ldr	r0, [pc, #348]	@ (8006018 <_ZL12MX_GPIO_Initv+0x288>)
 8005eba:	f008 fd73 	bl	800e9a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005ec4:	4852      	ldr	r0, [pc, #328]	@ (8006010 <_ZL12MX_GPIO_Initv+0x280>)
 8005ec6:	f008 fd6d 	bl	800e9a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SER_OUT_RCLK_Pin|STATUS_LED_1_Pin|STATUS_LED_2_Pin, GPIO_PIN_SET);
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f44f 5198 	mov.w	r1, #4864	@ 0x1300
 8005ed0:	4852      	ldr	r0, [pc, #328]	@ (800601c <_ZL12MX_GPIO_Initv+0x28c>)
 8005ed2:	f008 fd67 	bl	800e9a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, POTS_S0_Pin|POTS_S1_Pin|POTS_S2_Pin, GPIO_PIN_RESET);
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 8005edc:	4850      	ldr	r0, [pc, #320]	@ (8006020 <_ZL12MX_GPIO_Initv+0x290>)
 8005ede:	f008 fd61 	bl	800e9a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_CS_Pin|OLED_DC_Pin|OLED_RES_Pin|FLASH_CS_2_Pin
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	215e      	movs	r1, #94	@ 0x5e
 8005ee6:	484e      	ldr	r0, [pc, #312]	@ (8006020 <_ZL12MX_GPIO_Initv+0x290>)
 8005ee8:	f008 fd5c 	bl	800e9a4 <HAL_GPIO_WritePin>
                          |SER_IN_PL_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_1_GPIO_Port, FLASH_CS_1_Pin, GPIO_PIN_SET);
 8005eec:	2201      	movs	r2, #1
 8005eee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005ef2:	484c      	ldr	r0, [pc, #304]	@ (8006024 <_ZL12MX_GPIO_Initv+0x294>)
 8005ef4:	f008 fd56 	bl	800e9a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : STATUS_LED_3_Pin STATUS_LED_4_Pin */
  GPIO_InitStruct.Pin = STATUS_LED_3_Pin|STATUS_LED_4_Pin;
 8005ef8:	2360      	movs	r3, #96	@ 0x60
 8005efa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8005efc:	2311      	movs	r3, #17
 8005efe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f00:	2300      	movs	r3, #0
 8005f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f04:	2300      	movs	r3, #0
 8005f06:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005f08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	483f      	ldr	r0, [pc, #252]	@ (800600c <_ZL12MX_GPIO_Initv+0x27c>)
 8005f10:	f008 fba0 	bl	800e654 <HAL_GPIO_Init>

  /*Configure GPIO pins : TIME_MARKER_3_Pin TIME_MARKER_4_Pin TIME_MARKER_1_Pin TIME_MARKER_2_Pin */
  GPIO_InitStruct.Pin = TIME_MARKER_3_Pin|TIME_MARKER_4_Pin|TIME_MARKER_1_Pin|TIME_MARKER_2_Pin;
 8005f14:	230f      	movs	r3, #15
 8005f16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f20:	2303      	movs	r3, #3
 8005f22:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005f24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f28:	4619      	mov	r1, r3
 8005f2a:	4839      	ldr	r0, [pc, #228]	@ (8006010 <_ZL12MX_GPIO_Initv+0x280>)
 8005f2c:	f008 fb92 	bl	800e654 <HAL_GPIO_Init>

  /*Configure GPIO pins : SLIDERS_S0_Pin SLIDERS_S1_Pin */
  GPIO_InitStruct.Pin = SLIDERS_S0_Pin|SLIDERS_S1_Pin;
 8005f30:	23c0      	movs	r3, #192	@ 0xc0
 8005f32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005f34:	2301      	movs	r3, #1
 8005f36:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f44:	4619      	mov	r1, r3
 8005f46:	4833      	ldr	r0, [pc, #204]	@ (8006014 <_ZL12MX_GPIO_Initv+0x284>)
 8005f48:	f008 fb84 	bl	800e654 <HAL_GPIO_Init>

  /*Configure GPIO pin : SLIDERS_S2_Pin */
  GPIO_InitStruct.Pin = SLIDERS_S2_Pin;
 8005f4c:	2310      	movs	r3, #16
 8005f4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005f50:	2301      	movs	r3, #1
 8005f52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f54:	2300      	movs	r3, #0
 8005f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SLIDERS_S2_GPIO_Port, &GPIO_InitStruct);
 8005f5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f60:	4619      	mov	r1, r3
 8005f62:	482d      	ldr	r0, [pc, #180]	@ (8006018 <_ZL12MX_GPIO_Initv+0x288>)
 8005f64:	f008 fb76 	bl	800e654 <HAL_GPIO_Init>

  /*Configure GPIO pin : EX_HEART_BEAT_Pin */
  GPIO_InitStruct.Pin = EX_HEART_BEAT_Pin;
 8005f68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005f6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f72:	2300      	movs	r3, #0
 8005f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f76:	2300      	movs	r3, #0
 8005f78:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(EX_HEART_BEAT_GPIO_Port, &GPIO_InitStruct);
 8005f7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f7e:	4619      	mov	r1, r3
 8005f80:	4823      	ldr	r0, [pc, #140]	@ (8006010 <_ZL12MX_GPIO_Initv+0x280>)
 8005f82:	f008 fb67 	bl	800e654 <HAL_GPIO_Init>

  /*Configure GPIO pin : SER_OUT_RCLK_Pin */
  GPIO_InitStruct.Pin = SER_OUT_RCLK_Pin;
 8005f86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f90:	2300      	movs	r3, #0
 8005f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005f94:	2301      	movs	r3, #1
 8005f96:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SER_OUT_RCLK_GPIO_Port, &GPIO_InitStruct);
 8005f98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	481f      	ldr	r0, [pc, #124]	@ (800601c <_ZL12MX_GPIO_Initv+0x28c>)
 8005fa0:	f008 fb58 	bl	800e654 <HAL_GPIO_Init>

  /*Configure GPIO pins : POTS_S0_Pin POTS_S1_Pin POTS_S2_Pin OLED_CS_Pin
                           OLED_DC_Pin OLED_RES_Pin FLASH_CS_2_Pin SER_IN_PL_Pin */
  GPIO_InitStruct.Pin = POTS_S0_Pin|POTS_S1_Pin|POTS_S2_Pin|OLED_CS_Pin
 8005fa4:	f640 635e 	movw	r3, #3678	@ 0xe5e
 8005fa8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OLED_DC_Pin|OLED_RES_Pin|FLASH_CS_2_Pin|SER_IN_PL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005faa:	2301      	movs	r3, #1
 8005fac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005fb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005fba:	4619      	mov	r1, r3
 8005fbc:	4818      	ldr	r0, [pc, #96]	@ (8006020 <_ZL12MX_GPIO_Initv+0x290>)
 8005fbe:	f008 fb49 	bl	800e654 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_1_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_1_Pin;
 8005fc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FLASH_CS_1_GPIO_Port, &GPIO_InitStruct);
 8005fd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005fd8:	4619      	mov	r1, r3
 8005fda:	4812      	ldr	r0, [pc, #72]	@ (8006024 <_ZL12MX_GPIO_Initv+0x294>)
 8005fdc:	f008 fb3a 	bl	800e654 <HAL_GPIO_Init>

  /*Configure GPIO pins : STATUS_LED_1_Pin STATUS_LED_2_Pin */
  GPIO_InitStruct.Pin = STATUS_LED_1_Pin|STATUS_LED_2_Pin;
 8005fe0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005fe4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8005fe6:	2311      	movs	r3, #17
 8005fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fea:	2300      	movs	r3, #0
 8005fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ff2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	4808      	ldr	r0, [pc, #32]	@ (800601c <_ZL12MX_GPIO_Initv+0x28c>)
 8005ffa:	f008 fb2b 	bl	800e654 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8005ffe:	bf00      	nop
 8006000:	3738      	adds	r7, #56	@ 0x38
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	58024400 	.word	0x58024400
 800600c:	58021000 	.word	0x58021000
 8006010:	58021400 	.word	0x58021400
 8006014:	58020000 	.word	0x58020000
 8006018:	58020800 	.word	0x58020800
 800601c:	58020400 	.word	0x58020400
 8006020:	58020c00 	.word	0x58020c00
 8006024:	58021800 	.word	0x58021800

08006028 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b08a      	sub	sp, #40	@ 0x28
 800602c:	af02      	add	r7, sp, #8
 800602e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	// Sweep the status led's as a sign of live...
	displayStatus((eStatusCodes)0x01);
 8006030:	2001      	movs	r0, #1
 8006032:	f7ff fa43 	bl	80054bc <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8006036:	2064      	movs	r0, #100	@ 0x64
 8006038:	f00e fc02 	bl	8014840 <osDelay>
	displayStatus((eStatusCodes)0x02);
 800603c:	2002      	movs	r0, #2
 800603e:	f7ff fa3d 	bl	80054bc <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8006042:	2064      	movs	r0, #100	@ 0x64
 8006044:	f00e fbfc 	bl	8014840 <osDelay>
	displayStatus((eStatusCodes)0x04);
 8006048:	2004      	movs	r0, #4
 800604a:	f7ff fa37 	bl	80054bc <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 800604e:	2064      	movs	r0, #100	@ 0x64
 8006050:	f00e fbf6 	bl	8014840 <osDelay>
	displayStatus((eStatusCodes)0x08);
 8006054:	2008      	movs	r0, #8
 8006056:	f7ff fa31 	bl	80054bc <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 800605a:	2064      	movs	r0, #100	@ 0x64
 800605c:	f00e fbf0 	bl	8014840 <osDelay>
	displayStatus(scStartingUp);
 8006060:	2001      	movs	r0, #1
 8006062:	f7ff fa2b 	bl	80054bc <_Z13displayStatus12eStatusCodes>

    // Get the amount of free heap memory
    size_t xFreeHeapSize = xPortGetFreeHeapSize();
 8006066:	f011 faf3 	bl	8017650 <xPortGetFreeHeapSize>
 800606a:	61f8      	str	r0, [r7, #28]
    UNUSED(xFreeHeapSize);

    // Create a trigger thread to toggle TimeMarker_1
	TaskHandle_t xHandle;
	BaseType_t res = xTaskCreate(CasualNoises::TriggerThread, "TriggerThread", 32, nullptr,
 800606c:	f107 0308 	add.w	r3, r7, #8
 8006070:	9301      	str	r3, [sp, #4]
 8006072:	2301      	movs	r3, #1
 8006074:	9300      	str	r3, [sp, #0]
 8006076:	2300      	movs	r3, #0
 8006078:	2220      	movs	r2, #32
 800607a:	49c8      	ldr	r1, [pc, #800]	@ (800639c <_Z16StartDefaultTaskPv+0x374>)
 800607c:	48c8      	ldr	r0, [pc, #800]	@ (80063a0 <_Z16StartDefaultTaskPv+0x378>)
 800607e:	f00f fc31 	bl	80158e4 <xTaskCreate>
 8006082:	61b8      	str	r0, [r7, #24]
			TRIGGER_THREAD_PRIORITY, &xHandle);
	UNUSED(res);

	// Create a signature map for all encoders/switches
	uint32_t num;
	constexpr uint32_t noOfEncoders 	= 1 + 7;			// 1 encoder & 7 switches
 8006084:	2308      	movs	r3, #8
 8006086:	617b      	str	r3, [r7, #20]
	static CasualNoises::sEncoderSignature encoderSignatures[noOfEncoders];
	num = 0;												// Encoder #1 (Value)
 8006088:	2300      	movs	r3, #0
 800608a:	613b      	str	r3, [r7, #16]
	encoderSignatures[num].encoderNo	= num;
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	b2d8      	uxtb	r0, r3
 8006090:	49c4      	ldr	r1, [pc, #784]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	4613      	mov	r3, r2
 8006096:	00db      	lsls	r3, r3, #3
 8006098:	1a9b      	subs	r3, r3, r2
 800609a:	440b      	add	r3, r1
 800609c:	4602      	mov	r2, r0
 800609e:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchDevNo	= 0;
 80060a0:	49c0      	ldr	r1, [pc, #768]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80060a2:	693a      	ldr	r2, [r7, #16]
 80060a4:	4613      	mov	r3, r2
 80060a6:	00db      	lsls	r3, r3, #3
 80060a8:	1a9b      	subs	r3, r3, r2
 80060aa:	440b      	add	r3, r1
 80060ac:	3301      	adds	r3, #1
 80060ae:	2200      	movs	r2, #0
 80060b0:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchPinNo	= 6;
 80060b2:	49bc      	ldr	r1, [pc, #752]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80060b4:	693a      	ldr	r2, [r7, #16]
 80060b6:	4613      	mov	r3, r2
 80060b8:	00db      	lsls	r3, r3, #3
 80060ba:	1a9b      	subs	r3, r3, r2
 80060bc:	440b      	add	r3, r1
 80060be:	3302      	adds	r3, #2
 80060c0:	2206      	movs	r2, #6
 80060c2:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_DevNo	= 0;
 80060c4:	49b7      	ldr	r1, [pc, #732]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	4613      	mov	r3, r2
 80060ca:	00db      	lsls	r3, r3, #3
 80060cc:	1a9b      	subs	r3, r3, r2
 80060ce:	440b      	add	r3, r1
 80060d0:	3303      	adds	r3, #3
 80060d2:	2200      	movs	r2, #0
 80060d4:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_PinNo	= 2;
 80060d6:	49b3      	ldr	r1, [pc, #716]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	4613      	mov	r3, r2
 80060dc:	00db      	lsls	r3, r3, #3
 80060de:	1a9b      	subs	r3, r3, r2
 80060e0:	440b      	add	r3, r1
 80060e2:	3304      	adds	r3, #4
 80060e4:	2202      	movs	r2, #2
 80060e6:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_DevNo	= 0;
 80060e8:	49ae      	ldr	r1, [pc, #696]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	4613      	mov	r3, r2
 80060ee:	00db      	lsls	r3, r3, #3
 80060f0:	1a9b      	subs	r3, r3, r2
 80060f2:	440b      	add	r3, r1
 80060f4:	3305      	adds	r3, #5
 80060f6:	2200      	movs	r2, #0
 80060f8:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_PinNo	= 3;
 80060fa:	49aa      	ldr	r1, [pc, #680]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	4613      	mov	r3, r2
 8006100:	00db      	lsls	r3, r3, #3
 8006102:	1a9b      	subs	r3, r3, r2
 8006104:	440b      	add	r3, r1
 8006106:	3306      	adds	r3, #6
 8006108:	2203      	movs	r2, #3
 800610a:	701a      	strb	r2, [r3, #0]
	++num;													// Switch #1 (Alt)
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	3301      	adds	r3, #1
 8006110:	613b      	str	r3, [r7, #16]
	encoderSignatures[num].encoderNo	= num;
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	b2d8      	uxtb	r0, r3
 8006116:	49a3      	ldr	r1, [pc, #652]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006118:	693a      	ldr	r2, [r7, #16]
 800611a:	4613      	mov	r3, r2
 800611c:	00db      	lsls	r3, r3, #3
 800611e:	1a9b      	subs	r3, r3, r2
 8006120:	440b      	add	r3, r1
 8006122:	4602      	mov	r2, r0
 8006124:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchDevNo	= 0;
 8006126:	499f      	ldr	r1, [pc, #636]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	4613      	mov	r3, r2
 800612c:	00db      	lsls	r3, r3, #3
 800612e:	1a9b      	subs	r3, r3, r2
 8006130:	440b      	add	r3, r1
 8006132:	3301      	adds	r3, #1
 8006134:	2200      	movs	r2, #0
 8006136:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchPinNo	= 1;
 8006138:	499a      	ldr	r1, [pc, #616]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	4613      	mov	r3, r2
 800613e:	00db      	lsls	r3, r3, #3
 8006140:	1a9b      	subs	r3, r3, r2
 8006142:	440b      	add	r3, r1
 8006144:	3302      	adds	r3, #2
 8006146:	2201      	movs	r2, #1
 8006148:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_DevNo	= 0xff;
 800614a:	4996      	ldr	r1, [pc, #600]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 800614c:	693a      	ldr	r2, [r7, #16]
 800614e:	4613      	mov	r3, r2
 8006150:	00db      	lsls	r3, r3, #3
 8006152:	1a9b      	subs	r3, r3, r2
 8006154:	440b      	add	r3, r1
 8006156:	3303      	adds	r3, #3
 8006158:	22ff      	movs	r2, #255	@ 0xff
 800615a:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_PinNo	= 0xff;
 800615c:	4991      	ldr	r1, [pc, #580]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	4613      	mov	r3, r2
 8006162:	00db      	lsls	r3, r3, #3
 8006164:	1a9b      	subs	r3, r3, r2
 8006166:	440b      	add	r3, r1
 8006168:	3304      	adds	r3, #4
 800616a:	22ff      	movs	r2, #255	@ 0xff
 800616c:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_DevNo	= 0xff;
 800616e:	498d      	ldr	r1, [pc, #564]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	4613      	mov	r3, r2
 8006174:	00db      	lsls	r3, r3, #3
 8006176:	1a9b      	subs	r3, r3, r2
 8006178:	440b      	add	r3, r1
 800617a:	3305      	adds	r3, #5
 800617c:	22ff      	movs	r2, #255	@ 0xff
 800617e:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_PinNo	= 0xff;
 8006180:	4988      	ldr	r1, [pc, #544]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006182:	693a      	ldr	r2, [r7, #16]
 8006184:	4613      	mov	r3, r2
 8006186:	00db      	lsls	r3, r3, #3
 8006188:	1a9b      	subs	r3, r3, r2
 800618a:	440b      	add	r3, r1
 800618c:	3306      	adds	r3, #6
 800618e:	22ff      	movs	r2, #255	@ 0xff
 8006190:	701a      	strb	r2, [r3, #0]
	++num;													// Switch #2 (<)
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	3301      	adds	r3, #1
 8006196:	613b      	str	r3, [r7, #16]
	encoderSignatures[num].encoderNo	= num;
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	b2d8      	uxtb	r0, r3
 800619c:	4981      	ldr	r1, [pc, #516]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 800619e:	693a      	ldr	r2, [r7, #16]
 80061a0:	4613      	mov	r3, r2
 80061a2:	00db      	lsls	r3, r3, #3
 80061a4:	1a9b      	subs	r3, r3, r2
 80061a6:	440b      	add	r3, r1
 80061a8:	4602      	mov	r2, r0
 80061aa:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchDevNo	= 0;
 80061ac:	497d      	ldr	r1, [pc, #500]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	4613      	mov	r3, r2
 80061b2:	00db      	lsls	r3, r3, #3
 80061b4:	1a9b      	subs	r3, r3, r2
 80061b6:	440b      	add	r3, r1
 80061b8:	3301      	adds	r3, #1
 80061ba:	2200      	movs	r2, #0
 80061bc:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchPinNo	= 7;
 80061be:	4979      	ldr	r1, [pc, #484]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	4613      	mov	r3, r2
 80061c4:	00db      	lsls	r3, r3, #3
 80061c6:	1a9b      	subs	r3, r3, r2
 80061c8:	440b      	add	r3, r1
 80061ca:	3302      	adds	r3, #2
 80061cc:	2207      	movs	r2, #7
 80061ce:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_DevNo	= 0xff;
 80061d0:	4974      	ldr	r1, [pc, #464]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	4613      	mov	r3, r2
 80061d6:	00db      	lsls	r3, r3, #3
 80061d8:	1a9b      	subs	r3, r3, r2
 80061da:	440b      	add	r3, r1
 80061dc:	3303      	adds	r3, #3
 80061de:	22ff      	movs	r2, #255	@ 0xff
 80061e0:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_PinNo	= 0xff;
 80061e2:	4970      	ldr	r1, [pc, #448]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80061e4:	693a      	ldr	r2, [r7, #16]
 80061e6:	4613      	mov	r3, r2
 80061e8:	00db      	lsls	r3, r3, #3
 80061ea:	1a9b      	subs	r3, r3, r2
 80061ec:	440b      	add	r3, r1
 80061ee:	3304      	adds	r3, #4
 80061f0:	22ff      	movs	r2, #255	@ 0xff
 80061f2:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_DevNo	= 0xff;
 80061f4:	496b      	ldr	r1, [pc, #428]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80061f6:	693a      	ldr	r2, [r7, #16]
 80061f8:	4613      	mov	r3, r2
 80061fa:	00db      	lsls	r3, r3, #3
 80061fc:	1a9b      	subs	r3, r3, r2
 80061fe:	440b      	add	r3, r1
 8006200:	3305      	adds	r3, #5
 8006202:	22ff      	movs	r2, #255	@ 0xff
 8006204:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_PinNo	= 0xff;
 8006206:	4967      	ldr	r1, [pc, #412]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	4613      	mov	r3, r2
 800620c:	00db      	lsls	r3, r3, #3
 800620e:	1a9b      	subs	r3, r3, r2
 8006210:	440b      	add	r3, r1
 8006212:	3306      	adds	r3, #6
 8006214:	22ff      	movs	r2, #255	@ 0xff
 8006216:	701a      	strb	r2, [r3, #0]
	++num;													// Switch #3 (>)
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	3301      	adds	r3, #1
 800621c:	613b      	str	r3, [r7, #16]
	encoderSignatures[num].encoderNo	= num;
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	b2d8      	uxtb	r0, r3
 8006222:	4960      	ldr	r1, [pc, #384]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006224:	693a      	ldr	r2, [r7, #16]
 8006226:	4613      	mov	r3, r2
 8006228:	00db      	lsls	r3, r3, #3
 800622a:	1a9b      	subs	r3, r3, r2
 800622c:	440b      	add	r3, r1
 800622e:	4602      	mov	r2, r0
 8006230:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchDevNo	= 1;
 8006232:	495c      	ldr	r1, [pc, #368]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006234:	693a      	ldr	r2, [r7, #16]
 8006236:	4613      	mov	r3, r2
 8006238:	00db      	lsls	r3, r3, #3
 800623a:	1a9b      	subs	r3, r3, r2
 800623c:	440b      	add	r3, r1
 800623e:	3301      	adds	r3, #1
 8006240:	2201      	movs	r2, #1
 8006242:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchPinNo	= 0;
 8006244:	4957      	ldr	r1, [pc, #348]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006246:	693a      	ldr	r2, [r7, #16]
 8006248:	4613      	mov	r3, r2
 800624a:	00db      	lsls	r3, r3, #3
 800624c:	1a9b      	subs	r3, r3, r2
 800624e:	440b      	add	r3, r1
 8006250:	3302      	adds	r3, #2
 8006252:	2200      	movs	r2, #0
 8006254:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_DevNo	= 0xff;
 8006256:	4953      	ldr	r1, [pc, #332]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006258:	693a      	ldr	r2, [r7, #16]
 800625a:	4613      	mov	r3, r2
 800625c:	00db      	lsls	r3, r3, #3
 800625e:	1a9b      	subs	r3, r3, r2
 8006260:	440b      	add	r3, r1
 8006262:	3303      	adds	r3, #3
 8006264:	22ff      	movs	r2, #255	@ 0xff
 8006266:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_PinNo	= 0xff;
 8006268:	494e      	ldr	r1, [pc, #312]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 800626a:	693a      	ldr	r2, [r7, #16]
 800626c:	4613      	mov	r3, r2
 800626e:	00db      	lsls	r3, r3, #3
 8006270:	1a9b      	subs	r3, r3, r2
 8006272:	440b      	add	r3, r1
 8006274:	3304      	adds	r3, #4
 8006276:	22ff      	movs	r2, #255	@ 0xff
 8006278:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_DevNo	= 0xff;
 800627a:	494a      	ldr	r1, [pc, #296]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 800627c:	693a      	ldr	r2, [r7, #16]
 800627e:	4613      	mov	r3, r2
 8006280:	00db      	lsls	r3, r3, #3
 8006282:	1a9b      	subs	r3, r3, r2
 8006284:	440b      	add	r3, r1
 8006286:	3305      	adds	r3, #5
 8006288:	22ff      	movs	r2, #255	@ 0xff
 800628a:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_PinNo	= 0xff;
 800628c:	4945      	ldr	r1, [pc, #276]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 800628e:	693a      	ldr	r2, [r7, #16]
 8006290:	4613      	mov	r3, r2
 8006292:	00db      	lsls	r3, r3, #3
 8006294:	1a9b      	subs	r3, r3, r2
 8006296:	440b      	add	r3, r1
 8006298:	3306      	adds	r3, #6
 800629a:	22ff      	movs	r2, #255	@ 0xff
 800629c:	701a      	strb	r2, [r3, #0]
	++num;													// Switch #4 (Setup)
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	3301      	adds	r3, #1
 80062a2:	613b      	str	r3, [r7, #16]
	encoderSignatures[num].encoderNo	= num;
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	b2d8      	uxtb	r0, r3
 80062a8:	493e      	ldr	r1, [pc, #248]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80062aa:	693a      	ldr	r2, [r7, #16]
 80062ac:	4613      	mov	r3, r2
 80062ae:	00db      	lsls	r3, r3, #3
 80062b0:	1a9b      	subs	r3, r3, r2
 80062b2:	440b      	add	r3, r1
 80062b4:	4602      	mov	r2, r0
 80062b6:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchDevNo	= 1;
 80062b8:	493a      	ldr	r1, [pc, #232]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80062ba:	693a      	ldr	r2, [r7, #16]
 80062bc:	4613      	mov	r3, r2
 80062be:	00db      	lsls	r3, r3, #3
 80062c0:	1a9b      	subs	r3, r3, r2
 80062c2:	440b      	add	r3, r1
 80062c4:	3301      	adds	r3, #1
 80062c6:	2201      	movs	r2, #1
 80062c8:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchPinNo	= 1;
 80062ca:	4936      	ldr	r1, [pc, #216]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	4613      	mov	r3, r2
 80062d0:	00db      	lsls	r3, r3, #3
 80062d2:	1a9b      	subs	r3, r3, r2
 80062d4:	440b      	add	r3, r1
 80062d6:	3302      	adds	r3, #2
 80062d8:	2201      	movs	r2, #1
 80062da:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_DevNo	= 0xff;
 80062dc:	4931      	ldr	r1, [pc, #196]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80062de:	693a      	ldr	r2, [r7, #16]
 80062e0:	4613      	mov	r3, r2
 80062e2:	00db      	lsls	r3, r3, #3
 80062e4:	1a9b      	subs	r3, r3, r2
 80062e6:	440b      	add	r3, r1
 80062e8:	3303      	adds	r3, #3
 80062ea:	22ff      	movs	r2, #255	@ 0xff
 80062ec:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_PinNo	= 0xff;
 80062ee:	492d      	ldr	r1, [pc, #180]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	4613      	mov	r3, r2
 80062f4:	00db      	lsls	r3, r3, #3
 80062f6:	1a9b      	subs	r3, r3, r2
 80062f8:	440b      	add	r3, r1
 80062fa:	3304      	adds	r3, #4
 80062fc:	22ff      	movs	r2, #255	@ 0xff
 80062fe:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_DevNo	= 0xff;
 8006300:	4928      	ldr	r1, [pc, #160]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006302:	693a      	ldr	r2, [r7, #16]
 8006304:	4613      	mov	r3, r2
 8006306:	00db      	lsls	r3, r3, #3
 8006308:	1a9b      	subs	r3, r3, r2
 800630a:	440b      	add	r3, r1
 800630c:	3305      	adds	r3, #5
 800630e:	22ff      	movs	r2, #255	@ 0xff
 8006310:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_PinNo	= 0xff;
 8006312:	4924      	ldr	r1, [pc, #144]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006314:	693a      	ldr	r2, [r7, #16]
 8006316:	4613      	mov	r3, r2
 8006318:	00db      	lsls	r3, r3, #3
 800631a:	1a9b      	subs	r3, r3, r2
 800631c:	440b      	add	r3, r1
 800631e:	3306      	adds	r3, #6
 8006320:	22ff      	movs	r2, #255	@ 0xff
 8006322:	701a      	strb	r2, [r3, #0]
	++num;													// Switch #5 (Load)
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	3301      	adds	r3, #1
 8006328:	613b      	str	r3, [r7, #16]
	encoderSignatures[num].encoderNo	= num;
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	b2d8      	uxtb	r0, r3
 800632e:	491d      	ldr	r1, [pc, #116]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006330:	693a      	ldr	r2, [r7, #16]
 8006332:	4613      	mov	r3, r2
 8006334:	00db      	lsls	r3, r3, #3
 8006336:	1a9b      	subs	r3, r3, r2
 8006338:	440b      	add	r3, r1
 800633a:	4602      	mov	r2, r0
 800633c:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchDevNo	= 1;
 800633e:	4919      	ldr	r1, [pc, #100]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	4613      	mov	r3, r2
 8006344:	00db      	lsls	r3, r3, #3
 8006346:	1a9b      	subs	r3, r3, r2
 8006348:	440b      	add	r3, r1
 800634a:	3301      	adds	r3, #1
 800634c:	2201      	movs	r2, #1
 800634e:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchPinNo	= 2;
 8006350:	4914      	ldr	r1, [pc, #80]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	4613      	mov	r3, r2
 8006356:	00db      	lsls	r3, r3, #3
 8006358:	1a9b      	subs	r3, r3, r2
 800635a:	440b      	add	r3, r1
 800635c:	3302      	adds	r3, #2
 800635e:	2202      	movs	r2, #2
 8006360:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_DevNo	= 0xff;
 8006362:	4910      	ldr	r1, [pc, #64]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	4613      	mov	r3, r2
 8006368:	00db      	lsls	r3, r3, #3
 800636a:	1a9b      	subs	r3, r3, r2
 800636c:	440b      	add	r3, r1
 800636e:	3303      	adds	r3, #3
 8006370:	22ff      	movs	r2, #255	@ 0xff
 8006372:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_PinNo	= 0xff;
 8006374:	490b      	ldr	r1, [pc, #44]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	4613      	mov	r3, r2
 800637a:	00db      	lsls	r3, r3, #3
 800637c:	1a9b      	subs	r3, r3, r2
 800637e:	440b      	add	r3, r1
 8006380:	3304      	adds	r3, #4
 8006382:	22ff      	movs	r2, #255	@ 0xff
 8006384:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_DevNo	= 0xff;
 8006386:	4907      	ldr	r1, [pc, #28]	@ (80063a4 <_Z16StartDefaultTaskPv+0x37c>)
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	4613      	mov	r3, r2
 800638c:	00db      	lsls	r3, r3, #3
 800638e:	1a9b      	subs	r3, r3, r2
 8006390:	440b      	add	r3, r1
 8006392:	3305      	adds	r3, #5
 8006394:	22ff      	movs	r2, #255	@ 0xff
 8006396:	701a      	strb	r2, [r3, #0]
 8006398:	e006      	b.n	80063a8 <_Z16StartDefaultTaskPv+0x380>
 800639a:	bf00      	nop
 800639c:	0801bfa0 	.word	0x0801bfa0
 80063a0:	08003c6d 	.word	0x08003c6d
 80063a4:	24001844 	.word	0x24001844
	encoderSignatures[num].enc_B_PinNo	= 0xff;
 80063a8:	49b7      	ldr	r1, [pc, #732]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 80063aa:	693a      	ldr	r2, [r7, #16]
 80063ac:	4613      	mov	r3, r2
 80063ae:	00db      	lsls	r3, r3, #3
 80063b0:	1a9b      	subs	r3, r3, r2
 80063b2:	440b      	add	r3, r1
 80063b4:	3306      	adds	r3, #6
 80063b6:	22ff      	movs	r2, #255	@ 0xff
 80063b8:	701a      	strb	r2, [r3, #0]
	++num;													// Switch #6 (Save)
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	3301      	adds	r3, #1
 80063be:	613b      	str	r3, [r7, #16]
	encoderSignatures[num].encoderNo	= num;
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	b2d8      	uxtb	r0, r3
 80063c4:	49b0      	ldr	r1, [pc, #704]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 80063c6:	693a      	ldr	r2, [r7, #16]
 80063c8:	4613      	mov	r3, r2
 80063ca:	00db      	lsls	r3, r3, #3
 80063cc:	1a9b      	subs	r3, r3, r2
 80063ce:	440b      	add	r3, r1
 80063d0:	4602      	mov	r2, r0
 80063d2:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchDevNo	= 1;
 80063d4:	49ac      	ldr	r1, [pc, #688]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4613      	mov	r3, r2
 80063da:	00db      	lsls	r3, r3, #3
 80063dc:	1a9b      	subs	r3, r3, r2
 80063de:	440b      	add	r3, r1
 80063e0:	3301      	adds	r3, #1
 80063e2:	2201      	movs	r2, #1
 80063e4:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchPinNo	= 3;
 80063e6:	49a8      	ldr	r1, [pc, #672]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 80063e8:	693a      	ldr	r2, [r7, #16]
 80063ea:	4613      	mov	r3, r2
 80063ec:	00db      	lsls	r3, r3, #3
 80063ee:	1a9b      	subs	r3, r3, r2
 80063f0:	440b      	add	r3, r1
 80063f2:	3302      	adds	r3, #2
 80063f4:	2203      	movs	r2, #3
 80063f6:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_DevNo	= 0xff;
 80063f8:	49a3      	ldr	r1, [pc, #652]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	4613      	mov	r3, r2
 80063fe:	00db      	lsls	r3, r3, #3
 8006400:	1a9b      	subs	r3, r3, r2
 8006402:	440b      	add	r3, r1
 8006404:	3303      	adds	r3, #3
 8006406:	22ff      	movs	r2, #255	@ 0xff
 8006408:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_PinNo	= 0xff;
 800640a:	499f      	ldr	r1, [pc, #636]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	4613      	mov	r3, r2
 8006410:	00db      	lsls	r3, r3, #3
 8006412:	1a9b      	subs	r3, r3, r2
 8006414:	440b      	add	r3, r1
 8006416:	3304      	adds	r3, #4
 8006418:	22ff      	movs	r2, #255	@ 0xff
 800641a:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_DevNo	= 0xff;
 800641c:	499a      	ldr	r1, [pc, #616]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 800641e:	693a      	ldr	r2, [r7, #16]
 8006420:	4613      	mov	r3, r2
 8006422:	00db      	lsls	r3, r3, #3
 8006424:	1a9b      	subs	r3, r3, r2
 8006426:	440b      	add	r3, r1
 8006428:	3305      	adds	r3, #5
 800642a:	22ff      	movs	r2, #255	@ 0xff
 800642c:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_PinNo	= 0xff;
 800642e:	4996      	ldr	r1, [pc, #600]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 8006430:	693a      	ldr	r2, [r7, #16]
 8006432:	4613      	mov	r3, r2
 8006434:	00db      	lsls	r3, r3, #3
 8006436:	1a9b      	subs	r3, r3, r2
 8006438:	440b      	add	r3, r1
 800643a:	3306      	adds	r3, #6
 800643c:	22ff      	movs	r2, #255	@ 0xff
 800643e:	701a      	strb	r2, [r3, #0]
	++num;													// Switch #7 (Exit)
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	3301      	adds	r3, #1
 8006444:	613b      	str	r3, [r7, #16]
	encoderSignatures[num].encoderNo	= num;
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	b2d8      	uxtb	r0, r3
 800644a:	498f      	ldr	r1, [pc, #572]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 800644c:	693a      	ldr	r2, [r7, #16]
 800644e:	4613      	mov	r3, r2
 8006450:	00db      	lsls	r3, r3, #3
 8006452:	1a9b      	subs	r3, r3, r2
 8006454:	440b      	add	r3, r1
 8006456:	4602      	mov	r2, r0
 8006458:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchDevNo	= 0;
 800645a:	498b      	ldr	r1, [pc, #556]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 800645c:	693a      	ldr	r2, [r7, #16]
 800645e:	4613      	mov	r3, r2
 8006460:	00db      	lsls	r3, r3, #3
 8006462:	1a9b      	subs	r3, r3, r2
 8006464:	440b      	add	r3, r1
 8006466:	3301      	adds	r3, #1
 8006468:	2200      	movs	r2, #0
 800646a:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].switchPinNo	= 4;
 800646c:	4986      	ldr	r1, [pc, #536]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 800646e:	693a      	ldr	r2, [r7, #16]
 8006470:	4613      	mov	r3, r2
 8006472:	00db      	lsls	r3, r3, #3
 8006474:	1a9b      	subs	r3, r3, r2
 8006476:	440b      	add	r3, r1
 8006478:	3302      	adds	r3, #2
 800647a:	2204      	movs	r2, #4
 800647c:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_DevNo	= 0xff;
 800647e:	4982      	ldr	r1, [pc, #520]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	4613      	mov	r3, r2
 8006484:	00db      	lsls	r3, r3, #3
 8006486:	1a9b      	subs	r3, r3, r2
 8006488:	440b      	add	r3, r1
 800648a:	3303      	adds	r3, #3
 800648c:	22ff      	movs	r2, #255	@ 0xff
 800648e:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_A_PinNo	= 0xff;
 8006490:	497d      	ldr	r1, [pc, #500]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	4613      	mov	r3, r2
 8006496:	00db      	lsls	r3, r3, #3
 8006498:	1a9b      	subs	r3, r3, r2
 800649a:	440b      	add	r3, r1
 800649c:	3304      	adds	r3, #4
 800649e:	22ff      	movs	r2, #255	@ 0xff
 80064a0:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_DevNo	= 0xff;
 80064a2:	4979      	ldr	r1, [pc, #484]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 80064a4:	693a      	ldr	r2, [r7, #16]
 80064a6:	4613      	mov	r3, r2
 80064a8:	00db      	lsls	r3, r3, #3
 80064aa:	1a9b      	subs	r3, r3, r2
 80064ac:	440b      	add	r3, r1
 80064ae:	3305      	adds	r3, #5
 80064b0:	22ff      	movs	r2, #255	@ 0xff
 80064b2:	701a      	strb	r2, [r3, #0]
	encoderSignatures[num].enc_B_PinNo	= 0xff;
 80064b4:	4974      	ldr	r1, [pc, #464]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 80064b6:	693a      	ldr	r2, [r7, #16]
 80064b8:	4613      	mov	r3, r2
 80064ba:	00db      	lsls	r3, r3, #3
 80064bc:	1a9b      	subs	r3, r3, r2
 80064be:	440b      	add	r3, r1
 80064c0:	3306      	adds	r3, #6
 80064c2:	22ff      	movs	r2, #255	@ 0xff
 80064c4:	701a      	strb	r2, [r3, #0]

	// Create a signature map for all encoders/switches
	constexpr uint32_t noADC_Multiplexers 	= 2;			// 2 multiplexers: 1 pots & 1 sliders
 80064c6:	2302      	movs	r3, #2
 80064c8:	60fb      	str	r3, [r7, #12]
	static CasualNoises::sADC_MultiplexerSignature sADC_MultiplexerSignatures[noADC_Multiplexers];
	num = 0;												// Potentiometer multiplexer
 80064ca:	2300      	movs	r3, #0
 80064cc:	613b      	str	r3, [r7, #16]
	sADC_MultiplexerSignatures[num].SO_Pin	= POTS_S0_Pin;
 80064ce:	496f      	ldr	r1, [pc, #444]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	4613      	mov	r3, r2
 80064d4:	005b      	lsls	r3, r3, #1
 80064d6:	4413      	add	r3, r2
 80064d8:	00db      	lsls	r3, r3, #3
 80064da:	440b      	add	r3, r1
 80064dc:	3304      	adds	r3, #4
 80064de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064e2:	801a      	strh	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].SO_Port	= GPIOD;
 80064e4:	4969      	ldr	r1, [pc, #420]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 80064e6:	693a      	ldr	r2, [r7, #16]
 80064e8:	4613      	mov	r3, r2
 80064ea:	005b      	lsls	r3, r3, #1
 80064ec:	4413      	add	r3, r2
 80064ee:	00db      	lsls	r3, r3, #3
 80064f0:	440b      	add	r3, r1
 80064f2:	4a67      	ldr	r2, [pc, #412]	@ (8006690 <_Z16StartDefaultTaskPv+0x668>)
 80064f4:	601a      	str	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].S1_Pin	= POTS_S1_Pin;
 80064f6:	4965      	ldr	r1, [pc, #404]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	4613      	mov	r3, r2
 80064fc:	005b      	lsls	r3, r3, #1
 80064fe:	4413      	add	r3, r2
 8006500:	00db      	lsls	r3, r3, #3
 8006502:	440b      	add	r3, r1
 8006504:	330c      	adds	r3, #12
 8006506:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800650a:	801a      	strh	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].S1_Port	= GPIOD;
 800650c:	495f      	ldr	r1, [pc, #380]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 800650e:	693a      	ldr	r2, [r7, #16]
 8006510:	4613      	mov	r3, r2
 8006512:	005b      	lsls	r3, r3, #1
 8006514:	4413      	add	r3, r2
 8006516:	00db      	lsls	r3, r3, #3
 8006518:	440b      	add	r3, r1
 800651a:	3308      	adds	r3, #8
 800651c:	4a5c      	ldr	r2, [pc, #368]	@ (8006690 <_Z16StartDefaultTaskPv+0x668>)
 800651e:	601a      	str	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].S2_Pin	= POTS_S2_Pin;
 8006520:	495a      	ldr	r1, [pc, #360]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	4613      	mov	r3, r2
 8006526:	005b      	lsls	r3, r3, #1
 8006528:	4413      	add	r3, r2
 800652a:	00db      	lsls	r3, r3, #3
 800652c:	440b      	add	r3, r1
 800652e:	3314      	adds	r3, #20
 8006530:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006534:	801a      	strh	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].S2_Port	= GPIOD;
 8006536:	4955      	ldr	r1, [pc, #340]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 8006538:	693a      	ldr	r2, [r7, #16]
 800653a:	4613      	mov	r3, r2
 800653c:	005b      	lsls	r3, r3, #1
 800653e:	4413      	add	r3, r2
 8006540:	00db      	lsls	r3, r3, #3
 8006542:	440b      	add	r3, r1
 8006544:	3310      	adds	r3, #16
 8006546:	4a52      	ldr	r2, [pc, #328]	@ (8006690 <_Z16StartDefaultTaskPv+0x668>)
 8006548:	601a      	str	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].mask	= 0x56;
 800654a:	4950      	ldr	r1, [pc, #320]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 800654c:	693a      	ldr	r2, [r7, #16]
 800654e:	4613      	mov	r3, r2
 8006550:	005b      	lsls	r3, r3, #1
 8006552:	4413      	add	r3, r2
 8006554:	00db      	lsls	r3, r3, #3
 8006556:	440b      	add	r3, r1
 8006558:	3316      	adds	r3, #22
 800655a:	2256      	movs	r2, #86	@ 0x56
 800655c:	701a      	strb	r2, [r3, #0]
	++num;													// Slider multiplexer
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	3301      	adds	r3, #1
 8006562:	613b      	str	r3, [r7, #16]
	sADC_MultiplexerSignatures[num].SO_Pin	= SLIDERS_S0_Pin;
 8006564:	4949      	ldr	r1, [pc, #292]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 8006566:	693a      	ldr	r2, [r7, #16]
 8006568:	4613      	mov	r3, r2
 800656a:	005b      	lsls	r3, r3, #1
 800656c:	4413      	add	r3, r2
 800656e:	00db      	lsls	r3, r3, #3
 8006570:	440b      	add	r3, r1
 8006572:	3304      	adds	r3, #4
 8006574:	2240      	movs	r2, #64	@ 0x40
 8006576:	801a      	strh	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].SO_Port	= GPIOA;
 8006578:	4944      	ldr	r1, [pc, #272]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 800657a:	693a      	ldr	r2, [r7, #16]
 800657c:	4613      	mov	r3, r2
 800657e:	005b      	lsls	r3, r3, #1
 8006580:	4413      	add	r3, r2
 8006582:	00db      	lsls	r3, r3, #3
 8006584:	440b      	add	r3, r1
 8006586:	4a43      	ldr	r2, [pc, #268]	@ (8006694 <_Z16StartDefaultTaskPv+0x66c>)
 8006588:	601a      	str	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].S1_Pin	= SLIDERS_S1_Pin;
 800658a:	4940      	ldr	r1, [pc, #256]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 800658c:	693a      	ldr	r2, [r7, #16]
 800658e:	4613      	mov	r3, r2
 8006590:	005b      	lsls	r3, r3, #1
 8006592:	4413      	add	r3, r2
 8006594:	00db      	lsls	r3, r3, #3
 8006596:	440b      	add	r3, r1
 8006598:	330c      	adds	r3, #12
 800659a:	2280      	movs	r2, #128	@ 0x80
 800659c:	801a      	strh	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].S1_Port	= GPIOA;
 800659e:	493b      	ldr	r1, [pc, #236]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 80065a0:	693a      	ldr	r2, [r7, #16]
 80065a2:	4613      	mov	r3, r2
 80065a4:	005b      	lsls	r3, r3, #1
 80065a6:	4413      	add	r3, r2
 80065a8:	00db      	lsls	r3, r3, #3
 80065aa:	440b      	add	r3, r1
 80065ac:	3308      	adds	r3, #8
 80065ae:	4a39      	ldr	r2, [pc, #228]	@ (8006694 <_Z16StartDefaultTaskPv+0x66c>)
 80065b0:	601a      	str	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].S2_Pin	= SLIDERS_S2_Pin;
 80065b2:	4936      	ldr	r1, [pc, #216]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 80065b4:	693a      	ldr	r2, [r7, #16]
 80065b6:	4613      	mov	r3, r2
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	4413      	add	r3, r2
 80065bc:	00db      	lsls	r3, r3, #3
 80065be:	440b      	add	r3, r1
 80065c0:	3314      	adds	r3, #20
 80065c2:	2210      	movs	r2, #16
 80065c4:	801a      	strh	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].S2_Port	= SLIDERS_S2_GPIO_Port;
 80065c6:	4931      	ldr	r1, [pc, #196]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 80065c8:	693a      	ldr	r2, [r7, #16]
 80065ca:	4613      	mov	r3, r2
 80065cc:	005b      	lsls	r3, r3, #1
 80065ce:	4413      	add	r3, r2
 80065d0:	00db      	lsls	r3, r3, #3
 80065d2:	440b      	add	r3, r1
 80065d4:	3310      	adds	r3, #16
 80065d6:	4a30      	ldr	r2, [pc, #192]	@ (8006698 <_Z16StartDefaultTaskPv+0x670>)
 80065d8:	601a      	str	r2, [r3, #0]
	sADC_MultiplexerSignatures[num].mask	= 0xff;
 80065da:	492c      	ldr	r1, [pc, #176]	@ (800668c <_Z16StartDefaultTaskPv+0x664>)
 80065dc:	693a      	ldr	r2, [r7, #16]
 80065de:	4613      	mov	r3, r2
 80065e0:	005b      	lsls	r3, r3, #1
 80065e2:	4413      	add	r3, r2
 80065e4:	00db      	lsls	r3, r3, #3
 80065e6:	440b      	add	r3, r1
 80065e8:	3316      	adds	r3, #22
 80065ea:	22ff      	movs	r2, #255	@ 0xff
 80065ec:	701a      	strb	r2, [r3, #0]
	// Create a UI thread and run it
	// Note, part of the UI_ThreadData is filled in by the UI thread when starting up
//	void (*nerveNetCallBackPtr)(CasualNoises::sNerveNetData*) = nullptr;
	static CasualNoises::UI_ThreadData uiData;
	// ... NVM Driver settings
	uiData.nvmDriverInitData.noOfDevices				= 2;
 80065ee:	4b2b      	ldr	r3, [pc, #172]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 80065f0:	2202      	movs	r2, #2
 80065f2:	801a      	strh	r2, [r3, #0]
	uiData.nvmDriverInitData.hspix_ptr					= &hspi5;
 80065f4:	4b29      	ldr	r3, [pc, #164]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 80065f6:	4a2a      	ldr	r2, [pc, #168]	@ (80066a0 <_Z16StartDefaultTaskPv+0x678>)
 80065f8:	635a      	str	r2, [r3, #52]	@ 0x34
	uiData.nvmDriverInitData.deviceSelectPorts[0]		= FLASH_CS_1_GPIO_Port;
 80065fa:	4b28      	ldr	r3, [pc, #160]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 80065fc:	4a29      	ldr	r2, [pc, #164]	@ (80066a4 <_Z16StartDefaultTaskPv+0x67c>)
 80065fe:	605a      	str	r2, [r3, #4]
	uiData.nvmDriverInitData.deviceSelectPins[0]		= FLASH_CS_1_Pin;
 8006600:	4b26      	ldr	r3, [pc, #152]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006602:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006606:	849a      	strh	r2, [r3, #36]	@ 0x24
	uiData.nvmDriverInitData.deviceSelectPorts[1]		= FLASH_CS_2_GPIO_Port;
 8006608:	4b24      	ldr	r3, [pc, #144]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 800660a:	4a21      	ldr	r2, [pc, #132]	@ (8006690 <_Z16StartDefaultTaskPv+0x668>)
 800660c:	609a      	str	r2, [r3, #8]
	uiData.nvmDriverInitData.deviceSelectPins[1]		= FLASH_CS_2_Pin;
 800660e:	4b23      	ldr	r3, [pc, #140]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006610:	2210      	movs	r2, #16
 8006612:	84da      	strh	r2, [r3, #38]	@ 0x26
	// ... encoder thread settings
	uiData.spiEncoderThreadData.encoderSignatureArray	= encoderSignatures; // Encoder signature array
 8006614:	4b21      	ldr	r3, [pc, #132]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006616:	4a1c      	ldr	r2, [pc, #112]	@ (8006688 <_Z16StartDefaultTaskPv+0x660>)
 8006618:	639a      	str	r2, [r3, #56]	@ 0x38
	uiData.spiEncoderThreadData.noOfEncoders			= noOfEncoders;
 800661a:	4b20      	ldr	r3, [pc, #128]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 800661c:	2208      	movs	r2, #8
 800661e:	879a      	strh	r2, [r3, #60]	@ 0x3c
	uiData.spiEncoderThreadData.encoder_SPI_Handle		= &hspi1;			// SPI1 is used for encoders and switches
 8006620:	4b1e      	ldr	r3, [pc, #120]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006622:	4a21      	ldr	r2, [pc, #132]	@ (80066a8 <_Z16StartDefaultTaskPv+0x680>)
 8006624:	641a      	str	r2, [r3, #64]	@ 0x40
	uiData.spiEncoderThreadData.serInPL_Port			= GPIOD;			// Port and pin for parallel load of shift registers
 8006626:	4b1d      	ldr	r3, [pc, #116]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006628:	4a19      	ldr	r2, [pc, #100]	@ (8006690 <_Z16StartDefaultTaskPv+0x668>)
 800662a:	645a      	str	r2, [r3, #68]	@ 0x44
	uiData.spiEncoderThreadData.serInPL_Pin				= SER_IN_PL_Pin;
 800662c:	4b1b      	ldr	r3, [pc, #108]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 800662e:	2240      	movs	r2, #64	@ 0x40
 8006630:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	uiData.spiEncoderThreadData.noOfDevices				= 2;				// No of available shift registers
 8006634:	4b19      	ldr	r3, [pc, #100]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006636:	2202      	movs	r2, #2
 8006638:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	// ... led thread settings
	uiData.spi_LED_ThreadData.LED_SPI_Handle			= &hspi2;
 800663c:	4b17      	ldr	r3, [pc, #92]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 800663e:	4a1b      	ldr	r2, [pc, #108]	@ (80066ac <_Z16StartDefaultTaskPv+0x684>)
 8006640:	651a      	str	r2, [r3, #80]	@ 0x50
	uiData.spi_LED_ThreadData.TimerHandle				= &htim4;
 8006642:	4b16      	ldr	r3, [pc, #88]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006644:	4a1a      	ldr	r2, [pc, #104]	@ (80066b0 <_Z16StartDefaultTaskPv+0x688>)
 8006646:	655a      	str	r2, [r3, #84]	@ 0x54
	uiData.spi_LED_ThreadData.SER_OUT_RCLK_GPIO__Port	= SER_OUT_RCLK_GPIO_Port;
 8006648:	4b14      	ldr	r3, [pc, #80]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 800664a:	4a1a      	ldr	r2, [pc, #104]	@ (80066b4 <_Z16StartDefaultTaskPv+0x68c>)
 800664c:	659a      	str	r2, [r3, #88]	@ 0x58
	uiData.spi_LED_ThreadData.SER_OUT_RCLK_GPIO_Pin		= SER_OUT_RCLK_Pin;
 800664e:	4b13      	ldr	r3, [pc, #76]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006650:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006654:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
	// ... oled display settings
	uiData.oledConfigData.SPI							= &hspi3;			// SPI3 drives the oled display
 8006658:	4b10      	ldr	r3, [pc, #64]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 800665a:	4a17      	ldr	r2, [pc, #92]	@ (80066b8 <_Z16StartDefaultTaskPv+0x690>)
 800665c:	679a      	str	r2, [r3, #120]	@ 0x78
	uiData.oledConfigData.CS_PIN						= OLED_CS_Pin;
 800665e:	4b0f      	ldr	r3, [pc, #60]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006660:	2202      	movs	r2, #2
 8006662:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
	uiData.oledConfigData.CS_PORT						= GPIOD;
 8006666:	4b0d      	ldr	r3, [pc, #52]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006668:	4a09      	ldr	r2, [pc, #36]	@ (8006690 <_Z16StartDefaultTaskPv+0x668>)
 800666a:	671a      	str	r2, [r3, #112]	@ 0x70
	uiData.oledConfigData.DC_PIN						= OLED_DC_Pin;
 800666c:	4b0b      	ldr	r3, [pc, #44]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 800666e:	2204      	movs	r2, #4
 8006670:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
	uiData.oledConfigData.DC_PORT						= GPIOD;
 8006674:	4b09      	ldr	r3, [pc, #36]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006676:	4a06      	ldr	r2, [pc, #24]	@ (8006690 <_Z16StartDefaultTaskPv+0x668>)
 8006678:	669a      	str	r2, [r3, #104]	@ 0x68
	uiData.oledConfigData.NRST_PIN						= OLED_RES_Pin;
 800667a:	4b08      	ldr	r3, [pc, #32]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 800667c:	2208      	movs	r2, #8
 800667e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	uiData.oledConfigData.NRST_PORT						= GPIOD;
 8006682:	4b06      	ldr	r3, [pc, #24]	@ (800669c <_Z16StartDefaultTaskPv+0x674>)
 8006684:	e01a      	b.n	80066bc <_Z16StartDefaultTaskPv+0x694>
 8006686:	bf00      	nop
 8006688:	24001844 	.word	0x24001844
 800668c:	2400187c 	.word	0x2400187c
 8006690:	58020c00 	.word	0x58020c00
 8006694:	58020000 	.word	0x58020000
 8006698:	58020800 	.word	0x58020800
 800669c:	240018ac 	.word	0x240018ac
 80066a0:	2400165c 	.word	0x2400165c
 80066a4:	58021800 	.word	0x58021800
 80066a8:	240014c4 	.word	0x240014c4
 80066ac:	2400154c 	.word	0x2400154c
 80066b0:	2400175c 	.word	0x2400175c
 80066b4:	58020400 	.word	0x58020400
 80066b8:	240015d4 	.word	0x240015d4
 80066bc:	4a21      	ldr	r2, [pc, #132]	@ (8006744 <_Z16StartDefaultTaskPv+0x71c>)
 80066be:	661a      	str	r2, [r3, #96]	@ 0x60
	// ...
	uiData.ADC_MultiplexerThreadData.hadc				= &hadc2;
 80066c0:	4b21      	ldr	r3, [pc, #132]	@ (8006748 <_Z16StartDefaultTaskPv+0x720>)
 80066c2:	4a22      	ldr	r2, [pc, #136]	@ (800674c <_Z16StartDefaultTaskPv+0x724>)
 80066c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
//	uiData.ADC_MultiplexerThreadData.htim				= &htim2;
	uiData.ADC_MultiplexerThreadData.noOfMultiplexers	= 2;
 80066c8:	4b1f      	ldr	r3, [pc, #124]	@ (8006748 <_Z16StartDefaultTaskPv+0x720>)
 80066ca:	2202      	movs	r2, #2
 80066cc:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
	uiData.ADC_MultiplexerThreadData.multiplexerSignatureArray = sADC_MultiplexerSignatures;
 80066d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006748 <_Z16StartDefaultTaskPv+0x720>)
 80066d2:	4a1f      	ldr	r2, [pc, #124]	@ (8006750 <_Z16StartDefaultTaskPv+0x728>)
 80066d4:	67da      	str	r2, [r3, #124]	@ 0x7c

//	uiData.nerveNetCallBackPtr   						= &nerveNetCallBackPtr;
	res = CasualNoises::Start_UI_Thread(&uiData);
 80066d6:	481c      	ldr	r0, [pc, #112]	@ (8006748 <_Z16StartDefaultTaskPv+0x720>)
 80066d8:	f003 fa0e 	bl	8009af8 <_ZN12CasualNoises15Start_UI_ThreadEPNS_13UI_ThreadDataE>
 80066dc:	61b8      	str	r0, [r7, #24]
	if (res != pdPASS)
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d002      	beq.n	80066ea <_Z16StartDefaultTaskPv+0x6c2>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 80066e4:	2002      	movs	r0, #2
 80066e6:	f7fe fea3 	bl	8005430 <_ZL14CN_ReportFault11eErrorCodes>

    /* Infinite loop */
	osDelay(200);
 80066ea:	20c8      	movs	r0, #200	@ 0xc8
 80066ec:	f00e f8a8 	bl	8014840 <osDelay>
	displayStatus(scRunning);
 80066f0:	2002      	movs	r0, #2
 80066f2:	f7fe fee3 	bl	80054bc <_Z13displayStatus12eStatusCodes>
	{
//		uint32_t counterValue2  = __HAL_TIM_GET_COUNTER(&htim2);								// ToDo remove debug code
//		uint32_t counterValue4  = __HAL_TIM_GET_COUNTER(&htim4);
//		uint32_t counterValue15 = __HAL_TIM_GET_COUNTER(&htim15);

		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 80066f6:	2200      	movs	r2, #0
 80066f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80066fc:	4815      	ldr	r0, [pc, #84]	@ (8006754 <_Z16StartDefaultTaskPv+0x72c>)
 80066fe:	f008 f951 	bl	800e9a4 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 8006702:	2064      	movs	r0, #100	@ 0x64
 8006704:	f00e f89c 	bl	8014840 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 8006708:	2201      	movs	r2, #1
 800670a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800670e:	4811      	ldr	r0, [pc, #68]	@ (8006754 <_Z16StartDefaultTaskPv+0x72c>)
 8006710:	f008 f948 	bl	800e9a4 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 8006714:	2064      	movs	r0, #100	@ 0x64
 8006716:	f00e f893 	bl	8014840 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 800671a:	2200      	movs	r2, #0
 800671c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006720:	480c      	ldr	r0, [pc, #48]	@ (8006754 <_Z16StartDefaultTaskPv+0x72c>)
 8006722:	f008 f93f 	bl	800e9a4 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 8006726:	2064      	movs	r0, #100	@ 0x64
 8006728:	f00e f88a 	bl	8014840 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 800672c:	2201      	movs	r2, #1
 800672e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006732:	4808      	ldr	r0, [pc, #32]	@ (8006754 <_Z16StartDefaultTaskPv+0x72c>)
 8006734:	f008 f936 	bl	800e9a4 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(700));
 8006738:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800673c:	f00e f880 	bl	8014840 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 8006740:	bf00      	nop
 8006742:	e7d8      	b.n	80066f6 <_Z16StartDefaultTaskPv+0x6ce>
 8006744:	58020c00 	.word	0x58020c00
 8006748:	240018ac 	.word	0x240018ac
 800674c:	240013dc 	.word	0x240013dc
 8006750:	2400187c 	.word	0x2400187c
 8006754:	58021400 	.word	0x58021400

08006758 <_ZL10MPU_Configv>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800675e:	463b      	mov	r3, r7
 8006760:	2200      	movs	r2, #0
 8006762:	601a      	str	r2, [r3, #0]
 8006764:	605a      	str	r2, [r3, #4]
 8006766:	609a      	str	r2, [r3, #8]
 8006768:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800676a:	f005 fbd5 	bl	800bf18 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800676e:	2301      	movs	r3, #1
 8006770:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8006772:	2300      	movs	r3, #0
 8006774:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8006776:	2300      	movs	r3, #0
 8006778:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800677a:	231f      	movs	r3, #31
 800677c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800677e:	2387      	movs	r3, #135	@ 0x87
 8006780:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8006782:	2300      	movs	r3, #0
 8006784:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8006786:	2300      	movs	r3, #0
 8006788:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800678a:	2301      	movs	r3, #1
 800678c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800678e:	2301      	movs	r3, #1
 8006790:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8006792:	2300      	movs	r3, #0
 8006794:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8006796:	2300      	movs	r3, #0
 8006798:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800679a:	463b      	mov	r3, r7
 800679c:	4618      	mov	r0, r3
 800679e:	f005 fbf3 	bl	800bf88 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80067a2:	2004      	movs	r0, #4
 80067a4:	f005 fbd0 	bl	800bf48 <HAL_MPU_Enable>

}
 80067a8:	bf00      	nop
 80067aa:	3710      	adds	r7, #16
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b082      	sub	sp, #8
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	static uint32_t tim2Cnt = 0;								// ToDo remove debug code
	static uint32_t tim6Cnt = 0;

	if (htim->Instance == TIM2)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067c0:	d105      	bne.n	80067ce <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
	  ++tim2Cnt;
 80067c2:	4b11      	ldr	r3, [pc, #68]	@ (8006808 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	3301      	adds	r3, #1
 80067c8:	4a0f      	ldr	r2, [pc, #60]	@ (8006808 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80067ca:	6013      	str	r3, [r2, #0]
 80067cc:	e011      	b.n	80067f2 <HAL_TIM_PeriodElapsedCallback+0x42>
	}
	else if (htim->Instance == TIM4)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a0e      	ldr	r2, [pc, #56]	@ (800680c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d102      	bne.n	80067de <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
	  CasualNoises::Handle_LED_RefreshInterrupts();
 80067d8:	f7fd f8ea 	bl	80039b0 <_ZN12CasualNoises28Handle_LED_RefreshInterruptsEv>
 80067dc:	e009      	b.n	80067f2 <HAL_TIM_PeriodElapsedCallback+0x42>
	}
	else if (htim->Instance == TIM6)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a0b      	ldr	r2, [pc, #44]	@ (8006810 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d104      	bne.n	80067f2 <HAL_TIM_PeriodElapsedCallback+0x42>
	{
		++tim6Cnt;
 80067e8:	4b0a      	ldr	r3, [pc, #40]	@ (8006814 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	3301      	adds	r3, #1
 80067ee:	4a09      	ldr	r2, [pc, #36]	@ (8006814 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80067f0:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a08      	ldr	r2, [pc, #32]	@ (8006818 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d101      	bne.n	8006800 <HAL_TIM_PeriodElapsedCallback+0x50>
  {
    HAL_IncTick();
 80067fc:	f003 f9fc 	bl	8009bf8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8006800:	bf00      	nop
 8006802:	3708      	adds	r7, #8
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}
 8006808:	24001938 	.word	0x24001938
 800680c:	40000800 	.word	0x40000800
 8006810:	40001000 	.word	0x40001000
 8006814:	2400193c 	.word	0x2400193c
 8006818:	40010000 	.word	0x40010000

0800681c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800681c:	b480      	push	{r7}
 800681e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006820:	b672      	cpsid	i
}
 8006822:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006824:	bf00      	nop
 8006826:	e7fd      	b.n	8006824 <Error_Handler+0x8>

08006828 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800682e:	4b0c      	ldr	r3, [pc, #48]	@ (8006860 <HAL_MspInit+0x38>)
 8006830:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006834:	4a0a      	ldr	r2, [pc, #40]	@ (8006860 <HAL_MspInit+0x38>)
 8006836:	f043 0302 	orr.w	r3, r3, #2
 800683a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800683e:	4b08      	ldr	r3, [pc, #32]	@ (8006860 <HAL_MspInit+0x38>)
 8006840:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006844:	f003 0302 	and.w	r3, r3, #2
 8006848:	607b      	str	r3, [r7, #4]
 800684a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800684c:	2200      	movs	r2, #0
 800684e:	210f      	movs	r1, #15
 8006850:	f06f 0001 	mvn.w	r0, #1
 8006854:	f005 fb38 	bl	800bec8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006858:	bf00      	nop
 800685a:	3708      	adds	r7, #8
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}
 8006860:	58024400 	.word	0x58024400

08006864 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b0b8      	sub	sp, #224	@ 0xe0
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800686c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8006870:	2200      	movs	r2, #0
 8006872:	601a      	str	r2, [r3, #0]
 8006874:	605a      	str	r2, [r3, #4]
 8006876:	609a      	str	r2, [r3, #8]
 8006878:	60da      	str	r2, [r3, #12]
 800687a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800687c:	f107 0310 	add.w	r3, r7, #16
 8006880:	22b8      	movs	r2, #184	@ 0xb8
 8006882:	2100      	movs	r1, #0
 8006884:	4618      	mov	r0, r3
 8006886:	f012 fe97 	bl	80195b8 <memset>
  if(hadc->Instance==ADC2)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a48      	ldr	r2, [pc, #288]	@ (80069b0 <HAL_ADC_MspInit+0x14c>)
 8006890:	4293      	cmp	r3, r2
 8006892:	f040 8088 	bne.w	80069a6 <HAL_ADC_MspInit+0x142>

    /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8006896:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800689a:	f04f 0300 	mov.w	r3, #0
 800689e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 80068a2:	2320      	movs	r3, #32
 80068a4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 129;
 80068a6:	2381      	movs	r3, #129	@ 0x81
 80068a8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80068aa:	2302      	movs	r3, #2
 80068ac:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80068ae:	2302      	movs	r3, #2
 80068b0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80068b2:	2302      	movs	r3, #2
 80068b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 80068b6:	2340      	movs	r3, #64	@ 0x40
 80068b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80068ba:	2300      	movs	r3, #0
 80068bc:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80068be:	2300      	movs	r3, #0
 80068c0:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80068c2:	2300      	movs	r3, #0
 80068c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80068c8:	f107 0310 	add.w	r3, r7, #16
 80068cc:	4618      	mov	r0, r3
 80068ce:	f009 f865 	bl	800f99c <HAL_RCCEx_PeriphCLKConfig>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d001      	beq.n	80068dc <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80068d8:	f7ff ffa0 	bl	800681c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80068dc:	4b35      	ldr	r3, [pc, #212]	@ (80069b4 <HAL_ADC_MspInit+0x150>)
 80068de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80068e2:	4a34      	ldr	r2, [pc, #208]	@ (80069b4 <HAL_ADC_MspInit+0x150>)
 80068e4:	f043 0320 	orr.w	r3, r3, #32
 80068e8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80068ec:	4b31      	ldr	r3, [pc, #196]	@ (80069b4 <HAL_ADC_MspInit+0x150>)
 80068ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80068f2:	f003 0320 	and.w	r3, r3, #32
 80068f6:	60fb      	str	r3, [r7, #12]
 80068f8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80068fa:	4b2e      	ldr	r3, [pc, #184]	@ (80069b4 <HAL_ADC_MspInit+0x150>)
 80068fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006900:	4a2c      	ldr	r2, [pc, #176]	@ (80069b4 <HAL_ADC_MspInit+0x150>)
 8006902:	f043 0301 	orr.w	r3, r3, #1
 8006906:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800690a:	4b2a      	ldr	r3, [pc, #168]	@ (80069b4 <HAL_ADC_MspInit+0x150>)
 800690c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006910:	f003 0301 	and.w	r3, r3, #1
 8006914:	60bb      	str	r3, [r7, #8]
 8006916:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA3     ------> ADC2_INP15
    PA5     ------> ADC2_INP19
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8006918:	2328      	movs	r3, #40	@ 0x28
 800691a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800691e:	2303      	movs	r3, #3
 8006920:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006924:	2300      	movs	r3, #0
 8006926:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800692a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800692e:	4619      	mov	r1, r3
 8006930:	4821      	ldr	r0, [pc, #132]	@ (80069b8 <HAL_ADC_MspInit+0x154>)
 8006932:	f007 fe8f 	bl	800e654 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Stream1;
 8006936:	4b21      	ldr	r3, [pc, #132]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 8006938:	4a21      	ldr	r2, [pc, #132]	@ (80069c0 <HAL_ADC_MspInit+0x15c>)
 800693a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800693c:	4b1f      	ldr	r3, [pc, #124]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 800693e:	220a      	movs	r2, #10
 8006940:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006942:	4b1e      	ldr	r3, [pc, #120]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 8006944:	2200      	movs	r2, #0
 8006946:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8006948:	4b1c      	ldr	r3, [pc, #112]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 800694a:	2200      	movs	r2, #0
 800694c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800694e:	4b1b      	ldr	r3, [pc, #108]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 8006950:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006954:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006956:	4b19      	ldr	r3, [pc, #100]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 8006958:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800695c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800695e:	4b17      	ldr	r3, [pc, #92]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 8006960:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006964:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 8006966:	4b15      	ldr	r3, [pc, #84]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 8006968:	2200      	movs	r2, #0
 800696a:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 800696c:	4b13      	ldr	r3, [pc, #76]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 800696e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006972:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006974:	4b11      	ldr	r3, [pc, #68]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 8006976:	2200      	movs	r2, #0
 8006978:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800697a:	4810      	ldr	r0, [pc, #64]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 800697c:	f005 fb44 	bl	800c008 <HAL_DMA_Init>
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d001      	beq.n	800698a <HAL_ADC_MspInit+0x126>
    {
      Error_Handler();
 8006986:	f7ff ff49 	bl	800681c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a0b      	ldr	r2, [pc, #44]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 800698e:	659a      	str	r2, [r3, #88]	@ 0x58
 8006990:	4a0a      	ldr	r2, [pc, #40]	@ (80069bc <HAL_ADC_MspInit+0x158>)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8006996:	2200      	movs	r2, #0
 8006998:	2105      	movs	r1, #5
 800699a:	2012      	movs	r0, #18
 800699c:	f005 fa94 	bl	800bec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80069a0:	2012      	movs	r0, #18
 80069a2:	f005 faab 	bl	800befc <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC2_MspInit 1 */

  }

}
 80069a6:	bf00      	nop
 80069a8:	37e0      	adds	r7, #224	@ 0xe0
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	40022100 	.word	0x40022100
 80069b4:	58024400 	.word	0x58024400
 80069b8:	58020000 	.word	0x58020000
 80069bc:	2400144c 	.word	0x2400144c
 80069c0:	40020028 	.word	0x40020028

080069c4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b0be      	sub	sp, #248	@ 0xf8
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069cc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80069d0:	2200      	movs	r2, #0
 80069d2:	601a      	str	r2, [r3, #0]
 80069d4:	605a      	str	r2, [r3, #4]
 80069d6:	609a      	str	r2, [r3, #8]
 80069d8:	60da      	str	r2, [r3, #12]
 80069da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80069dc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80069e0:	22b8      	movs	r2, #184	@ 0xb8
 80069e2:	2100      	movs	r1, #0
 80069e4:	4618      	mov	r0, r3
 80069e6:	f012 fde7 	bl	80195b8 <memset>
  if(hspi->Instance==SPI1)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4abf      	ldr	r2, [pc, #764]	@ (8006cec <HAL_SPI_MspInit+0x328>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d147      	bne.n	8006a84 <HAL_SPI_MspInit+0xc0>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80069f4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80069f8:	f04f 0300 	mov.w	r3, #0
 80069fc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8006a00:	2300      	movs	r3, #0
 8006a02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006a06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f008 ffc6 	bl	800f99c <HAL_RCCEx_PeriphCLKConfig>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d001      	beq.n	8006a1a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8006a16:	f7ff ff01 	bl	800681c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006a1a:	4bb5      	ldr	r3, [pc, #724]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006a1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a20:	4ab3      	ldr	r2, [pc, #716]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006a22:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006a26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006a2a:	4bb1      	ldr	r3, [pc, #708]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006a2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a34:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006a38:	4bad      	ldr	r3, [pc, #692]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a3e:	4aac      	ldr	r2, [pc, #688]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006a40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006a48:	4ba9      	ldr	r3, [pc, #676]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006a4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a52:	623b      	str	r3, [r7, #32]
 8006a54:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PG9     ------> SPI1_MISO
    PG11     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = SER_IN_Q7_Pin|SER_IN_SCK_Pin;
 8006a56:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8006a5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a5e:	2302      	movs	r3, #2
 8006a60:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a64:	2300      	movs	r3, #0
 8006a66:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006a70:	2305      	movs	r3, #5
 8006a72:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006a76:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	489d      	ldr	r0, [pc, #628]	@ (8006cf4 <HAL_SPI_MspInit+0x330>)
 8006a7e:	f007 fde9 	bl	800e654 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 8006a82:	e12e      	b.n	8006ce2 <HAL_SPI_MspInit+0x31e>
  else if(hspi->Instance==SPI2)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a9b      	ldr	r2, [pc, #620]	@ (8006cf8 <HAL_SPI_MspInit+0x334>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d17c      	bne.n	8006b88 <HAL_SPI_MspInit+0x1c4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8006a8e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006a92:	f04f 0300 	mov.w	r3, #0
 8006a96:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006aa0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f008 ff79 	bl	800f99c <HAL_RCCEx_PeriphCLKConfig>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d001      	beq.n	8006ab4 <HAL_SPI_MspInit+0xf0>
      Error_Handler();
 8006ab0:	f7ff feb4 	bl	800681c <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006ab4:	4b8e      	ldr	r3, [pc, #568]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006ab6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006aba:	4a8d      	ldr	r2, [pc, #564]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006abc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006ac0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006ac4:	4b8a      	ldr	r3, [pc, #552]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006ac6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006aca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ace:	61fb      	str	r3, [r7, #28]
 8006ad0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ad2:	4b87      	ldr	r3, [pc, #540]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006ad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ad8:	4a85      	ldr	r2, [pc, #532]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006ada:	f043 0302 	orr.w	r3, r3, #2
 8006ade:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006ae2:	4b83      	ldr	r3, [pc, #524]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ae8:	f003 0302 	and.w	r3, r3, #2
 8006aec:	61bb      	str	r3, [r7, #24]
 8006aee:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SER_OUT_SCK_Pin|SER_OUT_SER_Pin;
 8006af0:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8006af4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006af8:	2302      	movs	r3, #2
 8006afa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006afe:	2300      	movs	r3, #0
 8006b00:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b04:	2300      	movs	r3, #0
 8006b06:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006b0a:	2305      	movs	r3, #5
 8006b0c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006b10:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8006b14:	4619      	mov	r1, r3
 8006b16:	4879      	ldr	r0, [pc, #484]	@ (8006cfc <HAL_SPI_MspInit+0x338>)
 8006b18:	f007 fd9c 	bl	800e654 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream0;
 8006b1c:	4b78      	ldr	r3, [pc, #480]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b1e:	4a79      	ldr	r2, [pc, #484]	@ (8006d04 <HAL_SPI_MspInit+0x340>)
 8006b20:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8006b22:	4b77      	ldr	r3, [pc, #476]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b24:	2228      	movs	r2, #40	@ 0x28
 8006b26:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006b28:	4b75      	ldr	r3, [pc, #468]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b2a:	2240      	movs	r2, #64	@ 0x40
 8006b2c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006b2e:	4b74      	ldr	r3, [pc, #464]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b30:	2200      	movs	r2, #0
 8006b32:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006b34:	4b72      	ldr	r3, [pc, #456]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006b3a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006b3c:	4b70      	ldr	r3, [pc, #448]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006b42:	4b6f      	ldr	r3, [pc, #444]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8006b48:	4b6d      	ldr	r3, [pc, #436]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006b4e:	4b6c      	ldr	r3, [pc, #432]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b50:	2200      	movs	r2, #0
 8006b52:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006b54:	4b6a      	ldr	r3, [pc, #424]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b56:	2200      	movs	r2, #0
 8006b58:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8006b5a:	4869      	ldr	r0, [pc, #420]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b5c:	f005 fa54 	bl	800c008 <HAL_DMA_Init>
 8006b60:	4603      	mov	r3, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d001      	beq.n	8006b6a <HAL_SPI_MspInit+0x1a6>
      Error_Handler();
 8006b66:	f7ff fe59 	bl	800681c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4a64      	ldr	r2, [pc, #400]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b6e:	679a      	str	r2, [r3, #120]	@ 0x78
 8006b70:	4a63      	ldr	r2, [pc, #396]	@ (8006d00 <HAL_SPI_MspInit+0x33c>)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8006b76:	2200      	movs	r2, #0
 8006b78:	2105      	movs	r1, #5
 8006b7a:	2024      	movs	r0, #36	@ 0x24
 8006b7c:	f005 f9a4 	bl	800bec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8006b80:	2024      	movs	r0, #36	@ 0x24
 8006b82:	f005 f9bb 	bl	800befc <HAL_NVIC_EnableIRQ>
}
 8006b86:	e0ac      	b.n	8006ce2 <HAL_SPI_MspInit+0x31e>
  else if(hspi->Instance==SPI3)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a5e      	ldr	r2, [pc, #376]	@ (8006d08 <HAL_SPI_MspInit+0x344>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d15b      	bne.n	8006c4a <HAL_SPI_MspInit+0x286>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8006b92:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006b96:	f04f 0300 	mov.w	r3, #0
 8006b9a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006ba4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f008 fef7 	bl	800f99c <HAL_RCCEx_PeriphCLKConfig>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d001      	beq.n	8006bb8 <HAL_SPI_MspInit+0x1f4>
      Error_Handler();
 8006bb4:	f7ff fe32 	bl	800681c <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006bb8:	4b4d      	ldr	r3, [pc, #308]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006bba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006bbe:	4a4c      	ldr	r2, [pc, #304]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006bc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bc4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006bc8:	4b49      	ldr	r3, [pc, #292]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006bca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006bce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006bd2:	617b      	str	r3, [r7, #20]
 8006bd4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006bd6:	4b46      	ldr	r3, [pc, #280]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006bdc:	4a44      	ldr	r2, [pc, #272]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006bde:	f043 0302 	orr.w	r3, r3, #2
 8006be2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006be6:	4b42      	ldr	r3, [pc, #264]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006be8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006bec:	f003 0302 	and.w	r3, r3, #2
 8006bf0:	613b      	str	r3, [r7, #16]
 8006bf2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = OLED_SCK_Pin;
 8006bf4:	2308      	movs	r3, #8
 8006bf6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bfa:	2302      	movs	r3, #2
 8006bfc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c00:	2300      	movs	r3, #0
 8006c02:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c06:	2300      	movs	r3, #0
 8006c08:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006c0c:	2306      	movs	r3, #6
 8006c0e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(OLED_SCK_GPIO_Port, &GPIO_InitStruct);
 8006c12:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8006c16:	4619      	mov	r1, r3
 8006c18:	4838      	ldr	r0, [pc, #224]	@ (8006cfc <HAL_SPI_MspInit+0x338>)
 8006c1a:	f007 fd1b 	bl	800e654 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OLED_MOSI_Pin;
 8006c1e:	2320      	movs	r3, #32
 8006c20:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c24:	2302      	movs	r3, #2
 8006c26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c30:	2300      	movs	r3, #0
 8006c32:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8006c36:	2307      	movs	r3, #7
 8006c38:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(OLED_MOSI_GPIO_Port, &GPIO_InitStruct);
 8006c3c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8006c40:	4619      	mov	r1, r3
 8006c42:	482e      	ldr	r0, [pc, #184]	@ (8006cfc <HAL_SPI_MspInit+0x338>)
 8006c44:	f007 fd06 	bl	800e654 <HAL_GPIO_Init>
}
 8006c48:	e04b      	b.n	8006ce2 <HAL_SPI_MspInit+0x31e>
  else if(hspi->Instance==SPI5)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a2f      	ldr	r2, [pc, #188]	@ (8006d0c <HAL_SPI_MspInit+0x348>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d146      	bne.n	8006ce2 <HAL_SPI_MspInit+0x31e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8006c54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006c58:	f04f 0300 	mov.w	r3, #0
 8006c5c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8006c60:	2300      	movs	r3, #0
 8006c62:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006c66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f008 fe96 	bl	800f99c <HAL_RCCEx_PeriphCLKConfig>
 8006c70:	4603      	mov	r3, r0
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d001      	beq.n	8006c7a <HAL_SPI_MspInit+0x2b6>
      Error_Handler();
 8006c76:	f7ff fdd1 	bl	800681c <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8006c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006c7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c80:	4a1b      	ldr	r2, [pc, #108]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006c82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c86:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c8a:	4b19      	ldr	r3, [pc, #100]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006c8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c94:	60fb      	str	r3, [r7, #12]
 8006c96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006c98:	4b15      	ldr	r3, [pc, #84]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006c9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c9e:	4a14      	ldr	r2, [pc, #80]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006ca0:	f043 0320 	orr.w	r3, r3, #32
 8006ca4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006ca8:	4b11      	ldr	r3, [pc, #68]	@ (8006cf0 <HAL_SPI_MspInit+0x32c>)
 8006caa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006cae:	f003 0320 	and.w	r3, r3, #32
 8006cb2:	60bb      	str	r3, [r7, #8]
 8006cb4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 8006cb6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8006cba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cbe:	2302      	movs	r3, #2
 8006cc0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8006cd0:	2305      	movs	r3, #5
 8006cd2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006cd6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8006cda:	4619      	mov	r1, r3
 8006cdc:	480c      	ldr	r0, [pc, #48]	@ (8006d10 <HAL_SPI_MspInit+0x34c>)
 8006cde:	f007 fcb9 	bl	800e654 <HAL_GPIO_Init>
}
 8006ce2:	bf00      	nop
 8006ce4:	37f8      	adds	r7, #248	@ 0xf8
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	bf00      	nop
 8006cec:	40013000 	.word	0x40013000
 8006cf0:	58024400 	.word	0x58024400
 8006cf4:	58021800 	.word	0x58021800
 8006cf8:	40003800 	.word	0x40003800
 8006cfc:	58020400 	.word	0x58020400
 8006d00:	240016e4 	.word	0x240016e4
 8006d04:	40020010 	.word	0x40020010
 8006d08:	40003c00 	.word	0x40003c00
 8006d0c:	40015000 	.word	0x40015000
 8006d10:	58021400 	.word	0x58021400

08006d14 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b086      	sub	sp, #24
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a2b      	ldr	r2, [pc, #172]	@ (8006dd0 <HAL_TIM_Base_MspInit+0xbc>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d117      	bne.n	8006d56 <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006d26:	4b2b      	ldr	r3, [pc, #172]	@ (8006dd4 <HAL_TIM_Base_MspInit+0xc0>)
 8006d28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d2c:	4a29      	ldr	r2, [pc, #164]	@ (8006dd4 <HAL_TIM_Base_MspInit+0xc0>)
 8006d2e:	f043 0304 	orr.w	r3, r3, #4
 8006d32:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006d36:	4b27      	ldr	r3, [pc, #156]	@ (8006dd4 <HAL_TIM_Base_MspInit+0xc0>)
 8006d38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d3c:	f003 0304 	and.w	r3, r3, #4
 8006d40:	617b      	str	r3, [r7, #20]
 8006d42:	697b      	ldr	r3, [r7, #20]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8006d44:	2200      	movs	r2, #0
 8006d46:	2105      	movs	r1, #5
 8006d48:	201e      	movs	r0, #30
 8006d4a:	f005 f8bd 	bl	800bec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8006d4e:	201e      	movs	r0, #30
 8006d50:	f005 f8d4 	bl	800befc <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 8006d54:	e038      	b.n	8006dc8 <HAL_TIM_Base_MspInit+0xb4>
  else if(htim_base->Instance==TIM6)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a1f      	ldr	r2, [pc, #124]	@ (8006dd8 <HAL_TIM_Base_MspInit+0xc4>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d117      	bne.n	8006d90 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006d60:	4b1c      	ldr	r3, [pc, #112]	@ (8006dd4 <HAL_TIM_Base_MspInit+0xc0>)
 8006d62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d66:	4a1b      	ldr	r2, [pc, #108]	@ (8006dd4 <HAL_TIM_Base_MspInit+0xc0>)
 8006d68:	f043 0310 	orr.w	r3, r3, #16
 8006d6c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006d70:	4b18      	ldr	r3, [pc, #96]	@ (8006dd4 <HAL_TIM_Base_MspInit+0xc0>)
 8006d72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d76:	f003 0310 	and.w	r3, r3, #16
 8006d7a:	613b      	str	r3, [r7, #16]
 8006d7c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8006d7e:	2200      	movs	r2, #0
 8006d80:	2105      	movs	r1, #5
 8006d82:	2036      	movs	r0, #54	@ 0x36
 8006d84:	f005 f8a0 	bl	800bec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006d88:	2036      	movs	r0, #54	@ 0x36
 8006d8a:	f005 f8b7 	bl	800befc <HAL_NVIC_EnableIRQ>
}
 8006d8e:	e01b      	b.n	8006dc8 <HAL_TIM_Base_MspInit+0xb4>
  else if(htim_base->Instance==TIM15)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a11      	ldr	r2, [pc, #68]	@ (8006ddc <HAL_TIM_Base_MspInit+0xc8>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d116      	bne.n	8006dc8 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8006d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8006dd4 <HAL_TIM_Base_MspInit+0xc0>)
 8006d9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006da0:	4a0c      	ldr	r2, [pc, #48]	@ (8006dd4 <HAL_TIM_Base_MspInit+0xc0>)
 8006da2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006da6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006daa:	4b0a      	ldr	r3, [pc, #40]	@ (8006dd4 <HAL_TIM_Base_MspInit+0xc0>)
 8006dac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006db4:	60fb      	str	r3, [r7, #12]
 8006db6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM15_IRQn, 5, 0);
 8006db8:	2200      	movs	r2, #0
 8006dba:	2105      	movs	r1, #5
 8006dbc:	2074      	movs	r0, #116	@ 0x74
 8006dbe:	f005 f883 	bl	800bec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8006dc2:	2074      	movs	r0, #116	@ 0x74
 8006dc4:	f005 f89a 	bl	800befc <HAL_NVIC_EnableIRQ>
}
 8006dc8:	bf00      	nop
 8006dca:	3718      	adds	r7, #24
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	40000800 	.word	0x40000800
 8006dd4:	58024400 	.word	0x58024400
 8006dd8:	40001000 	.word	0x40001000
 8006ddc:	40014000 	.word	0x40014000

08006de0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b08e      	sub	sp, #56	@ 0x38
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2b0f      	cmp	r3, #15
 8006dec:	d844      	bhi.n	8006e78 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8006dee:	2200      	movs	r2, #0
 8006df0:	6879      	ldr	r1, [r7, #4]
 8006df2:	2019      	movs	r0, #25
 8006df4:	f005 f868 	bl	800bec8 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8006df8:	2019      	movs	r0, #25
 8006dfa:	f005 f87f 	bl	800befc <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8006dfe:	4a24      	ldr	r2, [pc, #144]	@ (8006e90 <HAL_InitTick+0xb0>)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8006e04:	4b23      	ldr	r3, [pc, #140]	@ (8006e94 <HAL_InitTick+0xb4>)
 8006e06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e0a:	4a22      	ldr	r2, [pc, #136]	@ (8006e94 <HAL_InitTick+0xb4>)
 8006e0c:	f043 0301 	orr.w	r3, r3, #1
 8006e10:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006e14:	4b1f      	ldr	r3, [pc, #124]	@ (8006e94 <HAL_InitTick+0xb4>)
 8006e16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e1a:	f003 0301 	and.w	r3, r3, #1
 8006e1e:	60bb      	str	r3, [r7, #8]
 8006e20:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006e22:	f107 020c 	add.w	r2, r7, #12
 8006e26:	f107 0310 	add.w	r3, r7, #16
 8006e2a:	4611      	mov	r1, r2
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f008 fd73 	bl	800f918 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8006e32:	f008 fd5b 	bl	800f8ec <HAL_RCC_GetPCLK2Freq>
 8006e36:	4603      	mov	r3, r0
 8006e38:	005b      	lsls	r3, r3, #1
 8006e3a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e3e:	4a16      	ldr	r2, [pc, #88]	@ (8006e98 <HAL_InitTick+0xb8>)
 8006e40:	fba2 2303 	umull	r2, r3, r2, r3
 8006e44:	0c9b      	lsrs	r3, r3, #18
 8006e46:	3b01      	subs	r3, #1
 8006e48:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8006e4a:	4b14      	ldr	r3, [pc, #80]	@ (8006e9c <HAL_InitTick+0xbc>)
 8006e4c:	4a14      	ldr	r2, [pc, #80]	@ (8006ea0 <HAL_InitTick+0xc0>)
 8006e4e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8006e50:	4b12      	ldr	r3, [pc, #72]	@ (8006e9c <HAL_InitTick+0xbc>)
 8006e52:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006e56:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8006e58:	4a10      	ldr	r2, [pc, #64]	@ (8006e9c <HAL_InitTick+0xbc>)
 8006e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8006e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8006e9c <HAL_InitTick+0xbc>)
 8006e60:	2200      	movs	r2, #0
 8006e62:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e64:	4b0d      	ldr	r3, [pc, #52]	@ (8006e9c <HAL_InitTick+0xbc>)
 8006e66:	2200      	movs	r2, #0
 8006e68:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8006e6a:	480c      	ldr	r0, [pc, #48]	@ (8006e9c <HAL_InitTick+0xbc>)
 8006e6c:	f00c febf 	bl	8013bee <HAL_TIM_Base_Init>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d107      	bne.n	8006e86 <HAL_InitTick+0xa6>
 8006e76:	e001      	b.n	8006e7c <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	e005      	b.n	8006e88 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8006e7c:	4807      	ldr	r0, [pc, #28]	@ (8006e9c <HAL_InitTick+0xbc>)
 8006e7e:	f00c ff0d 	bl	8013c9c <HAL_TIM_Base_Start_IT>
 8006e82:	4603      	mov	r3, r0
 8006e84:	e000      	b.n	8006e88 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3738      	adds	r7, #56	@ 0x38
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}
 8006e90:	24000008 	.word	0x24000008
 8006e94:	58024400 	.word	0x58024400
 8006e98:	431bde83 	.word	0x431bde83
 8006e9c:	24001940 	.word	0x24001940
 8006ea0:	40010000 	.word	0x40010000

08006ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006ea8:	bf00      	nop
 8006eaa:	e7fd      	b.n	8006ea8 <NMI_Handler+0x4>

08006eac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006eac:	b480      	push	{r7}
 8006eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006eb0:	bf00      	nop
 8006eb2:	e7fd      	b.n	8006eb0 <HardFault_Handler+0x4>

08006eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006eb8:	bf00      	nop
 8006eba:	e7fd      	b.n	8006eb8 <MemManage_Handler+0x4>

08006ebc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006ec0:	bf00      	nop
 8006ec2:	e7fd      	b.n	8006ec0 <BusFault_Handler+0x4>

08006ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006ec8:	bf00      	nop
 8006eca:	e7fd      	b.n	8006ec8 <UsageFault_Handler+0x4>

08006ecc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006ed0:	bf00      	nop
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
	...

08006edc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8006ee0:	4802      	ldr	r0, [pc, #8]	@ (8006eec <DMA1_Stream0_IRQHandler+0x10>)
 8006ee2:	f006 f899 	bl	800d018 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8006ee6:	bf00      	nop
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	bf00      	nop
 8006eec:	240016e4 	.word	0x240016e4

08006ef0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8006ef4:	4802      	ldr	r0, [pc, #8]	@ (8006f00 <DMA1_Stream1_IRQHandler+0x10>)
 8006ef6:	f006 f88f 	bl	800d018 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8006efa:	bf00      	nop
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	2400144c 	.word	0x2400144c

08006f04 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8006f08:	4802      	ldr	r0, [pc, #8]	@ (8006f14 <ADC_IRQHandler+0x10>)
 8006f0a:	f003 fcc5 	bl	800a898 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8006f0e:	bf00      	nop
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	240013dc 	.word	0x240013dc

08006f18 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006f1c:	4802      	ldr	r0, [pc, #8]	@ (8006f28 <TIM1_UP_IRQHandler+0x10>)
 8006f1e:	f00c ff43 	bl	8013da8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8006f22:	bf00      	nop
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	24001940 	.word	0x24001940

08006f2c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006f30:	4802      	ldr	r0, [pc, #8]	@ (8006f3c <TIM4_IRQHandler+0x10>)
 8006f32:	f00c ff39 	bl	8013da8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006f36:	bf00      	nop
 8006f38:	bd80      	pop	{r7, pc}
 8006f3a:	bf00      	nop
 8006f3c:	2400175c 	.word	0x2400175c

08006f40 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8006f44:	4802      	ldr	r0, [pc, #8]	@ (8006f50 <SPI2_IRQHandler+0x10>)
 8006f46:	f00c fb0f 	bl	8013568 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8006f4a:	bf00      	nop
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop
 8006f50:	2400154c 	.word	0x2400154c

08006f54 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006f58:	4802      	ldr	r0, [pc, #8]	@ (8006f64 <TIM6_DAC_IRQHandler+0x10>)
 8006f5a:	f00c ff25 	bl	8013da8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006f5e:	bf00      	nop
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	240017a8 	.word	0x240017a8

08006f68 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8006f6c:	4802      	ldr	r0, [pc, #8]	@ (8006f78 <TIM15_IRQHandler+0x10>)
 8006f6e:	f00c ff1b 	bl	8013da8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 8006f72:	bf00      	nop
 8006f74:	bd80      	pop	{r7, pc}
 8006f76:	bf00      	nop
 8006f78:	240017f4 	.word	0x240017f4

08006f7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	af00      	add	r7, sp, #0
  return 1;
 8006f80:	2301      	movs	r3, #1
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <_kill>:

int _kill(int pid, int sig)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006f96:	f012 fb7d 	bl	8019694 <__errno>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2216      	movs	r2, #22
 8006f9e:	601a      	str	r2, [r3, #0]
  return -1;
 8006fa0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3708      	adds	r7, #8
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}

08006fac <_exit>:

void _exit (int status)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006fb4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f7ff ffe7 	bl	8006f8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8006fbe:	bf00      	nop
 8006fc0:	e7fd      	b.n	8006fbe <_exit+0x12>

08006fc2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006fc2:	b580      	push	{r7, lr}
 8006fc4:	b086      	sub	sp, #24
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	60f8      	str	r0, [r7, #12]
 8006fca:	60b9      	str	r1, [r7, #8]
 8006fcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006fce:	2300      	movs	r3, #0
 8006fd0:	617b      	str	r3, [r7, #20]
 8006fd2:	e00a      	b.n	8006fea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006fd4:	f3af 8000 	nop.w
 8006fd8:	4601      	mov	r1, r0
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	1c5a      	adds	r2, r3, #1
 8006fde:	60ba      	str	r2, [r7, #8]
 8006fe0:	b2ca      	uxtb	r2, r1
 8006fe2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	617b      	str	r3, [r7, #20]
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	dbf0      	blt.n	8006fd4 <_read+0x12>
  }

  return len;
 8006ff2:	687b      	ldr	r3, [r7, #4]
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3718      	adds	r7, #24
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}

08006ffc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b086      	sub	sp, #24
 8007000:	af00      	add	r7, sp, #0
 8007002:	60f8      	str	r0, [r7, #12]
 8007004:	60b9      	str	r1, [r7, #8]
 8007006:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007008:	2300      	movs	r3, #0
 800700a:	617b      	str	r3, [r7, #20]
 800700c:	e009      	b.n	8007022 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	1c5a      	adds	r2, r3, #1
 8007012:	60ba      	str	r2, [r7, #8]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	4618      	mov	r0, r3
 8007018:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	3301      	adds	r3, #1
 8007020:	617b      	str	r3, [r7, #20]
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	429a      	cmp	r2, r3
 8007028:	dbf1      	blt.n	800700e <_write+0x12>
  }
  return len;
 800702a:	687b      	ldr	r3, [r7, #4]
}
 800702c:	4618      	mov	r0, r3
 800702e:	3718      	adds	r7, #24
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}

08007034 <_close>:

int _close(int file)
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800703c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8007040:	4618      	mov	r0, r3
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800704c:	b480      	push	{r7}
 800704e:	b083      	sub	sp, #12
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
 8007054:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800705c:	605a      	str	r2, [r3, #4]
  return 0;
 800705e:	2300      	movs	r3, #0
}
 8007060:	4618      	mov	r0, r3
 8007062:	370c      	adds	r7, #12
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <_isatty>:

int _isatty(int file)
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007074:	2301      	movs	r3, #1
}
 8007076:	4618      	mov	r0, r3
 8007078:	370c      	adds	r7, #12
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr

08007082 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007082:	b480      	push	{r7}
 8007084:	b085      	sub	sp, #20
 8007086:	af00      	add	r7, sp, #0
 8007088:	60f8      	str	r0, [r7, #12]
 800708a:	60b9      	str	r1, [r7, #8]
 800708c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800708e:	2300      	movs	r3, #0
}
 8007090:	4618      	mov	r0, r3
 8007092:	3714      	adds	r7, #20
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b086      	sub	sp, #24
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80070a4:	4a14      	ldr	r2, [pc, #80]	@ (80070f8 <_sbrk+0x5c>)
 80070a6:	4b15      	ldr	r3, [pc, #84]	@ (80070fc <_sbrk+0x60>)
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80070b0:	4b13      	ldr	r3, [pc, #76]	@ (8007100 <_sbrk+0x64>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d102      	bne.n	80070be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80070b8:	4b11      	ldr	r3, [pc, #68]	@ (8007100 <_sbrk+0x64>)
 80070ba:	4a12      	ldr	r2, [pc, #72]	@ (8007104 <_sbrk+0x68>)
 80070bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80070be:	4b10      	ldr	r3, [pc, #64]	@ (8007100 <_sbrk+0x64>)
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4413      	add	r3, r2
 80070c6:	693a      	ldr	r2, [r7, #16]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d207      	bcs.n	80070dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80070cc:	f012 fae2 	bl	8019694 <__errno>
 80070d0:	4603      	mov	r3, r0
 80070d2:	220c      	movs	r2, #12
 80070d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80070d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80070da:	e009      	b.n	80070f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80070dc:	4b08      	ldr	r3, [pc, #32]	@ (8007100 <_sbrk+0x64>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80070e2:	4b07      	ldr	r3, [pc, #28]	@ (8007100 <_sbrk+0x64>)
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4413      	add	r3, r2
 80070ea:	4a05      	ldr	r2, [pc, #20]	@ (8007100 <_sbrk+0x64>)
 80070ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80070ee:	68fb      	ldr	r3, [r7, #12]
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3718      	adds	r7, #24
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	24050000 	.word	0x24050000
 80070fc:	00000400 	.word	0x00000400
 8007100:	2400198c 	.word	0x2400198c
 8007104:	24006520 	.word	0x24006520

08007108 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8007108:	b480      	push	{r7}
 800710a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800710c:	4b3e      	ldr	r3, [pc, #248]	@ (8007208 <SystemInit+0x100>)
 800710e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007112:	4a3d      	ldr	r2, [pc, #244]	@ (8007208 <SystemInit+0x100>)
 8007114:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007118:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800711c:	4b3b      	ldr	r3, [pc, #236]	@ (800720c <SystemInit+0x104>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f003 030f 	and.w	r3, r3, #15
 8007124:	2b06      	cmp	r3, #6
 8007126:	d807      	bhi.n	8007138 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007128:	4b38      	ldr	r3, [pc, #224]	@ (800720c <SystemInit+0x104>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f023 030f 	bic.w	r3, r3, #15
 8007130:	4a36      	ldr	r2, [pc, #216]	@ (800720c <SystemInit+0x104>)
 8007132:	f043 0307 	orr.w	r3, r3, #7
 8007136:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8007138:	4b35      	ldr	r3, [pc, #212]	@ (8007210 <SystemInit+0x108>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a34      	ldr	r2, [pc, #208]	@ (8007210 <SystemInit+0x108>)
 800713e:	f043 0301 	orr.w	r3, r3, #1
 8007142:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007144:	4b32      	ldr	r3, [pc, #200]	@ (8007210 <SystemInit+0x108>)
 8007146:	2200      	movs	r2, #0
 8007148:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800714a:	4b31      	ldr	r3, [pc, #196]	@ (8007210 <SystemInit+0x108>)
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	4930      	ldr	r1, [pc, #192]	@ (8007210 <SystemInit+0x108>)
 8007150:	4b30      	ldr	r3, [pc, #192]	@ (8007214 <SystemInit+0x10c>)
 8007152:	4013      	ands	r3, r2
 8007154:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8007156:	4b2d      	ldr	r3, [pc, #180]	@ (800720c <SystemInit+0x104>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f003 0308 	and.w	r3, r3, #8
 800715e:	2b00      	cmp	r3, #0
 8007160:	d007      	beq.n	8007172 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007162:	4b2a      	ldr	r3, [pc, #168]	@ (800720c <SystemInit+0x104>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f023 030f 	bic.w	r3, r3, #15
 800716a:	4a28      	ldr	r2, [pc, #160]	@ (800720c <SystemInit+0x104>)
 800716c:	f043 0307 	orr.w	r3, r3, #7
 8007170:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8007172:	4b27      	ldr	r3, [pc, #156]	@ (8007210 <SystemInit+0x108>)
 8007174:	2200      	movs	r2, #0
 8007176:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8007178:	4b25      	ldr	r3, [pc, #148]	@ (8007210 <SystemInit+0x108>)
 800717a:	2200      	movs	r2, #0
 800717c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800717e:	4b24      	ldr	r3, [pc, #144]	@ (8007210 <SystemInit+0x108>)
 8007180:	2200      	movs	r2, #0
 8007182:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8007184:	4b22      	ldr	r3, [pc, #136]	@ (8007210 <SystemInit+0x108>)
 8007186:	4a24      	ldr	r2, [pc, #144]	@ (8007218 <SystemInit+0x110>)
 8007188:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800718a:	4b21      	ldr	r3, [pc, #132]	@ (8007210 <SystemInit+0x108>)
 800718c:	4a23      	ldr	r2, [pc, #140]	@ (800721c <SystemInit+0x114>)
 800718e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8007190:	4b1f      	ldr	r3, [pc, #124]	@ (8007210 <SystemInit+0x108>)
 8007192:	4a23      	ldr	r2, [pc, #140]	@ (8007220 <SystemInit+0x118>)
 8007194:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8007196:	4b1e      	ldr	r3, [pc, #120]	@ (8007210 <SystemInit+0x108>)
 8007198:	2200      	movs	r2, #0
 800719a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800719c:	4b1c      	ldr	r3, [pc, #112]	@ (8007210 <SystemInit+0x108>)
 800719e:	4a20      	ldr	r2, [pc, #128]	@ (8007220 <SystemInit+0x118>)
 80071a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80071a2:	4b1b      	ldr	r3, [pc, #108]	@ (8007210 <SystemInit+0x108>)
 80071a4:	2200      	movs	r2, #0
 80071a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80071a8:	4b19      	ldr	r3, [pc, #100]	@ (8007210 <SystemInit+0x108>)
 80071aa:	4a1d      	ldr	r2, [pc, #116]	@ (8007220 <SystemInit+0x118>)
 80071ac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80071ae:	4b18      	ldr	r3, [pc, #96]	@ (8007210 <SystemInit+0x108>)
 80071b0:	2200      	movs	r2, #0
 80071b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80071b4:	4b16      	ldr	r3, [pc, #88]	@ (8007210 <SystemInit+0x108>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a15      	ldr	r2, [pc, #84]	@ (8007210 <SystemInit+0x108>)
 80071ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80071be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80071c0:	4b13      	ldr	r3, [pc, #76]	@ (8007210 <SystemInit+0x108>)
 80071c2:	2200      	movs	r2, #0
 80071c4:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80071c6:	4b12      	ldr	r3, [pc, #72]	@ (8007210 <SystemInit+0x108>)
 80071c8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80071cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d113      	bne.n	80071fc <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80071d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007210 <SystemInit+0x108>)
 80071d6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80071da:	4a0d      	ldr	r2, [pc, #52]	@ (8007210 <SystemInit+0x108>)
 80071dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80071e0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80071e4:	4b0f      	ldr	r3, [pc, #60]	@ (8007224 <SystemInit+0x11c>)
 80071e6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80071ea:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80071ec:	4b08      	ldr	r3, [pc, #32]	@ (8007210 <SystemInit+0x108>)
 80071ee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80071f2:	4a07      	ldr	r2, [pc, #28]	@ (8007210 <SystemInit+0x108>)
 80071f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071f8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80071fc:	bf00      	nop
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop
 8007208:	e000ed00 	.word	0xe000ed00
 800720c:	52002000 	.word	0x52002000
 8007210:	58024400 	.word	0x58024400
 8007214:	eaf6ed7f 	.word	0xeaf6ed7f
 8007218:	02020200 	.word	0x02020200
 800721c:	01ff0000 	.word	0x01ff0000
 8007220:	01010280 	.word	0x01010280
 8007224:	52004000 	.word	0x52004000

08007228 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8007228:	b480      	push	{r7}
 800722a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800722c:	4b09      	ldr	r3, [pc, #36]	@ (8007254 <ExitRun0Mode+0x2c>)
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	4a08      	ldr	r2, [pc, #32]	@ (8007254 <ExitRun0Mode+0x2c>)
 8007232:	f043 0302 	orr.w	r3, r3, #2
 8007236:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8007238:	bf00      	nop
 800723a:	4b06      	ldr	r3, [pc, #24]	@ (8007254 <ExitRun0Mode+0x2c>)
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d0f9      	beq.n	800723a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8007246:	bf00      	nop
 8007248:	bf00      	nop
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	58024800 	.word	0x58024800

08007258 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8007258:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8007294 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800725c:	f7ff ffe4 	bl	8007228 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8007260:	f7ff ff52 	bl	8007108 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007264:	480c      	ldr	r0, [pc, #48]	@ (8007298 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007266:	490d      	ldr	r1, [pc, #52]	@ (800729c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007268:	4a0d      	ldr	r2, [pc, #52]	@ (80072a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800726a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800726c:	e002      	b.n	8007274 <LoopCopyDataInit>

0800726e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800726e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007272:	3304      	adds	r3, #4

08007274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007278:	d3f9      	bcc.n	800726e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800727a:	4a0a      	ldr	r2, [pc, #40]	@ (80072a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800727c:	4c0a      	ldr	r4, [pc, #40]	@ (80072a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800727e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007280:	e001      	b.n	8007286 <LoopFillZerobss>

08007282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007284:	3204      	adds	r2, #4

08007286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007288:	d3fb      	bcc.n	8007282 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800728a:	f012 fa09 	bl	80196a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800728e:	f7fe f989 	bl	80055a4 <main>
  bx  lr
 8007292:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007294:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8007298:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800729c:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 80072a0:	0801db5c 	.word	0x0801db5c
  ldr r2, =_sbss
 80072a4:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 80072a8:	2400651c 	.word	0x2400651c

080072ac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80072ac:	e7fe      	b.n	80072ac <ADC3_IRQHandler>

080072ae <_ZN12CasualNoises14SSD1309_Driver12clearDisplayEv>:
	//==============================================================================
	//          clearDisplay()
	//
	//  CasualNoises    25/12/2024  First implementation
	//==============================================================================
	void clearDisplay()
 80072ae:	b480      	push	{r7}
 80072b0:	b085      	sub	sp, #20
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
	{
		for (uint32_t y = 0; y < cDisplayHeight; ++y)
 80072b6:	2300      	movs	r3, #0
 80072b8:	60fb      	str	r3, [r7, #12]
 80072ba:	e014      	b.n	80072e6 <_ZN12CasualNoises14SSD1309_Driver12clearDisplayEv+0x38>
			for (uint32_t x = 0; x < cDisplayWidth; ++x)
 80072bc:	2300      	movs	r3, #0
 80072be:	60bb      	str	r3, [r7, #8]
 80072c0:	e00b      	b.n	80072da <_ZN12CasualNoises14SSD1309_Driver12clearDisplayEv+0x2c>
				mBitMap[x][y] = 0x00;
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	019b      	lsls	r3, r3, #6
 80072c8:	441a      	add	r2, r3
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	4413      	add	r3, r2
 80072ce:	3304      	adds	r3, #4
 80072d0:	2200      	movs	r2, #0
 80072d2:	701a      	strb	r2, [r3, #0]
			for (uint32_t x = 0; x < cDisplayWidth; ++x)
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	3301      	adds	r3, #1
 80072d8:	60bb      	str	r3, [r7, #8]
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80072de:	d9f0      	bls.n	80072c2 <_ZN12CasualNoises14SSD1309_Driver12clearDisplayEv+0x14>
		for (uint32_t y = 0; y < cDisplayHeight; ++y)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	3301      	adds	r3, #1
 80072e4:	60fb      	str	r3, [r7, #12]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80072ea:	d9e7      	bls.n	80072bc <_ZN12CasualNoises14SSD1309_Driver12clearDisplayEv+0xe>
	}
 80072ec:	bf00      	nop
 80072ee:	bf00      	nop
 80072f0:	3714      	adds	r7, #20
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr

080072fa <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv>:
	//==============================================================================
	//          refreshDisplay()
	//
	//  CasualNoises    25/12/2024  First implementation
	//==============================================================================
	HAL_StatusTypeDef refreshDisplay()
 80072fa:	b580      	push	{r7, lr}
 80072fc:	b088      	sub	sp, #32
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
	{

		// Fill bitmap buffer with pixel data from the source bitmap
		uint32_t x = 0;
 8007302:	2300      	movs	r3, #0
 8007304:	61fb      	str	r3, [r7, #28]
		uint32_t y = 0;
 8007306:	2300      	movs	r3, #0
 8007308:	61bb      	str	r3, [r7, #24]
		for (uint32_t i = 0; i < cBitMapBufferSize; ++i)
 800730a:	2300      	movs	r3, #0
 800730c:	617b      	str	r3, [r7, #20]
 800730e:	e033      	b.n	8007378 <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv+0x7e>
		{
			uint8_t byte = 0x00;
 8007310:	2300      	movs	r3, #0
 8007312:	74fb      	strb	r3, [r7, #19]
			for (uint32_t j = 0; j < 8; ++j)
 8007314:	2300      	movs	r3, #0
 8007316:	60fb      	str	r3, [r7, #12]
 8007318:	e015      	b.n	8007346 <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv+0x4c>
			{
				byte >>= 1;
 800731a:	7cfb      	ldrb	r3, [r7, #19]
 800731c:	085b      	lsrs	r3, r3, #1
 800731e:	74fb      	strb	r3, [r7, #19]
				if (mBitMap[x][y + j])
 8007320:	69ba      	ldr	r2, [r7, #24]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	4413      	add	r3, r2
 8007326:	6879      	ldr	r1, [r7, #4]
 8007328:	69fa      	ldr	r2, [r7, #28]
 800732a:	0192      	lsls	r2, r2, #6
 800732c:	440a      	add	r2, r1
 800732e:	4413      	add	r3, r2
 8007330:	3304      	adds	r3, #4
 8007332:	781b      	ldrb	r3, [r3, #0]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d003      	beq.n	8007340 <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv+0x46>
					byte |= 0x80;
 8007338:	7cfb      	ldrb	r3, [r7, #19]
 800733a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800733e:	74fb      	strb	r3, [r7, #19]
			for (uint32_t j = 0; j < 8; ++j)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	3301      	adds	r3, #1
 8007344:	60fb      	str	r3, [r7, #12]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2b07      	cmp	r3, #7
 800734a:	d9e6      	bls.n	800731a <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv+0x20>
			}
			mBitMapBuffer[i] = byte;
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	441a      	add	r2, r3
 8007352:	f242 0304 	movw	r3, #8196	@ 0x2004
 8007356:	4413      	add	r3, r2
 8007358:	7cfa      	ldrb	r2, [r7, #19]
 800735a:	701a      	strb	r2, [r3, #0]
			x += 1;
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	3301      	adds	r3, #1
 8007360:	61fb      	str	r3, [r7, #28]
			if (x >= cDisplayWidth)
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	2b7f      	cmp	r3, #127	@ 0x7f
 8007366:	d904      	bls.n	8007372 <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv+0x78>
			{
				x = 0;
 8007368:	2300      	movs	r3, #0
 800736a:	61fb      	str	r3, [r7, #28]
				y += 8;
 800736c:	69bb      	ldr	r3, [r7, #24]
 800736e:	3308      	adds	r3, #8
 8007370:	61bb      	str	r3, [r7, #24]
		for (uint32_t i = 0; i < cBitMapBufferSize; ++i)
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	3301      	adds	r3, #1
 8007376:	617b      	str	r3, [r7, #20]
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800737e:	d3c7      	bcc.n	8007310 <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv+0x16>
			}
		}

		// Send bitmap buffer to the display
		HAL_GPIO_WritePin(mConfigDataPtr->CS_PORT, mConfigDataPtr->CS_PIN, GPIO_PIN_RESET);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	6918      	ldr	r0, [r3, #16]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	8a9b      	ldrh	r3, [r3, #20]
 800738c:	2200      	movs	r2, #0
 800738e:	4619      	mov	r1, r3
 8007390:	f007 fb08 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(mConfigDataPtr->DC_PORT, mConfigDataPtr->DC_PIN, GPIO_PIN_SET);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	6898      	ldr	r0, [r3, #8]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	899b      	ldrh	r3, [r3, #12]
 80073a0:	2201      	movs	r2, #1
 80073a2:	4619      	mov	r1, r3
 80073a4:	f007 fafe 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_StatusTypeDef res;
		res = HAL_SPI_Transmit(mConfigDataPtr->SPI, mBitMapBuffer, cBitMapBufferSize, HAL_MAX_DELAY);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	6998      	ldr	r0, [r3, #24]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f242 0104 	movw	r1, #8196	@ 0x2004
 80073b4:	4419      	add	r1, r3
 80073b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80073ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80073be:	f00a fff7 	bl	80123b0 <HAL_SPI_Transmit>
 80073c2:	4603      	mov	r3, r0
 80073c4:	72fb      	strb	r3, [r7, #11]
// ToDo: use dma for the transfert
//		res = HAL_SPI_Transmit_DMA(mConfigDataPtr->SPI, mBitMapBuffer, cBitMapBufferSize);
		HAL_GPIO_WritePin(mConfigDataPtr->CS_PORT, mConfigDataPtr->CS_PIN, GPIO_PIN_SET);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	6918      	ldr	r0, [r3, #16]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	8a9b      	ldrh	r3, [r3, #20]
 80073d2:	2201      	movs	r2, #1
 80073d4:	4619      	mov	r1, r3
 80073d6:	f007 fae5 	bl	800e9a4 <HAL_GPIO_WritePin>
		return res;
 80073da:	7afb      	ldrb	r3, [r7, #11]

	}
 80073dc:	4618      	mov	r0, r3
 80073de:	3720      	adds	r7, #32
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <_ZN12CasualNoises14SSD1309_Driver13drawCharacterEllhPKNS_5sFontENS_14eBitOperationsE>:
	//==============================================================================
	//          drawCharacter()
	//
	//  CasualNoises    27/12/2024  First implementation
	//==============================================================================
	void drawCharacter(int32_t x, int32_t y, unsigned char c, const sFont* fontPtr,
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b08a      	sub	sp, #40	@ 0x28
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	60b9      	str	r1, [r7, #8]
 80073ee:	607a      	str	r2, [r7, #4]
 80073f0:	70fb      	strb	r3, [r7, #3]
							eBitOperations op = eBitOperations::SetBitOp)
	{
		if (c < ' ')
 80073f2:	78fb      	ldrb	r3, [r7, #3]
 80073f4:	2b1f      	cmp	r3, #31
 80073f6:	d801      	bhi.n	80073fc <_ZN12CasualNoises14SSD1309_Driver13drawCharacterEllhPKNS_5sFontENS_14eBitOperationsE+0x18>
			c = ' ';
 80073f8:	2320      	movs	r3, #32
 80073fa:	70fb      	strb	r3, [r7, #3]
		if (c > '~')
 80073fc:	78fb      	ldrb	r3, [r7, #3]
 80073fe:	2b7e      	cmp	r3, #126	@ 0x7e
 8007400:	d901      	bls.n	8007406 <_ZN12CasualNoises14SSD1309_Driver13drawCharacterEllhPKNS_5sFontENS_14eBitOperationsE+0x22>
			c = ' ';
 8007402:	2320      	movs	r3, #32
 8007404:	70fb      	strb	r3, [r7, #3]
		c -= ' ';
 8007406:	78fb      	ldrb	r3, [r7, #3]
 8007408:	3b20      	subs	r3, #32
 800740a:	70fb      	strb	r3, [r7, #3]

		uint32_t width  = fontPtr->width;
 800740c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	617b      	str	r3, [r7, #20]
		uint32_t height = fontPtr->height;
 8007412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007414:	785b      	ldrb	r3, [r3, #1]
 8007416:	613b      	str	r3, [r7, #16]
		const uint16_t* pt = fontPtr->glyph + (height * c);
 8007418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741a:	1c9a      	adds	r2, r3, #2
 800741c:	78fb      	ldrb	r3, [r7, #3]
 800741e:	6939      	ldr	r1, [r7, #16]
 8007420:	fb01 f303 	mul.w	r3, r1, r3
 8007424:	005b      	lsls	r3, r3, #1
 8007426:	4413      	add	r3, r2
 8007428:	627b      	str	r3, [r7, #36]	@ 0x24
		for (uint32_t dy = 0; dy < height; ++dy)
 800742a:	2300      	movs	r3, #0
 800742c:	623b      	str	r3, [r7, #32]
 800742e:	e024      	b.n	800747a <_ZN12CasualNoises14SSD1309_Driver13drawCharacterEllhPKNS_5sFontENS_14eBitOperationsE+0x96>
		{
			uint16_t word = *pt++;
 8007430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007432:	1c9a      	adds	r2, r3, #2
 8007434:	627a      	str	r2, [r7, #36]	@ 0x24
 8007436:	881b      	ldrh	r3, [r3, #0]
 8007438:	83fb      	strh	r3, [r7, #30]
			for (uint32_t dx = 0; dx < width; ++dx)
 800743a:	2300      	movs	r3, #0
 800743c:	61bb      	str	r3, [r7, #24]
 800743e:	e012      	b.n	8007466 <_ZN12CasualNoises14SSD1309_Driver13drawCharacterEllhPKNS_5sFontENS_14eBitOperationsE+0x82>
			{
				if (word & 0x8000)
 8007440:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007444:	2b00      	cmp	r3, #0
 8007446:	da08      	bge.n	800745a <_ZN12CasualNoises14SSD1309_Driver13drawCharacterEllhPKNS_5sFontENS_14eBitOperationsE+0x76>
					drawPixel(x + dx, y, op);
 8007448:	68ba      	ldr	r2, [r7, #8]
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	4413      	add	r3, r2
 800744e:	4619      	mov	r1, r3
 8007450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	68f8      	ldr	r0, [r7, #12]
 8007456:	f7fa fa1d 	bl	8001894 <_ZN12CasualNoises14SSD1309_Driver9drawPixelEllNS_14eBitOperationsE>
				word <<= 1;
 800745a:	8bfb      	ldrh	r3, [r7, #30]
 800745c:	005b      	lsls	r3, r3, #1
 800745e:	83fb      	strh	r3, [r7, #30]
			for (uint32_t dx = 0; dx < width; ++dx)
 8007460:	69bb      	ldr	r3, [r7, #24]
 8007462:	3301      	adds	r3, #1
 8007464:	61bb      	str	r3, [r7, #24]
 8007466:	69ba      	ldr	r2, [r7, #24]
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	429a      	cmp	r2, r3
 800746c:	d3e8      	bcc.n	8007440 <_ZN12CasualNoises14SSD1309_Driver13drawCharacterEllhPKNS_5sFontENS_14eBitOperationsE+0x5c>
			}
			y += 1;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	3301      	adds	r3, #1
 8007472:	607b      	str	r3, [r7, #4]
		for (uint32_t dy = 0; dy < height; ++dy)
 8007474:	6a3b      	ldr	r3, [r7, #32]
 8007476:	3301      	adds	r3, #1
 8007478:	623b      	str	r3, [r7, #32]
 800747a:	6a3a      	ldr	r2, [r7, #32]
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	429a      	cmp	r2, r3
 8007480:	d3d6      	bcc.n	8007430 <_ZN12CasualNoises14SSD1309_Driver13drawCharacterEllhPKNS_5sFontENS_14eBitOperationsE+0x4c>
		}

	}
 8007482:	bf00      	nop
 8007484:	bf00      	nop
 8007486:	3728      	adds	r7, #40	@ 0x28
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE>:
	//==============================================================================
	//          drawText()
	//
	//  CasualNoises    27/12/2024  First implementation
	//==============================================================================
	void drawText(int32_t x, int32_t y, const char* ptr, const sFont* fontPtr,
 800748c:	b580      	push	{r7, lr}
 800748e:	b08a      	sub	sp, #40	@ 0x28
 8007490:	af02      	add	r7, sp, #8
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	607a      	str	r2, [r7, #4]
 8007498:	603b      	str	r3, [r7, #0]
							eBitOperations op = eBitOperations::SetBitOp)
	{

		uint32_t len = strlen(ptr);
 800749a:	6838      	ldr	r0, [r7, #0]
 800749c:	f7f8 ff88 	bl	80003b0 <strlen>
 80074a0:	61b8      	str	r0, [r7, #24]
		uint32_t w = fontPtr->width;
 80074a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	617b      	str	r3, [r7, #20]

		for (uint32_t i = 0; i < len; ++i)
 80074a8:	2300      	movs	r3, #0
 80074aa:	61fb      	str	r3, [r7, #28]
 80074ac:	e014      	b.n	80074d8 <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE+0x4c>
		{
			drawCharacter(x, y, ptr[i], fontPtr, op);
 80074ae:	683a      	ldr	r2, [r7, #0]
 80074b0:	69fb      	ldr	r3, [r7, #28]
 80074b2:	4413      	add	r3, r2
 80074b4:	781a      	ldrb	r2, [r3, #0]
 80074b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074b8:	9301      	str	r3, [sp, #4]
 80074ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	4613      	mov	r3, r2
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	68b9      	ldr	r1, [r7, #8]
 80074c4:	68f8      	ldr	r0, [r7, #12]
 80074c6:	f7ff ff8d 	bl	80073e4 <_ZN12CasualNoises14SSD1309_Driver13drawCharacterEllhPKNS_5sFontENS_14eBitOperationsE>
			x += w;
 80074ca:	68ba      	ldr	r2, [r7, #8]
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	4413      	add	r3, r2
 80074d0:	60bb      	str	r3, [r7, #8]
		for (uint32_t i = 0; i < len; ++i)
 80074d2:	69fb      	ldr	r3, [r7, #28]
 80074d4:	3301      	adds	r3, #1
 80074d6:	61fb      	str	r3, [r7, #28]
 80074d8:	69fa      	ldr	r2, [r7, #28]
 80074da:	69bb      	ldr	r3, [r7, #24]
 80074dc:	429a      	cmp	r2, r3
 80074de:	d3e6      	bcc.n	80074ae <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE+0x22>
		}

	}
 80074e0:	bf00      	nop
 80074e2:	bf00      	nop
 80074e4:	3720      	adds	r7, #32
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
	...

080074ec <_ZN12CasualNoises8RootPageD1Ev>:

	 RootPage() = delete;
	 RootPage(SSD1309_Driver* m_oledDriverPtr,
			  TLV_Driver* mTLV_DriverPtr,
			  PageManager* pageManagerPtr);
	virtual ~RootPage() = default;
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	4a06      	ldr	r2, [pc, #24]	@ (8007510 <_ZN12CasualNoises8RootPageD1Ev+0x24>)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	601a      	str	r2, [r3, #0]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	3310      	adds	r3, #16
 80074fe:	4618      	mov	r0, r3
 8007500:	f000 f88d 	bl	800761e <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EED1Ev>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	4618      	mov	r0, r3
 8007508:	3708      	adds	r7, #8
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	0801d66c 	.word	0x0801d66c

08007514 <_ZN12CasualNoises8RootPageD0Ev>:
 8007514:	b580      	push	{r7, lr}
 8007516:	b082      	sub	sp, #8
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f7ff ffe5 	bl	80074ec <_ZN12CasualNoises8RootPageD1Ev>
 8007522:	212c      	movs	r1, #44	@ 0x2c
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f010 f95b 	bl	80177e0 <_ZdlPvj>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4618      	mov	r0, r3
 800752e:	3708      	adds	r7, #8
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <_ZN12CasualNoises8LoadPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE>:
//
// Main page initializer
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
LoadPage::LoadPage(SSD1309_Driver* oledDriverPt,
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	60f8      	str	r0, [r7, #12]
 800753c:	60b9      	str	r1, [r7, #8]
 800753e:	607a      	str	r2, [r7, #4]
 8007540:	603b      	str	r3, [r7, #0]
				   TLV_Driver* TLV_DriverPtr,
				   PageManager* pageManagerPtr) :
	RootPage(oledDriverPt, TLV_DriverPtr, pageManagerPtr)
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	68b9      	ldr	r1, [r7, #8]
 800754a:	f001 f949 	bl	80087e0 <_ZN12CasualNoises8RootPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE>
 800754e:	4a04      	ldr	r2, [pc, #16]	@ (8007560 <_ZN12CasualNoises8LoadPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE+0x2c>)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	601a      	str	r2, [r3, #0]
	}
	uint32_t stateIndex    	= TLV_DriverPtr->findNextTLV ((uint32_t)tag, 0);									// ToDo remove debug lines
	uint32_t stateCnt		= TLV_DriverPtr->readTLV_Bytes(stateIndex, sizeof(sLoadPageState), (uint32_t*) &mPageState);
	UNUSED(stateCnt);
*/
}
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	4618      	mov	r0, r3
 8007558:	3710      	adds	r7, #16
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	0801d64c 	.word	0x0801d64c

08007564 <_ZN12CasualNoises8LoadPage5paintERNS_8GraphicsE>:
// 	Show main page
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
void LoadPage::paint(Graphics& g)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af02      	add	r7, sp, #8
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]

	// ToDo: implement this
	m_oledDriverPtr->clearDisplay();
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	4618      	mov	r0, r3
 8007574:	f7ff fe9b 	bl	80072ae <_ZN12CasualNoises14SSD1309_Driver12clearDisplayEv>
	m_oledDriverPtr->drawRect(0, 0, 127, 63);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6858      	ldr	r0, [r3, #4]
 800757c:	2300      	movs	r3, #0
 800757e:	9301      	str	r3, [sp, #4]
 8007580:	233f      	movs	r3, #63	@ 0x3f
 8007582:	9300      	str	r3, [sp, #0]
 8007584:	237f      	movs	r3, #127	@ 0x7f
 8007586:	2200      	movs	r2, #0
 8007588:	2100      	movs	r1, #0
 800758a:	f7fa f9cb 	bl	8001924 <_ZN12CasualNoises14SSD1309_Driver8drawRectEssttNS_14eBitOperationsE>
	m_oledDriverPtr->drawText(10, 10, "CasualNoises", &CasualNoises::font_7x10);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6858      	ldr	r0, [r3, #4]
 8007592:	2300      	movs	r3, #0
 8007594:	9301      	str	r3, [sp, #4]
 8007596:	4b0d      	ldr	r3, [pc, #52]	@ (80075cc <_ZN12CasualNoises8LoadPage5paintERNS_8GraphicsE+0x68>)
 8007598:	9300      	str	r3, [sp, #0]
 800759a:	4b0d      	ldr	r3, [pc, #52]	@ (80075d0 <_ZN12CasualNoises8LoadPage5paintERNS_8GraphicsE+0x6c>)
 800759c:	220a      	movs	r2, #10
 800759e:	210a      	movs	r1, #10
 80075a0:	f7ff ff74 	bl	800748c <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE>
	m_oledDriverPtr->drawText(20, 30, "Load Page", &CasualNoises::font_11x18);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6858      	ldr	r0, [r3, #4]
 80075a8:	2300      	movs	r3, #0
 80075aa:	9301      	str	r3, [sp, #4]
 80075ac:	4b09      	ldr	r3, [pc, #36]	@ (80075d4 <_ZN12CasualNoises8LoadPage5paintERNS_8GraphicsE+0x70>)
 80075ae:	9300      	str	r3, [sp, #0]
 80075b0:	4b09      	ldr	r3, [pc, #36]	@ (80075d8 <_ZN12CasualNoises8LoadPage5paintERNS_8GraphicsE+0x74>)
 80075b2:	221e      	movs	r2, #30
 80075b4:	2114      	movs	r1, #20
 80075b6:	f7ff ff69 	bl	800748c <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE>
	m_oledDriverPtr->refreshDisplay();
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	685b      	ldr	r3, [r3, #4]
 80075be:	4618      	mov	r0, r3
 80075c0:	f7ff fe9b 	bl	80072fa <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv>

}
 80075c4:	bf00      	nop
 80075c6:	3708      	adds	r7, #8
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	0801c140 	.word	0x0801c140
 80075d0:	0801bfb0 	.word	0x0801bfb0
 80075d4:	0801c8b0 	.word	0x0801c8b0
 80075d8:	0801bfc0 	.word	0x0801bfc0

080075dc <_ZN12CasualNoises8LoadPage7resizedEv>:
// 	Set size and location of all components in the page
//
//  CasualNoises    26/12/2025  First implementation
//==============================================================================
void LoadPage::resized()
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]

}
 80075e4:	bf00      	nop
 80075e6:	370c      	adds	r7, #12
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr

080075f0 <_ZN12CasualNoises8LoadPage11saveContextEv>:
// 	Save context to flash
//
//  CasualNoises    26/12/2025  First implementation
//==============================================================================
void LoadPage::saveContext()
{
 80075f0:	b480      	push	{r7}
 80075f2:	b083      	sub	sp, #12
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]

}
 80075f8:	bf00      	nop
 80075fa:	370c      	adds	r7, #12
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <_ZN12CasualNoises8LoadPage14handleUI_eventEPNS_18sIncommingUI_EventEb>:
// Handle UI events for this page
//
//  CasualNoises    25/12/2025  First implementation
//==============================================================================
void LoadPage::handleUI_event(sIncommingUI_Event* uiEvent, bool altState)
{
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	4613      	mov	r3, r2
 8007610:	71fb      	strb	r3, [r7, #7]

}
 8007612:	bf00      	nop
 8007614:	3714      	adds	r7, #20
 8007616:	46bd      	mov	sp, r7
 8007618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761c:	4770      	bx	lr

0800761e <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 800761e:	b5b0      	push	{r4, r5, r7, lr}
 8007620:	b086      	sub	sp, #24
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681d      	ldr	r5, [r3, #0]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4618      	mov	r0, r3
 8007632:	f000 f839 	bl	80076a8 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE19_M_get_Tp_allocatorEv>
 8007636:	4603      	mov	r3, r0
 8007638:	617d      	str	r5, [r7, #20]
 800763a:	613c      	str	r4, [r7, #16]
 800763c:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 800763e:	6939      	ldr	r1, [r7, #16]
 8007640:	6978      	ldr	r0, [r7, #20]
 8007642:	f000 f855 	bl	80076f0 <_ZSt8_DestroyIPPN12CasualNoises9ComponentEEvT_S4_>
    }
 8007646:	bf00      	nop
      }
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	4618      	mov	r0, r3
 800764c:	f000 f813 	bl	8007676 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EED1Ev>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	4618      	mov	r0, r3
 8007654:	3718      	adds	r7, #24
 8007656:	46bd      	mov	sp, r7
 8007658:	bdb0      	pop	{r4, r5, r7, pc}

0800765a <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 800765a:	b580      	push	{r7, lr}
 800765c:	b084      	sub	sp, #16
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	60fb      	str	r3, [r7, #12]
 8007666:	68f8      	ldr	r0, [r7, #12]
 8007668:	f000 f84f 	bl	800770a <_ZNSt15__new_allocatorIPN12CasualNoises9ComponentEED1Ev>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4618      	mov	r0, r3
 8007670:	3710      	adds	r7, #16
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}

08007676 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8007676:	b580      	push	{r7, lr}
 8007678:	b082      	sub	sp, #8
 800767a:	af00      	add	r7, sp, #0
 800767c:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	689a      	ldr	r2, [r3, #8]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	1ad3      	subs	r3, r2, r3
 800768c:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 800768e:	461a      	mov	r2, r3
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 f814 	bl	80076be <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE13_M_deallocateEPS2_j>
      }
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4618      	mov	r0, r3
 800769a:	f7ff ffde 	bl	800765a <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE12_Vector_implD1Ev>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4618      	mov	r0, r3
 80076a2:	3708      	adds	r7, #8
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80076a8:	b480      	push	{r7}
 80076aa:	b083      	sub	sp, #12
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4618      	mov	r0, r3
 80076b4:	370c      	adds	r7, #12
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr

080076be <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE13_M_deallocateEPS2_j>:
      _M_deallocate(pointer __p, size_t __n)
 80076be:	b580      	push	{r7, lr}
 80076c0:	b088      	sub	sp, #32
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	60f8      	str	r0, [r7, #12]
 80076c6:	60b9      	str	r1, [r7, #8]
 80076c8:	607a      	str	r2, [r7, #4]
	if (__p)
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00b      	beq.n	80076e8 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE13_M_deallocateEPS2_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	61fb      	str	r3, [r7, #28]
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	61bb      	str	r3, [r7, #24]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 80076dc:	697a      	ldr	r2, [r7, #20]
 80076de:	69b9      	ldr	r1, [r7, #24]
 80076e0:	69f8      	ldr	r0, [r7, #28]
 80076e2:	f000 f828 	bl	8007736 <_ZNSt15__new_allocatorIPN12CasualNoises9ComponentEE10deallocateEPS2_j>
 80076e6:	bf00      	nop
      }
 80076e8:	bf00      	nop
 80076ea:	3720      	adds	r7, #32
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <_ZSt8_DestroyIPPN12CasualNoises9ComponentEEvT_S4_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b082      	sub	sp, #8
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 80076fa:	6839      	ldr	r1, [r7, #0]
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 f80f 	bl	8007720 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPN12CasualNoises9ComponentEEEvT_S6_>
    }
 8007702:	bf00      	nop
 8007704:	3708      	adds	r7, #8
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}

0800770a <_ZNSt15__new_allocatorIPN12CasualNoises9ComponentEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800770a:	b480      	push	{r7}
 800770c:	b083      	sub	sp, #12
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4618      	mov	r0, r3
 8007716:	370c      	adds	r7, #12
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPN12CasualNoises9ComponentEEEvT_S6_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8007720:	b480      	push	{r7}
 8007722:	b083      	sub	sp, #12
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
 800772a:	bf00      	nop
 800772c:	370c      	adds	r7, #12
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr

08007736 <_ZNSt15__new_allocatorIPN12CasualNoises9ComponentEE10deallocateEPS2_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8007736:	b580      	push	{r7, lr}
 8007738:	b084      	sub	sp, #16
 800773a:	af00      	add	r7, sp, #0
 800773c:	60f8      	str	r0, [r7, #12]
 800773e:	60b9      	str	r1, [r7, #8]
 8007740:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	4619      	mov	r1, r3
 8007748:	68b8      	ldr	r0, [r7, #8]
 800774a:	f010 f849 	bl	80177e0 <_ZdlPvj>
      }
 800774e:	bf00      	nop
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
	...

08007758 <_ZN12CasualNoises8LoadPageD1Ev>:

	 LoadPage() = default;
	 LoadPage(SSD1309_Driver* m_oledDriverPtr,
			  TLV_Driver* mTLV_DriverPtr,
			  PageManager* pageManagerPtr);
	~LoadPage() = default;
 8007758:	b580      	push	{r7, lr}
 800775a:	b082      	sub	sp, #8
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
 8007760:	4a05      	ldr	r2, [pc, #20]	@ (8007778 <_ZN12CasualNoises8LoadPageD1Ev+0x20>)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	601a      	str	r2, [r3, #0]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	4618      	mov	r0, r3
 800776a:	f7ff febf 	bl	80074ec <_ZN12CasualNoises8RootPageD1Ev>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4618      	mov	r0, r3
 8007772:	3708      	adds	r7, #8
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}
 8007778:	0801d64c 	.word	0x0801d64c

0800777c <_ZN12CasualNoises8LoadPageD0Ev>:
 800777c:	b580      	push	{r7, lr}
 800777e:	b082      	sub	sp, #8
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f7ff ffe7 	bl	8007758 <_ZN12CasualNoises8LoadPageD1Ev>
 800778a:	212c      	movs	r1, #44	@ 0x2c
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f010 f827 	bl	80177e0 <_ZdlPvj>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4618      	mov	r0, r3
 8007796:	3708      	adds	r7, #8
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <_ZL8CN_Delayv>:
{
 800779c:	b480      	push	{r7}
 800779e:	b085      	sub	sp, #20
 80077a0:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80077a2:	2300      	movs	r3, #0
 80077a4:	60bb      	str	r3, [r7, #8]
 80077a6:	e00e      	b.n	80077c6 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 80077a8:	2300      	movs	r3, #0
 80077aa:	607b      	str	r3, [r7, #4]
 80077ac:	e005      	b.n	80077ba <_ZL8CN_Delayv+0x1e>
			++cnt;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	3301      	adds	r3, #1
 80077b2:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	3301      	adds	r3, #1
 80077b8:	607b      	str	r3, [r7, #4]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b09      	cmp	r3, #9
 80077be:	d9f6      	bls.n	80077ae <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	3301      	adds	r3, #1
 80077c4:	60bb      	str	r3, [r7, #8]
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	4a04      	ldr	r2, [pc, #16]	@ (80077dc <_ZL8CN_Delayv+0x40>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d9ec      	bls.n	80077a8 <_ZL8CN_Delayv+0xc>
}
 80077ce:	bf00      	nop
 80077d0:	bf00      	nop
 80077d2:	3714      	adds	r7, #20
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr
 80077dc:	000f423f 	.word	0x000f423f

080077e0 <_ZL14CN_ReportFault11eErrorCodes>:
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b084      	sub	sp, #16
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 80077e8:	f00e fa80 	bl	8015cec <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f003 0301 	and.w	r3, r3, #1
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d005      	beq.n	8007806 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 80077fa:	2200      	movs	r2, #0
 80077fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007800:	4818      	ldr	r0, [pc, #96]	@ (8007864 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8007802:	f007 f8cf 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	f003 0302 	and.w	r3, r3, #2
 800780c:	2b00      	cmp	r3, #0
 800780e:	d005      	beq.n	800781c <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8007810:	2200      	movs	r2, #0
 8007812:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007816:	4813      	ldr	r0, [pc, #76]	@ (8007864 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8007818:	f007 f8c4 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f003 0304 	and.w	r3, r3, #4
 8007822:	2b00      	cmp	r3, #0
 8007824:	d004      	beq.n	8007830 <_ZL14CN_ReportFault11eErrorCodes+0x50>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8007826:	2200      	movs	r2, #0
 8007828:	2120      	movs	r1, #32
 800782a:	480f      	ldr	r0, [pc, #60]	@ (8007868 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 800782c:	f007 f8ba 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f003 0308 	and.w	r3, r3, #8
 8007836:	2b00      	cmp	r3, #0
 8007838:	d004      	beq.n	8007844 <_ZL14CN_ReportFault11eErrorCodes+0x64>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 800783a:	2200      	movs	r2, #0
 800783c:	2140      	movs	r1, #64	@ 0x40
 800783e:	480a      	ldr	r0, [pc, #40]	@ (8007868 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8007840:	f007 f8b0 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 8007844:	f7ff ffaa 	bl	800779c <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8007848:	2201      	movs	r2, #1
 800784a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800784e:	4805      	ldr	r0, [pc, #20]	@ (8007864 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8007850:	f007 f8a8 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8007854:	2201      	movs	r2, #1
 8007856:	2160      	movs	r1, #96	@ 0x60
 8007858:	4803      	ldr	r0, [pc, #12]	@ (8007868 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 800785a:	f007 f8a3 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 800785e:	f7ff ff9d 	bl	800779c <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8007862:	e7c5      	b.n	80077f0 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8007864:	58020400 	.word	0x58020400
 8007868:	58021000 	.word	0x58021000

0800786c <_ZN12CasualNoises6StringC1EPc>:
	String(char* string)
 800786c:	b580      	push	{r7, lr}
 800786e:	b08c      	sub	sp, #48	@ 0x30
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
 8007874:	6039      	str	r1, [r7, #0]
	{
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	601a      	str	r2, [r3, #0]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	809a      	strh	r2, [r3, #4]
 8007882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007886:	62bb      	str	r3, [r7, #40]	@ 0x28
		std::string str (string);
 8007888:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800788c:	f107 030c 	add.w	r3, r7, #12
 8007890:	6839      	ldr	r1, [r7, #0]
 8007892:	4618      	mov	r0, r3
 8007894:	f010 f838 	bl	8017908 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8007898:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800789c:	4618      	mov	r0, r3
 800789e:	f000 fac1 	bl	8007e24 <_ZNSt15__new_allocatorIcED1Ev>
		mStringLength = str.length();
 80078a2:	f107 030c 	add.w	r3, r7, #12
 80078a6:	4618      	mov	r0, r3
 80078a8:	f010 f810 	bl	80178cc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80078ac:	4603      	mov	r3, r0
 80078ae:	b29a      	uxth	r2, r3
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	809a      	strh	r2, [r3, #4]
		mStringPtr = (char*)pvPortMalloc(mStringLength);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	889b      	ldrh	r3, [r3, #4]
 80078b8:	4618      	mov	r0, r3
 80078ba:	f00f fd97 	bl	80173ec <pvPortMalloc>
 80078be:	4602      	mov	r2, r0
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	601a      	str	r2, [r3, #0]
		if (mStringPtr == nullptr) CN_ReportFault(eErrorCodes::unknowError);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d102      	bne.n	80078d2 <_ZN12CasualNoises6StringC1EPc+0x66>
 80078cc:	2001      	movs	r0, #1
 80078ce:	f7ff ff87 	bl	80077e0 <_ZL14CN_ReportFault11eErrorCodes>
		for (uint16_t i = 0; i < mStringLength; ++i)
 80078d2:	2300      	movs	r3, #0
 80078d4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80078d6:	e00b      	b.n	80078f0 <_ZN12CasualNoises6StringC1EPc+0x84>
			mStringPtr[i] = string[i];
 80078d8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80078da:	683a      	ldr	r2, [r7, #0]
 80078dc:	441a      	add	r2, r3
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6819      	ldr	r1, [r3, #0]
 80078e2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80078e4:	440b      	add	r3, r1
 80078e6:	7812      	ldrb	r2, [r2, #0]
 80078e8:	701a      	strb	r2, [r3, #0]
		for (uint16_t i = 0; i < mStringLength; ++i)
 80078ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80078ec:	3301      	adds	r3, #1
 80078ee:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	889b      	ldrh	r3, [r3, #4]
 80078f4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d3ee      	bcc.n	80078d8 <_ZN12CasualNoises6StringC1EPc+0x6c>
	}
 80078fa:	f107 030c 	add.w	r3, r7, #12
 80078fe:	4618      	mov	r0, r3
 8007900:	f00f ffde 	bl	80178c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4618      	mov	r0, r3
 8007908:	3730      	adds	r7, #48	@ 0x30
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
	...

08007910 <_ZN12CasualNoises6StringC1Ef>:
    String(float in)
 8007910:	b580      	push	{r7, lr}
 8007912:	b08c      	sub	sp, #48	@ 0x30
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	ed87 0a00 	vstr	s0, [r7]
    {
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	601a      	str	r2, [r3, #0]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	809a      	strh	r2, [r3, #4]
    	sprintf(tmp, "%f", in);
 8007928:	edd7 7a00 	vldr	s15, [r7]
 800792c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8007930:	ec53 2b17 	vmov	r2, r3, d7
 8007934:	4924      	ldr	r1, [pc, #144]	@ (80079c8 <_ZN12CasualNoises6StringC1Ef+0xb8>)
 8007936:	4825      	ldr	r0, [pc, #148]	@ (80079cc <_ZN12CasualNoises6StringC1Ef+0xbc>)
 8007938:	f010 ff08 	bl	801874c <siprintf>
 800793c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007940:	62bb      	str	r3, [r7, #40]	@ 0x28
    	std::string str (tmp);
 8007942:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8007946:	f107 030c 	add.w	r3, r7, #12
 800794a:	4920      	ldr	r1, [pc, #128]	@ (80079cc <_ZN12CasualNoises6StringC1Ef+0xbc>)
 800794c:	4618      	mov	r0, r3
 800794e:	f00f ffdb 	bl	8017908 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8007952:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007956:	4618      	mov	r0, r3
 8007958:	f000 fa64 	bl	8007e24 <_ZNSt15__new_allocatorIcED1Ev>
		mStringLength = str.length();
 800795c:	f107 030c 	add.w	r3, r7, #12
 8007960:	4618      	mov	r0, r3
 8007962:	f00f ffb3 	bl	80178cc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8007966:	4603      	mov	r3, r0
 8007968:	b29a      	uxth	r2, r3
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	809a      	strh	r2, [r3, #4]
		mStringPtr = (char*)pvPortMalloc(mStringLength);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	889b      	ldrh	r3, [r3, #4]
 8007972:	4618      	mov	r0, r3
 8007974:	f00f fd3a 	bl	80173ec <pvPortMalloc>
 8007978:	4602      	mov	r2, r0
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	601a      	str	r2, [r3, #0]
		if (mStringPtr == nullptr)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d102      	bne.n	800798c <_ZN12CasualNoises6StringC1Ef+0x7c>
 	 	 	 CN_ReportFault(eErrorCodes::unknowError);
 8007986:	2001      	movs	r0, #1
 8007988:	f7ff ff2a 	bl	80077e0 <_ZL14CN_ReportFault11eErrorCodes>
		for (uint16_t i = 0; i < mStringLength; ++i)
 800798c:	2300      	movs	r3, #0
 800798e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007990:	e00a      	b.n	80079a8 <_ZN12CasualNoises6StringC1Ef+0x98>
			mStringPtr[i] = tmp[i];
 8007992:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6819      	ldr	r1, [r3, #0]
 8007998:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800799a:	440b      	add	r3, r1
 800799c:	490b      	ldr	r1, [pc, #44]	@ (80079cc <_ZN12CasualNoises6StringC1Ef+0xbc>)
 800799e:	5c8a      	ldrb	r2, [r1, r2]
 80079a0:	701a      	strb	r2, [r3, #0]
		for (uint16_t i = 0; i < mStringLength; ++i)
 80079a2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80079a4:	3301      	adds	r3, #1
 80079a6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	889b      	ldrh	r3, [r3, #4]
 80079ac:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d3ef      	bcc.n	8007992 <_ZN12CasualNoises6StringC1Ef+0x82>
    }
 80079b2:	f107 030c 	add.w	r3, r7, #12
 80079b6:	4618      	mov	r0, r3
 80079b8:	f00f ff82 	bl	80178c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4618      	mov	r0, r3
 80079c0:	3730      	adds	r7, #48	@ 0x30
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	0801bfcc 	.word	0x0801bfcc
 80079cc:	24001990 	.word	0x24001990

080079d0 <_ZNK12CasualNoises6StringplES0_>:
    String operator+ (const String other) const noexcept
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b086      	sub	sp, #24
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
    	uint16_t length = mStringLength + other.mStringLength;
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	889a      	ldrh	r2, [r3, #4]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	889b      	ldrh	r3, [r3, #4]
 80079e4:	4413      	add	r3, r2
 80079e6:	827b      	strh	r3, [r7, #18]
    	String tmp = String();
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2200      	movs	r2, #0
 80079ec:	601a      	str	r2, [r3, #0]
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2200      	movs	r2, #0
 80079f2:	809a      	strh	r2, [r3, #4]
 80079f4:	68f8      	ldr	r0, [r7, #12]
 80079f6:	f7fa fa35 	bl	8001e64 <_ZN12CasualNoises6StringC1Ev>
    	tmp.mStringPtr = (char*)pvPortMalloc(length);
 80079fa:	8a7b      	ldrh	r3, [r7, #18]
 80079fc:	4618      	mov	r0, r3
 80079fe:	f00f fcf5 	bl	80173ec <pvPortMalloc>
 8007a02:	4602      	mov	r2, r0
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	601a      	str	r2, [r3, #0]
    	tmp.mStringLength = length;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	8a7a      	ldrh	r2, [r7, #18]
 8007a0c:	809a      	strh	r2, [r3, #4]
		for (i = 0; i < mStringLength; ++i)
 8007a0e:	2300      	movs	r3, #0
 8007a10:	82fb      	strh	r3, [r7, #22]
 8007a12:	e00c      	b.n	8007a2e <_ZNK12CasualNoises6StringplES0_+0x5e>
			tmp.mStringPtr[i] = mStringPtr[i];
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	8afb      	ldrh	r3, [r7, #22]
 8007a1a:	441a      	add	r2, r3
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	6819      	ldr	r1, [r3, #0]
 8007a20:	8afb      	ldrh	r3, [r7, #22]
 8007a22:	440b      	add	r3, r1
 8007a24:	7812      	ldrb	r2, [r2, #0]
 8007a26:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < mStringLength; ++i)
 8007a28:	8afb      	ldrh	r3, [r7, #22]
 8007a2a:	3301      	adds	r3, #1
 8007a2c:	82fb      	strh	r3, [r7, #22]
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	889b      	ldrh	r3, [r3, #4]
 8007a32:	8afa      	ldrh	r2, [r7, #22]
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d3ed      	bcc.n	8007a14 <_ZNK12CasualNoises6StringplES0_+0x44>
		for (uint16_t j = 0; j < other.mStringLength; ++i, ++j)
 8007a38:	2300      	movs	r3, #0
 8007a3a:	82bb      	strh	r3, [r7, #20]
 8007a3c:	e00f      	b.n	8007a5e <_ZNK12CasualNoises6StringplES0_+0x8e>
			tmp.mStringPtr[i] = other.mStringPtr[j];
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	8abb      	ldrh	r3, [r7, #20]
 8007a44:	441a      	add	r2, r3
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	6819      	ldr	r1, [r3, #0]
 8007a4a:	8afb      	ldrh	r3, [r7, #22]
 8007a4c:	440b      	add	r3, r1
 8007a4e:	7812      	ldrb	r2, [r2, #0]
 8007a50:	701a      	strb	r2, [r3, #0]
		for (uint16_t j = 0; j < other.mStringLength; ++i, ++j)
 8007a52:	8afb      	ldrh	r3, [r7, #22]
 8007a54:	3301      	adds	r3, #1
 8007a56:	82fb      	strh	r3, [r7, #22]
 8007a58:	8abb      	ldrh	r3, [r7, #20]
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	82bb      	strh	r3, [r7, #20]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	889b      	ldrh	r3, [r3, #4]
 8007a62:	8aba      	ldrh	r2, [r7, #20]
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d3ea      	bcc.n	8007a3e <_ZNK12CasualNoises6StringplES0_+0x6e>
    	return tmp;
 8007a68:	bf00      	nop
    }
 8007a6a:	68f8      	ldr	r0, [r7, #12]
 8007a6c:	3718      	adds	r7, #24
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}
	...

08007a74 <_ZN12CasualNoises8MainPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE>:
//
// Main page initializer
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
MainPage::MainPage(SSD1309_Driver* oledDriverPt,
 8007a74:	b590      	push	{r4, r7, lr}
 8007a76:	b095      	sub	sp, #84	@ 0x54
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	607a      	str	r2, [r7, #4]
 8007a80:	603b      	str	r3, [r7, #0]
				   TLV_Driver* TLV_DriverPtr,
				   PageManager* pageManagerPtr) :
		RootPage(oledDriverPt, TLV_DriverPtr, pageManagerPtr)
 8007a82:	68f8      	ldr	r0, [r7, #12]
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	68b9      	ldr	r1, [r7, #8]
 8007a8a:	f000 fea9 	bl	80087e0 <_ZN12CasualNoises8RootPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE>
 8007a8e:	4a54      	ldr	r2, [pc, #336]	@ (8007be0 <_ZN12CasualNoises8MainPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE+0x16c>)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	601a      	str	r2, [r3, #0]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2200      	movs	r2, #0
 8007a98:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	631a      	str	r2, [r3, #48]	@ 0x30
//	m_oledDriverPtr (oledDriverPt),
//	mTLV_DriverPtr (TLV_DriverPtr)
{

	// Create a border component
	mBoxPtr = new Box(String((char*)"Border"));
 8007aa0:	2020      	movs	r0, #32
 8007aa2:	f00f fe9f 	bl	80177e4 <_Znwj>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	461c      	mov	r4, r3
 8007aaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007aae:	494d      	ldr	r1, [pc, #308]	@ (8007be4 <_ZN12CasualNoises8MainPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE+0x170>)
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f7ff fedb 	bl	800786c <_ZN12CasualNoises6StringC1EPc>
 8007ab6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007aba:	4619      	mov	r1, r3
 8007abc:	4620      	mov	r0, r4
 8007abe:	f7fa f93b 	bl	8001d38 <_ZN12CasualNoises3BoxC1ENS_6StringE>
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	62dc      	str	r4, [r3, #44]	@ 0x2c
 8007ac6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007aca:	4618      	mov	r0, r3
 8007acc:	f7fa f906 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
	addAndMakeVisible(mBoxPtr);
 8007ad0:	68fa      	ldr	r2, [r7, #12]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad6:	4619      	mov	r1, r3
 8007ad8:	4610      	mov	r0, r2
 8007ada:	f000 fefa 	bl	80088d2 <_ZN12CasualNoises8RootPage17addAndMakeVisibleEPNS_9ComponentE>

	// Create ComboBox
	mComboBoxPtr = new ComboBox(String((char*)"ComboBox"));
 8007ade:	2030      	movs	r0, #48	@ 0x30
 8007ae0:	f00f fe80 	bl	80177e4 <_Znwj>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	461c      	mov	r4, r3
 8007ae8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007aec:	493e      	ldr	r1, [pc, #248]	@ (8007be8 <_ZN12CasualNoises8MainPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE+0x174>)
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7ff febc 	bl	800786c <_ZN12CasualNoises6StringC1EPc>
 8007af4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007af8:	4619      	mov	r1, r3
 8007afa:	4620      	mov	r0, r4
 8007afc:	f7fa fa18 	bl	8001f30 <_ZN12CasualNoises8ComboBoxC1ENS_6StringE>
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	631c      	str	r4, [r3, #48]	@ 0x30
 8007b04:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f7fa f8e7 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
	for (uint32_t i = 1; i <= 10; ++i)
 8007b0e:	2301      	movs	r3, #1
 8007b10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b12:	e04f      	b.n	8007bb4 <_ZN12CasualNoises8MainPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE+0x140>
	{
		String no(i);
 8007b14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b16:	ee07 3a90 	vmov	s15, r3
 8007b1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b1e:	f107 031c 	add.w	r3, r7, #28
 8007b22:	eeb0 0a67 	vmov.f32	s0, s15
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7ff fef2 	bl	8007910 <_ZN12CasualNoises6StringC1Ef>
		String text = (String((char*)"Item ")) + no;
 8007b2c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007b30:	492e      	ldr	r1, [pc, #184]	@ (8007bec <_ZN12CasualNoises8MainPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE+0x178>)
 8007b32:	4618      	mov	r0, r3
 8007b34:	f7ff fe9a 	bl	800786c <_ZN12CasualNoises6StringC1EPc>
 8007b38:	f107 021c 	add.w	r2, r7, #28
 8007b3c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8007b40:	4611      	mov	r1, r2
 8007b42:	4618      	mov	r0, r3
 8007b44:	f7fa f899 	bl	8001c7a <_ZN12CasualNoises6StringC1ERKS0_>
 8007b48:	f107 0314 	add.w	r3, r7, #20
 8007b4c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8007b50:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8007b54:	4618      	mov	r0, r3
 8007b56:	f7ff ff3b 	bl	80079d0 <_ZNK12CasualNoises6StringplES0_>
 8007b5a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f7fa f8bc 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
 8007b64:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7fa f8b7 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
		mComboBoxPtr->addItem(text, i);
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8007b72:	f107 0214 	add.w	r2, r7, #20
 8007b76:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8007b7a:	4611      	mov	r1, r2
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f7fa f87c 	bl	8001c7a <_ZN12CasualNoises6StringC1ERKS0_>
 8007b82:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8007b86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007b88:	4619      	mov	r1, r3
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f7fa fa80 	bl	8002090 <_ZN12CasualNoises8ComboBox7addItemENS_6StringEm>
 8007b90:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7fa f8a1 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
	}
 8007b9a:	f107 0314 	add.w	r3, r7, #20
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7fa f89c 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
 8007ba4:	f107 031c 	add.w	r3, r7, #28
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f7fa f897 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
	for (uint32_t i = 1; i <= 10; ++i)
 8007bae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bb6:	2b0a      	cmp	r3, #10
 8007bb8:	d9ac      	bls.n	8007b14 <_ZN12CasualNoises8MainPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE+0xa0>
//	mComboBoxPtr->addItem((String((char*)"Item 1")), 1);
//	mComboBoxPtr->addItem((String((char*)"Item 2")), 2);
	mComboBoxPtr->setFont(&font_7x10);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bbe:	490c      	ldr	r1, [pc, #48]	@ (8007bf0 <_ZN12CasualNoises8MainPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE+0x17c>)
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7fa fa29 	bl	8002018 <_ZN12CasualNoises8ComboBox7setFontEPKNS_5sFontE>
	addAndMakeVisible(mComboBoxPtr);
 8007bc6:	68fa      	ldr	r2, [r7, #12]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bcc:	4619      	mov	r1, r3
 8007bce:	4610      	mov	r0, r2
 8007bd0:	f000 fe7f 	bl	80088d2 <_ZN12CasualNoises8RootPage17addAndMakeVisibleEPNS_9ComponentE>

}
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3754      	adds	r7, #84	@ 0x54
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd90      	pop	{r4, r7, pc}
 8007bde:	bf00      	nop
 8007be0:	0801d68c 	.word	0x0801d68c
 8007be4:	0801bfd0 	.word	0x0801bfd0
 8007be8:	0801bfd8 	.word	0x0801bfd8
 8007bec:	0801bfe4 	.word	0x0801bfe4
 8007bf0:	0801c140 	.word	0x0801c140

08007bf4 <_ZN12CasualNoises9ComponentD1Ev>:
	~Component() = default;
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b082      	sub	sp, #8
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	4a06      	ldr	r2, [pc, #24]	@ (8007c18 <_ZN12CasualNoises9ComponentD1Ev+0x24>)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	601a      	str	r2, [r3, #0]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	3304      	adds	r3, #4
 8007c06:	4618      	mov	r0, r3
 8007c08:	f7fa f868 	bl	8001cdc <_ZN12CasualNoises6StringD1Ev>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3708      	adds	r7, #8
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	bf00      	nop
 8007c18:	0801c13c 	.word	0x0801c13c

08007c1c <_ZN12CasualNoises8ComboBoxD1Ev>:
class ComboBox final : public Component
{
public:
	 ComboBox() = delete;
	 ComboBox(String name);
	~ComboBox() = default;
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b082      	sub	sp, #8
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	4a08      	ldr	r2, [pc, #32]	@ (8007c48 <_ZN12CasualNoises8ComboBoxD1Ev+0x2c>)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	3324      	adds	r3, #36	@ 0x24
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f000 f8c8 	bl	8007dc4 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EED1Ev>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	4618      	mov	r0, r3
 8007c38:	f7ff ffdc 	bl	8007bf4 <_ZN12CasualNoises9ComponentD1Ev>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3708      	adds	r7, #8
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop
 8007c48:	0801c130 	.word	0x0801c130

08007c4c <_ZN12CasualNoises3BoxD1Ev>:
class Box final : public Component
{
public:
	 Box() = delete;
	 Box(String name);
	~Box() = default;
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b082      	sub	sp, #8
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	4a05      	ldr	r2, [pc, #20]	@ (8007c6c <_ZN12CasualNoises3BoxD1Ev+0x20>)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	601a      	str	r2, [r3, #0]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f7ff ffc9 	bl	8007bf4 <_ZN12CasualNoises9ComponentD1Ev>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	4618      	mov	r0, r3
 8007c66:	3708      	adds	r7, #8
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}
 8007c6c:	0801c124 	.word	0x0801c124

08007c70 <_ZN12CasualNoises8MainPageD1Ev>:

MainPage::~MainPage()
 8007c70:	b590      	push	{r4, r7, lr}
 8007c72:	b083      	sub	sp, #12
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	4a14      	ldr	r2, [pc, #80]	@ (8007ccc <_ZN12CasualNoises8MainPageD1Ev+0x5c>)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	601a      	str	r2, [r3, #0]
{
	if (mComboBoxPtr != nullptr)	delete mComboBoxPtr;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00a      	beq.n	8007c9c <_ZN12CasualNoises8MainPageD1Ev+0x2c>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8007c8a:	2c00      	cmp	r4, #0
 8007c8c:	d006      	beq.n	8007c9c <_ZN12CasualNoises8MainPageD1Ev+0x2c>
 8007c8e:	4620      	mov	r0, r4
 8007c90:	f7ff ffc4 	bl	8007c1c <_ZN12CasualNoises8ComboBoxD1Ev>
 8007c94:	2130      	movs	r1, #48	@ 0x30
 8007c96:	4620      	mov	r0, r4
 8007c98:	f00f fda2 	bl	80177e0 <_ZdlPvj>
	if (mBoxPtr 	 != nullptr)	delete mBoxPtr;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d00a      	beq.n	8007cba <_ZN12CasualNoises8MainPageD1Ev+0x4a>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8007ca8:	2c00      	cmp	r4, #0
 8007caa:	d006      	beq.n	8007cba <_ZN12CasualNoises8MainPageD1Ev+0x4a>
 8007cac:	4620      	mov	r0, r4
 8007cae:	f7ff ffcd 	bl	8007c4c <_ZN12CasualNoises3BoxD1Ev>
 8007cb2:	2120      	movs	r1, #32
 8007cb4:	4620      	mov	r0, r4
 8007cb6:	f00f fd93 	bl	80177e0 <_ZdlPvj>
}
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f7ff fc15 	bl	80074ec <_ZN12CasualNoises8RootPageD1Ev>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	370c      	adds	r7, #12
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd90      	pop	{r4, r7, pc}
 8007ccc:	0801d68c 	.word	0x0801d68c

08007cd0 <_ZN12CasualNoises8MainPageD0Ev>:
MainPage::~MainPage()
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b082      	sub	sp, #8
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
}
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f7ff ffc9 	bl	8007c70 <_ZN12CasualNoises8MainPageD1Ev>
 8007cde:	2134      	movs	r1, #52	@ 0x34
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f00f fd7d 	bl	80177e0 <_ZdlPvj>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3708      	adds	r7, #8
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <_ZN12CasualNoises8MainPage5paintERNS_8GraphicsE>:
// Show main page
//
//  CasualNoises    26/12/2025  First implementation
//==============================================================================
void MainPage::paint(Graphics& g)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b082      	sub	sp, #8
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
	g.fillAll();
 8007cfa:	2101      	movs	r1, #1
 8007cfc:	6838      	ldr	r0, [r7, #0]
 8007cfe:	f7fa ff6d 	bl	8002bdc <_ZN12CasualNoises8Graphics7fillAllENS_14eBitOperationsE>
}
 8007d02:	bf00      	nop
 8007d04:	3708      	adds	r7, #8
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}

08007d0a <_ZN12CasualNoises8MainPage7resizedEv>:
// 	Set size and location of all components in the page
//
//  CasualNoises    26/12/2025  First implementation
//==============================================================================
void MainPage::resized()
{
 8007d0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d0e:	b088      	sub	sp, #32
 8007d10:	af02      	add	r7, sp, #8
 8007d12:	6078      	str	r0, [r7, #4]

    Rectangle<int> rect = getBounds();
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	f107 0308 	add.w	r3, r7, #8
 8007d1a:	4611      	mov	r1, r2
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f000 fded 	bl	80088fc <_ZNK12CasualNoises8RootPage9getBoundsEv>
    UNUSED(rect);

    mBoxPtr->setBounds(rect.getX(), rect.getY(), rect.getWidth(), rect.getHeight());
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d26:	461c      	mov	r4, r3
 8007d28:	f107 0308 	add.w	r3, r7, #8
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	f7fa f869 	bl	8001e04 <_ZNK12CasualNoises9RectangleIiE4getXEv>
 8007d32:	4603      	mov	r3, r0
 8007d34:	461d      	mov	r5, r3
 8007d36:	f107 0308 	add.w	r3, r7, #8
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f7fa f86e 	bl	8001e1c <_ZNK12CasualNoises9RectangleIiE4getYEv>
 8007d40:	4603      	mov	r3, r0
 8007d42:	461e      	mov	r6, r3
 8007d44:	f107 0308 	add.w	r3, r7, #8
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f7fa f873 	bl	8001e34 <_ZNK12CasualNoises9RectangleIiE8getWidthEv>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	4698      	mov	r8, r3
 8007d52:	f107 0308 	add.w	r3, r7, #8
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7fa f878 	bl	8001e4c <_ZNK12CasualNoises9RectangleIiE9getHeightEv>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	9300      	str	r3, [sp, #0]
 8007d60:	4643      	mov	r3, r8
 8007d62:	4632      	mov	r2, r6
 8007d64:	4629      	mov	r1, r5
 8007d66:	4620      	mov	r0, r4
 8007d68:	f7fa fe40 	bl	80029ec <_ZN12CasualNoises9Component9setBoundsEmmmm>

    rect.reduce(2, 2);
 8007d6c:	f107 0308 	add.w	r3, r7, #8
 8007d70:	2202      	movs	r2, #2
 8007d72:	2102      	movs	r1, #2
 8007d74:	4618      	mov	r0, r3
 8007d76:	f000 f843 	bl	8007e00 <_ZN12CasualNoises9RectangleIiE6reduceEii>
    mComboBoxPtr->setBounds(rect);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d7e:	461a      	mov	r2, r3
 8007d80:	f107 0308 	add.w	r3, r7, #8
 8007d84:	4619      	mov	r1, r3
 8007d86:	4610      	mov	r0, r2
 8007d88:	f7fa fe46 	bl	8002a18 <_ZN12CasualNoises9Component9setBoundsERNS_9RectangleIiEE>

}
 8007d8c:	bf00      	nop
 8007d8e:	3718      	adds	r7, #24
 8007d90:	46bd      	mov	sp, r7
 8007d92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007d96 <_ZN12CasualNoises8MainPage11saveContextEv>:
// 	Save context to flash
//
//  CasualNoises    26/12/2025  First implementation
//==============================================================================
void MainPage::saveContext()
{
 8007d96:	b480      	push	{r7}
 8007d98:	b083      	sub	sp, #12
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
	// Nothing to save here
}
 8007d9e:	bf00      	nop
 8007da0:	370c      	adds	r7, #12
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr

08007daa <_ZN12CasualNoises8MainPage14handleUI_eventEPNS_18sIncommingUI_EventEb>:
// Handle UI events for this page
//
//  CasualNoises    25/12/2025  First implementation
//==============================================================================
void MainPage::handleUI_event(sIncommingUI_Event* uiEvent, bool altState)
{
 8007daa:	b480      	push	{r7}
 8007dac:	b085      	sub	sp, #20
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	60f8      	str	r0, [r7, #12]
 8007db2:	60b9      	str	r1, [r7, #8]
 8007db4:	4613      	mov	r3, r2
 8007db6:	71fb      	strb	r3, [r7, #7]

}
 8007db8:	bf00      	nop
 8007dba:	3714      	adds	r7, #20
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <_ZNSt6vectorIN12CasualNoises13sComboBoxItemESaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8007dc4:	b5b0      	push	{r4, r5, r7, lr}
 8007dc6:	b086      	sub	sp, #24
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681d      	ldr	r5, [r3, #0]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f7fa fab1 	bl	800233e <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	617d      	str	r5, [r7, #20]
 8007de0:	613c      	str	r4, [r7, #16]
 8007de2:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8007de4:	6939      	ldr	r1, [r7, #16]
 8007de6:	6978      	ldr	r0, [r7, #20]
 8007de8:	f7fa fbc9 	bl	800257e <_ZSt8_DestroyIPN12CasualNoises13sComboBoxItemEEvT_S3_>
    }
 8007dec:	bf00      	nop
      }
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4618      	mov	r0, r3
 8007df2:	f000 f831 	bl	8007e58 <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EED1Ev>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4618      	mov	r0, r3
 8007dfa:	3718      	adds	r7, #24
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bdb0      	pop	{r4, r5, r7, pc}

08007e00 <_ZN12CasualNoises9RectangleIiE6reduceEii>:
     /** Shrinks the rectangle by a given amount.

         Effectively, its new size is (x + deltaX, y + deltaY, w - deltaX * 2, h - deltaY * 2).
         @see reduced, expand, expanded
     */
     void reduce (ValueType deltaX,
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	607a      	str	r2, [r7, #4]
                  ValueType deltaY) noexcept
     {
         expand (-deltaX, -deltaY);
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	4259      	negs	r1, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	425b      	negs	r3, r3
 8007e14:	461a      	mov	r2, r3
 8007e16:	68f8      	ldr	r0, [r7, #12]
 8007e18:	f000 f83c 	bl	8007e94 <_ZN12CasualNoises9RectangleIiE6expandEii>
     }
 8007e1c:	bf00      	nop
 8007e1e:	3710      	adds	r7, #16
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <_ZNSt15__new_allocatorIcED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8007e24:	b480      	push	{r7}
 8007e26:	b083      	sub	sp, #12
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	4618      	mov	r0, r3
 8007e30:	370c      	adds	r7, #12
 8007e32:	46bd      	mov	sp, r7
 8007e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e38:	4770      	bx	lr

08007e3a <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8007e3a:	b580      	push	{r7, lr}
 8007e3c:	b084      	sub	sp, #16
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	6078      	str	r0, [r7, #4]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	60fb      	str	r3, [r7, #12]
 8007e46:	68f8      	ldr	r0, [r7, #12]
 8007e48:	f000 f862 	bl	8007f10 <_ZNSt15__new_allocatorIN12CasualNoises13sComboBoxItemEED1Ev>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3710      	adds	r7, #16
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}
	...

08007e58 <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b082      	sub	sp, #8
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	689a      	ldr	r2, [r3, #8]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	109b      	asrs	r3, r3, #2
 8007e70:	4a07      	ldr	r2, [pc, #28]	@ (8007e90 <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EED1Ev+0x38>)
 8007e72:	fb02 f303 	mul.w	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8007e76:	461a      	mov	r2, r3
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f7fa fa47 	bl	800230c <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE13_M_deallocateEPS1_j>
      }
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	4618      	mov	r0, r3
 8007e82:	f7ff ffda 	bl	8007e3a <_ZNSt12_Vector_baseIN12CasualNoises13sComboBoxItemESaIS1_EE12_Vector_implD1Ev>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3708      	adds	r7, #8
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}
 8007e90:	aaaaaaab 	.word	0xaaaaaaab

08007e94 <_ZN12CasualNoises9RectangleIiE6expandEii>:
     void expand (ValueType deltaX,
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b088      	sub	sp, #32
 8007e98:	af02      	add	r7, sp, #8
 8007e9a:	60f8      	str	r0, [r7, #12]
 8007e9c:	60b9      	str	r1, [r7, #8]
 8007e9e:	607a      	str	r2, [r7, #4]
         auto nw = jmax (ValueType(), w + deltaX * 2);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	689a      	ldr	r2, [r3, #8]
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	005b      	lsls	r3, r3, #1
 8007ea8:	4413      	add	r3, r2
 8007eaa:	4619      	mov	r1, r3
 8007eac:	2000      	movs	r0, #0
 8007eae:	f000 f81d 	bl	8007eec <_ZN12CasualNoises4jmaxIiEET_S1_S1_>
 8007eb2:	6178      	str	r0, [r7, #20]
         auto nh = jmax (ValueType(), h + deltaY * 2);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	68da      	ldr	r2, [r3, #12]
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	005b      	lsls	r3, r3, #1
 8007ebc:	4413      	add	r3, r2
 8007ebe:	4619      	mov	r1, r3
 8007ec0:	2000      	movs	r0, #0
 8007ec2:	f000 f813 	bl	8007eec <_ZN12CasualNoises4jmaxIiEET_S1_S1_>
 8007ec6:	6138      	str	r0, [r7, #16]
         setBounds (pos.x - deltaX, pos.y - deltaY, nw, nh);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	1ad1      	subs	r1, r2, r3
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	685a      	ldr	r2, [r3, #4]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	1ad2      	subs	r2, r2, r3
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	9300      	str	r3, [sp, #0]
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	68f8      	ldr	r0, [r7, #12]
 8007ee0:	f7fa fdbf 	bl	8002a62 <_ZN12CasualNoises9RectangleIiE9setBoundsEiiii>
     }
 8007ee4:	bf00      	nop
 8007ee6:	3718      	adds	r7, #24
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <_ZN12CasualNoises4jmaxIiEET_S1_S1_>:
template <typename FloatType>
constexpr FloatType radiansToDegrees (FloatType radians) noexcept     { return radians * (FloatType (180) / MathConstants<FloatType>::pi); }

/** Returns the larger of two values. */
template <typename Type>
constexpr Type jmax (Type a, Type b)                                   { return a < b ? b : a; }
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
 8007ef4:	6039      	str	r1, [r7, #0]
 8007ef6:	687a      	ldr	r2, [r7, #4]
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	da01      	bge.n	8007f02 <_ZN12CasualNoises4jmaxIiEET_S1_S1_+0x16>
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	e000      	b.n	8007f04 <_ZN12CasualNoises4jmaxIiEET_S1_S1_+0x18>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	4618      	mov	r0, r3
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <_ZNSt15__new_allocatorIN12CasualNoises13sComboBoxItemEED1Ev>:
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	370c      	adds	r7, #12
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr
	...

08007f28 <_ZL8CN_Delayv>:
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b085      	sub	sp, #20
 8007f2c:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8007f2e:	2300      	movs	r3, #0
 8007f30:	60bb      	str	r3, [r7, #8]
 8007f32:	e00e      	b.n	8007f52 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8007f34:	2300      	movs	r3, #0
 8007f36:	607b      	str	r3, [r7, #4]
 8007f38:	e005      	b.n	8007f46 <_ZL8CN_Delayv+0x1e>
			++cnt;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	3301      	adds	r3, #1
 8007f44:	607b      	str	r3, [r7, #4]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2b09      	cmp	r3, #9
 8007f4a:	d9f6      	bls.n	8007f3a <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	3301      	adds	r3, #1
 8007f50:	60bb      	str	r3, [r7, #8]
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	4a04      	ldr	r2, [pc, #16]	@ (8007f68 <_ZL8CN_Delayv+0x40>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d9ec      	bls.n	8007f34 <_ZL8CN_Delayv+0xc>
}
 8007f5a:	bf00      	nop
 8007f5c:	bf00      	nop
 8007f5e:	3714      	adds	r7, #20
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr
 8007f68:	000f423f 	.word	0x000f423f

08007f6c <_ZL14CN_ReportFault11eErrorCodes>:
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b084      	sub	sp, #16
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8007f74:	f00d feba 	bl	8015cec <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f003 0301 	and.w	r3, r3, #1
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d005      	beq.n	8007f92 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8007f86:	2200      	movs	r2, #0
 8007f88:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007f8c:	4818      	ldr	r0, [pc, #96]	@ (8007ff0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8007f8e:	f006 fd09 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	f003 0302 	and.w	r3, r3, #2
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d005      	beq.n	8007fa8 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007fa2:	4813      	ldr	r0, [pc, #76]	@ (8007ff0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8007fa4:	f006 fcfe 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f003 0304 	and.w	r3, r3, #4
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d004      	beq.n	8007fbc <_ZL14CN_ReportFault11eErrorCodes+0x50>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	2120      	movs	r1, #32
 8007fb6:	480f      	ldr	r0, [pc, #60]	@ (8007ff4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8007fb8:	f006 fcf4 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f003 0308 	and.w	r3, r3, #8
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d004      	beq.n	8007fd0 <_ZL14CN_ReportFault11eErrorCodes+0x64>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	2140      	movs	r1, #64	@ 0x40
 8007fca:	480a      	ldr	r0, [pc, #40]	@ (8007ff4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8007fcc:	f006 fcea 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 8007fd0:	f7ff ffaa 	bl	8007f28 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8007fda:	4805      	ldr	r0, [pc, #20]	@ (8007ff0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8007fdc:	f006 fce2 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	2160      	movs	r1, #96	@ 0x60
 8007fe4:	4803      	ldr	r0, [pc, #12]	@ (8007ff4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8007fe6:	f006 fcdd 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 8007fea:	f7ff ff9d 	bl	8007f28 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8007fee:	e7c5      	b.n	8007f7c <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8007ff0:	58020400 	.word	0x58020400
 8007ff4:	58021000 	.word	0x58021000

08007ff8 <_ZN12CasualNoises10TLV_Driver12addTLV_BytesEmmPm>:
	bool		addTLV_Bytes(uint32_t tag, uint32_t length, uint32_t* valuePtr)			// Length in bytes
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b086      	sub	sp, #24
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	60f8      	str	r0, [r7, #12]
 8008000:	60b9      	str	r1, [r7, #8]
 8008002:	607a      	str	r2, [r7, #4]
 8008004:	603b      	str	r3, [r7, #0]
										bool flag = addTLV(tag, (length + 3) / 4, valuePtr);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	3303      	adds	r3, #3
 800800a:	089a      	lsrs	r2, r3, #2
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	68b9      	ldr	r1, [r7, #8]
 8008010:	68f8      	ldr	r0, [r7, #12]
 8008012:	f7f9 fb0d 	bl	8001630 <_ZN12CasualNoises10TLV_Driver6addTLVEmmPm>
 8008016:	4603      	mov	r3, r0
 8008018:	75fb      	strb	r3, [r7, #23]
										return flag;
 800801a:	7dfb      	ldrb	r3, [r7, #23]
									}
 800801c:	4618      	mov	r0, r3
 800801e:	3718      	adds	r7, #24
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <_ZN12CasualNoises10TLV_Driver13readTLV_BytesEmmPm>:
	uint32_t	readTLV_Bytes(uint32_t index, uint32_t length, uint32_t* valuePtr)		// Length in bytes
 8008024:	b580      	push	{r7, lr}
 8008026:	b086      	sub	sp, #24
 8008028:	af00      	add	r7, sp, #0
 800802a:	60f8      	str	r0, [r7, #12]
 800802c:	60b9      	str	r1, [r7, #8]
 800802e:	607a      	str	r2, [r7, #4]
 8008030:	603b      	str	r3, [r7, #0]
										uint32_t cnt = readTLV(index, (length + 3) / 4, valuePtr);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	3303      	adds	r3, #3
 8008036:	089a      	lsrs	r2, r3, #2
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	68b9      	ldr	r1, [r7, #8]
 800803c:	68f8      	ldr	r0, [r7, #12]
 800803e:	f7f9 fb7b 	bl	8001738 <_ZN12CasualNoises10TLV_Driver7readTLVEmmPm>
 8008042:	6178      	str	r0, [r7, #20]
										return cnt;
 8008044:	697b      	ldr	r3, [r7, #20]
									}
 8008046:	4618      	mov	r0, r3
 8008048:	3718      	adds	r7, #24
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}

0800804e <_ZN12CasualNoises10TLV_Driver15updateTLV_BytesEmmPm>:
	bool		updateTLV_Bytes(uint32_t index, uint32_t length, uint32_t* valuePtr)
 800804e:	b580      	push	{r7, lr}
 8008050:	b084      	sub	sp, #16
 8008052:	af00      	add	r7, sp, #0
 8008054:	60f8      	str	r0, [r7, #12]
 8008056:	60b9      	str	r1, [r7, #8]
 8008058:	607a      	str	r2, [r7, #4]
 800805a:	603b      	str	r3, [r7, #0]
										return updateTLV(index, (length + 3) / 4, valuePtr);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	3303      	adds	r3, #3
 8008060:	089a      	lsrs	r2, r3, #2
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	68b9      	ldr	r1, [r7, #8]
 8008066:	68f8      	ldr	r0, [r7, #12]
 8008068:	f7f9 fbc8 	bl	80017fc <_ZN12CasualNoises10TLV_Driver9updateTLVEmmPm>
 800806c:	4603      	mov	r3, r0
									}
 800806e:	4618      	mov	r0, r3
 8008070:	3710      	adds	r7, #16
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <_ZN12CasualNoises10TLV_Driver18getTLV_LengthBytesEm>:
	uint32_t	getTLV_LengthBytes(uint32_t index)		{ return ((getLength(index)) - 2) * 4; }
 8008076:	b580      	push	{r7, lr}
 8008078:	b082      	sub	sp, #8
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
 800807e:	6039      	str	r1, [r7, #0]
 8008080:	6839      	ldr	r1, [r7, #0]
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f7f9 f9ac 	bl	80013e0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 8008088:	4603      	mov	r3, r0
 800808a:	3b02      	subs	r3, #2
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	4618      	mov	r0, r3
 8008090:	3708      	adds	r7, #8
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}
	...

08008098 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE>:
//
// 	Main page manager
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
PageManager::PageManager(SSD1309_Driver* oledDriverPtr, TLV_Driver* TLV_DriverPtr) :
 8008098:	b590      	push	{r4, r7, lr}
 800809a:	b091      	sub	sp, #68	@ 0x44
 800809c:	af00      	add	r7, sp, #0
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	607a      	str	r2, [r7, #4]
	m_oledDriverPtr (oledDriverPtr),
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	68ba      	ldr	r2, [r7, #8]
 80080a8:	601a      	str	r2, [r3, #0]
	mTLV_DriverPtr (TLV_DriverPtr)
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	605a      	str	r2, [r3, #4]
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	669a      	str	r2, [r3, #104]	@ 0x68
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2200      	movs	r2, #0
 80080ba:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
{

	// Create a graphics object for display access
	mGraphics = new Graphics(m_oledDriverPtr);
 80080be:	2008      	movs	r0, #8
 80080c0:	f00f fb90 	bl	80177e4 <_Znwj>
 80080c4:	4603      	mov	r3, r0
 80080c6:	461c      	mov	r4, r3
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4619      	mov	r1, r3
 80080ce:	4620      	mov	r0, r4
 80080d0:	f7fa fd71 	bl	8002bb6 <_ZN12CasualNoises8GraphicsC1EPNS_14SSD1309_DriverE>
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f8c3 40cc 	str.w	r4, [r3, #204]	@ 0xcc

	// Clear page id & object pointer stack
	for (uint32_t i = 0; i < cPageIdStackSize; ++i)
 80080da:	2300      	movs	r3, #0
 80080dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080de:	e00f      	b.n	8008100 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x68>
	{
		mPageIdStack[i] = (ePageId) 0;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80080e4:	3202      	adds	r2, #2
 80080e6:	2100      	movs	r1, #0
 80080e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		mPageObjectStack[i] = nullptr;
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080f0:	331a      	adds	r3, #26
 80080f2:	009b      	lsls	r3, r3, #2
 80080f4:	4413      	add	r3, r2
 80080f6:	2200      	movs	r2, #0
 80080f8:	605a      	str	r2, [r3, #4]
	for (uint32_t i = 0; i < cPageIdStackSize; ++i)
 80080fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080fc:	3301      	adds	r3, #1
 80080fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008102:	2b17      	cmp	r3, #23
 8008104:	d9ec      	bls.n	80080e0 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x48>
	}

	// Load page stack from flash, create one if it does not exists
	// 	clear all page data when ALT was pressed during startup
//	bool altState = ! (uiEvent->encoderEvent.switchBitMap & (0x00000001 << (uint32_t)eSwitchNums::ALT_SWITCH));
	bool saveState = false;
 8008106:	2300      	movs	r3, #0
 8008108:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint32_t index = TLV_DriverPtr->findNextTLV((uint32_t)eTLV_Tag::UI_PageStack, 0);
 800810c:	2200      	movs	r2, #0
 800810e:	4963      	ldr	r1, [pc, #396]	@ (800829c <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x204>)
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f7f9 fa4b 	bl	80015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 8008116:	6338      	str	r0, [r7, #48]	@ 0x30
	if (index == 0)				// TLV does not exists, create new one
 8008118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811a:	2b00      	cmp	r3, #0
 800811c:	d103      	bne.n	8008126 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x8e>
	{
		saveState = true;
 800811e:	2301      	movs	r3, #1
 8008120:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008124:	e013      	b.n	800814e <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0xb6>
	}
	else if (TLV_DriverPtr->getTLV_LengthBytes(index) != sizeof(mPageIdStack))
 8008126:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f7ff ffa4 	bl	8008076 <_ZN12CasualNoises10TLV_Driver18getTLV_LengthBytesEm>
 800812e:	4603      	mov	r3, r0
 8008130:	2b60      	cmp	r3, #96	@ 0x60
 8008132:	bf14      	ite	ne
 8008134:	2301      	movne	r3, #1
 8008136:	2300      	moveq	r3, #0
 8008138:	b2db      	uxtb	r3, r3
 800813a:	2b00      	cmp	r3, #0
 800813c:	d007      	beq.n	800814e <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0xb6>
	{
		TLV_DriverPtr->deleteTLV((uint32_t)eTLV_Tag::UI_PageStack, true);	// Delete existing TLV
 800813e:	2201      	movs	r2, #1
 8008140:	4956      	ldr	r1, [pc, #344]	@ (800829c <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x204>)
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f7f9 fb28 	bl	8001798 <_ZN12CasualNoises10TLV_Driver9deleteTLVEmb>
		saveState = true;
 8008148:	2301      	movs	r3, #1
 800814a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	}
	if (saveState)
 800814e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008152:	2b00      	cmp	r3, #0
 8008154:	d024      	beq.n	80081a0 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x108>
	{
		TLV_DriverPtr->deleteTLV((uint32_t)eTLV_Tag::UI_PageStackPtr, true);	// Delete existing page stack ptr TLV
 8008156:	2201      	movs	r2, #1
 8008158:	4951      	ldr	r1, [pc, #324]	@ (80082a0 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x208>)
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f7f9 fb1c 	bl	8001798 <_ZN12CasualNoises10TLV_Driver9deleteTLVEmb>
		if ( ! TLV_DriverPtr->addTLV_Bytes((uint32_t)eTLV_Tag::UI_PageStack, sizeof(mPageIdStack), (uint32_t*) mPageIdStack) )
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	3308      	adds	r3, #8
 8008164:	2260      	movs	r2, #96	@ 0x60
 8008166:	494d      	ldr	r1, [pc, #308]	@ (800829c <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x204>)
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f7ff ff45 	bl	8007ff8 <_ZN12CasualNoises10TLV_Driver12addTLV_BytesEmmPm>
 800816e:	4603      	mov	r3, r0
 8008170:	f083 0301 	eor.w	r3, r3, #1
 8008174:	b2db      	uxtb	r3, r3
 8008176:	2b00      	cmp	r3, #0
 8008178:	d002      	beq.n	8008180 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0xe8>
			CN_ReportFault(eErrorCodes::UI_ThreadError);
 800817a:	2008      	movs	r0, #8
 800817c:	f7ff fef6 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>
		if ( ! TLV_DriverPtr->addTLV_Bytes((uint32_t)eTLV_Tag::UI_PageStackPtr, sizeof(mPageIdStackPtr), (uint32_t*) &mPageIdStackPtr) )
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	3368      	adds	r3, #104	@ 0x68
 8008184:	2204      	movs	r2, #4
 8008186:	4946      	ldr	r1, [pc, #280]	@ (80082a0 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x208>)
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f7ff ff35 	bl	8007ff8 <_ZN12CasualNoises10TLV_Driver12addTLV_BytesEmmPm>
 800818e:	4603      	mov	r3, r0
 8008190:	f083 0301 	eor.w	r3, r3, #1
 8008194:	b2db      	uxtb	r3, r3
 8008196:	2b00      	cmp	r3, #0
 8008198:	d002      	beq.n	80081a0 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x108>
			CN_ReportFault(eErrorCodes::UI_ThreadError);
 800819a:	2008      	movs	r0, #8
 800819c:	f7ff fee6 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>
	}
	uint32_t stackIndex    	= TLV_DriverPtr->findNextTLV ((uint32_t)eTLV_Tag::UI_PageStack, 0);												// ToDo remove debug lines
 80081a0:	2200      	movs	r2, #0
 80081a2:	493e      	ldr	r1, [pc, #248]	@ (800829c <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x204>)
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f7f9 fa01 	bl	80015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 80081aa:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uint32_t stackCnt		= TLV_DriverPtr->readTLV_Bytes(stackIndex, sizeof(mPageIdStack), (uint32_t*) mPageIdStack);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	3308      	adds	r3, #8
 80081b0:	2260      	movs	r2, #96	@ 0x60
 80081b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f7ff ff35 	bl	8008024 <_ZN12CasualNoises10TLV_Driver13readTLV_BytesEmmPm>
 80081ba:	62b8      	str	r0, [r7, #40]	@ 0x28
	UNUSED(stackCnt);
	uint32_t stackPtrIndex 	= TLV_DriverPtr->findNextTLV ((uint32_t)eTLV_Tag::UI_PageStackPtr, 0);
 80081bc:	2200      	movs	r2, #0
 80081be:	4938      	ldr	r1, [pc, #224]	@ (80082a0 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x208>)
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f7f9 f9f3 	bl	80015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 80081c6:	6278      	str	r0, [r7, #36]	@ 0x24
	uint32_t stackPtrCnt	= TLV_DriverPtr->readTLV_Bytes(stackPtrIndex, sizeof(mPageIdStackPtr), (uint32_t*) &mPageIdStackPtr);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	3368      	adds	r3, #104	@ 0x68
 80081cc:	2204      	movs	r2, #4
 80081ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f7ff ff27 	bl	8008024 <_ZN12CasualNoises10TLV_Driver13readTLV_BytesEmmPm>
 80081d6:	6238      	str	r0, [r7, #32]
	UNUSED(stackPtrCnt);

	// If stack is empty, add a mainPage id to the stack
	if (mPageIdStackPtr == 0)
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d106      	bne.n	80081ee <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x156>
	{
		createPage(ePageId::mainPage, true, 0);
 80081e0:	2300      	movs	r3, #0
 80081e2:	2201      	movs	r2, #1
 80081e4:	492f      	ldr	r1, [pc, #188]	@ (80082a4 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x20c>)
 80081e6:	68f8      	ldr	r0, [r7, #12]
 80081e8:	f000 f860 	bl	80082ac <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm>
 80081ec:	e014      	b.n	8008218 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x180>

	// Otherwise load all pages on the stack and show the last page
	} else
	{
		for (uint32_t i = 0; i < mPageIdStackPtr; ++i)
 80081ee:	2300      	movs	r3, #0
 80081f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081f2:	e00c      	b.n	800820e <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x176>
		{
			createPage(mPageIdStack[i], false, i);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80081f8:	3202      	adds	r2, #2
 80081fa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008200:	2200      	movs	r2, #0
 8008202:	68f8      	ldr	r0, [r7, #12]
 8008204:	f000 f852 	bl	80082ac <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm>
		for (uint32_t i = 0; i < mPageIdStackPtr; ++i)
 8008208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800820a:	3301      	adds	r3, #1
 800820c:	637b      	str	r3, [r7, #52]	@ 0x34
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008212:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008214:	429a      	cmp	r2, r3
 8008216:	d3ed      	bcc.n	80081f4 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x15c>
		}
	}

	// Show top most stacked page
	mPageObjectStack[mPageIdStackPtr - 1]->resized();
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800821c:	3b01      	subs	r3, #1
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	331a      	adds	r3, #26
 8008222:	009b      	lsls	r3, r3, #2
 8008224:	4413      	add	r3, r2
 8008226:	6859      	ldr	r1, [r3, #4]
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800822c:	3b01      	subs	r3, #1
 800822e:	68fa      	ldr	r2, [r7, #12]
 8008230:	331a      	adds	r3, #26
 8008232:	009b      	lsls	r3, r3, #2
 8008234:	4413      	add	r3, r2
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	330c      	adds	r3, #12
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4608      	mov	r0, r1
 8008240:	4798      	blx	r3
	mPageObjectStack[mPageIdStackPtr - 1]->paintAll(*mGraphics);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008246:	3b01      	subs	r3, #1
 8008248:	68fa      	ldr	r2, [r7, #12]
 800824a:	331a      	adds	r3, #26
 800824c:	009b      	lsls	r3, r3, #2
 800824e:	4413      	add	r3, r2
 8008250:	685a      	ldr	r2, [r3, #4]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8008258:	4619      	mov	r1, r3
 800825a:	4610      	mov	r0, r2
 800825c:	f000 faf8 	bl	8008850 <_ZN12CasualNoises8RootPage8paintAllERNS_8GraphicsE>

	// Set exit switch led
	sLED_Event event;
	event.ledBitNum    = (uint32_t)eLED_BitNums::EXIT_SWITCH;
 8008260:	231f      	movs	r3, #31
 8008262:	617b      	str	r3, [r7, #20]
	event.ledIntensity = 100;
 8008264:	2364      	movs	r3, #100	@ 0x64
 8008266:	61bb      	str	r3, [r7, #24]
	if (mPageIdStackPtr == 1)
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800826c:	2b01      	cmp	r3, #1
 800826e:	d101      	bne.n	8008274 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x1dc>
		event.ledIntensity = 5;
 8008270:	2305      	movs	r3, #5
 8008272:	61bb      	str	r3, [r7, #24]
	BaseType_t res = xQueueSend(gYellowPages.gLED_ThreadQueueHandle, &event, 10);
 8008274:	4b0c      	ldr	r3, [pc, #48]	@ (80082a8 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x210>)
 8008276:	69d8      	ldr	r0, [r3, #28]
 8008278:	f107 0114 	add.w	r1, r7, #20
 800827c:	2300      	movs	r3, #0
 800827e:	220a      	movs	r2, #10
 8008280:	f00c fd28 	bl	8014cd4 <xQueueGenericSend>
 8008284:	61f8      	str	r0, [r7, #28]
	if (res != pdPASS)
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	2b01      	cmp	r3, #1
 800828a:	d002      	beq.n	8008292 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE+0x1fa>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 800828c:	2002      	movs	r0, #2
 800828e:	f7ff fe6d 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>

}
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	4618      	mov	r0, r3
 8008296:	3744      	adds	r7, #68	@ 0x44
 8008298:	46bd      	mov	sp, r7
 800829a:	bd90      	pop	{r4, r7, pc}
 800829c:	73696770 	.word	0x73696770
 80082a0:	74707370 	.word	0x74707370
 80082a4:	6e69616d 	.word	0x6e69616d
 80082a8:	240019b0 	.word	0x240019b0

080082ac <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm>:
//		stackPtr:		stack pointer used when avove is true
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
void PageManager::createPage(ePageId pageId, bool updateIdStack, uint32_t stackPtr)
{
 80082ac:	b590      	push	{r4, r7, lr}
 80082ae:	b087      	sub	sp, #28
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	603b      	str	r3, [r7, #0]
 80082b8:	4613      	mov	r3, r2
 80082ba:	71fb      	strb	r3, [r7, #7]

	// Create an object to handle this page
	RootPage* pagePtr = nullptr;
 80082bc:	2300      	movs	r3, #0
 80082be:	617b      	str	r3, [r7, #20]
	switch (pageId)
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	4a61      	ldr	r2, [pc, #388]	@ (8008448 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x19c>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d01a      	beq.n	80082fe <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x52>
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	4a5f      	ldr	r2, [pc, #380]	@ (8008448 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x19c>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	dc34      	bgt.n	800833a <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x8e>
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	4a5e      	ldr	r2, [pc, #376]	@ (800844c <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x1a0>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d021      	beq.n	800831c <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x70>
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	4a5d      	ldr	r2, [pc, #372]	@ (8008450 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x1a4>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d12c      	bne.n	800833a <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x8e>
	{
	case ePageId::mainPage:
		pagePtr = new MainPage(m_oledDriverPtr, mTLV_DriverPtr, this);
 80082e0:	2034      	movs	r0, #52	@ 0x34
 80082e2:	f00f fa7f 	bl	80177e4 <_Znwj>
 80082e6:	4603      	mov	r3, r0
 80082e8:	461c      	mov	r4, r3
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6819      	ldr	r1, [r3, #0]
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	685a      	ldr	r2, [r3, #4]
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	4620      	mov	r0, r4
 80082f6:	f7ff fbbd 	bl	8007a74 <_ZN12CasualNoises8MainPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE>
 80082fa:	617c      	str	r4, [r7, #20]
		break;
 80082fc:	e020      	b.n	8008340 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x94>
	case ePageId::setupPage:
		pagePtr = new SetupPage(m_oledDriverPtr, mTLV_DriverPtr, this);
 80082fe:	202c      	movs	r0, #44	@ 0x2c
 8008300:	f00f fa70 	bl	80177e4 <_Znwj>
 8008304:	4603      	mov	r3, r0
 8008306:	461c      	mov	r4, r3
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	6819      	ldr	r1, [r3, #0]
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	685a      	ldr	r2, [r3, #4]
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	4620      	mov	r0, r4
 8008314:	f000 ffae 	bl	8009274 <_ZN12CasualNoises9SetupPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE>
 8008318:	617c      	str	r4, [r7, #20]
		break;
 800831a:	e011      	b.n	8008340 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x94>
	case ePageId::loadPage:
		pagePtr = new LoadPage(m_oledDriverPtr, mTLV_DriverPtr, this);
 800831c:	202c      	movs	r0, #44	@ 0x2c
 800831e:	f00f fa61 	bl	80177e4 <_Znwj>
 8008322:	4603      	mov	r3, r0
 8008324:	461c      	mov	r4, r3
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	6819      	ldr	r1, [r3, #0]
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	685a      	ldr	r2, [r3, #4]
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	4620      	mov	r0, r4
 8008332:	f7ff f8ff 	bl	8007534 <_ZN12CasualNoises8LoadPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE>
 8008336:	617c      	str	r4, [r7, #20]
		break;
 8008338:	e002      	b.n	8008340 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x94>
	default:
		CN_ReportFault(eErrorCodes::PageManagerError);
 800833a:	2009      	movs	r0, #9
 800833c:	f7ff fe16 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>
	};
	if (pagePtr == nullptr)
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d102      	bne.n	800834c <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0xa0>
		CN_ReportFault(eErrorCodes::PageManagerError);
 8008346:	2009      	movs	r0, #9
 8008348:	f7ff fe10 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>

	// Update page stack
	mPageObjectStack[stackPtr]	= pagePtr;
 800834c:	68fa      	ldr	r2, [r7, #12]
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	331a      	adds	r3, #26
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	4413      	add	r3, r2
 8008356:	697a      	ldr	r2, [r7, #20]
 8008358:	605a      	str	r2, [r3, #4]
	if (updateIdStack)
 800835a:	79fb      	ldrb	r3, [r7, #7]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d011      	beq.n	8008384 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0xd8>
	{
		mPageIdStack[stackPtr] 	= pageId;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	683a      	ldr	r2, [r7, #0]
 8008364:	3202      	adds	r2, #2
 8008366:	68b9      	ldr	r1, [r7, #8]
 8008368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		++mPageIdStackPtr;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008370:	1c5a      	adds	r2, r3, #1
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	669a      	str	r2, [r3, #104]	@ 0x68
		if (mPageIdStackPtr >= cPageIdStackSize)
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800837a:	2b17      	cmp	r3, #23
 800837c:	d902      	bls.n	8008384 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0xd8>
			CN_ReportFault(eErrorCodes::PageManagerError);
 800837e:	2009      	movs	r0, #9
 8008380:	f7ff fdf4 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>
	}

	// Save context of current page before opening a new page
	if (stackPtr > 0)
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d012      	beq.n	80083b0 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x104>
		mPageObjectStack[stackPtr - 1]->saveContext();
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	3b01      	subs	r3, #1
 800838e:	68fa      	ldr	r2, [r7, #12]
 8008390:	331a      	adds	r3, #26
 8008392:	009b      	lsls	r3, r3, #2
 8008394:	4413      	add	r3, r2
 8008396:	6859      	ldr	r1, [r3, #4]
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	3b01      	subs	r3, #1
 800839c:	68fa      	ldr	r2, [r7, #12]
 800839e:	331a      	adds	r3, #26
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	3310      	adds	r3, #16
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4608      	mov	r0, r1
 80083ae:	4798      	blx	r3

	// If this page is on top of the stack, show it
	if (stackPtr == (mPageIdStackPtr - 1))
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083b4:	3b01      	subs	r3, #1
 80083b6:	683a      	ldr	r2, [r7, #0]
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d10c      	bne.n	80083d6 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x12a>
	{
		pagePtr->resized();
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	330c      	adds	r3, #12
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	6978      	ldr	r0, [r7, #20]
 80083c6:	4798      	blx	r3
		pagePtr->paintAll(*mGraphics);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80083ce:	4619      	mov	r1, r3
 80083d0:	6978      	ldr	r0, [r7, #20]
 80083d2:	f000 fa3d 	bl	8008850 <_ZN12CasualNoises8RootPage8paintAllERNS_8GraphicsE>
	}

	// Update flash
	if (updateIdStack)
 80083d6:	79fb      	ldrb	r3, [r7, #7]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d031      	beq.n	8008440 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x194>
	{
		uint32_t index;
		index = mTLV_DriverPtr->findNextTLV ((uint32_t)eTLV_Tag::UI_PageStack, 0);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	491c      	ldr	r1, [pc, #112]	@ (8008454 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x1a8>)
 80083e4:	4618      	mov	r0, r3
 80083e6:	f7f9 f8e1 	bl	80015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 80083ea:	6138      	str	r0, [r7, #16]
		if ( ! mTLV_DriverPtr->updateTLV_Bytes(index, sizeof(mPageIdStack), (uint32_t*) mPageIdStack) )
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	6858      	ldr	r0, [r3, #4]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	3308      	adds	r3, #8
 80083f4:	2260      	movs	r2, #96	@ 0x60
 80083f6:	6939      	ldr	r1, [r7, #16]
 80083f8:	f7ff fe29 	bl	800804e <_ZN12CasualNoises10TLV_Driver15updateTLV_BytesEmmPm>
 80083fc:	4603      	mov	r3, r0
 80083fe:	f083 0301 	eor.w	r3, r3, #1
 8008402:	b2db      	uxtb	r3, r3
 8008404:	2b00      	cmp	r3, #0
 8008406:	d002      	beq.n	800840e <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x162>
			CN_ReportFault(eErrorCodes::UI_ThreadError);
 8008408:	2008      	movs	r0, #8
 800840a:	f7ff fdaf 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>
		index = mTLV_DriverPtr->findNextTLV ((uint32_t)eTLV_Tag::UI_PageStackPtr, 0);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	4910      	ldr	r1, [pc, #64]	@ (8008458 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x1ac>)
 8008416:	4618      	mov	r0, r3
 8008418:	f7f9 f8c8 	bl	80015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 800841c:	6138      	str	r0, [r7, #16]
		if ( ! mTLV_DriverPtr->updateTLV_Bytes(index, sizeof(mPageIdStackPtr), (uint32_t*) &mPageIdStackPtr) )
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	6858      	ldr	r0, [r3, #4]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	3368      	adds	r3, #104	@ 0x68
 8008426:	2204      	movs	r2, #4
 8008428:	6939      	ldr	r1, [r7, #16]
 800842a:	f7ff fe10 	bl	800804e <_ZN12CasualNoises10TLV_Driver15updateTLV_BytesEmmPm>
 800842e:	4603      	mov	r3, r0
 8008430:	f083 0301 	eor.w	r3, r3, #1
 8008434:	b2db      	uxtb	r3, r3
 8008436:	2b00      	cmp	r3, #0
 8008438:	d002      	beq.n	8008440 <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm+0x194>
			CN_ReportFault(eErrorCodes::UI_ThreadError);
 800843a:	2008      	movs	r0, #8
 800843c:	f7ff fd96 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>
	}

}
 8008440:	bf00      	nop
 8008442:	371c      	adds	r7, #28
 8008444:	46bd      	mov	sp, r7
 8008446:	bd90      	pop	{r4, r7, pc}
 8008448:	75707473 	.word	0x75707473
 800844c:	64616f6c 	.word	0x64616f6c
 8008450:	6e69616d 	.word	0x6e69616d
 8008454:	73696770 	.word	0x73696770
 8008458:	74707370 	.word	0x74707370

0800845c <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE>:
//		handle exit button events local
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
void PageManager::handleUI_event(sIncommingUI_Event* uiEvent)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b084      	sub	sp, #16
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]

	// Handle encoder and switch events
	if ((uiEvent->encoderEvent.eventSourceID == eEventSourceID::encoderThreadSourceID) &&
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d15f      	bne.n	800852e <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0xd2>
		((uiEvent->encoderEvent.eventType == eEncoderEventType::encoderSwitch) ||
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	685b      	ldr	r3, [r3, #4]
	if ((uiEvent->encoderEvent.eventSourceID == eEventSourceID::encoderThreadSourceID) &&
 8008472:	2b00      	cmp	r3, #0
 8008474:	d003      	beq.n	800847e <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0x22>
		 (uiEvent->encoderEvent.eventType == eEncoderEventType::encoderCount)))
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	685b      	ldr	r3, [r3, #4]
		((uiEvent->encoderEvent.eventType == eEncoderEventType::encoderSwitch) ||
 800847a:	2b01      	cmp	r3, #1
 800847c:	d157      	bne.n	800852e <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0xd2>
	{

		// Get current 'ALT' switch state
		bool altState = ! (uiEvent->encoderEvent.switchBitMap & (0x00000001 << (uint32_t)eSwitchNums::ALT_SWITCH));
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	68db      	ldr	r3, [r3, #12]
 8008482:	f003 0302 	and.w	r3, r3, #2
 8008486:	2b00      	cmp	r3, #0
 8008488:	bf0c      	ite	eq
 800848a:	2301      	moveq	r3, #1
 800848c:	2300      	movne	r3, #0
 800848e:	73fb      	strb	r3, [r7, #15]

		// Handle exit switch events local
		if (uiEvent->encoderEvent.encoderNo == (uint16_t)eSwitchNums::EXIT_SWITCH)
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	891b      	ldrh	r3, [r3, #8]
 8008494:	2b07      	cmp	r3, #7
 8008496:	d106      	bne.n	80084a6 <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0x4a>
		{
			handleExitSwitch(altState);
 8008498:	7bfb      	ldrb	r3, [r7, #15]
 800849a:	2201      	movs	r2, #1
 800849c:	4619      	mov	r1, r3
 800849e:	6878      	ldr	r0, [r7, #4]
 80084a0:	f000 f872 	bl	8008588 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb>
 80084a4:	e040      	b.n	8008528 <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0xcc>
		}

		// Handle setup switch
		else if ((uiEvent->encoderEvent.encoderNo == (uint16_t)eSwitchNums::SETUP_SWITCH) &&
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	891b      	ldrh	r3, [r3, #8]
 80084aa:	2b04      	cmp	r3, #4
 80084ac:	d111      	bne.n	80084d2 <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0x76>
				 (mPageIdStack[mPageIdStackPtr - 1] != ePageId::setupPage))
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80084b2:	1e5a      	subs	r2, r3, #1
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	3202      	adds	r2, #2
 80084b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
		else if ((uiEvent->encoderEvent.encoderNo == (uint16_t)eSwitchNums::SETUP_SWITCH) &&
 80084bc:	4a1e      	ldr	r2, [pc, #120]	@ (8008538 <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0xdc>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d007      	beq.n	80084d2 <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0x76>
		{
			createPage(ePageId::setupPage, true, mPageIdStackPtr);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80084c6:	2201      	movs	r2, #1
 80084c8:	491b      	ldr	r1, [pc, #108]	@ (8008538 <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0xdc>)
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f7ff feee 	bl	80082ac <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm>
 80084d0:	e02a      	b.n	8008528 <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0xcc>
		}

		// Handle LOAD switch
		else if (uiEvent->encoderEvent.encoderNo == (uint16_t)eSwitchNums::LOAD_SWITCH)
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	891b      	ldrh	r3, [r3, #8]
 80084d6:	2b05      	cmp	r3, #5
 80084d8:	d10c      	bne.n	80084f4 <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0x98>
		{
			handleExitSwitch(true, false);				// pretend that this is equal to a ALT-EXIT switch press
 80084da:	2200      	movs	r2, #0
 80084dc:	2101      	movs	r1, #1
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f000 f852 	bl	8008588 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb>
			createPage(ePageId::loadPage, true, mPageIdStackPtr);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80084e8:	2201      	movs	r2, #1
 80084ea:	4914      	ldr	r1, [pc, #80]	@ (800853c <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0xe0>)
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f7ff fedd 	bl	80082ac <_ZN12CasualNoises11PageManager10createPageENS_7ePageIdEbm>
 80084f2:	e019      	b.n	8008528 <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0xcc>
		}

		// Skip 'ALT' switch events
		else if (uiEvent->encoderEvent.encoderNo != (uint16_t)eSwitchNums::ALT_SWITCH)
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	891b      	ldrh	r3, [r3, #8]
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d015      	beq.n	8008528 <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE+0xcc>
		{
			mPageObjectStack[mPageIdStackPtr - 1]->handleUI_event(uiEvent, altState);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008500:	3b01      	subs	r3, #1
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	331a      	adds	r3, #26
 8008506:	009b      	lsls	r3, r3, #2
 8008508:	4413      	add	r3, r2
 800850a:	6858      	ldr	r0, [r3, #4]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008510:	3b01      	subs	r3, #1
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	331a      	adds	r3, #26
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	4413      	add	r3, r2
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	3314      	adds	r3, #20
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	7bfa      	ldrb	r2, [r7, #15]
 8008524:	6839      	ldr	r1, [r7, #0]
 8008526:	4798      	blx	r3
		}

		// Adjust exit switch led intensity
		setExitSwitchLedIntensity();
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f000 f809 	bl	8008540 <_ZN12CasualNoises11PageManager25setExitSwitchLedIntensityEv>

	}
}
 800852e:	bf00      	nop
 8008530:	3710      	adds	r7, #16
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	bf00      	nop
 8008538:	75707473 	.word	0x75707473
 800853c:	64616f6c 	.word	0x64616f6c

08008540 <_ZN12CasualNoises11PageManager25setExitSwitchLedIntensityEv>:
// Set the intensity of the exit switch according to the page
//
//  CasualNoises    25/12/2025  First implementation
//==============================================================================
void PageManager::setExitSwitchLedIntensity()
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b086      	sub	sp, #24
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]

	// Set exit switch led intensity
	sLED_Event event;
	event.ledBitNum    = (uint32_t)eLED_BitNums::EXIT_SWITCH;
 8008548:	231f      	movs	r3, #31
 800854a:	60fb      	str	r3, [r7, #12]
	event.ledIntensity = 100;
 800854c:	2364      	movs	r3, #100	@ 0x64
 800854e:	613b      	str	r3, [r7, #16]
	if (mPageIdStackPtr == 1)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008554:	2b01      	cmp	r3, #1
 8008556:	d101      	bne.n	800855c <_ZN12CasualNoises11PageManager25setExitSwitchLedIntensityEv+0x1c>
		event.ledIntensity = 5;
 8008558:	2305      	movs	r3, #5
 800855a:	613b      	str	r3, [r7, #16]
	BaseType_t res = xQueueSend(gYellowPages.gLED_ThreadQueueHandle, &event, 10);
 800855c:	4b09      	ldr	r3, [pc, #36]	@ (8008584 <_ZN12CasualNoises11PageManager25setExitSwitchLedIntensityEv+0x44>)
 800855e:	69d8      	ldr	r0, [r3, #28]
 8008560:	f107 010c 	add.w	r1, r7, #12
 8008564:	2300      	movs	r3, #0
 8008566:	220a      	movs	r2, #10
 8008568:	f00c fbb4 	bl	8014cd4 <xQueueGenericSend>
 800856c:	6178      	str	r0, [r7, #20]
	if (res != pdPASS)
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	2b01      	cmp	r3, #1
 8008572:	d002      	beq.n	800857a <_ZN12CasualNoises11PageManager25setExitSwitchLedIntensityEv+0x3a>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8008574:	2002      	movs	r0, #2
 8008576:	f7ff fcf9 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>

}
 800857a:	bf00      	nop
 800857c:	3718      	adds	r7, #24
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}
 8008582:	bf00      	nop
 8008584:	240019b0 	.word	0x240019b0

08008588 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb>:
// Go to previous page on the stack, if any and update the exit switch led
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
void PageManager::handleExitSwitch(bool altState, bool doPaint)									// ToDo: go to main page when altState is true
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b086      	sub	sp, #24
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	460b      	mov	r3, r1
 8008592:	70fb      	strb	r3, [r7, #3]
 8008594:	4613      	mov	r3, r2
 8008596:	70bb      	strb	r3, [r7, #2]

	// When ALT is pressed, close all pages except for the mainPage
	if (altState)
 8008598:	78fb      	ldrb	r3, [r7, #3]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d030      	beq.n	8008600 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x78>
	{
		for (uint32_t i = 1; i < mPageIdStackPtr; ++i)
 800859e:	2301      	movs	r3, #1
 80085a0:	617b      	str	r3, [r7, #20]
 80085a2:	e024      	b.n	80085ee <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x66>
		{
			if (mPageObjectStack[i] != nullptr)
 80085a4:	687a      	ldr	r2, [r7, #4]
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	331a      	adds	r3, #26
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	4413      	add	r3, r2
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d019      	beq.n	80085e8 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x60>
			{
				delete mPageObjectStack[i];
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	331a      	adds	r3, #26
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	4413      	add	r3, r2
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d004      	beq.n	80085ce <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x46>
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	3204      	adds	r2, #4
 80085c8:	6812      	ldr	r2, [r2, #0]
 80085ca:	4618      	mov	r0, r3
 80085cc:	4790      	blx	r2
				mPageObjectStack[i] = nullptr;
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	331a      	adds	r3, #26
 80085d4:	009b      	lsls	r3, r3, #2
 80085d6:	4413      	add	r3, r2
 80085d8:	2200      	movs	r2, #0
 80085da:	605a      	str	r2, [r3, #4]
				mPageIdStack[i] = ePageId::empty;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	697a      	ldr	r2, [r7, #20]
 80085e0:	3202      	adds	r2, #2
 80085e2:	2100      	movs	r1, #0
 80085e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (uint32_t i = 1; i < mPageIdStackPtr; ++i)
 80085e8:	697b      	ldr	r3, [r7, #20]
 80085ea:	3301      	adds	r3, #1
 80085ec:	617b      	str	r3, [r7, #20]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80085f2:	697a      	ldr	r2, [r7, #20]
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d3d5      	bcc.n	80085a4 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x1c>
			}
		}
		mPageIdStackPtr = 1;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	669a      	str	r2, [r3, #104]	@ 0x68
 80085fe:	e025      	b.n	800864c <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0xc4>
	}

	// Just close top page
	else if (mPageIdStackPtr > 1)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008604:	2b01      	cmp	r3, #1
 8008606:	d921      	bls.n	800864c <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0xc4>
	{
		mPageIdStackPtr -= 1;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800860c:	1e5a      	subs	r2, r3, #1
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	669a      	str	r2, [r3, #104]	@ 0x68
		mPageIdStack[mPageIdStackPtr] = ePageId::empty;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	3202      	adds	r2, #2
 800861a:	2100      	movs	r1, #0
 800861c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		delete mPageObjectStack[mPageIdStackPtr];
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	331a      	adds	r3, #26
 8008628:	009b      	lsls	r3, r3, #2
 800862a:	4413      	add	r3, r2
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d004      	beq.n	800863c <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0xb4>
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	3204      	adds	r2, #4
 8008636:	6812      	ldr	r2, [r2, #0]
 8008638:	4618      	mov	r0, r3
 800863a:	4790      	blx	r2
		mPageObjectStack[mPageIdStackPtr] = nullptr;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008640:	687a      	ldr	r2, [r7, #4]
 8008642:	331a      	adds	r3, #26
 8008644:	009b      	lsls	r3, r3, #2
 8008646:	4413      	add	r3, r2
 8008648:	2200      	movs	r2, #0
 800864a:	605a      	str	r2, [r3, #4]
	}

	// Dim exit switch led when this is the top page
	sLED_Event event;
	event.ledBitNum    = (uint32_t)eLED_BitNums::EXIT_SWITCH;
 800864c:	231f      	movs	r3, #31
 800864e:	60bb      	str	r3, [r7, #8]
	event.ledIntensity = 100;
 8008650:	2364      	movs	r3, #100	@ 0x64
 8008652:	60fb      	str	r3, [r7, #12]
	if (mPageIdStackPtr == 1)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008658:	2b01      	cmp	r3, #1
 800865a:	d101      	bne.n	8008660 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0xd8>
		event.ledIntensity = 5;
 800865c:	2305      	movs	r3, #5
 800865e:	60fb      	str	r3, [r7, #12]
	BaseType_t res = xQueueSend(gYellowPages.gLED_ThreadQueueHandle, &event, 10);
 8008660:	4b47      	ldr	r3, [pc, #284]	@ (8008780 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x1f8>)
 8008662:	69d8      	ldr	r0, [r3, #28]
 8008664:	f107 0108 	add.w	r1, r7, #8
 8008668:	2300      	movs	r3, #0
 800866a:	220a      	movs	r2, #10
 800866c:	f00c fb32 	bl	8014cd4 <xQueueGenericSend>
 8008670:	6138      	str	r0, [r7, #16]
	if (res != pdPASS)
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	2b01      	cmp	r3, #1
 8008676:	d002      	beq.n	800867e <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0xf6>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8008678:	2002      	movs	r0, #2
 800867a:	f7ff fc77 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>

	// If in any other pages than the top page, close this page ... otherwise ignore event
	if (mPageIdStackPtr > 1)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008682:	2b01      	cmp	r3, #1
 8008684:	d921      	bls.n	80086ca <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x142>
	{
		mPageIdStackPtr -= 1;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800868a:	1e5a      	subs	r2, r3, #1
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	669a      	str	r2, [r3, #104]	@ 0x68
		delete mPageObjectStack[mPageIdStackPtr];
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	331a      	adds	r3, #26
 8008698:	009b      	lsls	r3, r3, #2
 800869a:	4413      	add	r3, r2
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d004      	beq.n	80086ac <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x124>
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	3204      	adds	r2, #4
 80086a6:	6812      	ldr	r2, [r2, #0]
 80086a8:	4618      	mov	r0, r3
 80086aa:	4790      	blx	r2
		mPageObjectStack[mPageIdStackPtr] = nullptr;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	331a      	adds	r3, #26
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	4413      	add	r3, r2
 80086b8:	2200      	movs	r2, #0
 80086ba:	605a      	str	r2, [r3, #4]
		mPageIdStack[mPageIdStackPtr] = ePageId::empty;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	3202      	adds	r2, #2
 80086c4:	2100      	movs	r1, #0
 80086c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

	// Show new top page
	if (doPaint)
 80086ca:	78bb      	ldrb	r3, [r7, #2]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d023      	beq.n	8008718 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x190>
	{
		mPageObjectStack[mPageIdStackPtr - 1]->resized();
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086d4:	3b01      	subs	r3, #1
 80086d6:	687a      	ldr	r2, [r7, #4]
 80086d8:	331a      	adds	r3, #26
 80086da:	009b      	lsls	r3, r3, #2
 80086dc:	4413      	add	r3, r2
 80086de:	6859      	ldr	r1, [r3, #4]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086e4:	3b01      	subs	r3, #1
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	331a      	adds	r3, #26
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	4413      	add	r3, r2
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	330c      	adds	r3, #12
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4608      	mov	r0, r1
 80086f8:	4798      	blx	r3
		mPageObjectStack[mPageIdStackPtr - 1]->paintAll(*mGraphics);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086fe:	3b01      	subs	r3, #1
 8008700:	687a      	ldr	r2, [r7, #4]
 8008702:	331a      	adds	r3, #26
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	4413      	add	r3, r2
 8008708:	685a      	ldr	r2, [r3, #4]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8008710:	4619      	mov	r1, r3
 8008712:	4610      	mov	r0, r2
 8008714:	f000 f89c 	bl	8008850 <_ZN12CasualNoises8RootPage8paintAllERNS_8GraphicsE>
	}

	// Update flash
	mTLV_DriverPtr->deleteTLV((uint32_t)eTLV_Tag::UI_PageStack, true);	// Delete existing page stack ptr TLV
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	2201      	movs	r2, #1
 800871e:	4919      	ldr	r1, [pc, #100]	@ (8008784 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x1fc>)
 8008720:	4618      	mov	r0, r3
 8008722:	f7f9 f839 	bl	8001798 <_ZN12CasualNoises10TLV_Driver9deleteTLVEmb>
	if ( ! mTLV_DriverPtr->addTLV_Bytes((uint32_t)eTLV_Tag::UI_PageStack, sizeof(mPageIdStack), (uint32_t*) mPageIdStack) )
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6858      	ldr	r0, [r3, #4]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	3308      	adds	r3, #8
 800872e:	2260      	movs	r2, #96	@ 0x60
 8008730:	4914      	ldr	r1, [pc, #80]	@ (8008784 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x1fc>)
 8008732:	f7ff fc61 	bl	8007ff8 <_ZN12CasualNoises10TLV_Driver12addTLV_BytesEmmPm>
 8008736:	4603      	mov	r3, r0
 8008738:	f083 0301 	eor.w	r3, r3, #1
 800873c:	b2db      	uxtb	r3, r3
 800873e:	2b00      	cmp	r3, #0
 8008740:	d002      	beq.n	8008748 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x1c0>
		CN_ReportFault(eErrorCodes::UI_ThreadError);
 8008742:	2008      	movs	r0, #8
 8008744:	f7ff fc12 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>
	mTLV_DriverPtr->deleteTLV((uint32_t)eTLV_Tag::UI_PageStackPtr, true);	// Delete existing page stack ptr TLV
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	2201      	movs	r2, #1
 800874e:	490e      	ldr	r1, [pc, #56]	@ (8008788 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x200>)
 8008750:	4618      	mov	r0, r3
 8008752:	f7f9 f821 	bl	8001798 <_ZN12CasualNoises10TLV_Driver9deleteTLVEmb>
	if ( ! mTLV_DriverPtr->addTLV_Bytes((uint32_t)eTLV_Tag::UI_PageStackPtr, sizeof(mPageIdStackPtr), (uint32_t*) &mPageIdStackPtr) )
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6858      	ldr	r0, [r3, #4]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	3368      	adds	r3, #104	@ 0x68
 800875e:	2204      	movs	r2, #4
 8008760:	4909      	ldr	r1, [pc, #36]	@ (8008788 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x200>)
 8008762:	f7ff fc49 	bl	8007ff8 <_ZN12CasualNoises10TLV_Driver12addTLV_BytesEmmPm>
 8008766:	4603      	mov	r3, r0
 8008768:	f083 0301 	eor.w	r3, r3, #1
 800876c:	b2db      	uxtb	r3, r3
 800876e:	2b00      	cmp	r3, #0
 8008770:	d002      	beq.n	8008778 <_ZN12CasualNoises11PageManager16handleExitSwitchEbb+0x1f0>
		CN_ReportFault(eErrorCodes::UI_ThreadError);
 8008772:	2008      	movs	r0, #8
 8008774:	f7ff fbfa 	bl	8007f6c <_ZL14CN_ReportFault11eErrorCodes>


}
 8008778:	bf00      	nop
 800877a:	3718      	adds	r7, #24
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}
 8008780:	240019b0 	.word	0x240019b0
 8008784:	73696770 	.word	0x73696770
 8008788:	74707370 	.word	0x74707370

0800878c <_ZN12CasualNoises9Component10setVisibleEb>:

	void setVisible(bool shouldBeVisible) noexcept		{ mIsVisible = shouldBeVisible; }
 800878c:	b480      	push	{r7}
 800878e:	b083      	sub	sp, #12
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	460b      	mov	r3, r1
 8008796:	70fb      	strb	r3, [r7, #3]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	78fa      	ldrb	r2, [r7, #3]
 800879c:	771a      	strb	r2, [r3, #28]
 800879e:	bf00      	nop
 80087a0:	370c      	adds	r7, #12
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr

080087aa <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EEC1Ev>:
      _Vector_base() = default;
 80087aa:	b580      	push	{r7, lr}
 80087ac:	b082      	sub	sp, #8
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	4618      	mov	r0, r3
 80087b6:	f000 f8b2 	bl	800891e <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE12_Vector_implC1Ev>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	4618      	mov	r0, r3
 80087be:	3708      	adds	r7, #8
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EEC1Ev>:
      vector() = default;
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	4618      	mov	r0, r3
 80087d0:	f7ff ffeb 	bl	80087aa <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EEC1Ev>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	4618      	mov	r0, r3
 80087d8:	3708      	adds	r7, #8
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
	...

080087e0 <_ZN12CasualNoises8RootPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE>:
//==============================================================================
//          RootPage
//
//  CasualNoises    28/12/2025  First implementation
//==============================================================================
RootPage::RootPage(SSD1309_Driver* m_oledDriverPtr,
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b084      	sub	sp, #16
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	60f8      	str	r0, [r7, #12]
 80087e8:	60b9      	str	r1, [r7, #8]
 80087ea:	607a      	str	r2, [r7, #4]
 80087ec:	603b      	str	r3, [r7, #0]
		  TLV_Driver* mTLV_DriverPtr,
		  PageManager* pageManagerPtr) :
		m_oledDriverPtr (m_oledDriverPtr),
		mTLV_DriverPtr (mTLV_DriverPtr),
		mPageManagerPtr (pageManagerPtr)
 80087ee:	4a17      	ldr	r2, [pc, #92]	@ (800884c <_ZN12CasualNoises8RootPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE+0x6c>)
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	601a      	str	r2, [r3, #0]
		m_oledDriverPtr (m_oledDriverPtr),
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	68ba      	ldr	r2, [r7, #8]
 80087f8:	605a      	str	r2, [r3, #4]
		mTLV_DriverPtr (mTLV_DriverPtr),
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	609a      	str	r2, [r3, #8]
		mPageManagerPtr (pageManagerPtr)
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	683a      	ldr	r2, [r7, #0]
 8008804:	60da      	str	r2, [r3, #12]
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	3310      	adds	r3, #16
 800880a:	4618      	mov	r0, r3
 800880c:	f7ff ffda 	bl	80087c4 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EEC1Ev>
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	331c      	adds	r3, #28
 8008814:	4618      	mov	r0, r3
 8008816:	f7fa f8b7 	bl	8002988 <_ZN12CasualNoises9RectangleIiEC1Ev>
{
	mLocalBounds.setPosition(0, 0);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	331c      	adds	r3, #28
 800881e:	2200      	movs	r2, #0
 8008820:	2100      	movs	r1, #0
 8008822:	4618      	mov	r0, r3
 8008824:	f000 f88c 	bl	8008940 <_ZN12CasualNoises9RectangleIiE11setPositionEii>
	mLocalBounds.setWidth(DISPLY_WIDTH);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	331c      	adds	r3, #28
 800882c:	2180      	movs	r1, #128	@ 0x80
 800882e:	4618      	mov	r0, r3
 8008830:	f000 f896 	bl	8008960 <_ZN12CasualNoises9RectangleIiE8setWidthEi>
	mLocalBounds.setHeight(DISPLAY_HEIGHT);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	331c      	adds	r3, #28
 8008838:	2140      	movs	r1, #64	@ 0x40
 800883a:	4618      	mov	r0, r3
 800883c:	f000 f89e 	bl	800897c <_ZN12CasualNoises9RectangleIiE9setHeightEi>
}
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	4618      	mov	r0, r3
 8008844:	3710      	adds	r7, #16
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
 800884a:	bf00      	nop
 800884c:	0801d66c 	.word	0x0801d66c

08008850 <_ZN12CasualNoises8RootPage8paintAllERNS_8GraphicsE>:
//	Paint all components in this page.
//
//  CasualNoises    29/12/2025  First implementation
//==============================================================================
void RootPage::paintAll(Graphics& g)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b086      	sub	sp, #24
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
	paint(g);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	3308      	adds	r3, #8
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	6839      	ldr	r1, [r7, #0]
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	4798      	blx	r3
	for(auto comp : mChildren)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	3310      	adds	r3, #16
 800886c:	617b      	str	r3, [r7, #20]
 800886e:	6978      	ldr	r0, [r7, #20]
 8008870:	f000 f892 	bl	8008998 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE5beginEv>
 8008874:	4603      	mov	r3, r0
 8008876:	60fb      	str	r3, [r7, #12]
 8008878:	6978      	ldr	r0, [r7, #20]
 800887a:	f000 f89d 	bl	80089b8 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE3endEv>
 800887e:	4603      	mov	r3, r0
 8008880:	60bb      	str	r3, [r7, #8]
 8008882:	e012      	b.n	80088aa <_ZN12CasualNoises8RootPage8paintAllERNS_8GraphicsE+0x5a>
 8008884:	f107 030c 	add.w	r3, r7, #12
 8008888:	4618      	mov	r0, r3
 800888a:	f000 f8ce 	bl	8008a2a <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEEdeEv>
 800888e:	4603      	mov	r3, r0
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	613b      	str	r3, [r7, #16]
	{
		comp->paint(g);
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	6839      	ldr	r1, [r7, #0]
 800889c:	6938      	ldr	r0, [r7, #16]
 800889e:	4798      	blx	r3
	for(auto comp : mChildren)
 80088a0:	f107 030c 	add.w	r3, r7, #12
 80088a4:	4618      	mov	r0, r3
 80088a6:	f000 f8b0 	bl	8008a0a <_ZN9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEEppEv>
 80088aa:	f107 0208 	add.w	r2, r7, #8
 80088ae:	f107 030c 	add.w	r3, r7, #12
 80088b2:	4611      	mov	r1, r2
 80088b4:	4618      	mov	r0, r3
 80088b6:	f000 f890 	bl	80089da <_ZN9__gnu_cxxneIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
 80088ba:	4603      	mov	r3, r0
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d1e1      	bne.n	8008884 <_ZN12CasualNoises8RootPage8paintAllERNS_8GraphicsE+0x34>
	}
	m_oledDriverPtr->refreshDisplay();
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	4618      	mov	r0, r3
 80088c6:	f7fe fd18 	bl	80072fa <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv>
}
 80088ca:	bf00      	nop
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <_ZN12CasualNoises8RootPage17addAndMakeVisibleEPNS_9ComponentE>:
//		it must be deleted by the caller
//
//  CasualNoises    26/12/2025  First implementation
//==============================================================================
void RootPage::addAndMakeVisible (Component* child)
{
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b082      	sub	sp, #8
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
 80088da:	6039      	str	r1, [r7, #0]
	child->setVisible(true);
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	2101      	movs	r1, #1
 80088e0:	4618      	mov	r0, r3
 80088e2:	f7ff ff53 	bl	800878c <_ZN12CasualNoises9Component10setVisibleEb>
	mChildren.push_back(child);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	3310      	adds	r3, #16
 80088ea:	463a      	mov	r2, r7
 80088ec:	4611      	mov	r1, r2
 80088ee:	4618      	mov	r0, r3
 80088f0:	f000 f8a7 	bl	8008a42 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE9push_backERKS2_>
}
 80088f4:	bf00      	nop
 80088f6:	3708      	adds	r7, #8
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bd80      	pop	{r7, pc}

080088fc <_ZNK12CasualNoises8RootPage9getBoundsEv>:
//
//  CasualNoises    26/12/2025  First implementation
//==============================================================================
//template <typename ValueType>
Rectangle< int > RootPage::getBounds () const
{
 80088fc:	b490      	push	{r4, r7}
 80088fe:	b082      	sub	sp, #8
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
 8008904:	6039      	str	r1, [r7, #0]
	return mLocalBounds;
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	4614      	mov	r4, r2
 800890c:	331c      	adds	r3, #28
 800890e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008910:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	3708      	adds	r7, #8
 8008918:	46bd      	mov	sp, r7
 800891a:	bc90      	pop	{r4, r7}
 800891c:	4770      	bx	lr

0800891e <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 800891e:	b580      	push	{r7, lr}
 8008920:	b084      	sub	sp, #16
 8008922:	af00      	add	r7, sp, #0
 8008924:	6078      	str	r0, [r7, #4]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	60fb      	str	r3, [r7, #12]
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	4618      	mov	r0, r3
 8008932:	f000 f8c2 	bl	8008aba <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE17_Vector_impl_dataC1Ev>
	{ }
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	4618      	mov	r0, r3
 800893a:	3710      	adds	r7, #16
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <_ZN12CasualNoises9RectangleIiE11setPositionEii>:
    inline void setPosition (ValueType newX, ValueType newY) noexcept                               { pos.setXY (newX, newY); }
 8008940:	b580      	push	{r7, lr}
 8008942:	b084      	sub	sp, #16
 8008944:	af00      	add	r7, sp, #0
 8008946:	60f8      	str	r0, [r7, #12]
 8008948:	60b9      	str	r1, [r7, #8]
 800894a:	607a      	str	r2, [r7, #4]
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	687a      	ldr	r2, [r7, #4]
 8008950:	68b9      	ldr	r1, [r7, #8]
 8008952:	4618      	mov	r0, r3
 8008954:	f000 f8c5 	bl	8008ae2 <_ZN12CasualNoises5PointIiE5setXYEii>
 8008958:	bf00      	nop
 800895a:	3710      	adds	r7, #16
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <_ZN12CasualNoises9RectangleIiE8setWidthEi>:
    inline void setWidth (ValueType newWidth) noexcept                                              { w = newWidth; }
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
 8008968:	6039      	str	r1, [r7, #0]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	683a      	ldr	r2, [r7, #0]
 800896e:	609a      	str	r2, [r3, #8]
 8008970:	bf00      	nop
 8008972:	370c      	adds	r7, #12
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr

0800897c <_ZN12CasualNoises9RectangleIiE9setHeightEi>:
    inline void setHeight (ValueType newHeight) noexcept                                            { h = newHeight; }
 800897c:	b480      	push	{r7}
 800897e:	b083      	sub	sp, #12
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	683a      	ldr	r2, [r7, #0]
 800898a:	60da      	str	r2, [r3, #12]
 800898c:	bf00      	nop
 800898e:	370c      	adds	r7, #12
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr

08008998 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 80089a0:	687a      	ldr	r2, [r7, #4]
 80089a2:	f107 030c 	add.w	r3, r7, #12
 80089a6:	4611      	mov	r1, r2
 80089a8:	4618      	mov	r0, r3
 80089aa:	f000 f8ac 	bl	8008b06 <_ZN9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEEC1ERKS4_>
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	4618      	mov	r0, r3
 80089b2:	3710      	adds	r7, #16
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}

080089b8 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b084      	sub	sp, #16
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	1d1a      	adds	r2, r3, #4
 80089c4:	f107 030c 	add.w	r3, r7, #12
 80089c8:	4611      	mov	r1, r2
 80089ca:	4618      	mov	r0, r3
 80089cc:	f000 f89b 	bl	8008b06 <_ZN9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEEC1ERKS4_>
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	4618      	mov	r0, r3
 80089d4:	3710      	adds	r7, #16
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}

080089da <_ZN9__gnu_cxxneIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 80089da:	b590      	push	{r4, r7, lr}
 80089dc:	b083      	sub	sp, #12
 80089de:	af00      	add	r7, sp, #0
 80089e0:	6078      	str	r0, [r7, #4]
 80089e2:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f000 f89e 	bl	8008b26 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEE4baseEv>
 80089ea:	4603      	mov	r3, r0
 80089ec:	681c      	ldr	r4, [r3, #0]
 80089ee:	6838      	ldr	r0, [r7, #0]
 80089f0:	f000 f899 	bl	8008b26 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEE4baseEv>
 80089f4:	4603      	mov	r3, r0
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	429c      	cmp	r4, r3
 80089fa:	bf14      	ite	ne
 80089fc:	2301      	movne	r3, #1
 80089fe:	2300      	moveq	r3, #0
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	4618      	mov	r0, r3
 8008a04:	370c      	adds	r7, #12
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd90      	pop	{r4, r7, pc}

08008a0a <_ZN9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8008a0a:	b480      	push	{r7}
 8008a0c:	b083      	sub	sp, #12
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
	++_M_current;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	1d1a      	adds	r2, r3, #4
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	601a      	str	r2, [r3, #0]
	return *this;
 8008a1c:	687b      	ldr	r3, [r7, #4]
      }
 8008a1e:	4618      	mov	r0, r3
 8008a20:	370c      	adds	r7, #12
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr

08008a2a <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8008a2a:	b480      	push	{r7}
 8008a2c:	b083      	sub	sp, #12
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4618      	mov	r0, r3
 8008a38:	370c      	adds	r7, #12
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr

08008a42 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE9push_backERKS2_>:
      push_back(const value_type& __x)
 8008a42:	b590      	push	{r4, r7, lr}
 8008a44:	b089      	sub	sp, #36	@ 0x24
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	6078      	str	r0, [r7, #4]
 8008a4a:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	685a      	ldr	r2, [r3, #4]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d023      	beq.n	8008aa0 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE9push_backERKS2_+0x5e>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8008a58:	687a      	ldr	r2, [r7, #4]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	61fa      	str	r2, [r7, #28]
 8008a60:	61bb      	str	r3, [r7, #24]
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8008a66:	6978      	ldr	r0, [r7, #20]
 8008a68:	f000 f954 	bl	8008d14 <_ZSt7forwardIRKPN12CasualNoises9ComponentEEOT_RNSt16remove_referenceIS5_E4typeE>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	69fb      	ldr	r3, [r7, #28]
 8008a70:	613b      	str	r3, [r7, #16]
 8008a72:	69bb      	ldr	r3, [r7, #24]
 8008a74:	60fb      	str	r3, [r7, #12]
 8008a76:	60ba      	str	r2, [r7, #8]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	4619      	mov	r1, r3
 8008a7c:	2004      	movs	r0, #4
 8008a7e:	f7f7 fe93 	bl	80007a8 <_ZnwjPv>
 8008a82:	4604      	mov	r4, r0
 8008a84:	68b8      	ldr	r0, [r7, #8]
 8008a86:	f000 f945 	bl	8008d14 <_ZSt7forwardIRKPN12CasualNoises9ComponentEEOT_RNSt16remove_referenceIS5_E4typeE>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	6023      	str	r3, [r4, #0]
 8008a90:	bf00      	nop
	}
 8008a92:	bf00      	nop
	    ++this->_M_impl._M_finish;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	1d1a      	adds	r2, r3, #4
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	605a      	str	r2, [r3, #4]
      }
 8008a9e:	e008      	b.n	8008ab2 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE9push_backERKS2_+0x70>
	  _M_realloc_insert(end(), __x);
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f7ff ff89 	bl	80089b8 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE3endEv>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	683a      	ldr	r2, [r7, #0]
 8008aaa:	4619      	mov	r1, r3
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f000 f85b 	bl	8008b68 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
      }
 8008ab2:	bf00      	nop
 8008ab4:	3724      	adds	r7, #36	@ 0x24
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd90      	pop	{r4, r7, pc}

08008aba <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8008aba:	b480      	push	{r7}
 8008abc:	b083      	sub	sp, #12
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	601a      	str	r2, [r3, #0]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	605a      	str	r2, [r3, #4]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	609a      	str	r2, [r3, #8]
	{ }
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	370c      	adds	r7, #12
 8008ada:	46bd      	mov	sp, r7
 8008adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae0:	4770      	bx	lr

08008ae2 <_ZN12CasualNoises5PointIiE5setXYEii>:

    /** Returns a point which has the same X position as this one, but a new Y. */
    constexpr Point withY (ValueType newY) const noexcept              { return Point (x, newY); }

    /** Changes the point's x and y coordinates. */
    void setXY (ValueType newX, ValueType newY) noexcept               { x = newX; y = newY; }
 8008ae2:	b480      	push	{r7}
 8008ae4:	b085      	sub	sp, #20
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	60f8      	str	r0, [r7, #12]
 8008aea:	60b9      	str	r1, [r7, #8]
 8008aec:	607a      	str	r2, [r7, #4]
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	68ba      	ldr	r2, [r7, #8]
 8008af2:	601a      	str	r2, [r3, #0]
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	605a      	str	r2, [r3, #4]
 8008afa:	bf00      	nop
 8008afc:	3714      	adds	r7, #20
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <_ZN9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEEC1ERKS4_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8008b06:	b480      	push	{r7}
 8008b08:	b083      	sub	sp, #12
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
 8008b0e:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	601a      	str	r2, [r3, #0]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	370c      	adds	r7, #12
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr

08008b26 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8008b26:	b480      	push	{r7}
 8008b28:	b083      	sub	sp, #12
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	4618      	mov	r0, r3
 8008b32:	370c      	adds	r7, #12
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr

08008b3c <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b082      	sub	sp, #8
 8008b40:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8008b42:	4618      	mov	r0, r3
 8008b44:	f000 f805 	bl	8008b52 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8008b48:	4603      	mov	r3, r0
      }
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3708      	adds	r7, #8
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}

08008b52 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8008b52:	b480      	push	{r7}
 8008b54:	b083      	sub	sp, #12
 8008b56:	af00      	add	r7, sp, #0
 8008b58:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8008b5a:	2301      	movs	r3, #1
      }
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	370c      	adds	r7, #12
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
      vector<_Tp, _Alloc>::
 8008b68:	b5b0      	push	{r4, r5, r7, lr}
 8008b6a:	b094      	sub	sp, #80	@ 0x50
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	60f8      	str	r0, [r7, #12]
 8008b70:	60b9      	str	r1, [r7, #8]
 8008b72:	607a      	str	r2, [r7, #4]
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8008b74:	4a66      	ldr	r2, [pc, #408]	@ (8008d10 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1a8>)
 8008b76:	2101      	movs	r1, #1
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f000 f8d6 	bl	8008d2a <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE12_M_check_lenEjPKc>
 8008b7e:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	685b      	ldr	r3, [r3, #4]
 8008b8a:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 8008b8c:	68f8      	ldr	r0, [r7, #12]
 8008b8e:	f7ff ff03 	bl	8008998 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE5beginEv>
 8008b92:	4603      	mov	r3, r0
 8008b94:	613b      	str	r3, [r7, #16]
 8008b96:	f107 0210 	add.w	r2, r7, #16
 8008b9a:	f107 0308 	add.w	r3, r7, #8
 8008b9e:	4611      	mov	r1, r2
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f000 f909 	bl	8008db8 <_ZN9__gnu_cxxmiIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f000 f917 	bl	8008de2 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE11_M_allocateEj>
 8008bb4:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 8008bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  _Alloc_traits::construct(this->_M_impl,
 8008bba:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 8008bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bbe:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8008bc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008bc2:	18d4      	adds	r4, r2, r3
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 f8a5 	bl	8008d14 <_ZSt7forwardIRKPN12CasualNoises9ComponentEEOT_RNSt16remove_referenceIS5_E4typeE>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	637d      	str	r5, [r7, #52]	@ 0x34
 8008bce:	633c      	str	r4, [r7, #48]	@ 0x30
 8008bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8008bd2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008bd4:	f000 f89e 	bl	8008d14 <_ZSt7forwardIRKPN12CasualNoises9ComponentEEOT_RNSt16remove_referenceIS5_E4typeE>
 8008bd8:	4602      	mov	r2, r0
 8008bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008be2:	623a      	str	r2, [r7, #32]
 8008be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be6:	4619      	mov	r1, r3
 8008be8:	2004      	movs	r0, #4
 8008bea:	f7f7 fddd 	bl	80007a8 <_ZnwjPv>
 8008bee:	4604      	mov	r4, r0
 8008bf0:	6a38      	ldr	r0, [r7, #32]
 8008bf2:	f000 f88f 	bl	8008d14 <_ZSt7forwardIRKPN12CasualNoises9ComponentEEOT_RNSt16remove_referenceIS5_E4typeE>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	6023      	str	r3, [r4, #0]
 8008bfc:	bf00      	nop
	}
 8008bfe:	bf00      	nop
	  __new_finish = pointer();
 8008c00:	2300      	movs	r3, #0
 8008c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8008c04:	f7ff ff9a 	bl	8008b3c <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE15_S_use_relocateEv>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d027      	beq.n	8008c5e <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xf6>
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8008c0e:	f107 0308 	add.w	r3, r7, #8
 8008c12:	4618      	mov	r0, r3
 8008c14:	f7ff ff87 	bl	8008b26 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEE4baseEv>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f7fe fd42 	bl	80076a8 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE19_M_get_Tp_allocatorEv>
 8008c24:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8008c26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008c28:	4621      	mov	r1, r4
 8008c2a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8008c2c:	f000 f8f2 	bl	8008e14 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_>
 8008c30:	64f8      	str	r0, [r7, #76]	@ 0x4c
	      ++__new_finish;
 8008c32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c34:	3304      	adds	r3, #4
 8008c36:	64fb      	str	r3, [r7, #76]	@ 0x4c
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8008c38:	f107 0308 	add.w	r3, r7, #8
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f7ff ff72 	bl	8008b26 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEE4baseEv>
 8008c42:	4603      	mov	r3, r0
 8008c44:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	4618      	mov	r0, r3
 8008c4a:	f7fe fd2d 	bl	80076a8 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE19_M_get_Tp_allocatorEv>
 8008c4e:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8008c50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c52:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c54:	4620      	mov	r0, r4
 8008c56:	f000 f8dd 	bl	8008e14 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_>
 8008c5a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8008c5c:	e026      	b.n	8008cac <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x144>
		(__old_start, __position.base(),
 8008c5e:	f107 0308 	add.w	r3, r7, #8
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7ff ff5f 	bl	8008b26 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEE4baseEv>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f7fe fd1a 	bl	80076a8 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE19_M_get_Tp_allocatorEv>
 8008c74:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8008c76:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008c78:	4621      	mov	r1, r4
 8008c7a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8008c7c:	f000 f8de 	bl	8008e3c <_ZSt34__uninitialized_move_if_noexcept_aIPPN12CasualNoises9ComponentES3_SaIS2_EET0_T_S6_S5_RT1_>
 8008c80:	64f8      	str	r0, [r7, #76]	@ 0x4c
	      ++__new_finish;
 8008c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c84:	3304      	adds	r3, #4
 8008c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
		(__position.base(), __old_finish,
 8008c88:	f107 0308 	add.w	r3, r7, #8
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f7ff ff4a 	bl	8008b26 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEE4baseEv>
 8008c92:	4603      	mov	r3, r0
 8008c94:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7fe fd05 	bl	80076a8 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE19_M_get_Tp_allocatorEv>
 8008c9e:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 8008ca0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ca2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ca4:	4620      	mov	r0, r4
 8008ca6:	f000 f8c9 	bl	8008e3c <_ZSt34__uninitialized_move_if_noexcept_aIPPN12CasualNoises9ComponentES3_SaIS2_EET0_T_S6_S5_RT1_>
 8008caa:	64f8      	str	r0, [r7, #76]	@ 0x4c
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8008cac:	f7ff ff46 	bl	8008b3c <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE15_S_use_relocateEv>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	f083 0301 	eor.w	r3, r3, #1
 8008cb6:	b2db      	uxtb	r3, r3
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d00e      	beq.n	8008cda <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x172>
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f7fe fcf2 	bl	80076a8 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE19_M_get_Tp_allocatorEv>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008cc8:	61fb      	str	r3, [r7, #28]
 8008cca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ccc:	61bb      	str	r3, [r7, #24]
 8008cce:	617a      	str	r2, [r7, #20]
      std::_Destroy(__first, __last);
 8008cd0:	69b9      	ldr	r1, [r7, #24]
 8008cd2:	69f8      	ldr	r0, [r7, #28]
 8008cd4:	f7fe fd0c 	bl	80076f0 <_ZSt8_DestroyIPPN12CasualNoises9ComponentEEvT_S4_>
    }
 8008cd8:	bf00      	nop
      _M_deallocate(__old_start,
 8008cda:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	689a      	ldr	r2, [r3, #8]
 8008ce0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ce2:	1ad3      	subs	r3, r2, r3
 8008ce4:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008cea:	f7fe fce8 	bl	80076be <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE13_M_deallocateEPS2_j>
      this->_M_impl._M_start = __new_start;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008cf2:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008cf8:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8008cfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008d00:	441a      	add	r2, r3
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	609a      	str	r2, [r3, #8]
    }
 8008d06:	bf00      	nop
 8008d08:	3750      	adds	r7, #80	@ 0x50
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bdb0      	pop	{r4, r5, r7, pc}
 8008d0e:	bf00      	nop
 8008d10:	0801bfec 	.word	0x0801bfec

08008d14 <_ZSt7forwardIRKPN12CasualNoises9ComponentEEOT_RNSt16remove_referenceIS5_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008d14:	b480      	push	{r7}
 8008d16:	b083      	sub	sp, #12
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	4618      	mov	r0, r3
 8008d20:	370c      	adds	r7, #12
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr

08008d2a <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 8008d2a:	b590      	push	{r4, r7, lr}
 8008d2c:	b087      	sub	sp, #28
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	60f8      	str	r0, [r7, #12]
 8008d32:	60b9      	str	r1, [r7, #8]
 8008d34:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 8008d36:	68f8      	ldr	r0, [r7, #12]
 8008d38:	f000 f899 	bl	8008e6e <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE8max_sizeEv>
 8008d3c:	4604      	mov	r4, r0
 8008d3e:	68f8      	ldr	r0, [r7, #12]
 8008d40:	f000 f8a6 	bl	8008e90 <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE4sizeEv>
 8008d44:	4603      	mov	r3, r0
 8008d46:	1ae2      	subs	r2, r4, r3
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	bf34      	ite	cc
 8008d4e:	2301      	movcc	r3, #1
 8008d50:	2300      	movcs	r3, #0
 8008d52:	b2db      	uxtb	r3, r3
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d002      	beq.n	8008d5e <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f00e fd5f 	bl	801781c <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8008d5e:	68f8      	ldr	r0, [r7, #12]
 8008d60:	f000 f896 	bl	8008e90 <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE4sizeEv>
 8008d64:	4604      	mov	r4, r0
 8008d66:	68f8      	ldr	r0, [r7, #12]
 8008d68:	f000 f892 	bl	8008e90 <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE4sizeEv>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	613b      	str	r3, [r7, #16]
 8008d70:	f107 0208 	add.w	r2, r7, #8
 8008d74:	f107 0310 	add.w	r3, r7, #16
 8008d78:	4611      	mov	r1, r2
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7f7 fd20 	bl	80007c0 <_ZSt3maxIjERKT_S2_S2_>
 8008d80:	4603      	mov	r3, r0
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4423      	add	r3, r4
 8008d86:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8008d88:	68f8      	ldr	r0, [r7, #12]
 8008d8a:	f000 f881 	bl	8008e90 <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE4sizeEv>
 8008d8e:	4602      	mov	r2, r0
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d306      	bcc.n	8008da4 <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE12_M_check_lenEjPKc+0x7a>
 8008d96:	68f8      	ldr	r0, [r7, #12]
 8008d98:	f000 f869 	bl	8008e6e <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE8max_sizeEv>
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d904      	bls.n	8008dae <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE12_M_check_lenEjPKc+0x84>
 8008da4:	68f8      	ldr	r0, [r7, #12]
 8008da6:	f000 f862 	bl	8008e6e <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE8max_sizeEv>
 8008daa:	4603      	mov	r3, r0
 8008dac:	e000      	b.n	8008db0 <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE12_M_check_lenEjPKc+0x86>
 8008dae:	697b      	ldr	r3, [r7, #20]
      }
 8008db0:	4618      	mov	r0, r3
 8008db2:	371c      	adds	r7, #28
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bd90      	pop	{r4, r7, pc}

08008db8 <_ZN9__gnu_cxxmiIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>:
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8008db8:	b590      	push	{r4, r7, lr}
 8008dba:	b083      	sub	sp, #12
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
 8008dc0:	6039      	str	r1, [r7, #0]
    { return __lhs.base() - __rhs.base(); }
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f7ff feaf 	bl	8008b26 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEE4baseEv>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	681c      	ldr	r4, [r3, #0]
 8008dcc:	6838      	ldr	r0, [r7, #0]
 8008dce:	f7ff feaa 	bl	8008b26 <_ZNK9__gnu_cxx17__normal_iteratorIPPN12CasualNoises9ComponentESt6vectorIS3_SaIS3_EEE4baseEv>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	1ae3      	subs	r3, r4, r3
 8008dd8:	109b      	asrs	r3, r3, #2
 8008dda:	4618      	mov	r0, r3
 8008ddc:	370c      	adds	r7, #12
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd90      	pop	{r4, r7, pc}

08008de2 <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8008de2:	b580      	push	{r7, lr}
 8008de4:	b084      	sub	sp, #16
 8008de6:	af00      	add	r7, sp, #0
 8008de8:	6078      	str	r0, [r7, #4]
 8008dea:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d00b      	beq.n	8008e0a <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE11_M_allocateEj+0x28>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	60fb      	str	r3, [r7, #12]
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	68b9      	ldr	r1, [r7, #8]
 8008dfe:	68f8      	ldr	r0, [r7, #12]
 8008e00:	f000 f8b3 	bl	8008f6a <_ZNSt15__new_allocatorIPN12CasualNoises9ComponentEE8allocateEjPKv>
 8008e04:	4603      	mov	r3, r0
 8008e06:	bf00      	nop
 8008e08:	e000      	b.n	8008e0c <_ZNSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE11_M_allocateEj+0x2a>
 8008e0a:	2300      	movs	r3, #0
      }
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3710      	adds	r7, #16
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8008e14:	b590      	push	{r4, r7, lr}
 8008e16:	b087      	sub	sp, #28
 8008e18:	af02      	add	r7, sp, #8
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	607a      	str	r2, [r7, #4]
 8008e20:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8008e22:	f88d 4000 	strb.w	r4, [sp]
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	68b9      	ldr	r1, [r7, #8]
 8008e2c:	68f8      	ldr	r0, [r7, #12]
 8008e2e:	f000 f83f 	bl	8008eb0 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE>
 8008e32:	4603      	mov	r3, r0
      }
 8008e34:	4618      	mov	r0, r3
 8008e36:	3714      	adds	r7, #20
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	bd90      	pop	{r4, r7, pc}

08008e3c <_ZSt34__uninitialized_move_if_noexcept_aIPPN12CasualNoises9ComponentES3_SaIS2_EET0_T_S6_S5_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8008e3c:	b590      	push	{r4, r7, lr}
 8008e3e:	b085      	sub	sp, #20
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	60f8      	str	r0, [r7, #12]
 8008e44:	60b9      	str	r1, [r7, #8]
 8008e46:	607a      	str	r2, [r7, #4]
 8008e48:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8008e4a:	68f8      	ldr	r0, [r7, #12]
 8008e4c:	f000 f842 	bl	8008ed4 <_ZSt32__make_move_if_noexcept_iteratorIPN12CasualNoises9ComponentESt13move_iteratorIPS2_EET0_PT_>
 8008e50:	4604      	mov	r4, r0
 8008e52:	68b8      	ldr	r0, [r7, #8]
 8008e54:	f000 f83e 	bl	8008ed4 <_ZSt32__make_move_if_noexcept_iteratorIPN12CasualNoises9ComponentESt13move_iteratorIPS2_EET0_PT_>
 8008e58:	4601      	mov	r1, r0
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	687a      	ldr	r2, [r7, #4]
 8008e5e:	4620      	mov	r0, r4
 8008e60:	f000 f847 	bl	8008ef2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPN12CasualNoises9ComponentEES4_S3_ET0_T_S7_S6_RSaIT1_E>
 8008e64:	4603      	mov	r3, r0
    }
 8008e66:	4618      	mov	r0, r3
 8008e68:	3714      	adds	r7, #20
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd90      	pop	{r4, r7, pc}

08008e6e <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8008e6e:	b580      	push	{r7, lr}
 8008e70:	b082      	sub	sp, #8
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4618      	mov	r0, r3
 8008e7a:	f000 f86b 	bl	8008f54 <_ZNKSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE19_M_get_Tp_allocatorEv>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	4618      	mov	r0, r3
 8008e82:	f000 f847 	bl	8008f14 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE11_S_max_sizeERKS3_>
 8008e86:	4603      	mov	r3, r0
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3708      	adds	r7, #8
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}

08008e90 <_ZNKSt6vectorIPN12CasualNoises9ComponentESaIS2_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8008e90:	b480      	push	{r7}
 8008e92:	b083      	sub	sp, #12
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	685a      	ldr	r2, [r3, #4]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	1ad3      	subs	r3, r2, r3
 8008ea2:	109b      	asrs	r3, r3, #2
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	370c      	adds	r7, #12
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr

08008eb0 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	60f8      	str	r0, [r7, #12]
 8008eb8:	60b9      	str	r1, [r7, #8]
 8008eba:	607a      	str	r2, [r7, #4]
 8008ebc:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	68b9      	ldr	r1, [r7, #8]
 8008ec4:	68f8      	ldr	r0, [r7, #12]
 8008ec6:	f000 f879 	bl	8008fbc <_ZSt12__relocate_aIPPN12CasualNoises9ComponentES3_SaIS2_EET0_T_S6_S5_RT1_>
 8008eca:	4603      	mov	r3, r0
      }
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3710      	adds	r7, #16
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <_ZSt32__make_move_if_noexcept_iteratorIPN12CasualNoises9ComponentESt13move_iteratorIPS2_EET0_PT_>:
    __make_move_if_noexcept_iterator(_Tp* __i)
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b084      	sub	sp, #16
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8008edc:	f107 030c 	add.w	r3, r7, #12
 8008ee0:	6879      	ldr	r1, [r7, #4]
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f000 f887 	bl	8008ff6 <_ZNSt13move_iteratorIPPN12CasualNoises9ComponentEEC1ES3_>
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	4618      	mov	r0, r3
 8008eec:	3710      	adds	r7, #16
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPN12CasualNoises9ComponentEES4_S3_ET0_T_S7_S6_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b084      	sub	sp, #16
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	60f8      	str	r0, [r7, #12]
 8008efa:	60b9      	str	r1, [r7, #8]
 8008efc:	607a      	str	r2, [r7, #4]
 8008efe:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 8008f00:	687a      	ldr	r2, [r7, #4]
 8008f02:	68b9      	ldr	r1, [r7, #8]
 8008f04:	68f8      	ldr	r0, [r7, #12]
 8008f06:	f000 f888 	bl	800901a <_ZSt18uninitialized_copyISt13move_iteratorIPPN12CasualNoises9ComponentEES4_ET0_T_S7_S6_>
 8008f0a:	4603      	mov	r3, r0
    }
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3710      	adds	r7, #16
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <_ZNSt6vectorIPN12CasualNoises9ComponentESaIS2_EE11_S_max_sizeERKS3_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b088      	sub	sp, #32
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8008f1c:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8008f20:	613b      	str	r3, [r7, #16]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	61fb      	str	r3, [r7, #28]
 8008f26:	69fb      	ldr	r3, [r7, #28]
 8008f28:	61bb      	str	r3, [r7, #24]
 8008f2a:	69bb      	ldr	r3, [r7, #24]
 8008f2c:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8008f2e:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      { return _M_max_size(); }
 8008f32:	bf00      	nop
	return __a.max_size();
 8008f34:	bf00      	nop
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8008f36:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 8008f38:	f107 020c 	add.w	r2, r7, #12
 8008f3c:	f107 0310 	add.w	r3, r7, #16
 8008f40:	4611      	mov	r1, r2
 8008f42:	4618      	mov	r0, r3
 8008f44:	f7f7 fc50 	bl	80007e8 <_ZSt3minIjERKT_S2_S2_>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	681b      	ldr	r3, [r3, #0]
      }
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3720      	adds	r7, #32
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <_ZNKSt12_Vector_baseIPN12CasualNoises9ComponentESaIS2_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8008f54:	b480      	push	{r7}
 8008f56:	b083      	sub	sp, #12
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	4618      	mov	r0, r3
 8008f60:	370c      	adds	r7, #12
 8008f62:	46bd      	mov	sp, r7
 8008f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f68:	4770      	bx	lr

08008f6a <_ZNSt15__new_allocatorIPN12CasualNoises9ComponentEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8008f6a:	b580      	push	{r7, lr}
 8008f6c:	b086      	sub	sp, #24
 8008f6e:	af00      	add	r7, sp, #0
 8008f70:	60f8      	str	r0, [r7, #12]
 8008f72:	60b9      	str	r1, [r7, #8]
 8008f74:	607a      	str	r2, [r7, #4]
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8008f7a:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	4293      	cmp	r3, r2
 8008f82:	bf8c      	ite	hi
 8008f84:	2301      	movhi	r3, #1
 8008f86:	2300      	movls	r3, #0
 8008f88:	b2db      	uxtb	r3, r3
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	bf14      	ite	ne
 8008f8e:	2301      	movne	r3, #1
 8008f90:	2300      	moveq	r3, #0
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d007      	beq.n	8008fa8 <_ZNSt15__new_allocatorIPN12CasualNoises9ComponentEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f9e:	d301      	bcc.n	8008fa4 <_ZNSt15__new_allocatorIPN12CasualNoises9ComponentEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8008fa0:	f00e fc36 	bl	8017810 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8008fa4:	f00e fc31 	bl	801780a <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	4618      	mov	r0, r3
 8008fae:	f00e fc19 	bl	80177e4 <_Znwj>
 8008fb2:	4603      	mov	r3, r0
      }
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3718      	adds	r7, #24
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}

08008fbc <_ZSt12__relocate_aIPPN12CasualNoises9ComponentES3_SaIS2_EET0_T_S6_S5_RT1_>:
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8008fbc:	b5b0      	push	{r4, r5, r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	60f8      	str	r0, [r7, #12]
 8008fc4:	60b9      	str	r1, [r7, #8]
 8008fc6:	607a      	str	r2, [r7, #4]
 8008fc8:	603b      	str	r3, [r7, #0]
      return std::__relocate_a_1(std::__niter_base(__first),
 8008fca:	68f8      	ldr	r0, [r7, #12]
 8008fcc:	f000 f839 	bl	8009042 <_ZSt12__niter_baseIPPN12CasualNoises9ComponentEET_S4_>
 8008fd0:	4604      	mov	r4, r0
 8008fd2:	68b8      	ldr	r0, [r7, #8]
 8008fd4:	f000 f835 	bl	8009042 <_ZSt12__niter_baseIPPN12CasualNoises9ComponentEET_S4_>
 8008fd8:	4605      	mov	r5, r0
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 f831 	bl	8009042 <_ZSt12__niter_baseIPPN12CasualNoises9ComponentEET_S4_>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	4629      	mov	r1, r5
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	f000 f836 	bl	8009058 <_ZSt14__relocate_a_1IPN12CasualNoises9ComponentES2_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS5_E4typeES7_S7_S7_RSaIT0_E>
 8008fec:	4603      	mov	r3, r0
    }
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3710      	adds	r7, #16
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bdb0      	pop	{r4, r5, r7, pc}

08008ff6 <_ZNSt13move_iteratorIPPN12CasualNoises9ComponentEEC1ES3_>:
      move_iterator(iterator_type __i)
 8008ff6:	b580      	push	{r7, lr}
 8008ff8:	b082      	sub	sp, #8
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
 8008ffe:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8009000:	463b      	mov	r3, r7
 8009002:	4618      	mov	r0, r3
 8009004:	f000 f846 	bl	8009094 <_ZSt4moveIRPPN12CasualNoises9ComponentEEONSt16remove_referenceIT_E4typeEOS6_>
 8009008:	4603      	mov	r3, r0
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	601a      	str	r2, [r3, #0]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	4618      	mov	r0, r3
 8009014:	3708      	adds	r7, #8
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}

0800901a <_ZSt18uninitialized_copyISt13move_iteratorIPPN12CasualNoises9ComponentEES4_ET0_T_S7_S6_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800901a:	b580      	push	{r7, lr}
 800901c:	b086      	sub	sp, #24
 800901e:	af00      	add	r7, sp, #0
 8009020:	60f8      	str	r0, [r7, #12]
 8009022:	60b9      	str	r1, [r7, #8]
 8009024:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 8009026:	2301      	movs	r3, #1
 8009028:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 800902a:	2301      	movs	r3, #1
 800902c:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 800902e:	687a      	ldr	r2, [r7, #4]
 8009030:	68b9      	ldr	r1, [r7, #8]
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f000 f839 	bl	80090aa <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPN12CasualNoises9ComponentEES6_EET0_T_S9_S8_>
 8009038:	4603      	mov	r3, r0
    }
 800903a:	4618      	mov	r0, r3
 800903c:	3718      	adds	r7, #24
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <_ZSt12__niter_baseIPPN12CasualNoises9ComponentEET_S4_>:
    __niter_base(_Iterator __it)
 8009042:	b480      	push	{r7}
 8009044:	b083      	sub	sp, #12
 8009046:	af00      	add	r7, sp, #0
 8009048:	6078      	str	r0, [r7, #4]
    { return __it; }
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	4618      	mov	r0, r3
 800904e:	370c      	adds	r7, #12
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <_ZSt14__relocate_a_1IPN12CasualNoises9ComponentES2_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS5_E4typeES7_S7_S7_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8009058:	b580      	push	{r7, lr}
 800905a:	b086      	sub	sp, #24
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	607a      	str	r2, [r7, #4]
 8009064:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8009066:	68ba      	ldr	r2, [r7, #8]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	1ad3      	subs	r3, r2, r3
 800906c:	109b      	asrs	r3, r3, #2
 800906e:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	2b00      	cmp	r3, #0
 8009074:	dd06      	ble.n	8009084 <_ZSt14__relocate_a_1IPN12CasualNoises9ComponentES2_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS5_E4typeES7_S7_S7_RSaIT0_E+0x2c>
	  __builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	009b      	lsls	r3, r3, #2
 800907a:	461a      	mov	r2, r3
 800907c:	68f9      	ldr	r1, [r7, #12]
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f010 fa80 	bl	8019584 <memmove>
      return __result + __count;
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	009b      	lsls	r3, r3, #2
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	4413      	add	r3, r2
    }
 800908c:	4618      	mov	r0, r3
 800908e:	3718      	adds	r7, #24
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <_ZSt4moveIRPPN12CasualNoises9ComponentEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	4618      	mov	r0, r3
 80090a0:	370c      	adds	r7, #12
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr

080090aa <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPN12CasualNoises9ComponentEES6_EET0_T_S9_S8_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80090aa:	b580      	push	{r7, lr}
 80090ac:	b084      	sub	sp, #16
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	60f8      	str	r0, [r7, #12]
 80090b2:	60b9      	str	r1, [r7, #8]
 80090b4:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80090b6:	687a      	ldr	r2, [r7, #4]
 80090b8:	68b9      	ldr	r1, [r7, #8]
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f000 f805 	bl	80090ca <_ZSt4copyISt13move_iteratorIPPN12CasualNoises9ComponentEES4_ET0_T_S7_S6_>
 80090c0:	4603      	mov	r3, r0
 80090c2:	4618      	mov	r0, r3
 80090c4:	3710      	adds	r7, #16
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}

080090ca <_ZSt4copyISt13move_iteratorIPPN12CasualNoises9ComponentEES4_ET0_T_S7_S6_>:
    copy(_II __first, _II __last, _OI __result)
 80090ca:	b590      	push	{r4, r7, lr}
 80090cc:	b085      	sub	sp, #20
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	60f8      	str	r0, [r7, #12]
 80090d2:	60b9      	str	r1, [r7, #8]
 80090d4:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 80090d6:	68f8      	ldr	r0, [r7, #12]
 80090d8:	f000 f80f 	bl	80090fa <_ZSt12__miter_baseIPPN12CasualNoises9ComponentEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 80090dc:	4604      	mov	r4, r0
 80090de:	68b8      	ldr	r0, [r7, #8]
 80090e0:	f000 f80b 	bl	80090fa <_ZSt12__miter_baseIPPN12CasualNoises9ComponentEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 80090e4:	4603      	mov	r3, r0
 80090e6:	687a      	ldr	r2, [r7, #4]
 80090e8:	4619      	mov	r1, r3
 80090ea:	4620      	mov	r0, r4
 80090ec:	f000 f816 	bl	800911c <_ZSt13__copy_move_aILb1EPPN12CasualNoises9ComponentES3_ET1_T0_S5_S4_>
 80090f0:	4603      	mov	r3, r0
    }
 80090f2:	4618      	mov	r0, r3
 80090f4:	3714      	adds	r7, #20
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd90      	pop	{r4, r7, pc}

080090fa <_ZSt12__miter_baseIPPN12CasualNoises9ComponentEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    __miter_base(move_iterator<_Iterator> __it)
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b082      	sub	sp, #8
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
    { return __miter_base(__it.base()); }
 8009102:	1d3b      	adds	r3, r7, #4
 8009104:	4618      	mov	r0, r3
 8009106:	f000 f82c 	bl	8009162 <_ZNKSt13move_iteratorIPPN12CasualNoises9ComponentEE4baseEv>
 800910a:	4603      	mov	r3, r0
 800910c:	4618      	mov	r0, r3
 800910e:	f000 f834 	bl	800917a <_ZSt12__miter_baseIPPN12CasualNoises9ComponentEET_S4_>
 8009112:	4603      	mov	r3, r0
 8009114:	4618      	mov	r0, r3
 8009116:	3708      	adds	r7, #8
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}

0800911c <_ZSt13__copy_move_aILb1EPPN12CasualNoises9ComponentES3_ET1_T0_S5_S4_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800911c:	b5b0      	push	{r4, r5, r7, lr}
 800911e:	b084      	sub	sp, #16
 8009120:	af00      	add	r7, sp, #0
 8009122:	60f8      	str	r0, [r7, #12]
 8009124:	60b9      	str	r1, [r7, #8]
 8009126:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8009128:	68f8      	ldr	r0, [r7, #12]
 800912a:	f7ff ff8a 	bl	8009042 <_ZSt12__niter_baseIPPN12CasualNoises9ComponentEET_S4_>
 800912e:	4604      	mov	r4, r0
 8009130:	68b8      	ldr	r0, [r7, #8]
 8009132:	f7ff ff86 	bl	8009042 <_ZSt12__niter_baseIPPN12CasualNoises9ComponentEET_S4_>
 8009136:	4605      	mov	r5, r0
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	4618      	mov	r0, r3
 800913c:	f7ff ff81 	bl	8009042 <_ZSt12__niter_baseIPPN12CasualNoises9ComponentEET_S4_>
 8009140:	4603      	mov	r3, r0
 8009142:	461a      	mov	r2, r3
 8009144:	4629      	mov	r1, r5
 8009146:	4620      	mov	r0, r4
 8009148:	f000 f822 	bl	8009190 <_ZSt14__copy_move_a1ILb1EPPN12CasualNoises9ComponentES3_ET1_T0_S5_S4_>
 800914c:	4602      	mov	r2, r0
 800914e:	1d3b      	adds	r3, r7, #4
 8009150:	4611      	mov	r1, r2
 8009152:	4618      	mov	r0, r3
 8009154:	f000 f82c 	bl	80091b0 <_ZSt12__niter_wrapIPPN12CasualNoises9ComponentEET_RKS4_S4_>
 8009158:	4603      	mov	r3, r0
    }
 800915a:	4618      	mov	r0, r3
 800915c:	3710      	adds	r7, #16
 800915e:	46bd      	mov	sp, r7
 8009160:	bdb0      	pop	{r4, r5, r7, pc}

08009162 <_ZNKSt13move_iteratorIPPN12CasualNoises9ComponentEE4baseEv>:
      base() const
 8009162:	b480      	push	{r7}
 8009164:	b083      	sub	sp, #12
 8009166:	af00      	add	r7, sp, #0
 8009168:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	4618      	mov	r0, r3
 8009170:	370c      	adds	r7, #12
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr

0800917a <_ZSt12__miter_baseIPPN12CasualNoises9ComponentEET_S4_>:
    __miter_base(_Iterator __it)
 800917a:	b480      	push	{r7}
 800917c:	b083      	sub	sp, #12
 800917e:	af00      	add	r7, sp, #0
 8009180:	6078      	str	r0, [r7, #4]
    { return __it; }
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	4618      	mov	r0, r3
 8009186:	370c      	adds	r7, #12
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr

08009190 <_ZSt14__copy_move_a1ILb1EPPN12CasualNoises9ComponentES3_ET1_T0_S5_S4_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8009190:	b580      	push	{r7, lr}
 8009192:	b084      	sub	sp, #16
 8009194:	af00      	add	r7, sp, #0
 8009196:	60f8      	str	r0, [r7, #12]
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 800919c:	687a      	ldr	r2, [r7, #4]
 800919e:	68b9      	ldr	r1, [r7, #8]
 80091a0:	68f8      	ldr	r0, [r7, #12]
 80091a2:	f000 f811 	bl	80091c8 <_ZSt14__copy_move_a2ILb1EPPN12CasualNoises9ComponentES3_ET1_T0_S5_S4_>
 80091a6:	4603      	mov	r3, r0
 80091a8:	4618      	mov	r0, r3
 80091aa:	3710      	adds	r7, #16
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}

080091b0 <_ZSt12__niter_wrapIPPN12CasualNoises9ComponentEET_RKS4_S4_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80091b0:	b480      	push	{r7}
 80091b2:	b083      	sub	sp, #12
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
 80091b8:	6039      	str	r1, [r7, #0]
    { return __res; }
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	4618      	mov	r0, r3
 80091be:	370c      	adds	r7, #12
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr

080091c8 <_ZSt14__copy_move_a2ILb1EPPN12CasualNoises9ComponentES3_ET1_T0_S5_S4_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b084      	sub	sp, #16
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	60f8      	str	r0, [r7, #12]
 80091d0:	60b9      	str	r1, [r7, #8]
 80091d2:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	68b9      	ldr	r1, [r7, #8]
 80091d8:	68f8      	ldr	r0, [r7, #12]
 80091da:	f000 f805 	bl	80091e8 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN12CasualNoises9ComponentES5_EEPT0_PT_S9_S7_>
 80091de:	4603      	mov	r3, r0
    }
 80091e0:	4618      	mov	r0, r3
 80091e2:	3710      	adds	r7, #16
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN12CasualNoises9ComponentES5_EEPT0_PT_S9_S7_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b086      	sub	sp, #24
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80091f4:	68ba      	ldr	r2, [r7, #8]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	1ad3      	subs	r3, r2, r3
 80091fa:	109b      	asrs	r3, r3, #2
 80091fc:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	2b01      	cmp	r3, #1
 8009202:	bfcc      	ite	gt
 8009204:	2301      	movgt	r3, #1
 8009206:	2300      	movle	r3, #0
 8009208:	b2db      	uxtb	r3, r3
 800920a:	2b00      	cmp	r3, #0
 800920c:	d007      	beq.n	800921e <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN12CasualNoises9ComponentES5_EEPT0_PT_S9_S7_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	009b      	lsls	r3, r3, #2
 8009212:	461a      	mov	r2, r3
 8009214:	68f9      	ldr	r1, [r7, #12]
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f010 f9b4 	bl	8019584 <memmove>
 800921c:	e006      	b.n	800922c <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN12CasualNoises9ComponentES5_EEPT0_PT_S9_S7_+0x44>
	  else if (_Num == 1)
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	2b01      	cmp	r3, #1
 8009222:	d103      	bne.n	800922c <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN12CasualNoises9ComponentES5_EEPT0_PT_S9_S7_+0x44>
	      __assign_one(__result, __first);
 8009224:	68f9      	ldr	r1, [r7, #12]
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 f808 	bl	800923c <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIPN12CasualNoises9ComponentES5_EEvPT_PT0_>
	  return __result + _Num;
 800922c:	697b      	ldr	r3, [r7, #20]
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	687a      	ldr	r2, [r7, #4]
 8009232:	4413      	add	r3, r2
	}
 8009234:	4618      	mov	r0, r3
 8009236:	3718      	adds	r7, #24
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIPN12CasualNoises9ComponentES5_EEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 800923c:	b580      	push	{r7, lr}
 800923e:	b082      	sub	sp, #8
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 8009246:	6838      	ldr	r0, [r7, #0]
 8009248:	f000 f808 	bl	800925c <_ZSt4moveIRPN12CasualNoises9ComponentEEONSt16remove_referenceIT_E4typeEOS5_>
 800924c:	4603      	mov	r3, r0
 800924e:	681a      	ldr	r2, [r3, #0]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	601a      	str	r2, [r3, #0]
 8009254:	bf00      	nop
 8009256:	3708      	adds	r7, #8
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <_ZSt4moveIRPN12CasualNoises9ComponentEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 800925c:	b480      	push	{r7}
 800925e:	b083      	sub	sp, #12
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	4618      	mov	r0, r3
 8009268:	370c      	adds	r7, #12
 800926a:	46bd      	mov	sp, r7
 800926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009270:	4770      	bx	lr
	...

08009274 <_ZN12CasualNoises9SetupPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE>:
//
// Main page initializer
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
SetupPage::SetupPage(SSD1309_Driver* oledDriverPt,
 8009274:	b580      	push	{r7, lr}
 8009276:	b084      	sub	sp, #16
 8009278:	af00      	add	r7, sp, #0
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	60b9      	str	r1, [r7, #8]
 800927e:	607a      	str	r2, [r7, #4]
 8009280:	603b      	str	r3, [r7, #0]
					 TLV_Driver* TLV_DriverPtr,
					 PageManager* pageManagerPtr) :
	RootPage(oledDriverPt, TLV_DriverPtr, pageManagerPtr)
 8009282:	68f8      	ldr	r0, [r7, #12]
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	687a      	ldr	r2, [r7, #4]
 8009288:	68b9      	ldr	r1, [r7, #8]
 800928a:	f7ff faa9 	bl	80087e0 <_ZN12CasualNoises8RootPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE>
 800928e:	4a04      	ldr	r2, [pc, #16]	@ (80092a0 <_ZN12CasualNoises9SetupPageC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverEPNS_11PageManagerE+0x2c>)
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	601a      	str	r2, [r3, #0]
	}
	uint32_t stateIndex    	= TLV_DriverPtr->findNextTLV ((uint32_t)tag, 0);									// ToDo remove debug lines
	uint32_t stateCnt		= TLV_DriverPtr->readTLV_Bytes(stateIndex, sizeof(sSetupPageState), (uint32_t*) &mPageState);
	UNUSED(stateCnt);
*/
}
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	4618      	mov	r0, r3
 8009298:	3710      	adds	r7, #16
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}
 800929e:	bf00      	nop
 80092a0:	0801d6ac 	.word	0x0801d6ac

080092a4 <_ZN12CasualNoises9SetupPage5paintERNS_8GraphicsE>:
// 	Show main page
//
//  CasualNoises    24/12/2025  First implementation
//==============================================================================
void SetupPage::paint(Graphics& g)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af02      	add	r7, sp, #8
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	6039      	str	r1, [r7, #0]

	// ToDo: implement this
	m_oledDriverPtr->clearDisplay();
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7fd fffb 	bl	80072ae <_ZN12CasualNoises14SSD1309_Driver12clearDisplayEv>
	m_oledDriverPtr->drawRect(0, 0, 127, 63);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6858      	ldr	r0, [r3, #4]
 80092bc:	2300      	movs	r3, #0
 80092be:	9301      	str	r3, [sp, #4]
 80092c0:	233f      	movs	r3, #63	@ 0x3f
 80092c2:	9300      	str	r3, [sp, #0]
 80092c4:	237f      	movs	r3, #127	@ 0x7f
 80092c6:	2200      	movs	r2, #0
 80092c8:	2100      	movs	r1, #0
 80092ca:	f7f8 fb2b 	bl	8001924 <_ZN12CasualNoises14SSD1309_Driver8drawRectEssttNS_14eBitOperationsE>
	m_oledDriverPtr->drawText(10, 10, "CasualNoises", &CasualNoises::font_7x10);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6858      	ldr	r0, [r3, #4]
 80092d2:	2300      	movs	r3, #0
 80092d4:	9301      	str	r3, [sp, #4]
 80092d6:	4b0d      	ldr	r3, [pc, #52]	@ (800930c <_ZN12CasualNoises9SetupPage5paintERNS_8GraphicsE+0x68>)
 80092d8:	9300      	str	r3, [sp, #0]
 80092da:	4b0d      	ldr	r3, [pc, #52]	@ (8009310 <_ZN12CasualNoises9SetupPage5paintERNS_8GraphicsE+0x6c>)
 80092dc:	220a      	movs	r2, #10
 80092de:	210a      	movs	r1, #10
 80092e0:	f7fe f8d4 	bl	800748c <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE>
	m_oledDriverPtr->drawText(10, 30, "Setup Page", &CasualNoises::font_11x18);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6858      	ldr	r0, [r3, #4]
 80092e8:	2300      	movs	r3, #0
 80092ea:	9301      	str	r3, [sp, #4]
 80092ec:	4b09      	ldr	r3, [pc, #36]	@ (8009314 <_ZN12CasualNoises9SetupPage5paintERNS_8GraphicsE+0x70>)
 80092ee:	9300      	str	r3, [sp, #0]
 80092f0:	4b09      	ldr	r3, [pc, #36]	@ (8009318 <_ZN12CasualNoises9SetupPage5paintERNS_8GraphicsE+0x74>)
 80092f2:	221e      	movs	r2, #30
 80092f4:	210a      	movs	r1, #10
 80092f6:	f7fe f8c9 	bl	800748c <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE>
	m_oledDriverPtr->refreshDisplay();
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	4618      	mov	r0, r3
 8009300:	f7fd fffb 	bl	80072fa <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv>

}
 8009304:	bf00      	nop
 8009306:	3708      	adds	r7, #8
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}
 800930c:	0801c140 	.word	0x0801c140
 8009310:	0801c008 	.word	0x0801c008
 8009314:	0801c8b0 	.word	0x0801c8b0
 8009318:	0801c018 	.word	0x0801c018

0800931c <_ZN12CasualNoises9SetupPage7resizedEv>:
// 	Set size and location of all components in the page
//
//  CasualNoises    26/12/2025  First implementation
//==============================================================================
void SetupPage::resized()
{
 800931c:	b480      	push	{r7}
 800931e:	b083      	sub	sp, #12
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]

}
 8009324:	bf00      	nop
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr

08009330 <_ZN12CasualNoises9SetupPage11saveContextEv>:
// 	Save context to flash
//
//  CasualNoises    26/12/2025  First implementation
//==============================================================================
void SetupPage::saveContext()
{
 8009330:	b480      	push	{r7}
 8009332:	b083      	sub	sp, #12
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]

}
 8009338:	bf00      	nop
 800933a:	370c      	adds	r7, #12
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr

08009344 <_ZN12CasualNoises9SetupPage14handleUI_eventEPNS_18sIncommingUI_EventEb>:
// 	Handle UI events for this page
//
//  CasualNoises    25/12/2025  First implementation
//==============================================================================
void SetupPage::handleUI_event(sIncommingUI_Event* uiEvent, bool altState)
{
 8009344:	b480      	push	{r7}
 8009346:	b085      	sub	sp, #20
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	4613      	mov	r3, r2
 8009350:	71fb      	strb	r3, [r7, #7]

}
 8009352:	bf00      	nop
 8009354:	3714      	adds	r7, #20
 8009356:	46bd      	mov	sp, r7
 8009358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935c:	4770      	bx	lr
	...

08009360 <_ZN12CasualNoises9SetupPageD1Ev>:

	 SetupPage() = default;
	 SetupPage(SSD1309_Driver* m_oledDriverPtr,
			   TLV_Driver* mTLV_DriverPtr,
			   PageManager* pageManagerPtr);
	~SetupPage() = default;
 8009360:	b580      	push	{r7, lr}
 8009362:	b082      	sub	sp, #8
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
 8009368:	4a05      	ldr	r2, [pc, #20]	@ (8009380 <_ZN12CasualNoises9SetupPageD1Ev+0x20>)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	601a      	str	r2, [r3, #0]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	4618      	mov	r0, r3
 8009372:	f7fe f8bb 	bl	80074ec <_ZN12CasualNoises8RootPageD1Ev>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	4618      	mov	r0, r3
 800937a:	3708      	adds	r7, #8
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}
 8009380:	0801d6ac 	.word	0x0801d6ac

08009384 <_ZN12CasualNoises9SetupPageD0Ev>:
 8009384:	b580      	push	{r7, lr}
 8009386:	b082      	sub	sp, #8
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f7ff ffe7 	bl	8009360 <_ZN12CasualNoises9SetupPageD1Ev>
 8009392:	212c      	movs	r1, #44	@ 0x2c
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f00e fa23 	bl	80177e0 <_ZdlPvj>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	4618      	mov	r0, r3
 800939e:	3708      	adds	r7, #8
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}

080093a4 <_ZL8CN_Delayv>:
{
 80093a4:	b480      	push	{r7}
 80093a6:	b085      	sub	sp, #20
 80093a8:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80093aa:	2300      	movs	r3, #0
 80093ac:	60bb      	str	r3, [r7, #8]
 80093ae:	e00e      	b.n	80093ce <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 80093b0:	2300      	movs	r3, #0
 80093b2:	607b      	str	r3, [r7, #4]
 80093b4:	e005      	b.n	80093c2 <_ZL8CN_Delayv+0x1e>
			++cnt;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	3301      	adds	r3, #1
 80093ba:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	3301      	adds	r3, #1
 80093c0:	607b      	str	r3, [r7, #4]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2b09      	cmp	r3, #9
 80093c6:	d9f6      	bls.n	80093b6 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	3301      	adds	r3, #1
 80093cc:	60bb      	str	r3, [r7, #8]
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	4a04      	ldr	r2, [pc, #16]	@ (80093e4 <_ZL8CN_Delayv+0x40>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d9ec      	bls.n	80093b0 <_ZL8CN_Delayv+0xc>
}
 80093d6:	bf00      	nop
 80093d8:	bf00      	nop
 80093da:	3714      	adds	r7, #20
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr
 80093e4:	000f423f 	.word	0x000f423f

080093e8 <_ZL14CN_ReportFault11eErrorCodes>:
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b084      	sub	sp, #16
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 80093f0:	f00c fc7c 	bl	8015cec <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	f003 0301 	and.w	r3, r3, #1
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d005      	beq.n	800940e <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8009402:	2200      	movs	r2, #0
 8009404:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009408:	4818      	ldr	r0, [pc, #96]	@ (800946c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 800940a:	f005 facb 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	f003 0302 	and.w	r3, r3, #2
 8009414:	2b00      	cmp	r3, #0
 8009416:	d005      	beq.n	8009424 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8009418:	2200      	movs	r2, #0
 800941a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800941e:	4813      	ldr	r0, [pc, #76]	@ (800946c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8009420:	f005 fac0 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f003 0304 	and.w	r3, r3, #4
 800942a:	2b00      	cmp	r3, #0
 800942c:	d004      	beq.n	8009438 <_ZL14CN_ReportFault11eErrorCodes+0x50>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 800942e:	2200      	movs	r2, #0
 8009430:	2120      	movs	r1, #32
 8009432:	480f      	ldr	r0, [pc, #60]	@ (8009470 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8009434:	f005 fab6 	bl	800e9a4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f003 0308 	and.w	r3, r3, #8
 800943e:	2b00      	cmp	r3, #0
 8009440:	d004      	beq.n	800944c <_ZL14CN_ReportFault11eErrorCodes+0x64>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8009442:	2200      	movs	r2, #0
 8009444:	2140      	movs	r1, #64	@ 0x40
 8009446:	480a      	ldr	r0, [pc, #40]	@ (8009470 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8009448:	f005 faac 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 800944c:	f7ff ffaa 	bl	80093a4 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8009450:	2201      	movs	r2, #1
 8009452:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8009456:	4805      	ldr	r0, [pc, #20]	@ (800946c <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8009458:	f005 faa4 	bl	800e9a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 800945c:	2201      	movs	r2, #1
 800945e:	2160      	movs	r1, #96	@ 0x60
 8009460:	4803      	ldr	r0, [pc, #12]	@ (8009470 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8009462:	f005 fa9f 	bl	800e9a4 <HAL_GPIO_WritePin>
		CN_Delay();
 8009466:	f7ff ff9d 	bl	80093a4 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 800946a:	e7c5      	b.n	80093f8 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 800946c:	58020400 	.word	0x58020400
 8009470:	58021000 	.word	0x58021000

08009474 <_ZN12CasualNoises14SSD1309_DriverC1EPNS_19sSSD1309_ConfigDataE>:
	SSD1309_Driver(sSSD1309_ConfigData *configDataPtr)
 8009474:	b580      	push	{r7, lr}
 8009476:	b082      	sub	sp, #8
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
	: mConfigDataPtr (configDataPtr)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	683a      	ldr	r2, [r7, #0]
 8009482:	601a      	str	r2, [r3, #0]
		resetDisplay();
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f000 f80b 	bl	80094a0 <_ZN12CasualNoises14SSD1309_Driver12resetDisplayEv>
		displayOn();
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 f827 	bl	80094de <_ZN12CasualNoises14SSD1309_Driver9displayOnEv>
		clearDisplay();
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f7fd ff0c 	bl	80072ae <_ZN12CasualNoises14SSD1309_Driver12clearDisplayEv>
	}
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	4618      	mov	r0, r3
 800949a:	3708      	adds	r7, #8
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <_ZN12CasualNoises14SSD1309_Driver12resetDisplayEv>:
	void resetDisplay()
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b082      	sub	sp, #8
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
		  HAL_GPIO_WritePin(mConfigDataPtr->NRST_PORT, mConfigDataPtr->NRST_PIN, GPIO_PIN_RESET);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	6818      	ldr	r0, [r3, #0]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	889b      	ldrh	r3, [r3, #4]
 80094b4:	2200      	movs	r2, #0
 80094b6:	4619      	mov	r1, r3
 80094b8:	f005 fa74 	bl	800e9a4 <HAL_GPIO_WritePin>
		  vTaskDelay(pdMS_TO_TICKS(100));
 80094bc:	2064      	movs	r0, #100	@ 0x64
 80094be:	f00c fb6f 	bl	8015ba0 <vTaskDelay>
		  HAL_GPIO_WritePin(mConfigDataPtr->NRST_PORT, mConfigDataPtr->NRST_PIN, GPIO_PIN_SET);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	6818      	ldr	r0, [r3, #0]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	889b      	ldrh	r3, [r3, #4]
 80094ce:	2201      	movs	r2, #1
 80094d0:	4619      	mov	r1, r3
 80094d2:	f005 fa67 	bl	800e9a4 <HAL_GPIO_WritePin>
	}
 80094d6:	bf00      	nop
 80094d8:	3708      	adds	r7, #8
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}

080094de <_ZN12CasualNoises14SSD1309_Driver9displayOnEv>:
	HAL_StatusTypeDef displayOn()
 80094de:	b580      	push	{r7, lr}
 80094e0:	b084      	sub	sp, #16
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
		res = sendCommand(0x20, 0x00);		// Set horizontal addressing mode
 80094e6:	2200      	movs	r2, #0
 80094e8:	2120      	movs	r1, #32
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f000 f85b 	bl	80095a6 <_ZN12CasualNoises14SSD1309_Driver11sendCommandEhh>
 80094f0:	4603      	mov	r3, r0
 80094f2:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) return res;
 80094f4:	7bfb      	ldrb	r3, [r7, #15]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d001      	beq.n	80094fe <_ZN12CasualNoises14SSD1309_Driver9displayOnEv+0x20>
 80094fa:	7bfb      	ldrb	r3, [r7, #15]
 80094fc:	e011      	b.n	8009522 <_ZN12CasualNoises14SSD1309_Driver9displayOnEv+0x44>
		res = sendCommand(0xa4);			// Entire display on
 80094fe:	21a4      	movs	r1, #164	@ 0xa4
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f000 f812 	bl	800952a <_ZN12CasualNoises14SSD1309_Driver11sendCommandEh>
 8009506:	4603      	mov	r3, r0
 8009508:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) return res;
 800950a:	7bfb      	ldrb	r3, [r7, #15]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d001      	beq.n	8009514 <_ZN12CasualNoises14SSD1309_Driver9displayOnEv+0x36>
 8009510:	7bfb      	ldrb	r3, [r7, #15]
 8009512:	e006      	b.n	8009522 <_ZN12CasualNoises14SSD1309_Driver9displayOnEv+0x44>
		res = sendCommand(0xaf);			// Set display on
 8009514:	21af      	movs	r1, #175	@ 0xaf
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f000 f807 	bl	800952a <_ZN12CasualNoises14SSD1309_Driver11sendCommandEh>
 800951c:	4603      	mov	r3, r0
 800951e:	73fb      	strb	r3, [r7, #15]
		return res;
 8009520:	7bfb      	ldrb	r3, [r7, #15]
	}
 8009522:	4618      	mov	r0, r3
 8009524:	3710      	adds	r7, #16
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}

0800952a <_ZN12CasualNoises14SSD1309_Driver11sendCommandEh>:
	//==============================================================================
	//          sendCommand() 1 byte command
	//
	//  CasualNoises    25/12/2024  First implementation
	//==============================================================================
	HAL_StatusTypeDef sendCommand(uint8_t cmd)
 800952a:	b580      	push	{r7, lr}
 800952c:	b084      	sub	sp, #16
 800952e:	af00      	add	r7, sp, #0
 8009530:	6078      	str	r0, [r7, #4]
 8009532:	460b      	mov	r3, r1
 8009534:	70fb      	strb	r3, [r7, #3]
	{
		  HAL_GPIO_WritePin(mConfigDataPtr->CS_PORT, mConfigDataPtr->CS_PIN, GPIO_PIN_RESET);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	6918      	ldr	r0, [r3, #16]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	8a9b      	ldrh	r3, [r3, #20]
 8009542:	2200      	movs	r2, #0
 8009544:	4619      	mov	r1, r3
 8009546:	f005 fa2d 	bl	800e9a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(mConfigDataPtr->DC_PORT, mConfigDataPtr->DC_PIN, GPIO_PIN_RESET);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	6898      	ldr	r0, [r3, #8]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	899b      	ldrh	r3, [r3, #12]
 8009556:	2200      	movs	r2, #0
 8009558:	4619      	mov	r1, r3
 800955a:	f005 fa23 	bl	800e9a4 <HAL_GPIO_WritePin>
		  HAL_StatusTypeDef res;
		  res = HAL_SPI_Transmit(mConfigDataPtr->SPI, &cmd, 1, HAL_MAX_DELAY);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	6998      	ldr	r0, [r3, #24]
 8009564:	1cf9      	adds	r1, r7, #3
 8009566:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800956a:	2201      	movs	r2, #1
 800956c:	f008 ff20 	bl	80123b0 <HAL_SPI_Transmit>
 8009570:	4603      	mov	r3, r0
 8009572:	73fb      	strb	r3, [r7, #15]
		  HAL_GPIO_WritePin(mConfigDataPtr->DC_PORT, mConfigDataPtr->DC_PIN, GPIO_PIN_SET);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	6898      	ldr	r0, [r3, #8]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	899b      	ldrh	r3, [r3, #12]
 8009580:	2201      	movs	r2, #1
 8009582:	4619      	mov	r1, r3
 8009584:	f005 fa0e 	bl	800e9a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(mConfigDataPtr->CS_PORT, mConfigDataPtr->CS_PIN, GPIO_PIN_SET);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	6918      	ldr	r0, [r3, #16]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	8a9b      	ldrh	r3, [r3, #20]
 8009594:	2201      	movs	r2, #1
 8009596:	4619      	mov	r1, r3
 8009598:	f005 fa04 	bl	800e9a4 <HAL_GPIO_WritePin>
		  return res;
 800959c:	7bfb      	ldrb	r3, [r7, #15]
	}
 800959e:	4618      	mov	r0, r3
 80095a0:	3710      	adds	r7, #16
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}

080095a6 <_ZN12CasualNoises14SSD1309_Driver11sendCommandEhh>:
	//==============================================================================
	//          sendCommand() 2 byte command
	//
	//  CasualNoises    25/12/2024  First implementation
	//==============================================================================
	HAL_StatusTypeDef sendCommand(uint8_t cmd1, uint8_t cmd2)
 80095a6:	b580      	push	{r7, lr}
 80095a8:	b084      	sub	sp, #16
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]
 80095ae:	460b      	mov	r3, r1
 80095b0:	70fb      	strb	r3, [r7, #3]
 80095b2:	4613      	mov	r3, r2
 80095b4:	70bb      	strb	r3, [r7, #2]
	{
		  HAL_GPIO_WritePin(mConfigDataPtr->CS_PORT, mConfigDataPtr->CS_PIN, GPIO_PIN_RESET);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	6918      	ldr	r0, [r3, #16]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	8a9b      	ldrh	r3, [r3, #20]
 80095c2:	2200      	movs	r2, #0
 80095c4:	4619      	mov	r1, r3
 80095c6:	f005 f9ed 	bl	800e9a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(mConfigDataPtr->DC_PORT, mConfigDataPtr->DC_PIN, GPIO_PIN_RESET);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	6898      	ldr	r0, [r3, #8]
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	899b      	ldrh	r3, [r3, #12]
 80095d6:	2200      	movs	r2, #0
 80095d8:	4619      	mov	r1, r3
 80095da:	f005 f9e3 	bl	800e9a4 <HAL_GPIO_WritePin>
		  HAL_StatusTypeDef res;
		  res = HAL_SPI_Transmit(mConfigDataPtr->SPI, &cmd1, 1, HAL_MAX_DELAY);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	6998      	ldr	r0, [r3, #24]
 80095e4:	1cf9      	adds	r1, r7, #3
 80095e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80095ea:	2201      	movs	r2, #1
 80095ec:	f008 fee0 	bl	80123b0 <HAL_SPI_Transmit>
 80095f0:	4603      	mov	r3, r0
 80095f2:	73fb      	strb	r3, [r7, #15]
		  res = HAL_SPI_Transmit(mConfigDataPtr->SPI, &cmd2, 1, HAL_MAX_DELAY);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6998      	ldr	r0, [r3, #24]
 80095fa:	1cb9      	adds	r1, r7, #2
 80095fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009600:	2201      	movs	r2, #1
 8009602:	f008 fed5 	bl	80123b0 <HAL_SPI_Transmit>
 8009606:	4603      	mov	r3, r0
 8009608:	73fb      	strb	r3, [r7, #15]
		  HAL_GPIO_WritePin(mConfigDataPtr->DC_PORT, mConfigDataPtr->DC_PIN, GPIO_PIN_SET);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	6898      	ldr	r0, [r3, #8]
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	899b      	ldrh	r3, [r3, #12]
 8009616:	2201      	movs	r2, #1
 8009618:	4619      	mov	r1, r3
 800961a:	f005 f9c3 	bl	800e9a4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(mConfigDataPtr->CS_PORT, mConfigDataPtr->CS_PIN, GPIO_PIN_SET);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	6918      	ldr	r0, [r3, #16]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	8a9b      	ldrh	r3, [r3, #20]
 800962a:	2201      	movs	r2, #1
 800962c:	4619      	mov	r1, r3
 800962e:	f005 f9b9 	bl	800e9a4 <HAL_GPIO_WritePin>
		  return res;
 8009632:	7bfb      	ldrb	r3, [r7, #15]
	}
 8009634:	4618      	mov	r0, r3
 8009636:	3710      	adds	r7, #16
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <_ZN12CasualNoises9UI_ThreadEPv>:
// ... handle all UI events
//
//  CasualNoises    15/02/2025  First implementation
//==============================================================================
void UI_Thread(void* pvParameters)
{
 800963c:	b5b0      	push	{r4, r5, r7, lr}
 800963e:	b0be      	sub	sp, #248	@ 0xf8
 8009640:	af02      	add	r7, sp, #8
 8009642:	6078      	str	r0, [r7, #4]

	// Get parameters
	UI_ThreadData* params = (UI_ThreadData*)pvParameters;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
//	void (*funcPtr)(CasualNoises::sNerveNetData* ptr) = &handleNerveNetCallBacks;
//	params->nerveNetCallBackPtr = &funcPtr;

	// Create an oled driver
	CasualNoises::sSSD1309_ConfigData* ssd1309_DataPtr = &params->oledConfigData;
 800964a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800964e:	3360      	adds	r3, #96	@ 0x60
 8009650:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
	CasualNoises::SSD1309_Driver* oledDriverPtr = new CasualNoises::SSD1309_Driver(ssd1309_DataPtr);
 8009654:	f242 4004 	movw	r0, #9220	@ 0x2404
 8009658:	f00e f8c4 	bl	80177e4 <_Znwj>
 800965c:	4603      	mov	r3, r0
 800965e:	461c      	mov	r4, r3
 8009660:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8009664:	4620      	mov	r0, r4
 8009666:	f7ff ff05 	bl	8009474 <_ZN12CasualNoises14SSD1309_DriverC1EPNS_19sSSD1309_ConfigDataE>
 800966a:	f8c7 40d4 	str.w	r4, [r7, #212]	@ 0xd4

	// Display initialization screen
	oledDriverPtr->drawRect(0, 0, 127, 63);
 800966e:	2300      	movs	r3, #0
 8009670:	9301      	str	r3, [sp, #4]
 8009672:	233f      	movs	r3, #63	@ 0x3f
 8009674:	9300      	str	r3, [sp, #0]
 8009676:	237f      	movs	r3, #127	@ 0x7f
 8009678:	2200      	movs	r2, #0
 800967a:	2100      	movs	r1, #0
 800967c:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8009680:	f7f8 f950 	bl	8001924 <_ZN12CasualNoises14SSD1309_Driver8drawRectEssttNS_14eBitOperationsE>
	oledDriverPtr->drawText(10, 10, "Starting-up...", &CasualNoises::font_7x10);
 8009684:	2300      	movs	r3, #0
 8009686:	9301      	str	r3, [sp, #4]
 8009688:	4bbe      	ldr	r3, [pc, #760]	@ (8009984 <_ZN12CasualNoises9UI_ThreadEPv+0x348>)
 800968a:	9300      	str	r3, [sp, #0]
 800968c:	4bbe      	ldr	r3, [pc, #760]	@ (8009988 <_ZN12CasualNoises9UI_ThreadEPv+0x34c>)
 800968e:	220a      	movs	r2, #10
 8009690:	210a      	movs	r1, #10
 8009692:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8009696:	f7fd fef9 	bl	800748c <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE>
	oledDriverPtr->refreshDisplay();
 800969a:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800969e:	f7fd fe2c 	bl	80072fa <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv>
	osDelay(pdMS_TO_TICKS(1000));
 80096a2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80096a6:	f00b f8cb 	bl	8014840 <osDelay>

	// Create a thread for led handling
	TaskHandle_t xLED_ThreadHandle;
	BaseType_t res = start_LED_Thread((void *)&params->spi_LED_ThreadData, &xLED_ThreadHandle);
 80096aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80096ae:	3350      	adds	r3, #80	@ 0x50
 80096b0:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 80096b4:	4611      	mov	r1, r2
 80096b6:	4618      	mov	r0, r3
 80096b8:	f7fa fab8 	bl	8003c2c <_ZN12CasualNoises16start_LED_ThreadEPvPP19tskTaskControlBlock>
 80096bc:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
	if (res != pdPASS)
 80096c0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d002      	beq.n	80096ce <_ZN12CasualNoises9UI_ThreadEPv+0x92>
		CN_ReportFault(eErrorCodes::UI_ThreadError);
 80096c8:	2008      	movs	r0, #8
 80096ca:	f7ff fe8d 	bl	80093e8 <_ZL14CN_ReportFault11eErrorCodes>

	// Create a TLV driver
	CasualNoises::sNVM_DriverInitData* NVM_DataPtr = &params->nvmDriverInitData;
 80096ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80096d2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	CasualNoises::W25Qxx_Driver* NVM_DriverPtr = new CasualNoises::W25Qxx_Driver(NVM_DataPtr);
 80096d6:	2050      	movs	r0, #80	@ 0x50
 80096d8:	f00e f884 	bl	80177e4 <_Znwj>
 80096dc:	4603      	mov	r3, r0
 80096de:	461c      	mov	r4, r3
 80096e0:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 80096e4:	4620      	mov	r0, r4
 80096e6:	f7f7 f8e7 	bl	80008b8 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE>
 80096ea:	f8c7 40c8 	str.w	r4, [r7, #200]	@ 0xc8
	CasualNoises::TLV_Driver*	 TLV_DriverPtr = new CasualNoises::TLV_Driver(NVM_DriverPtr);
 80096ee:	200c      	movs	r0, #12
 80096f0:	f00e f878 	bl	80177e4 <_Znwj>
 80096f4:	4603      	mov	r3, r0
 80096f6:	461c      	mov	r4, r3
 80096f8:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 80096fc:	4620      	mov	r0, r4
 80096fe:	f7f7 fec7 	bl	8001490 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE>
 8009702:	f8c7 40c4 	str.w	r4, [r7, #196]	@ 0xc4

	// Check TLV consistency
	uint32_t noOfBlocks = TLV_DriverPtr->getTotalNoOfTLVs();
 8009706:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 800970a:	f7f8 f897 	bl	800183c <_ZN12CasualNoises10TLV_Driver16getTotalNoOfTLVsEv>
 800970e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
	if (noOfBlocks == 0)
 8009712:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009716:	2b00      	cmp	r3, #0
 8009718:	d130      	bne.n	800977c <_ZN12CasualNoises9UI_ThreadEPv+0x140>
	{
		oledDriverPtr->clearDisplay();
 800971a:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800971e:	f7fd fdc6 	bl	80072ae <_ZN12CasualNoises14SSD1309_Driver12clearDisplayEv>
		oledDriverPtr->drawRect(0, 0, 127, 63);
 8009722:	2300      	movs	r3, #0
 8009724:	9301      	str	r3, [sp, #4]
 8009726:	233f      	movs	r3, #63	@ 0x3f
 8009728:	9300      	str	r3, [sp, #0]
 800972a:	237f      	movs	r3, #127	@ 0x7f
 800972c:	2200      	movs	r2, #0
 800972e:	2100      	movs	r1, #0
 8009730:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8009734:	f7f8 f8f6 	bl	8001924 <_ZN12CasualNoises14SSD1309_Driver8drawRectEssttNS_14eBitOperationsE>
		oledDriverPtr->drawText(5, 10, "Flash fail!", &CasualNoises::font_11x18);
 8009738:	2300      	movs	r3, #0
 800973a:	9301      	str	r3, [sp, #4]
 800973c:	4b93      	ldr	r3, [pc, #588]	@ (800998c <_ZN12CasualNoises9UI_ThreadEPv+0x350>)
 800973e:	9300      	str	r3, [sp, #0]
 8009740:	4b93      	ldr	r3, [pc, #588]	@ (8009990 <_ZN12CasualNoises9UI_ThreadEPv+0x354>)
 8009742:	220a      	movs	r2, #10
 8009744:	2105      	movs	r1, #5
 8009746:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800974a:	f7fd fe9f 	bl	800748c <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE>
		oledDriverPtr->drawText(20, 40, "erasing flash", &CasualNoises::font_7x10);
 800974e:	2300      	movs	r3, #0
 8009750:	9301      	str	r3, [sp, #4]
 8009752:	4b8c      	ldr	r3, [pc, #560]	@ (8009984 <_ZN12CasualNoises9UI_ThreadEPv+0x348>)
 8009754:	9300      	str	r3, [sp, #0]
 8009756:	4b8f      	ldr	r3, [pc, #572]	@ (8009994 <_ZN12CasualNoises9UI_ThreadEPv+0x358>)
 8009758:	2228      	movs	r2, #40	@ 0x28
 800975a:	2114      	movs	r1, #20
 800975c:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8009760:	f7fd fe94 	bl	800748c <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE>
		oledDriverPtr->refreshDisplay();
 8009764:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8009768:	f7fd fdc7 	bl	80072fa <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv>
		TLV_DriverPtr->deleteAllTLVs();
 800976c:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 8009770:	f7f7 fee4 	bl	800153c <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEv>
		osDelay(pdMS_TO_TICKS(5000));
 8009774:	f241 3088 	movw	r0, #5000	@ 0x1388
 8009778:	f00b f862 	bl	8014840 <osDelay>
	}

	// Initial UI state
	UI_StateData UI_State;
	UI_State.version			= 0x312e3076;			// v0.1
 800977c:	4b86      	ldr	r3, [pc, #536]	@ (8009998 <_ZN12CasualNoises9UI_ThreadEPv+0x35c>)
 800977e:	677b      	str	r3, [r7, #116]	@ 0x74

//	TLV_DriverPtr->deleteAllTLVs();																	// ToDo remove this line

	// TLV used to hold the current UI state
	bool saveState = false;
 8009780:	2300      	movs	r3, #0
 8009782:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
	uint32_t index = TLV_DriverPtr->findNextTLV((uint32_t)eTLV_Tag::UI_CurrentState, 0);
 8009786:	2200      	movs	r2, #0
 8009788:	4984      	ldr	r1, [pc, #528]	@ (800999c <_ZN12CasualNoises9UI_ThreadEPv+0x360>)
 800978a:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 800978e:	f7f7 ff0d 	bl	80015ac <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 8009792:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
	if (index == 0)				// TLV does not exists, create new one
 8009796:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800979a:	2b00      	cmp	r3, #0
 800979c:	d103      	bne.n	80097a6 <_ZN12CasualNoises9UI_ThreadEPv+0x16a>
	{
		saveState = true;
 800979e:	2301      	movs	r3, #1
 80097a0:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 80097a4:	e016      	b.n	80097d4 <_ZN12CasualNoises9UI_ThreadEPv+0x198>
	}
	else if (TLV_DriverPtr->getTLV_LengthBytes(index) != sizeof(UI_StateData))
 80097a6:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 80097aa:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 80097ae:	f7fe fc62 	bl	8008076 <_ZN12CasualNoises10TLV_Driver18getTLV_LengthBytesEm>
 80097b2:	4603      	mov	r3, r0
 80097b4:	2b04      	cmp	r3, #4
 80097b6:	bf14      	ite	ne
 80097b8:	2301      	movne	r3, #1
 80097ba:	2300      	moveq	r3, #0
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d008      	beq.n	80097d4 <_ZN12CasualNoises9UI_ThreadEPv+0x198>
	{
		TLV_DriverPtr->deleteTLV((uint32_t)eTLV_Tag::UI_CurrentState, true);	// Delete existing TLV
 80097c2:	2201      	movs	r2, #1
 80097c4:	4975      	ldr	r1, [pc, #468]	@ (800999c <_ZN12CasualNoises9UI_ThreadEPv+0x360>)
 80097c6:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 80097ca:	f7f7 ffe5 	bl	8001798 <_ZN12CasualNoises10TLV_Driver9deleteTLVEmb>
		saveState = true;
 80097ce:	2301      	movs	r3, #1
 80097d0:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
	}
	if (saveState)
 80097d4:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d010      	beq.n	80097fe <_ZN12CasualNoises9UI_ThreadEPv+0x1c2>
	{
		if ( ! TLV_DriverPtr->addTLV_Bytes((uint32_t)eTLV_Tag::UI_CurrentState, sizeof(UI_StateData), ( uint32_t*) &UI_State) )
 80097dc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80097e0:	2204      	movs	r2, #4
 80097e2:	496e      	ldr	r1, [pc, #440]	@ (800999c <_ZN12CasualNoises9UI_ThreadEPv+0x360>)
 80097e4:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 80097e8:	f7fe fc06 	bl	8007ff8 <_ZN12CasualNoises10TLV_Driver12addTLV_BytesEmmPm>
 80097ec:	4603      	mov	r3, r0
 80097ee:	f083 0301 	eor.w	r3, r3, #1
 80097f2:	b2db      	uxtb	r3, r3
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d002      	beq.n	80097fe <_ZN12CasualNoises9UI_ThreadEPv+0x1c2>
			CN_ReportFault(eErrorCodes::UI_ThreadError);
 80097f8:	2008      	movs	r0, #8
 80097fa:	f7ff fdf5 	bl	80093e8 <_ZL14CN_ReportFault11eErrorCodes>
//	bool bres = TLV_DriverPtr->updateTLV((uint32_t)eTLV_Tag::UI_CurrentState, sizeof(UI_StateData),( uint32_t*) &UI_State);
//	if (! bres)
//		CN_ReportFault(eErrorCodes::UI_ThreadError);

	// Create a queue to receive events from encoder and other threads
	const uint32_t cQueueLength = 10;
 80097fe:	230a      	movs	r3, #10
 8009800:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	QueueHandle_t xUI_ThreadQueue = xQueueCreate( cQueueLength, sizeof(sIncommingUI_Event) );
 8009804:	2200      	movs	r2, #0
 8009806:	2110      	movs	r1, #16
 8009808:	200a      	movs	r0, #10
 800980a:	f00b fa04 	bl	8014c16 <xQueueGenericCreate>
 800980e:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
	if (xUI_ThreadQueue == nullptr)
 8009812:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009816:	2b00      	cmp	r3, #0
 8009818:	d102      	bne.n	8009820 <_ZN12CasualNoises9UI_ThreadEPv+0x1e4>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 800981a:	2002      	movs	r0, #2
 800981c:	f7ff fde4 	bl	80093e8 <_ZL14CN_ReportFault11eErrorCodes>
	gYellowPages.gUI_ThreadQueueHandle = xUI_ThreadQueue;
 8009820:	4a5f      	ldr	r2, [pc, #380]	@ (80099a0 <_ZN12CasualNoises9UI_ThreadEPv+0x364>)
 8009822:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009826:	6113      	str	r3, [r2, #16]

	// Create an encoder/switches thread
	TaskHandle_t xEncoderThreadHandle;
	params->spiEncoderThreadData.clientQueue = xUI_ThreadQueue;
 8009828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800982c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009830:	64da      	str	r2, [r3, #76]	@ 0x4c
	res = startEncoderThread((void *)&params->spiEncoderThreadData, &xEncoderThreadHandle);
 8009832:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009836:	3338      	adds	r3, #56	@ 0x38
 8009838:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800983c:	4611      	mov	r1, r2
 800983e:	4618      	mov	r0, r3
 8009840:	f7fa f834 	bl	80038ac <_ZN12CasualNoises18startEncoderThreadEPvPP19tskTaskControlBlock>
 8009844:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
	if (res != pdPASS)
 8009848:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800984c:	2b01      	cmp	r3, #1
 800984e:	d006      	beq.n	800985e <_ZN12CasualNoises9UI_ThreadEPv+0x222>
		CN_ReportFault(eErrorCodes::UI_ThreadError);
 8009850:	2008      	movs	r0, #8
 8009852:	f7ff fdc9 	bl	80093e8 <_ZL14CN_ReportFault11eErrorCodes>

	// Wait for the led handler thread is up and running...
	while ( ! gYellowPages.gLED_ThreadRunning )
 8009856:	e002      	b.n	800985e <_ZN12CasualNoises9UI_ThreadEPv+0x222>
	{
		vTaskDelay(pdMS_TO_TICKS(1));
 8009858:	2001      	movs	r0, #1
 800985a:	f00c f9a1 	bl	8015ba0 <vTaskDelay>
	while ( ! gYellowPages.gLED_ThreadRunning )
 800985e:	4b50      	ldr	r3, [pc, #320]	@ (80099a0 <_ZN12CasualNoises9UI_ThreadEPv+0x364>)
 8009860:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009864:	f083 0301 	eor.w	r3, r3, #1
 8009868:	b2db      	uxtb	r3, r3
 800986a:	2b00      	cmp	r3, #0
 800986c:	d1f4      	bne.n	8009858 <_ZN12CasualNoises9UI_ThreadEPv+0x21c>
	}

	// Set all led's to there initial state
	constexpr eLED_BitNums initial_leds[] = {
 800986e:	4a4d      	ldr	r2, [pc, #308]	@ (80099a4 <_ZN12CasualNoises9UI_ThreadEPv+0x368>)
 8009870:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8009874:	ca07      	ldmia	r2, {r0, r1, r2}
 8009876:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			eLED_BitNums::SWITCH_1, eLED_BitNums::SWITCH_4, eLED_BitNums::SWITCH_5
	};
	for (auto led : initial_leds)
 800987a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800987e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009882:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009886:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800988a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800988e:	330c      	adds	r3, #12
 8009890:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009894:	e01d      	b.n	80098d2 <_ZN12CasualNoises9UI_ThreadEPv+0x296>
 8009896:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	{
		sLED_Event event;
		event.ledBitNum    = (uint32_t)led;
 80098a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80098a4:	62bb      	str	r3, [r7, #40]	@ 0x28
		event.ledIntensity = 100;
 80098a6:	2364      	movs	r3, #100	@ 0x64
 80098a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		BaseType_t res = xQueueSend(gYellowPages.gLED_ThreadQueueHandle, &event, 10);
 80098aa:	4b3d      	ldr	r3, [pc, #244]	@ (80099a0 <_ZN12CasualNoises9UI_ThreadEPv+0x364>)
 80098ac:	69d8      	ldr	r0, [r3, #28]
 80098ae:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80098b2:	2300      	movs	r3, #0
 80098b4:	220a      	movs	r2, #10
 80098b6:	f00b fa0d 	bl	8014cd4 <xQueueGenericSend>
 80098ba:	67f8      	str	r0, [r7, #124]	@ 0x7c
		if (res != pdPASS)
 80098bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80098be:	2b01      	cmp	r3, #1
 80098c0:	d002      	beq.n	80098c8 <_ZN12CasualNoises9UI_ThreadEPv+0x28c>
			CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 80098c2:	2002      	movs	r0, #2
 80098c4:	f7ff fd90 	bl	80093e8 <_ZL14CN_ReportFault11eErrorCodes>
	for (auto led : initial_leds)
 80098c8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80098cc:	3304      	adds	r3, #4
 80098ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80098d2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80098d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098da:	429a      	cmp	r2, r3
 80098dc:	d1db      	bne.n	8009896 <_ZN12CasualNoises9UI_ThreadEPv+0x25a>
	}
	constexpr eLED_BitNums intensity_leds1[] = {
 80098de:	4b32      	ldr	r3, [pc, #200]	@ (80099a8 <_ZN12CasualNoises9UI_ThreadEPv+0x36c>)
 80098e0:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 80098e4:	461d      	mov	r5, r3
 80098e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80098e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80098ea:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80098ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			eLED_BitNums::FADER_1, eLED_BitNums::FADER_2, eLED_BitNums::FADER_3, eLED_BitNums::FADER_4,
			eLED_BitNums::FADER_5, eLED_BitNums::FADER_6, eLED_BitNums::FADER_7, eLED_BitNums::FADER_8
	};
	for (auto led : intensity_leds1)
 80098f2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80098f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80098fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80098fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009902:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009906:	3320      	adds	r3, #32
 8009908:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800990c:	e01f      	b.n	800994e <_ZN12CasualNoises9UI_ThreadEPv+0x312>
 800990e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	{
		sLED_Event event;
		event.ledBitNum    = (uint32_t)led;
 8009918:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800991c:	623b      	str	r3, [r7, #32]
		event.ledIntensity = 50;
 800991e:	2332      	movs	r3, #50	@ 0x32
 8009920:	627b      	str	r3, [r7, #36]	@ 0x24
		BaseType_t res = xQueueSend(gYellowPages.gLED_ThreadQueueHandle, &event, 10);
 8009922:	4b1f      	ldr	r3, [pc, #124]	@ (80099a0 <_ZN12CasualNoises9UI_ThreadEPv+0x364>)
 8009924:	69d8      	ldr	r0, [r3, #28]
 8009926:	f107 0120 	add.w	r1, r7, #32
 800992a:	2300      	movs	r3, #0
 800992c:	220a      	movs	r2, #10
 800992e:	f00b f9d1 	bl	8014cd4 <xQueueGenericSend>
 8009932:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
		if (res != pdPASS)
 8009936:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800993a:	2b01      	cmp	r3, #1
 800993c:	d002      	beq.n	8009944 <_ZN12CasualNoises9UI_ThreadEPv+0x308>
			CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 800993e:	2002      	movs	r0, #2
 8009940:	f7ff fd52 	bl	80093e8 <_ZL14CN_ReportFault11eErrorCodes>
	for (auto led : intensity_leds1)
 8009944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009948:	3304      	adds	r3, #4
 800994a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800994e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009952:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009956:	429a      	cmp	r2, r3
 8009958:	d1d9      	bne.n	800990e <_ZN12CasualNoises9UI_ThreadEPv+0x2d2>
	}
	constexpr eLED_BitNums intensity_leds2[] = {
 800995a:	4b14      	ldr	r3, [pc, #80]	@ (80099ac <_ZN12CasualNoises9UI_ThreadEPv+0x370>)
 800995c:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8009960:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009962:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			eLED_BitNums::SWITCH_2, eLED_BitNums::SWITCH_3, eLED_BitNums::SWITCH_6,
			eLED_BitNums::EXIT_SWITCH
	};
	for (auto led : intensity_leds2)
 8009966:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800996a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800996e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009972:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009976:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800997a:	3310      	adds	r3, #16
 800997c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009980:	e036      	b.n	80099f0 <_ZN12CasualNoises9UI_ThreadEPv+0x3b4>
 8009982:	bf00      	nop
 8009984:	0801c140 	.word	0x0801c140
 8009988:	0801c024 	.word	0x0801c024
 800998c:	0801c8b0 	.word	0x0801c8b0
 8009990:	0801c034 	.word	0x0801c034
 8009994:	0801c040 	.word	0x0801c040
 8009998:	312e3076 	.word	0x312e3076
 800999c:	535f4955 	.word	0x535f4955
 80099a0:	240019b0 	.word	0x240019b0
 80099a4:	0801c06c 	.word	0x0801c06c
 80099a8:	0801c078 	.word	0x0801c078
 80099ac:	0801c098 	.word	0x0801c098
 80099b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	{
		sLED_Event event;
		event.ledBitNum    = (uint32_t)led;
 80099ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80099be:	61bb      	str	r3, [r7, #24]
		event.ledIntensity = 5;
 80099c0:	2305      	movs	r3, #5
 80099c2:	61fb      	str	r3, [r7, #28]
		BaseType_t res = xQueueSend(gYellowPages.gLED_ThreadQueueHandle, &event, 10);
 80099c4:	4b47      	ldr	r3, [pc, #284]	@ (8009ae4 <_ZN12CasualNoises9UI_ThreadEPv+0x4a8>)
 80099c6:	69d8      	ldr	r0, [r3, #28]
 80099c8:	f107 0118 	add.w	r1, r7, #24
 80099cc:	2300      	movs	r3, #0
 80099ce:	220a      	movs	r2, #10
 80099d0:	f00b f980 	bl	8014cd4 <xQueueGenericSend>
 80099d4:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		if (res != pdPASS)
 80099d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80099dc:	2b01      	cmp	r3, #1
 80099de:	d002      	beq.n	80099e6 <_ZN12CasualNoises9UI_ThreadEPv+0x3aa>
			CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 80099e0:	2002      	movs	r0, #2
 80099e2:	f7ff fd01 	bl	80093e8 <_ZL14CN_ReportFault11eErrorCodes>
	for (auto led : intensity_leds2)
 80099e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099ea:	3304      	adds	r3, #4
 80099ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80099f0:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80099f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d1d9      	bne.n	80099b0 <_ZN12CasualNoises9UI_ThreadEPv+0x374>
	}

	// Create a multiplexed ADC thread to handle potentiometers and sliders
	TaskHandle_t xMultiplexed_ADC_ThreadHandle;
	params->ADC_MultiplexerThreadData.clientQueue = xUI_ThreadQueue;
 80099fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a00:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009a04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	res = startMultiplexed_ADC_Thread((void *)&params->ADC_MultiplexerThreadData, &xMultiplexed_ADC_ThreadHandle);
 8009a08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a0c:	337c      	adds	r3, #124	@ 0x7c
 8009a0e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8009a12:	4611      	mov	r1, r2
 8009a14:	4618      	mov	r0, r3
 8009a16:	f7f9 fbef 	bl	80031f8 <_ZN12CasualNoises27startMultiplexed_ADC_ThreadEPvPP19tskTaskControlBlock>
 8009a1a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
	if (res != pdPASS)
 8009a1e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	d002      	beq.n	8009a2c <_ZN12CasualNoises9UI_ThreadEPv+0x3f0>
		CN_ReportFault(eErrorCodes::UI_ThreadError);
 8009a26:	2008      	movs	r0, #8
 8009a28:	f7ff fcde 	bl	80093e8 <_ZL14CN_ReportFault11eErrorCodes>

	// Report UI thread ready for duty
	gYellowPages.gUI_ThreadRunning = true;
 8009a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8009ae4 <_ZN12CasualNoises9UI_ThreadEPv+0x4a8>)
 8009a2e:	2201      	movs	r2, #1
 8009a30:	751a      	strb	r2, [r3, #20]
	gCurrentDisplayHandlerPtr = new MainDisplayHandler();
	gCurrentDisplayHandlerPtr->openDisplayPage(oledDriverPtr);
*/

	// Display start-up screen																ToDo move this into the display handler
	osDelay(500);
 8009a32:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8009a36:	f00a ff03 	bl	8014840 <osDelay>
	oledDriverPtr->clearDisplay();
 8009a3a:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8009a3e:	f7fd fc36 	bl	80072ae <_ZN12CasualNoises14SSD1309_Driver12clearDisplayEv>
	oledDriverPtr->drawRect(0, 0, 127, 63);
 8009a42:	2300      	movs	r3, #0
 8009a44:	9301      	str	r3, [sp, #4]
 8009a46:	233f      	movs	r3, #63	@ 0x3f
 8009a48:	9300      	str	r3, [sp, #0]
 8009a4a:	237f      	movs	r3, #127	@ 0x7f
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	2100      	movs	r1, #0
 8009a50:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8009a54:	f7f7 ff66 	bl	8001924 <_ZN12CasualNoises14SSD1309_Driver8drawRectEssttNS_14eBitOperationsE>
	oledDriverPtr->drawText(10, 10, "CasualNoises", &CasualNoises::font_7x10);
 8009a58:	2300      	movs	r3, #0
 8009a5a:	9301      	str	r3, [sp, #4]
 8009a5c:	4b22      	ldr	r3, [pc, #136]	@ (8009ae8 <_ZN12CasualNoises9UI_ThreadEPv+0x4ac>)
 8009a5e:	9300      	str	r3, [sp, #0]
 8009a60:	4b22      	ldr	r3, [pc, #136]	@ (8009aec <_ZN12CasualNoises9UI_ThreadEPv+0x4b0>)
 8009a62:	220a      	movs	r2, #10
 8009a64:	210a      	movs	r1, #10
 8009a66:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8009a6a:	f7fd fd0f 	bl	800748c <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE>
	oledDriverPtr->drawText(20, 30, "Fellhorn", &CasualNoises::font_11x18);
 8009a6e:	2300      	movs	r3, #0
 8009a70:	9301      	str	r3, [sp, #4]
 8009a72:	4b1f      	ldr	r3, [pc, #124]	@ (8009af0 <_ZN12CasualNoises9UI_ThreadEPv+0x4b4>)
 8009a74:	9300      	str	r3, [sp, #0]
 8009a76:	4b1f      	ldr	r3, [pc, #124]	@ (8009af4 <_ZN12CasualNoises9UI_ThreadEPv+0x4b8>)
 8009a78:	221e      	movs	r2, #30
 8009a7a:	2114      	movs	r1, #20
 8009a7c:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8009a80:	f7fd fd04 	bl	800748c <_ZN12CasualNoises14SSD1309_Driver8drawTextEllPKcPKNS_5sFontENS_14eBitOperationsE>
	oledDriverPtr->refreshDisplay();
 8009a84:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8009a88:	f7fd fc37 	bl	80072fa <_ZN12CasualNoises14SSD1309_Driver14refreshDisplayEv>
	osDelay(pdMS_TO_TICKS(1000));
 8009a8c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8009a90:	f00a fed6 	bl	8014840 <osDelay>

	// Enter last saved display page
	PageManager* pageManagerPtr = new PageManager(oledDriverPtr, TLV_DriverPtr);
 8009a94:	20d0      	movs	r0, #208	@ 0xd0
 8009a96:	f00d fea5 	bl	80177e4 <_Znwj>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	461c      	mov	r4, r3
 8009a9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009aa2:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	f7fe faf6 	bl	8008098 <_ZN12CasualNoises11PageManagerC1EPNS_14SSD1309_DriverEPNS_10TLV_DriverE>
 8009aac:	f8c7 4098 	str.w	r4, [r7, #152]	@ 0x98

	// Main thread loop
	for (;;)
	{
		osDelay(1);
 8009ab0:	2001      	movs	r0, #1
 8009ab2:	f00a fec5 	bl	8014840 <osDelay>

		// Handle incoming events
		sIncommingUI_Event event;
		BaseType_t res = xQueueReceive(xUI_ThreadQueue, (void *)&event, 1000);
 8009ab6:	f107 0308 	add.w	r3, r7, #8
 8009aba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009abe:	4619      	mov	r1, r3
 8009ac0:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8009ac4:	f00b fb36 	bl	8015134 <xQueueReceive>
 8009ac8:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
		if (res == pdPASS)
 8009acc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009ad0:	2b01      	cmp	r3, #1
 8009ad2:	d1ed      	bne.n	8009ab0 <_ZN12CasualNoises9UI_ThreadEPv+0x474>
		{
			pageManagerPtr->handleUI_event(&event);
 8009ad4:	f107 0308 	add.w	r3, r7, #8
 8009ad8:	4619      	mov	r1, r3
 8009ada:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8009ade:	f7fe fcbd 	bl	800845c <_ZN12CasualNoises11PageManager14handleUI_eventEPNS_18sIncommingUI_EventE>
		}

	}
 8009ae2:	e7e5      	b.n	8009ab0 <_ZN12CasualNoises9UI_ThreadEPv+0x474>
 8009ae4:	240019b0 	.word	0x240019b0
 8009ae8:	0801c140 	.word	0x0801c140
 8009aec:	0801c050 	.word	0x0801c050
 8009af0:	0801c8b0 	.word	0x0801c8b0
 8009af4:	0801c060 	.word	0x0801c060

08009af8 <_ZN12CasualNoises15Start_UI_ThreadEPNS_13UI_ThreadDataE>:
// StartGUI thread
//
//  CasualNoises    15/02/2025  First implementation
//==============================================================================
BaseType_t Start_UI_Thread(UI_ThreadData *argument)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b086      	sub	sp, #24
 8009afc:	af02      	add	r7, sp, #8
 8009afe:	6078      	str	r0, [r7, #4]

	// Create the thread to run the UI
	TaskHandle_t xHandlePtr;
	BaseType_t res = xTaskCreate(UI_Thread,	"UI_Thread", DEFAULT_STACK_SIZE, argument,
 8009b00:	f107 0308 	add.w	r3, r7, #8
 8009b04:	9301      	str	r3, [sp, #4]
 8009b06:	230a      	movs	r3, #10
 8009b08:	9300      	str	r3, [sp, #0]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009b10:	4904      	ldr	r1, [pc, #16]	@ (8009b24 <_ZN12CasualNoises15Start_UI_ThreadEPNS_13UI_ThreadDataE+0x2c>)
 8009b12:	4805      	ldr	r0, [pc, #20]	@ (8009b28 <_ZN12CasualNoises15Start_UI_ThreadEPNS_13UI_ThreadDataE+0x30>)
 8009b14:	f00b fee6 	bl	80158e4 <xTaskCreate>
 8009b18:	60f8      	str	r0, [r7, #12]
			UI_THREAD_PRIORITY,	&xHandlePtr);
//	gYellowPages.gUI_ThreadTaskHandle = xHandlePtr;
	return res;
 8009b1a:	68fb      	ldr	r3, [r7, #12]

}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3710      	adds	r7, #16
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}
 8009b24:	0801c0a8 	.word	0x0801c0a8
 8009b28:	0800963d 	.word	0x0800963d

08009b2c <_ZN12CasualNoises12tYellowPagesC1Ev>:
	// Info about the event handler thread
	TaskHandle_t 	gEventHandlerThreadTaskHandle;
	QueueHandle_t	gEventHandlerThreadQueueHandle;
	bool			gEventHandlerThreadRunning = false;

} tYellowPages;
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2200      	movs	r2, #0
 8009b38:	721a      	strb	r2, [r3, #8]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	751a      	strb	r2, [r3, #20]
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2200      	movs	r2, #0
 8009b44:	f883 2020 	strb.w	r2, [r3, #32]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	4618      	mov	r0, r3
 8009b54:	370c      	adds	r7, #12
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr
	...

08009b60 <_Z41__static_initialization_and_destruction_0v>:
namespace CasualNoises
{

tYellowPages	gYellowPages;

} // namespace CasualNoises
 8009b60:	b580      	push	{r7, lr}
 8009b62:	af00      	add	r7, sp, #0
tYellowPages	gYellowPages;
 8009b64:	4802      	ldr	r0, [pc, #8]	@ (8009b70 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8009b66:	f7ff ffe1 	bl	8009b2c <_ZN12CasualNoises12tYellowPagesC1Ev>
} // namespace CasualNoises
 8009b6a:	bf00      	nop
 8009b6c:	bd80      	pop	{r7, pc}
 8009b6e:	bf00      	nop
 8009b70:	240019b0 	.word	0x240019b0

08009b74 <_GLOBAL__sub_I__ZN12CasualNoises12gYellowPagesE>:
 8009b74:	b580      	push	{r7, lr}
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	f7ff fff2 	bl	8009b60 <_Z41__static_initialization_and_destruction_0v>
 8009b7c:	bd80      	pop	{r7, pc}
	...

08009b80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b082      	sub	sp, #8
 8009b84:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009b86:	2003      	movs	r0, #3
 8009b88:	f002 f993 	bl	800beb2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009b8c:	f005 fcee 	bl	800f56c <HAL_RCC_GetSysClockFreq>
 8009b90:	4602      	mov	r2, r0
 8009b92:	4b15      	ldr	r3, [pc, #84]	@ (8009be8 <HAL_Init+0x68>)
 8009b94:	699b      	ldr	r3, [r3, #24]
 8009b96:	0a1b      	lsrs	r3, r3, #8
 8009b98:	f003 030f 	and.w	r3, r3, #15
 8009b9c:	4913      	ldr	r1, [pc, #76]	@ (8009bec <HAL_Init+0x6c>)
 8009b9e:	5ccb      	ldrb	r3, [r1, r3]
 8009ba0:	f003 031f 	and.w	r3, r3, #31
 8009ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ba8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009baa:	4b0f      	ldr	r3, [pc, #60]	@ (8009be8 <HAL_Init+0x68>)
 8009bac:	699b      	ldr	r3, [r3, #24]
 8009bae:	f003 030f 	and.w	r3, r3, #15
 8009bb2:	4a0e      	ldr	r2, [pc, #56]	@ (8009bec <HAL_Init+0x6c>)
 8009bb4:	5cd3      	ldrb	r3, [r2, r3]
 8009bb6:	f003 031f 	and.w	r3, r3, #31
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8009bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8009bf0 <HAL_Init+0x70>)
 8009bc2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8009bf4 <HAL_Init+0x74>)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009bca:	200f      	movs	r0, #15
 8009bcc:	f7fd f908 	bl	8006de0 <HAL_InitTick>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d001      	beq.n	8009bda <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	e002      	b.n	8009be0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8009bda:	f7fc fe25 	bl	8006828 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009bde:	2300      	movs	r3, #0
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3708      	adds	r7, #8
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}
 8009be8:	58024400 	.word	0x58024400
 8009bec:	0801d634 	.word	0x0801d634
 8009bf0:	24000004 	.word	0x24000004
 8009bf4:	24000000 	.word	0x24000000

08009bf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009bfc:	4b06      	ldr	r3, [pc, #24]	@ (8009c18 <HAL_IncTick+0x20>)
 8009bfe:	781b      	ldrb	r3, [r3, #0]
 8009c00:	461a      	mov	r2, r3
 8009c02:	4b06      	ldr	r3, [pc, #24]	@ (8009c1c <HAL_IncTick+0x24>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4413      	add	r3, r2
 8009c08:	4a04      	ldr	r2, [pc, #16]	@ (8009c1c <HAL_IncTick+0x24>)
 8009c0a:	6013      	str	r3, [r2, #0]
}
 8009c0c:	bf00      	nop
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c14:	4770      	bx	lr
 8009c16:	bf00      	nop
 8009c18:	2400000c 	.word	0x2400000c
 8009c1c:	240019e0 	.word	0x240019e0

08009c20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009c20:	b480      	push	{r7}
 8009c22:	af00      	add	r7, sp, #0
  return uwTick;
 8009c24:	4b03      	ldr	r3, [pc, #12]	@ (8009c34 <HAL_GetTick+0x14>)
 8009c26:	681b      	ldr	r3, [r3, #0]
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop
 8009c34:	240019e0 	.word	0x240019e0

08009c38 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b083      	sub	sp, #12
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	689b      	ldr	r3, [r3, #8]
 8009c46:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	431a      	orrs	r2, r3
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	609a      	str	r2, [r3, #8]
}
 8009c52:	bf00      	nop
 8009c54:	370c      	adds	r7, #12
 8009c56:	46bd      	mov	sp, r7
 8009c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5c:	4770      	bx	lr

08009c5e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8009c5e:	b480      	push	{r7}
 8009c60:	b083      	sub	sp, #12
 8009c62:	af00      	add	r7, sp, #0
 8009c64:	6078      	str	r0, [r7, #4]
 8009c66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	431a      	orrs	r2, r3
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	609a      	str	r2, [r3, #8]
}
 8009c78:	bf00      	nop
 8009c7a:	370c      	adds	r7, #12
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c82:	4770      	bx	lr

08009c84 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b083      	sub	sp, #12
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	689b      	ldr	r3, [r3, #8]
 8009c90:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	370c      	adds	r7, #12
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9e:	4770      	bx	lr

08009ca0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b087      	sub	sp, #28
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
 8009ca8:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	4a18      	ldr	r2, [pc, #96]	@ (8009d10 <LL_ADC_SetChannelPreselection+0x70>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d027      	beq.n	8009d02 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d107      	bne.n	8009ccc <LL_ADC_SetChannelPreselection+0x2c>
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	0e9b      	lsrs	r3, r3, #26
 8009cc0:	f003 031f 	and.w	r3, r3, #31
 8009cc4:	2201      	movs	r2, #1
 8009cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8009cca:	e015      	b.n	8009cf8 <LL_ADC_SetChannelPreselection+0x58>
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cd0:	693b      	ldr	r3, [r7, #16]
 8009cd2:	fa93 f3a3 	rbit	r3, r3
 8009cd6:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d101      	bne.n	8009ce6 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8009ce2:	2320      	movs	r3, #32
 8009ce4:	e003      	b.n	8009cee <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	fab3 f383 	clz	r3, r3
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	f003 031f 	and.w	r3, r3, #31
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8009cf8:	687a      	ldr	r2, [r7, #4]
 8009cfa:	69d2      	ldr	r2, [r2, #28]
 8009cfc:	431a      	orrs	r2, r3
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8009d02:	bf00      	nop
 8009d04:	371c      	adds	r7, #28
 8009d06:	46bd      	mov	sp, r7
 8009d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0c:	4770      	bx	lr
 8009d0e:	bf00      	nop
 8009d10:	58026000 	.word	0x58026000

08009d14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b087      	sub	sp, #28
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	60f8      	str	r0, [r7, #12]
 8009d1c:	60b9      	str	r1, [r7, #8]
 8009d1e:	607a      	str	r2, [r7, #4]
 8009d20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	3360      	adds	r3, #96	@ 0x60
 8009d26:	461a      	mov	r2, r3
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	009b      	lsls	r3, r3, #2
 8009d2c:	4413      	add	r3, r2
 8009d2e:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	4a10      	ldr	r2, [pc, #64]	@ (8009d74 <LL_ADC_SetOffset+0x60>)
 8009d34:	4293      	cmp	r3, r2
 8009d36:	d10b      	bne.n	8009d50 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	4313      	orrs	r3, r2
 8009d46:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8009d4e:	e00b      	b.n	8009d68 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	430b      	orrs	r3, r1
 8009d62:	431a      	orrs	r2, r3
 8009d64:	697b      	ldr	r3, [r7, #20]
 8009d66:	601a      	str	r2, [r3, #0]
}
 8009d68:	bf00      	nop
 8009d6a:	371c      	adds	r7, #28
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr
 8009d74:	58026000 	.word	0x58026000

08009d78 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b085      	sub	sp, #20
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	3360      	adds	r3, #96	@ 0x60
 8009d86:	461a      	mov	r2, r3
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	009b      	lsls	r3, r3, #2
 8009d8c:	4413      	add	r3, r2
 8009d8e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3714      	adds	r7, #20
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da2:	4770      	bx	lr

08009da4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b085      	sub	sp, #20
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	60f8      	str	r0, [r7, #12]
 8009dac:	60b9      	str	r1, [r7, #8]
 8009dae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	691b      	ldr	r3, [r3, #16]
 8009db4:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	f003 031f 	and.w	r3, r3, #31
 8009dbe:	6879      	ldr	r1, [r7, #4]
 8009dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8009dc4:	431a      	orrs	r2, r3
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	611a      	str	r2, [r3, #16]
}
 8009dca:	bf00      	nop
 8009dcc:	3714      	adds	r7, #20
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr
	...

08009dd8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b087      	sub	sp, #28
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	4a0c      	ldr	r2, [pc, #48]	@ (8009e18 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d00e      	beq.n	8009e0a <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	3360      	adds	r3, #96	@ 0x60
 8009df0:	461a      	mov	r2, r3
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	009b      	lsls	r3, r3, #2
 8009df6:	4413      	add	r3, r2
 8009df8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	431a      	orrs	r2, r3
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	601a      	str	r2, [r3, #0]
  }
}
 8009e0a:	bf00      	nop
 8009e0c:	371c      	adds	r7, #28
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr
 8009e16:	bf00      	nop
 8009e18:	58026000 	.word	0x58026000

08009e1c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b087      	sub	sp, #28
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	60f8      	str	r0, [r7, #12]
 8009e24:	60b9      	str	r1, [r7, #8]
 8009e26:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8009e5c <LL_ADC_SetOffsetSaturation+0x40>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d10e      	bne.n	8009e4e <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	3360      	adds	r3, #96	@ 0x60
 8009e34:	461a      	mov	r2, r3
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	4413      	add	r3, r2
 8009e3c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	431a      	orrs	r2, r3
 8009e4a:	697b      	ldr	r3, [r7, #20]
 8009e4c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8009e4e:	bf00      	nop
 8009e50:	371c      	adds	r7, #28
 8009e52:	46bd      	mov	sp, r7
 8009e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e58:	4770      	bx	lr
 8009e5a:	bf00      	nop
 8009e5c:	58026000 	.word	0x58026000

08009e60 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b087      	sub	sp, #28
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	60f8      	str	r0, [r7, #12]
 8009e68:	60b9      	str	r1, [r7, #8]
 8009e6a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	4a0c      	ldr	r2, [pc, #48]	@ (8009ea0 <LL_ADC_SetOffsetSign+0x40>)
 8009e70:	4293      	cmp	r3, r2
 8009e72:	d10e      	bne.n	8009e92 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	3360      	adds	r3, #96	@ 0x60
 8009e78:	461a      	mov	r2, r3
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	009b      	lsls	r3, r3, #2
 8009e7e:	4413      	add	r3, r2
 8009e80:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	431a      	orrs	r2, r3
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8009e92:	bf00      	nop
 8009e94:	371c      	adds	r7, #28
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr
 8009e9e:	bf00      	nop
 8009ea0:	58026000 	.word	0x58026000

08009ea4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b087      	sub	sp, #28
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	60b9      	str	r1, [r7, #8]
 8009eae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	3360      	adds	r3, #96	@ 0x60
 8009eb4:	461a      	mov	r2, r3
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	009b      	lsls	r3, r3, #2
 8009eba:	4413      	add	r3, r2
 8009ebc:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8009ef4 <LL_ADC_SetOffsetState+0x50>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d108      	bne.n	8009ed8 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	431a      	orrs	r2, r3
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8009ed6:	e007      	b.n	8009ee8 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	431a      	orrs	r2, r3
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	601a      	str	r2, [r3, #0]
}
 8009ee8:	bf00      	nop
 8009eea:	371c      	adds	r7, #28
 8009eec:	46bd      	mov	sp, r7
 8009eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef2:	4770      	bx	lr
 8009ef4:	58026000 	.word	0x58026000

08009ef8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b083      	sub	sp, #12
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	68db      	ldr	r3, [r3, #12]
 8009f04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d101      	bne.n	8009f10 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	e000      	b.n	8009f12 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8009f10:	2300      	movs	r3, #0
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	370c      	adds	r7, #12
 8009f16:	46bd      	mov	sp, r7
 8009f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1c:	4770      	bx	lr

08009f1e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009f1e:	b480      	push	{r7}
 8009f20:	b087      	sub	sp, #28
 8009f22:	af00      	add	r7, sp, #0
 8009f24:	60f8      	str	r0, [r7, #12]
 8009f26:	60b9      	str	r1, [r7, #8]
 8009f28:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	3330      	adds	r3, #48	@ 0x30
 8009f2e:	461a      	mov	r2, r3
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	0a1b      	lsrs	r3, r3, #8
 8009f34:	009b      	lsls	r3, r3, #2
 8009f36:	f003 030c 	and.w	r3, r3, #12
 8009f3a:	4413      	add	r3, r2
 8009f3c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009f3e:	697b      	ldr	r3, [r7, #20]
 8009f40:	681a      	ldr	r2, [r3, #0]
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	f003 031f 	and.w	r3, r3, #31
 8009f48:	211f      	movs	r1, #31
 8009f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8009f4e:	43db      	mvns	r3, r3
 8009f50:	401a      	ands	r2, r3
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	0e9b      	lsrs	r3, r3, #26
 8009f56:	f003 011f 	and.w	r1, r3, #31
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	f003 031f 	and.w	r3, r3, #31
 8009f60:	fa01 f303 	lsl.w	r3, r1, r3
 8009f64:	431a      	orrs	r2, r3
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009f6a:	bf00      	nop
 8009f6c:	371c      	adds	r7, #28
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr

08009f76 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8009f76:	b480      	push	{r7}
 8009f78:	b083      	sub	sp, #12
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
 8009f7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	68db      	ldr	r3, [r3, #12]
 8009f84:	f023 0203 	bic.w	r2, r3, #3
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	431a      	orrs	r2, r3
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	60da      	str	r2, [r3, #12]
}
 8009f90:	bf00      	nop
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b083      	sub	sp, #12
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	f043 0201 	orr.w	r2, r3, #1
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	60da      	str	r2, [r3, #12]
}
 8009fb0:	bf00      	nop
 8009fb2:	370c      	adds	r7, #12
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fba:	4770      	bx	lr

08009fbc <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b083      	sub	sp, #12
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	4a08      	ldr	r2, [pc, #32]	@ (8009fec <LL_ADC_REG_SetDMATransferMode+0x30>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d107      	bne.n	8009fde <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	68db      	ldr	r3, [r3, #12]
 8009fd2:	f023 0203 	bic.w	r2, r3, #3
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	431a      	orrs	r2, r3
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	60da      	str	r2, [r3, #12]
  }
}
 8009fde:	bf00      	nop
 8009fe0:	370c      	adds	r7, #12
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe8:	4770      	bx	lr
 8009fea:	bf00      	nop
 8009fec:	58026000 	.word	0x58026000

08009ff0 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b083      	sub	sp, #12
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ffc:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800a000:	2b00      	cmp	r3, #0
 800a002:	d101      	bne.n	800a008 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800a004:	2301      	movs	r3, #1
 800a006:	e000      	b.n	800a00a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800a008:	2300      	movs	r3, #0
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	370c      	adds	r7, #12
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr

0800a016 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800a016:	b480      	push	{r7}
 800a018:	b087      	sub	sp, #28
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	60f8      	str	r0, [r7, #12]
 800a01e:	60b9      	str	r1, [r7, #8]
 800a020:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	3314      	adds	r3, #20
 800a026:	461a      	mov	r2, r3
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	0e5b      	lsrs	r3, r3, #25
 800a02c:	009b      	lsls	r3, r3, #2
 800a02e:	f003 0304 	and.w	r3, r3, #4
 800a032:	4413      	add	r3, r2
 800a034:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	681a      	ldr	r2, [r3, #0]
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	0d1b      	lsrs	r3, r3, #20
 800a03e:	f003 031f 	and.w	r3, r3, #31
 800a042:	2107      	movs	r1, #7
 800a044:	fa01 f303 	lsl.w	r3, r1, r3
 800a048:	43db      	mvns	r3, r3
 800a04a:	401a      	ands	r2, r3
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	0d1b      	lsrs	r3, r3, #20
 800a050:	f003 031f 	and.w	r3, r3, #31
 800a054:	6879      	ldr	r1, [r7, #4]
 800a056:	fa01 f303 	lsl.w	r3, r1, r3
 800a05a:	431a      	orrs	r2, r3
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800a060:	bf00      	nop
 800a062:	371c      	adds	r7, #28
 800a064:	46bd      	mov	sp, r7
 800a066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06a:	4770      	bx	lr

0800a06c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b085      	sub	sp, #20
 800a070:	af00      	add	r7, sp, #0
 800a072:	60f8      	str	r0, [r7, #12]
 800a074:	60b9      	str	r1, [r7, #8]
 800a076:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	4a1a      	ldr	r2, [pc, #104]	@ (800a0e4 <LL_ADC_SetChannelSingleDiff+0x78>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d115      	bne.n	800a0ac <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a08c:	43db      	mvns	r3, r3
 800a08e:	401a      	ands	r2, r3
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f003 0318 	and.w	r3, r3, #24
 800a096:	4914      	ldr	r1, [pc, #80]	@ (800a0e8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800a098:	40d9      	lsrs	r1, r3
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	400b      	ands	r3, r1
 800a09e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0a2:	431a      	orrs	r2, r3
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800a0aa:	e014      	b.n	800a0d6 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0b8:	43db      	mvns	r3, r3
 800a0ba:	401a      	ands	r2, r3
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f003 0318 	and.w	r3, r3, #24
 800a0c2:	4909      	ldr	r1, [pc, #36]	@ (800a0e8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800a0c4:	40d9      	lsrs	r1, r3
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	400b      	ands	r3, r1
 800a0ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0ce:	431a      	orrs	r2, r3
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800a0d6:	bf00      	nop
 800a0d8:	3714      	adds	r7, #20
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e0:	4770      	bx	lr
 800a0e2:	bf00      	nop
 800a0e4:	58026000 	.word	0x58026000
 800a0e8:	000fffff 	.word	0x000fffff

0800a0ec <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b083      	sub	sp, #12
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	f003 031f 	and.w	r3, r3, #31
}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	370c      	adds	r7, #12
 800a100:	46bd      	mov	sp, r7
 800a102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a106:	4770      	bx	lr

0800a108 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a108:	b480      	push	{r7}
 800a10a:	b083      	sub	sp, #12
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	689b      	ldr	r3, [r3, #8]
 800a114:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800a118:	4618      	mov	r0, r3
 800a11a:	370c      	adds	r7, #12
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr

0800a124 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	689a      	ldr	r2, [r3, #8]
 800a130:	4b04      	ldr	r3, [pc, #16]	@ (800a144 <LL_ADC_DisableDeepPowerDown+0x20>)
 800a132:	4013      	ands	r3, r2
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	6093      	str	r3, [r2, #8]
}
 800a138:	bf00      	nop
 800a13a:	370c      	adds	r7, #12
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr
 800a144:	5fffffc0 	.word	0x5fffffc0

0800a148 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800a148:	b480      	push	{r7}
 800a14a:	b083      	sub	sp, #12
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	689b      	ldr	r3, [r3, #8]
 800a154:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a158:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a15c:	d101      	bne.n	800a162 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800a15e:	2301      	movs	r3, #1
 800a160:	e000      	b.n	800a164 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800a162:	2300      	movs	r3, #0
}
 800a164:	4618      	mov	r0, r3
 800a166:	370c      	adds	r7, #12
 800a168:	46bd      	mov	sp, r7
 800a16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16e:	4770      	bx	lr

0800a170 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800a170:	b480      	push	{r7}
 800a172:	b083      	sub	sp, #12
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	689a      	ldr	r2, [r3, #8]
 800a17c:	4b05      	ldr	r3, [pc, #20]	@ (800a194 <LL_ADC_EnableInternalRegulator+0x24>)
 800a17e:	4013      	ands	r3, r2
 800a180:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800a188:	bf00      	nop
 800a18a:	370c      	adds	r7, #12
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr
 800a194:	6fffffc0 	.word	0x6fffffc0

0800a198 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800a198:	b480      	push	{r7}
 800a19a:	b083      	sub	sp, #12
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a1a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a1ac:	d101      	bne.n	800a1b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	e000      	b.n	800a1b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	370c      	adds	r7, #12
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1be:	4770      	bx	lr

0800a1c0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b083      	sub	sp, #12
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	689a      	ldr	r2, [r3, #8]
 800a1cc:	4b05      	ldr	r3, [pc, #20]	@ (800a1e4 <LL_ADC_Enable+0x24>)
 800a1ce:	4013      	ands	r3, r2
 800a1d0:	f043 0201 	orr.w	r2, r3, #1
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800a1d8:	bf00      	nop
 800a1da:	370c      	adds	r7, #12
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr
 800a1e4:	7fffffc0 	.word	0x7fffffc0

0800a1e8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b083      	sub	sp, #12
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	689a      	ldr	r2, [r3, #8]
 800a1f4:	4b05      	ldr	r3, [pc, #20]	@ (800a20c <LL_ADC_Disable+0x24>)
 800a1f6:	4013      	ands	r3, r2
 800a1f8:	f043 0202 	orr.w	r2, r3, #2
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800a200:	bf00      	nop
 800a202:	370c      	adds	r7, #12
 800a204:	46bd      	mov	sp, r7
 800a206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20a:	4770      	bx	lr
 800a20c:	7fffffc0 	.word	0x7fffffc0

0800a210 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	689b      	ldr	r3, [r3, #8]
 800a21c:	f003 0301 	and.w	r3, r3, #1
 800a220:	2b01      	cmp	r3, #1
 800a222:	d101      	bne.n	800a228 <LL_ADC_IsEnabled+0x18>
 800a224:	2301      	movs	r3, #1
 800a226:	e000      	b.n	800a22a <LL_ADC_IsEnabled+0x1a>
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	370c      	adds	r7, #12
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr

0800a236 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800a236:	b480      	push	{r7}
 800a238:	b083      	sub	sp, #12
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	689b      	ldr	r3, [r3, #8]
 800a242:	f003 0302 	and.w	r3, r3, #2
 800a246:	2b02      	cmp	r3, #2
 800a248:	d101      	bne.n	800a24e <LL_ADC_IsDisableOngoing+0x18>
 800a24a:	2301      	movs	r3, #1
 800a24c:	e000      	b.n	800a250 <LL_ADC_IsDisableOngoing+0x1a>
 800a24e:	2300      	movs	r3, #0
}
 800a250:	4618      	mov	r0, r3
 800a252:	370c      	adds	r7, #12
 800a254:	46bd      	mov	sp, r7
 800a256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25a:	4770      	bx	lr

0800a25c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800a25c:	b480      	push	{r7}
 800a25e:	b083      	sub	sp, #12
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	689a      	ldr	r2, [r3, #8]
 800a268:	4b05      	ldr	r3, [pc, #20]	@ (800a280 <LL_ADC_REG_StartConversion+0x24>)
 800a26a:	4013      	ands	r3, r2
 800a26c:	f043 0204 	orr.w	r2, r3, #4
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800a274:	bf00      	nop
 800a276:	370c      	adds	r7, #12
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr
 800a280:	7fffffc0 	.word	0x7fffffc0

0800a284 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800a284:	b480      	push	{r7}
 800a286:	b083      	sub	sp, #12
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	f003 0304 	and.w	r3, r3, #4
 800a294:	2b04      	cmp	r3, #4
 800a296:	d101      	bne.n	800a29c <LL_ADC_REG_IsConversionOngoing+0x18>
 800a298:	2301      	movs	r3, #1
 800a29a:	e000      	b.n	800a29e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a29c:	2300      	movs	r3, #0
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	370c      	adds	r7, #12
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a8:	4770      	bx	lr

0800a2aa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800a2aa:	b480      	push	{r7}
 800a2ac:	b083      	sub	sp, #12
 800a2ae:	af00      	add	r7, sp, #0
 800a2b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	689b      	ldr	r3, [r3, #8]
 800a2b6:	f003 0308 	and.w	r3, r3, #8
 800a2ba:	2b08      	cmp	r3, #8
 800a2bc:	d101      	bne.n	800a2c2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800a2be:	2301      	movs	r3, #1
 800a2c0:	e000      	b.n	800a2c4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800a2c2:	2300      	movs	r3, #0
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	370c      	adds	r7, #12
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ce:	4770      	bx	lr

0800a2d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800a2d0:	b590      	push	{r4, r7, lr}
 800a2d2:	b089      	sub	sp, #36	@ 0x24
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a2d8:	2300      	movs	r3, #0
 800a2da:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d101      	bne.n	800a2ea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	e1ee      	b.n	800a6c8 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d109      	bne.n	800a30c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f7fc fab3 	bl	8006864 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	2200      	movs	r2, #0
 800a302:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2200      	movs	r2, #0
 800a308:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4618      	mov	r0, r3
 800a312:	f7ff ff19 	bl	800a148 <LL_ADC_IsDeepPowerDownEnabled>
 800a316:	4603      	mov	r3, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d004      	beq.n	800a326 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	4618      	mov	r0, r3
 800a322:	f7ff feff 	bl	800a124 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	4618      	mov	r0, r3
 800a32c:	f7ff ff34 	bl	800a198 <LL_ADC_IsInternalRegulatorEnabled>
 800a330:	4603      	mov	r3, r0
 800a332:	2b00      	cmp	r3, #0
 800a334:	d114      	bne.n	800a360 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7ff ff18 	bl	800a170 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a340:	4b8e      	ldr	r3, [pc, #568]	@ (800a57c <HAL_ADC_Init+0x2ac>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	099b      	lsrs	r3, r3, #6
 800a346:	4a8e      	ldr	r2, [pc, #568]	@ (800a580 <HAL_ADC_Init+0x2b0>)
 800a348:	fba2 2303 	umull	r2, r3, r2, r3
 800a34c:	099b      	lsrs	r3, r3, #6
 800a34e:	3301      	adds	r3, #1
 800a350:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800a352:	e002      	b.n	800a35a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	3b01      	subs	r3, #1
 800a358:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800a35a:	68bb      	ldr	r3, [r7, #8]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d1f9      	bne.n	800a354 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4618      	mov	r0, r3
 800a366:	f7ff ff17 	bl	800a198 <LL_ADC_IsInternalRegulatorEnabled>
 800a36a:	4603      	mov	r3, r0
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d10d      	bne.n	800a38c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a374:	f043 0210 	orr.w	r2, r3, #16
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a380:	f043 0201 	orr.w	r2, r3, #1
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 800a388:	2301      	movs	r3, #1
 800a38a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	4618      	mov	r0, r3
 800a392:	f7ff ff77 	bl	800a284 <LL_ADC_REG_IsConversionOngoing>
 800a396:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a39c:	f003 0310 	and.w	r3, r3, #16
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	f040 8188 	bne.w	800a6b6 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	f040 8184 	bne.w	800a6b6 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3b2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800a3b6:	f043 0202 	orr.w	r2, r3, #2
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f7ff ff24 	bl	800a210 <LL_ADC_IsEnabled>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d136      	bne.n	800a43c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	4a6c      	ldr	r2, [pc, #432]	@ (800a584 <HAL_ADC_Init+0x2b4>)
 800a3d4:	4293      	cmp	r3, r2
 800a3d6:	d004      	beq.n	800a3e2 <HAL_ADC_Init+0x112>
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	4a6a      	ldr	r2, [pc, #424]	@ (800a588 <HAL_ADC_Init+0x2b8>)
 800a3de:	4293      	cmp	r3, r2
 800a3e0:	d10e      	bne.n	800a400 <HAL_ADC_Init+0x130>
 800a3e2:	4868      	ldr	r0, [pc, #416]	@ (800a584 <HAL_ADC_Init+0x2b4>)
 800a3e4:	f7ff ff14 	bl	800a210 <LL_ADC_IsEnabled>
 800a3e8:	4604      	mov	r4, r0
 800a3ea:	4867      	ldr	r0, [pc, #412]	@ (800a588 <HAL_ADC_Init+0x2b8>)
 800a3ec:	f7ff ff10 	bl	800a210 <LL_ADC_IsEnabled>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	4323      	orrs	r3, r4
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	bf0c      	ite	eq
 800a3f8:	2301      	moveq	r3, #1
 800a3fa:	2300      	movne	r3, #0
 800a3fc:	b2db      	uxtb	r3, r3
 800a3fe:	e008      	b.n	800a412 <HAL_ADC_Init+0x142>
 800a400:	4862      	ldr	r0, [pc, #392]	@ (800a58c <HAL_ADC_Init+0x2bc>)
 800a402:	f7ff ff05 	bl	800a210 <LL_ADC_IsEnabled>
 800a406:	4603      	mov	r3, r0
 800a408:	2b00      	cmp	r3, #0
 800a40a:	bf0c      	ite	eq
 800a40c:	2301      	moveq	r3, #1
 800a40e:	2300      	movne	r3, #0
 800a410:	b2db      	uxtb	r3, r3
 800a412:	2b00      	cmp	r3, #0
 800a414:	d012      	beq.n	800a43c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	4a5a      	ldr	r2, [pc, #360]	@ (800a584 <HAL_ADC_Init+0x2b4>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d004      	beq.n	800a42a <HAL_ADC_Init+0x15a>
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	4a58      	ldr	r2, [pc, #352]	@ (800a588 <HAL_ADC_Init+0x2b8>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d101      	bne.n	800a42e <HAL_ADC_Init+0x15e>
 800a42a:	4a59      	ldr	r2, [pc, #356]	@ (800a590 <HAL_ADC_Init+0x2c0>)
 800a42c:	e000      	b.n	800a430 <HAL_ADC_Init+0x160>
 800a42e:	4a59      	ldr	r2, [pc, #356]	@ (800a594 <HAL_ADC_Init+0x2c4>)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	4619      	mov	r1, r3
 800a436:	4610      	mov	r0, r2
 800a438:	f7ff fbfe 	bl	8009c38 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4a52      	ldr	r2, [pc, #328]	@ (800a58c <HAL_ADC_Init+0x2bc>)
 800a442:	4293      	cmp	r3, r2
 800a444:	d129      	bne.n	800a49a <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	7e5b      	ldrb	r3, [r3, #25]
 800a44a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800a450:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800a456:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	689b      	ldr	r3, [r3, #8]
 800a45c:	2b08      	cmp	r3, #8
 800a45e:	d013      	beq.n	800a488 <HAL_ADC_Init+0x1b8>
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	689b      	ldr	r3, [r3, #8]
 800a464:	2b0c      	cmp	r3, #12
 800a466:	d00d      	beq.n	800a484 <HAL_ADC_Init+0x1b4>
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	689b      	ldr	r3, [r3, #8]
 800a46c:	2b1c      	cmp	r3, #28
 800a46e:	d007      	beq.n	800a480 <HAL_ADC_Init+0x1b0>
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	689b      	ldr	r3, [r3, #8]
 800a474:	2b18      	cmp	r3, #24
 800a476:	d101      	bne.n	800a47c <HAL_ADC_Init+0x1ac>
 800a478:	2318      	movs	r3, #24
 800a47a:	e006      	b.n	800a48a <HAL_ADC_Init+0x1ba>
 800a47c:	2300      	movs	r3, #0
 800a47e:	e004      	b.n	800a48a <HAL_ADC_Init+0x1ba>
 800a480:	2310      	movs	r3, #16
 800a482:	e002      	b.n	800a48a <HAL_ADC_Init+0x1ba>
 800a484:	2308      	movs	r3, #8
 800a486:	e000      	b.n	800a48a <HAL_ADC_Init+0x1ba>
 800a488:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800a48a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a492:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800a494:	4313      	orrs	r3, r2
 800a496:	61bb      	str	r3, [r7, #24]
 800a498:	e00e      	b.n	800a4b8 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	7e5b      	ldrb	r3, [r3, #25]
 800a49e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800a4a4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800a4aa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a4b2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800a4b4:	4313      	orrs	r3, r2
 800a4b6:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a4be:	2b01      	cmp	r3, #1
 800a4c0:	d106      	bne.n	800a4d0 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4c6:	3b01      	subs	r3, #1
 800a4c8:	045b      	lsls	r3, r3, #17
 800a4ca:	69ba      	ldr	r2, [r7, #24]
 800a4cc:	4313      	orrs	r3, r2
 800a4ce:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d009      	beq.n	800a4ec <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4dc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4e4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800a4e6:	69ba      	ldr	r2, [r7, #24]
 800a4e8:	4313      	orrs	r3, r2
 800a4ea:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	4a26      	ldr	r2, [pc, #152]	@ (800a58c <HAL_ADC_Init+0x2bc>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d115      	bne.n	800a522 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	68da      	ldr	r2, [r3, #12]
 800a4fc:	4b26      	ldr	r3, [pc, #152]	@ (800a598 <HAL_ADC_Init+0x2c8>)
 800a4fe:	4013      	ands	r3, r2
 800a500:	687a      	ldr	r2, [r7, #4]
 800a502:	6812      	ldr	r2, [r2, #0]
 800a504:	69b9      	ldr	r1, [r7, #24]
 800a506:	430b      	orrs	r3, r1
 800a508:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	691b      	ldr	r3, [r3, #16]
 800a510:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	430a      	orrs	r2, r1
 800a51e:	611a      	str	r2, [r3, #16]
 800a520:	e009      	b.n	800a536 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	68da      	ldr	r2, [r3, #12]
 800a528:	4b1c      	ldr	r3, [pc, #112]	@ (800a59c <HAL_ADC_Init+0x2cc>)
 800a52a:	4013      	ands	r3, r2
 800a52c:	687a      	ldr	r2, [r7, #4]
 800a52e:	6812      	ldr	r2, [r2, #0]
 800a530:	69b9      	ldr	r1, [r7, #24]
 800a532:	430b      	orrs	r3, r1
 800a534:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	4618      	mov	r0, r3
 800a53c:	f7ff fea2 	bl	800a284 <LL_ADC_REG_IsConversionOngoing>
 800a540:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	4618      	mov	r0, r3
 800a548:	f7ff feaf 	bl	800a2aa <LL_ADC_INJ_IsConversionOngoing>
 800a54c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a54e:	693b      	ldr	r3, [r7, #16]
 800a550:	2b00      	cmp	r3, #0
 800a552:	f040 808e 	bne.w	800a672 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f040 808a 	bne.w	800a672 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	4a0a      	ldr	r2, [pc, #40]	@ (800a58c <HAL_ADC_Init+0x2bc>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d11b      	bne.n	800a5a0 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	7e1b      	ldrb	r3, [r3, #24]
 800a56c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a574:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800a576:	4313      	orrs	r3, r2
 800a578:	61bb      	str	r3, [r7, #24]
 800a57a:	e018      	b.n	800a5ae <HAL_ADC_Init+0x2de>
 800a57c:	24000000 	.word	0x24000000
 800a580:	053e2d63 	.word	0x053e2d63
 800a584:	40022000 	.word	0x40022000
 800a588:	40022100 	.word	0x40022100
 800a58c:	58026000 	.word	0x58026000
 800a590:	40022300 	.word	0x40022300
 800a594:	58026300 	.word	0x58026300
 800a598:	fff04007 	.word	0xfff04007
 800a59c:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	7e1b      	ldrb	r3, [r3, #24]
 800a5a4:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	68da      	ldr	r2, [r3, #12]
 800a5b4:	4b46      	ldr	r3, [pc, #280]	@ (800a6d0 <HAL_ADC_Init+0x400>)
 800a5b6:	4013      	ands	r3, r2
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	6812      	ldr	r2, [r2, #0]
 800a5bc:	69b9      	ldr	r1, [r7, #24]
 800a5be:	430b      	orrs	r3, r1
 800a5c0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	d137      	bne.n	800a63c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5d0:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4a3f      	ldr	r2, [pc, #252]	@ (800a6d4 <HAL_ADC_Init+0x404>)
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	d116      	bne.n	800a60a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	691a      	ldr	r2, [r3, #16]
 800a5e2:	4b3d      	ldr	r3, [pc, #244]	@ (800a6d8 <HAL_ADC_Init+0x408>)
 800a5e4:	4013      	ands	r3, r2
 800a5e6:	687a      	ldr	r2, [r7, #4]
 800a5e8:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800a5ea:	687a      	ldr	r2, [r7, #4]
 800a5ec:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800a5ee:	4311      	orrs	r1, r2
 800a5f0:	687a      	ldr	r2, [r7, #4]
 800a5f2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a5f4:	4311      	orrs	r1, r2
 800a5f6:	687a      	ldr	r2, [r7, #4]
 800a5f8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800a5fa:	430a      	orrs	r2, r1
 800a5fc:	431a      	orrs	r2, r3
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f042 0201 	orr.w	r2, r2, #1
 800a606:	611a      	str	r2, [r3, #16]
 800a608:	e020      	b.n	800a64c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	691a      	ldr	r2, [r3, #16]
 800a610:	4b32      	ldr	r3, [pc, #200]	@ (800a6dc <HAL_ADC_Init+0x40c>)
 800a612:	4013      	ands	r3, r2
 800a614:	687a      	ldr	r2, [r7, #4]
 800a616:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a618:	3a01      	subs	r2, #1
 800a61a:	0411      	lsls	r1, r2, #16
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800a620:	4311      	orrs	r1, r2
 800a622:	687a      	ldr	r2, [r7, #4]
 800a624:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a626:	4311      	orrs	r1, r2
 800a628:	687a      	ldr	r2, [r7, #4]
 800a62a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800a62c:	430a      	orrs	r2, r1
 800a62e:	431a      	orrs	r2, r3
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f042 0201 	orr.w	r2, r2, #1
 800a638:	611a      	str	r2, [r3, #16]
 800a63a:	e007      	b.n	800a64c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	691a      	ldr	r2, [r3, #16]
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f022 0201 	bic.w	r2, r2, #1
 800a64a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	691b      	ldr	r3, [r3, #16]
 800a652:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	430a      	orrs	r2, r1
 800a660:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	4a1b      	ldr	r2, [pc, #108]	@ (800a6d4 <HAL_ADC_Init+0x404>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d002      	beq.n	800a672 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f001 f9bd 	bl	800b9ec <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	691b      	ldr	r3, [r3, #16]
 800a676:	2b01      	cmp	r3, #1
 800a678:	d10c      	bne.n	800a694 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a680:	f023 010f 	bic.w	r1, r3, #15
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	69db      	ldr	r3, [r3, #28]
 800a688:	1e5a      	subs	r2, r3, #1
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	430a      	orrs	r2, r1
 800a690:	631a      	str	r2, [r3, #48]	@ 0x30
 800a692:	e007      	b.n	800a6a4 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f022 020f 	bic.w	r2, r2, #15
 800a6a2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a6a8:	f023 0303 	bic.w	r3, r3, #3
 800a6ac:	f043 0201 	orr.w	r2, r3, #1
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	661a      	str	r2, [r3, #96]	@ 0x60
 800a6b4:	e007      	b.n	800a6c6 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a6ba:	f043 0210 	orr.w	r2, r3, #16
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800a6c6:	7ffb      	ldrb	r3, [r7, #31]
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	3724      	adds	r7, #36	@ 0x24
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd90      	pop	{r4, r7, pc}
 800a6d0:	ffffbffc 	.word	0xffffbffc
 800a6d4:	58026000 	.word	0x58026000
 800a6d8:	fc00f81f 	.word	0xfc00f81f
 800a6dc:	fc00f81e 	.word	0xfc00f81e

0800a6e0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b086      	sub	sp, #24
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	60f8      	str	r0, [r7, #12]
 800a6e8:	60b9      	str	r1, [r7, #8]
 800a6ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a60      	ldr	r2, [pc, #384]	@ (800a874 <HAL_ADC_Start_DMA+0x194>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d004      	beq.n	800a700 <HAL_ADC_Start_DMA+0x20>
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	4a5f      	ldr	r2, [pc, #380]	@ (800a878 <HAL_ADC_Start_DMA+0x198>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d101      	bne.n	800a704 <HAL_ADC_Start_DMA+0x24>
 800a700:	4b5e      	ldr	r3, [pc, #376]	@ (800a87c <HAL_ADC_Start_DMA+0x19c>)
 800a702:	e000      	b.n	800a706 <HAL_ADC_Start_DMA+0x26>
 800a704:	4b5e      	ldr	r3, [pc, #376]	@ (800a880 <HAL_ADC_Start_DMA+0x1a0>)
 800a706:	4618      	mov	r0, r3
 800a708:	f7ff fcf0 	bl	800a0ec <LL_ADC_GetMultimode>
 800a70c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	4618      	mov	r0, r3
 800a714:	f7ff fdb6 	bl	800a284 <LL_ADC_REG_IsConversionOngoing>
 800a718:	4603      	mov	r3, r0
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	f040 80a2 	bne.w	800a864 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a726:	2b01      	cmp	r3, #1
 800a728:	d101      	bne.n	800a72e <HAL_ADC_Start_DMA+0x4e>
 800a72a:	2302      	movs	r3, #2
 800a72c:	e09d      	b.n	800a86a <HAL_ADC_Start_DMA+0x18a>
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	2201      	movs	r2, #1
 800a732:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d006      	beq.n	800a74a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	2b05      	cmp	r3, #5
 800a740:	d003      	beq.n	800a74a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	2b09      	cmp	r3, #9
 800a746:	f040 8086 	bne.w	800a856 <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800a74a:	68f8      	ldr	r0, [r7, #12]
 800a74c:	f000 ffd0 	bl	800b6f0 <ADC_Enable>
 800a750:	4603      	mov	r3, r0
 800a752:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800a754:	7dfb      	ldrb	r3, [r7, #23]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d178      	bne.n	800a84c <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a75e:	4b49      	ldr	r3, [pc, #292]	@ (800a884 <HAL_ADC_Start_DMA+0x1a4>)
 800a760:	4013      	ands	r3, r2
 800a762:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	4a42      	ldr	r2, [pc, #264]	@ (800a878 <HAL_ADC_Start_DMA+0x198>)
 800a770:	4293      	cmp	r3, r2
 800a772:	d002      	beq.n	800a77a <HAL_ADC_Start_DMA+0x9a>
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	e000      	b.n	800a77c <HAL_ADC_Start_DMA+0x9c>
 800a77a:	4b3e      	ldr	r3, [pc, #248]	@ (800a874 <HAL_ADC_Start_DMA+0x194>)
 800a77c:	68fa      	ldr	r2, [r7, #12]
 800a77e:	6812      	ldr	r2, [r2, #0]
 800a780:	4293      	cmp	r3, r2
 800a782:	d002      	beq.n	800a78a <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d105      	bne.n	800a796 <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a78e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a79a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d006      	beq.n	800a7b0 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7a6:	f023 0206 	bic.w	r2, r3, #6
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	665a      	str	r2, [r3, #100]	@ 0x64
 800a7ae:	e002      	b.n	800a7b6 <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7ba:	4a33      	ldr	r2, [pc, #204]	@ (800a888 <HAL_ADC_Start_DMA+0x1a8>)
 800a7bc:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7c2:	4a32      	ldr	r2, [pc, #200]	@ (800a88c <HAL_ADC_Start_DMA+0x1ac>)
 800a7c4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7ca:	4a31      	ldr	r2, [pc, #196]	@ (800a890 <HAL_ADC_Start_DMA+0x1b0>)
 800a7cc:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	221c      	movs	r2, #28
 800a7d4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2200      	movs	r2, #0
 800a7da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	685a      	ldr	r2, [r3, #4]
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f042 0210 	orr.w	r2, r2, #16
 800a7ec:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4a28      	ldr	r2, [pc, #160]	@ (800a894 <HAL_ADC_Start_DMA+0x1b4>)
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	d10f      	bne.n	800a818 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681a      	ldr	r2, [r3, #0]
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a802:	005b      	lsls	r3, r3, #1
 800a804:	4619      	mov	r1, r3
 800a806:	4610      	mov	r0, r2
 800a808:	f7ff fbd8 	bl	8009fbc <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	4618      	mov	r0, r3
 800a812:	f7ff fbc3 	bl	8009f9c <LL_ADC_EnableDMAReq>
 800a816:	e007      	b.n	800a828 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	681a      	ldr	r2, [r3, #0]
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a820:	4619      	mov	r1, r3
 800a822:	4610      	mov	r0, r2
 800a824:	f7ff fba7 	bl	8009f76 <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	3340      	adds	r3, #64	@ 0x40
 800a832:	4619      	mov	r1, r3
 800a834:	68ba      	ldr	r2, [r7, #8]
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f001 ff3e 	bl	800c6b8 <HAL_DMA_Start_IT>
 800a83c:	4603      	mov	r3, r0
 800a83e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	4618      	mov	r0, r3
 800a846:	f7ff fd09 	bl	800a25c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800a84a:	e00d      	b.n	800a868 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	2200      	movs	r2, #0
 800a850:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 800a854:	e008      	b.n	800a868 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800a856:	2301      	movs	r3, #1
 800a858:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2200      	movs	r2, #0
 800a85e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 800a862:	e001      	b.n	800a868 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800a864:	2302      	movs	r3, #2
 800a866:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800a868:	7dfb      	ldrb	r3, [r7, #23]
}
 800a86a:	4618      	mov	r0, r3
 800a86c:	3718      	adds	r7, #24
 800a86e:	46bd      	mov	sp, r7
 800a870:	bd80      	pop	{r7, pc}
 800a872:	bf00      	nop
 800a874:	40022000 	.word	0x40022000
 800a878:	40022100 	.word	0x40022100
 800a87c:	40022300 	.word	0x40022300
 800a880:	58026300 	.word	0x58026300
 800a884:	fffff0fe 	.word	0xfffff0fe
 800a888:	0800b8c3 	.word	0x0800b8c3
 800a88c:	0800b99b 	.word	0x0800b99b
 800a890:	0800b9b7 	.word	0x0800b9b7
 800a894:	58026000 	.word	0x58026000

0800a898 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b08a      	sub	sp, #40	@ 0x28
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	685b      	ldr	r3, [r3, #4]
 800a8b2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4a87      	ldr	r2, [pc, #540]	@ (800aad8 <HAL_ADC_IRQHandler+0x240>)
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	d004      	beq.n	800a8c8 <HAL_ADC_IRQHandler+0x30>
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	4a86      	ldr	r2, [pc, #536]	@ (800aadc <HAL_ADC_IRQHandler+0x244>)
 800a8c4:	4293      	cmp	r3, r2
 800a8c6:	d101      	bne.n	800a8cc <HAL_ADC_IRQHandler+0x34>
 800a8c8:	4b85      	ldr	r3, [pc, #532]	@ (800aae0 <HAL_ADC_IRQHandler+0x248>)
 800a8ca:	e000      	b.n	800a8ce <HAL_ADC_IRQHandler+0x36>
 800a8cc:	4b85      	ldr	r3, [pc, #532]	@ (800aae4 <HAL_ADC_IRQHandler+0x24c>)
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	f7ff fc0c 	bl	800a0ec <LL_ADC_GetMultimode>
 800a8d4:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800a8d6:	69fb      	ldr	r3, [r7, #28]
 800a8d8:	f003 0302 	and.w	r3, r3, #2
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d017      	beq.n	800a910 <HAL_ADC_IRQHandler+0x78>
 800a8e0:	69bb      	ldr	r3, [r7, #24]
 800a8e2:	f003 0302 	and.w	r3, r3, #2
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d012      	beq.n	800a910 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8ee:	f003 0310 	and.w	r3, r3, #16
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d105      	bne.n	800a902 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8fa:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f001 fa1e 	bl	800bd44 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	2202      	movs	r2, #2
 800a90e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800a910:	69fb      	ldr	r3, [r7, #28]
 800a912:	f003 0304 	and.w	r3, r3, #4
 800a916:	2b00      	cmp	r3, #0
 800a918:	d004      	beq.n	800a924 <HAL_ADC_IRQHandler+0x8c>
 800a91a:	69bb      	ldr	r3, [r7, #24]
 800a91c:	f003 0304 	and.w	r3, r3, #4
 800a920:	2b00      	cmp	r3, #0
 800a922:	d10a      	bne.n	800a93a <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800a924:	69fb      	ldr	r3, [r7, #28]
 800a926:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	f000 8083 	beq.w	800aa36 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800a930:	69bb      	ldr	r3, [r7, #24]
 800a932:	f003 0308 	and.w	r3, r3, #8
 800a936:	2b00      	cmp	r3, #0
 800a938:	d07d      	beq.n	800aa36 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a93e:	f003 0310 	and.w	r3, r3, #16
 800a942:	2b00      	cmp	r3, #0
 800a944:	d105      	bne.n	800a952 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a94a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	4618      	mov	r0, r3
 800a958:	f7ff face 	bl	8009ef8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800a95c:	4603      	mov	r3, r0
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d062      	beq.n	800aa28 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	4a5d      	ldr	r2, [pc, #372]	@ (800aadc <HAL_ADC_IRQHandler+0x244>)
 800a968:	4293      	cmp	r3, r2
 800a96a:	d002      	beq.n	800a972 <HAL_ADC_IRQHandler+0xda>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	e000      	b.n	800a974 <HAL_ADC_IRQHandler+0xdc>
 800a972:	4b59      	ldr	r3, [pc, #356]	@ (800aad8 <HAL_ADC_IRQHandler+0x240>)
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	6812      	ldr	r2, [r2, #0]
 800a978:	4293      	cmp	r3, r2
 800a97a:	d008      	beq.n	800a98e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d005      	beq.n	800a98e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800a982:	697b      	ldr	r3, [r7, #20]
 800a984:	2b05      	cmp	r3, #5
 800a986:	d002      	beq.n	800a98e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800a988:	697b      	ldr	r3, [r7, #20]
 800a98a:	2b09      	cmp	r3, #9
 800a98c:	d104      	bne.n	800a998 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	68db      	ldr	r3, [r3, #12]
 800a994:	623b      	str	r3, [r7, #32]
 800a996:	e00c      	b.n	800a9b2 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4a4f      	ldr	r2, [pc, #316]	@ (800aadc <HAL_ADC_IRQHandler+0x244>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d002      	beq.n	800a9a8 <HAL_ADC_IRQHandler+0x110>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	e000      	b.n	800a9aa <HAL_ADC_IRQHandler+0x112>
 800a9a8:	4b4b      	ldr	r3, [pc, #300]	@ (800aad8 <HAL_ADC_IRQHandler+0x240>)
 800a9aa:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	68db      	ldr	r3, [r3, #12]
 800a9b0:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800a9b2:	6a3b      	ldr	r3, [r7, #32]
 800a9b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d135      	bne.n	800aa28 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f003 0308 	and.w	r3, r3, #8
 800a9c6:	2b08      	cmp	r3, #8
 800a9c8:	d12e      	bne.n	800aa28 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f7ff fc58 	bl	800a284 <LL_ADC_REG_IsConversionOngoing>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d11a      	bne.n	800aa10 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	685a      	ldr	r2, [r3, #4]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f022 020c 	bic.w	r2, r2, #12
 800a9e8:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9ee:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d112      	bne.n	800aa28 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa06:	f043 0201 	orr.w	r2, r3, #1
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	661a      	str	r2, [r3, #96]	@ 0x60
 800aa0e:	e00b      	b.n	800aa28 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa14:	f043 0210 	orr.w	r2, r3, #16
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aa20:	f043 0201 	orr.w	r2, r3, #1
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	f7f9 fa7f 	bl	8003f2c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	220c      	movs	r2, #12
 800aa34:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800aa36:	69fb      	ldr	r3, [r7, #28]
 800aa38:	f003 0320 	and.w	r3, r3, #32
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d004      	beq.n	800aa4a <HAL_ADC_IRQHandler+0x1b2>
 800aa40:	69bb      	ldr	r3, [r7, #24]
 800aa42:	f003 0320 	and.w	r3, r3, #32
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d10b      	bne.n	800aa62 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800aa4a:	69fb      	ldr	r3, [r7, #28]
 800aa4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	f000 80a0 	beq.w	800ab96 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800aa56:	69bb      	ldr	r3, [r7, #24]
 800aa58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	f000 809a 	beq.w	800ab96 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa66:	f003 0310 	and.w	r3, r3, #16
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d105      	bne.n	800aa7a <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa72:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	4618      	mov	r0, r3
 800aa80:	f7ff fab6 	bl	8009ff0 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800aa84:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f7ff fa34 	bl	8009ef8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800aa90:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	4a11      	ldr	r2, [pc, #68]	@ (800aadc <HAL_ADC_IRQHandler+0x244>)
 800aa98:	4293      	cmp	r3, r2
 800aa9a:	d002      	beq.n	800aaa2 <HAL_ADC_IRQHandler+0x20a>
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	e000      	b.n	800aaa4 <HAL_ADC_IRQHandler+0x20c>
 800aaa2:	4b0d      	ldr	r3, [pc, #52]	@ (800aad8 <HAL_ADC_IRQHandler+0x240>)
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	6812      	ldr	r2, [r2, #0]
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d008      	beq.n	800aabe <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d005      	beq.n	800aabe <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800aab2:	697b      	ldr	r3, [r7, #20]
 800aab4:	2b06      	cmp	r3, #6
 800aab6:	d002      	beq.n	800aabe <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800aab8:	697b      	ldr	r3, [r7, #20]
 800aaba:	2b07      	cmp	r3, #7
 800aabc:	d104      	bne.n	800aac8 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	68db      	ldr	r3, [r3, #12]
 800aac4:	623b      	str	r3, [r7, #32]
 800aac6:	e014      	b.n	800aaf2 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4a03      	ldr	r2, [pc, #12]	@ (800aadc <HAL_ADC_IRQHandler+0x244>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	d00a      	beq.n	800aae8 <HAL_ADC_IRQHandler+0x250>
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	e008      	b.n	800aaea <HAL_ADC_IRQHandler+0x252>
 800aad8:	40022000 	.word	0x40022000
 800aadc:	40022100 	.word	0x40022100
 800aae0:	40022300 	.word	0x40022300
 800aae4:	58026300 	.word	0x58026300
 800aae8:	4b84      	ldr	r3, [pc, #528]	@ (800acfc <HAL_ADC_IRQHandler+0x464>)
 800aaea:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	68db      	ldr	r3, [r3, #12]
 800aaf0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d047      	beq.n	800ab88 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800aaf8:	6a3b      	ldr	r3, [r7, #32]
 800aafa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d007      	beq.n	800ab12 <HAL_ADC_IRQHandler+0x27a>
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d03f      	beq.n	800ab88 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800ab08:	6a3b      	ldr	r3, [r7, #32]
 800ab0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d13a      	bne.n	800ab88 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab1c:	2b40      	cmp	r3, #64	@ 0x40
 800ab1e:	d133      	bne.n	800ab88 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800ab20:	6a3b      	ldr	r3, [r7, #32]
 800ab22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d12e      	bne.n	800ab88 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7ff fbbb 	bl	800a2aa <LL_ADC_INJ_IsConversionOngoing>
 800ab34:	4603      	mov	r3, r0
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d11a      	bne.n	800ab70 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	685a      	ldr	r2, [r3, #4]
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800ab48:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab4e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d112      	bne.n	800ab88 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab66:	f043 0201 	orr.w	r2, r3, #1
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	661a      	str	r2, [r3, #96]	@ 0x60
 800ab6e:	e00b      	b.n	800ab88 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab74:	f043 0210 	orr.w	r2, r3, #16
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab80:	f043 0201 	orr.w	r2, r3, #1
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f001 f8b3 	bl	800bcf4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	2260      	movs	r2, #96	@ 0x60
 800ab94:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800ab96:	69fb      	ldr	r3, [r7, #28]
 800ab98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d011      	beq.n	800abc4 <HAL_ADC_IRQHandler+0x32c>
 800aba0:	69bb      	ldr	r3, [r7, #24]
 800aba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d00c      	beq.n	800abc4 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abae:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f000 f8b2 	bl	800ad20 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	2280      	movs	r2, #128	@ 0x80
 800abc2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800abc4:	69fb      	ldr	r3, [r7, #28]
 800abc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d012      	beq.n	800abf4 <HAL_ADC_IRQHandler+0x35c>
 800abce:	69bb      	ldr	r3, [r7, #24]
 800abd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d00d      	beq.n	800abf4 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abdc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800abe4:	6878      	ldr	r0, [r7, #4]
 800abe6:	f001 f899 	bl	800bd1c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800abf2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800abf4:	69fb      	ldr	r3, [r7, #28]
 800abf6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d012      	beq.n	800ac24 <HAL_ADC_IRQHandler+0x38c>
 800abfe:	69bb      	ldr	r3, [r7, #24]
 800ac00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d00d      	beq.n	800ac24 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac0c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f001 f88b 	bl	800bd30 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ac22:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800ac24:	69fb      	ldr	r3, [r7, #28]
 800ac26:	f003 0310 	and.w	r3, r3, #16
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d043      	beq.n	800acb6 <HAL_ADC_IRQHandler+0x41e>
 800ac2e:	69bb      	ldr	r3, [r7, #24]
 800ac30:	f003 0310 	and.w	r3, r3, #16
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d03e      	beq.n	800acb6 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d102      	bne.n	800ac46 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 800ac40:	2301      	movs	r3, #1
 800ac42:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac44:	e021      	b.n	800ac8a <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800ac46:	697b      	ldr	r3, [r7, #20]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d015      	beq.n	800ac78 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	4a2a      	ldr	r2, [pc, #168]	@ (800acfc <HAL_ADC_IRQHandler+0x464>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d004      	beq.n	800ac60 <HAL_ADC_IRQHandler+0x3c8>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4a29      	ldr	r2, [pc, #164]	@ (800ad00 <HAL_ADC_IRQHandler+0x468>)
 800ac5c:	4293      	cmp	r3, r2
 800ac5e:	d101      	bne.n	800ac64 <HAL_ADC_IRQHandler+0x3cc>
 800ac60:	4b28      	ldr	r3, [pc, #160]	@ (800ad04 <HAL_ADC_IRQHandler+0x46c>)
 800ac62:	e000      	b.n	800ac66 <HAL_ADC_IRQHandler+0x3ce>
 800ac64:	4b28      	ldr	r3, [pc, #160]	@ (800ad08 <HAL_ADC_IRQHandler+0x470>)
 800ac66:	4618      	mov	r0, r3
 800ac68:	f7ff fa4e 	bl	800a108 <LL_ADC_GetMultiDMATransfer>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d00b      	beq.n	800ac8a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800ac72:	2301      	movs	r3, #1
 800ac74:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac76:	e008      	b.n	800ac8a <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	68db      	ldr	r3, [r3, #12]
 800ac7e:	f003 0303 	and.w	r3, r3, #3
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d001      	beq.n	800ac8a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800ac86:	2301      	movs	r3, #1
 800ac88:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800ac8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d10e      	bne.n	800acae <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac94:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aca0:	f043 0202 	orr.w	r2, r3, #2
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f000 f843 	bl	800ad34 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	2210      	movs	r2, #16
 800acb4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800acb6:	69fb      	ldr	r3, [r7, #28]
 800acb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d018      	beq.n	800acf2 <HAL_ADC_IRQHandler+0x45a>
 800acc0:	69bb      	ldr	r3, [r7, #24]
 800acc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d013      	beq.n	800acf2 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800acce:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acda:	f043 0208 	orr.w	r2, r3, #8
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800acea:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f001 f80b 	bl	800bd08 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800acf2:	bf00      	nop
 800acf4:	3728      	adds	r7, #40	@ 0x28
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	40022000 	.word	0x40022000
 800ad00:	40022100 	.word	0x40022100
 800ad04:	40022300 	.word	0x40022300
 800ad08:	58026300 	.word	0x58026300

0800ad0c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b083      	sub	sp, #12
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800ad14:	bf00      	nop
 800ad16:	370c      	adds	r7, #12
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1e:	4770      	bx	lr

0800ad20 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800ad20:	b480      	push	{r7}
 800ad22:	b083      	sub	sp, #12
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800ad28:	bf00      	nop
 800ad2a:	370c      	adds	r7, #12
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad32:	4770      	bx	lr

0800ad34 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800ad34:	b480      	push	{r7}
 800ad36:	b083      	sub	sp, #12
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800ad3c:	bf00      	nop
 800ad3e:	370c      	adds	r7, #12
 800ad40:	46bd      	mov	sp, r7
 800ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad46:	4770      	bx	lr

0800ad48 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800ad48:	b590      	push	{r4, r7, lr}
 800ad4a:	b0a5      	sub	sp, #148	@ 0x94
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
 800ad50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ad52:	2300      	movs	r3, #0
 800ad54:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800ad58:	2300      	movs	r3, #0
 800ad5a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ad62:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	68db      	ldr	r3, [r3, #12]
 800ad68:	4aa4      	ldr	r2, [pc, #656]	@ (800affc <HAL_ADC_ConfigChannel+0x2b4>)
 800ad6a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ad72:	2b01      	cmp	r3, #1
 800ad74:	d102      	bne.n	800ad7c <HAL_ADC_ConfigChannel+0x34>
 800ad76:	2302      	movs	r3, #2
 800ad78:	f000 bca2 	b.w	800b6c0 <HAL_ADC_ConfigChannel+0x978>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2201      	movs	r2, #1
 800ad80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	4618      	mov	r0, r3
 800ad8a:	f7ff fa7b 	bl	800a284 <LL_ADC_REG_IsConversionOngoing>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	f040 8486 	bne.w	800b6a2 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	db31      	blt.n	800ae02 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4a97      	ldr	r2, [pc, #604]	@ (800b000 <HAL_ADC_ConfigChannel+0x2b8>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d02c      	beq.n	800ae02 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d108      	bne.n	800adc6 <HAL_ADC_ConfigChannel+0x7e>
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	0e9b      	lsrs	r3, r3, #26
 800adba:	f003 031f 	and.w	r3, r3, #31
 800adbe:	2201      	movs	r2, #1
 800adc0:	fa02 f303 	lsl.w	r3, r2, r3
 800adc4:	e016      	b.n	800adf4 <HAL_ADC_ConfigChannel+0xac>
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800adcc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800adce:	fa93 f3a3 	rbit	r3, r3
 800add2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800add4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800add6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800add8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800adda:	2b00      	cmp	r3, #0
 800addc:	d101      	bne.n	800ade2 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 800adde:	2320      	movs	r3, #32
 800ade0:	e003      	b.n	800adea <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 800ade2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ade4:	fab3 f383 	clz	r3, r3
 800ade8:	b2db      	uxtb	r3, r3
 800adea:	f003 031f 	and.w	r3, r3, #31
 800adee:	2201      	movs	r2, #1
 800adf0:	fa02 f303 	lsl.w	r3, r2, r3
 800adf4:	687a      	ldr	r2, [r7, #4]
 800adf6:	6812      	ldr	r2, [r2, #0]
 800adf8:	69d1      	ldr	r1, [r2, #28]
 800adfa:	687a      	ldr	r2, [r7, #4]
 800adfc:	6812      	ldr	r2, [r2, #0]
 800adfe:	430b      	orrs	r3, r1
 800ae00:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	6818      	ldr	r0, [r3, #0]
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	6859      	ldr	r1, [r3, #4]
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	461a      	mov	r2, r3
 800ae10:	f7ff f885 	bl	8009f1e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	4618      	mov	r0, r3
 800ae1a:	f7ff fa33 	bl	800a284 <LL_ADC_REG_IsConversionOngoing>
 800ae1e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	4618      	mov	r0, r3
 800ae28:	f7ff fa3f 	bl	800a2aa <LL_ADC_INJ_IsConversionOngoing>
 800ae2c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800ae30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	f040 824a 	bne.w	800b2ce <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800ae3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	f040 8245 	bne.w	800b2ce <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	6818      	ldr	r0, [r3, #0]
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	6819      	ldr	r1, [r3, #0]
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	689b      	ldr	r3, [r3, #8]
 800ae50:	461a      	mov	r2, r3
 800ae52:	f7ff f8e0 	bl	800a016 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	4a69      	ldr	r2, [pc, #420]	@ (800b000 <HAL_ADC_ConfigChannel+0x2b8>)
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d10d      	bne.n	800ae7c <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800ae60:	683b      	ldr	r3, [r7, #0]
 800ae62:	695a      	ldr	r2, [r3, #20]
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	68db      	ldr	r3, [r3, #12]
 800ae6a:	08db      	lsrs	r3, r3, #3
 800ae6c:	f003 0303 	and.w	r3, r3, #3
 800ae70:	005b      	lsls	r3, r3, #1
 800ae72:	fa02 f303 	lsl.w	r3, r2, r3
 800ae76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae7a:	e032      	b.n	800aee2 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800ae7c:	4b61      	ldr	r3, [pc, #388]	@ (800b004 <HAL_ADC_ConfigChannel+0x2bc>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800ae84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae88:	d10b      	bne.n	800aea2 <HAL_ADC_ConfigChannel+0x15a>
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	695a      	ldr	r2, [r3, #20]
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	68db      	ldr	r3, [r3, #12]
 800ae94:	089b      	lsrs	r3, r3, #2
 800ae96:	f003 0307 	and.w	r3, r3, #7
 800ae9a:	005b      	lsls	r3, r3, #1
 800ae9c:	fa02 f303 	lsl.w	r3, r2, r3
 800aea0:	e01d      	b.n	800aede <HAL_ADC_ConfigChannel+0x196>
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	68db      	ldr	r3, [r3, #12]
 800aea8:	f003 0310 	and.w	r3, r3, #16
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d10b      	bne.n	800aec8 <HAL_ADC_ConfigChannel+0x180>
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	695a      	ldr	r2, [r3, #20]
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	68db      	ldr	r3, [r3, #12]
 800aeba:	089b      	lsrs	r3, r3, #2
 800aebc:	f003 0307 	and.w	r3, r3, #7
 800aec0:	005b      	lsls	r3, r3, #1
 800aec2:	fa02 f303 	lsl.w	r3, r2, r3
 800aec6:	e00a      	b.n	800aede <HAL_ADC_ConfigChannel+0x196>
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	695a      	ldr	r2, [r3, #20]
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	68db      	ldr	r3, [r3, #12]
 800aed2:	089b      	lsrs	r3, r3, #2
 800aed4:	f003 0304 	and.w	r3, r3, #4
 800aed8:	005b      	lsls	r3, r3, #1
 800aeda:	fa02 f303 	lsl.w	r3, r2, r3
 800aede:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	691b      	ldr	r3, [r3, #16]
 800aee6:	2b04      	cmp	r3, #4
 800aee8:	d048      	beq.n	800af7c <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6818      	ldr	r0, [r3, #0]
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	6919      	ldr	r1, [r3, #16]
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	681a      	ldr	r2, [r3, #0]
 800aef6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aefa:	f7fe ff0b 	bl	8009d14 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	4a3f      	ldr	r2, [pc, #252]	@ (800b000 <HAL_ADC_ConfigChannel+0x2b8>)
 800af04:	4293      	cmp	r3, r2
 800af06:	d119      	bne.n	800af3c <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6818      	ldr	r0, [r3, #0]
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	6919      	ldr	r1, [r3, #16]
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	69db      	ldr	r3, [r3, #28]
 800af14:	461a      	mov	r2, r3
 800af16:	f7fe ffa3 	bl	8009e60 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6818      	ldr	r0, [r3, #0]
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	6919      	ldr	r1, [r3, #16]
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	f893 3020 	ldrb.w	r3, [r3, #32]
 800af28:	2b01      	cmp	r3, #1
 800af2a:	d102      	bne.n	800af32 <HAL_ADC_ConfigChannel+0x1ea>
 800af2c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800af30:	e000      	b.n	800af34 <HAL_ADC_ConfigChannel+0x1ec>
 800af32:	2300      	movs	r3, #0
 800af34:	461a      	mov	r2, r3
 800af36:	f7fe ff71 	bl	8009e1c <LL_ADC_SetOffsetSaturation>
 800af3a:	e1c8      	b.n	800b2ce <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6818      	ldr	r0, [r3, #0]
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	6919      	ldr	r1, [r3, #16]
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800af4a:	2b01      	cmp	r3, #1
 800af4c:	d102      	bne.n	800af54 <HAL_ADC_ConfigChannel+0x20c>
 800af4e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800af52:	e000      	b.n	800af56 <HAL_ADC_ConfigChannel+0x20e>
 800af54:	2300      	movs	r3, #0
 800af56:	461a      	mov	r2, r3
 800af58:	f7fe ff3e 	bl	8009dd8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6818      	ldr	r0, [r3, #0]
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	6919      	ldr	r1, [r3, #16]
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	7e1b      	ldrb	r3, [r3, #24]
 800af68:	2b01      	cmp	r3, #1
 800af6a:	d102      	bne.n	800af72 <HAL_ADC_ConfigChannel+0x22a>
 800af6c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800af70:	e000      	b.n	800af74 <HAL_ADC_ConfigChannel+0x22c>
 800af72:	2300      	movs	r3, #0
 800af74:	461a      	mov	r2, r3
 800af76:	f7fe ff15 	bl	8009da4 <LL_ADC_SetDataRightShift>
 800af7a:	e1a8      	b.n	800b2ce <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	4a1f      	ldr	r2, [pc, #124]	@ (800b000 <HAL_ADC_ConfigChannel+0x2b8>)
 800af82:	4293      	cmp	r3, r2
 800af84:	f040 815b 	bne.w	800b23e <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	2100      	movs	r1, #0
 800af8e:	4618      	mov	r0, r3
 800af90:	f7fe fef2 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800af94:	4603      	mov	r3, r0
 800af96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d10a      	bne.n	800afb4 <HAL_ADC_ConfigChannel+0x26c>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	2100      	movs	r1, #0
 800afa4:	4618      	mov	r0, r3
 800afa6:	f7fe fee7 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800afaa:	4603      	mov	r3, r0
 800afac:	0e9b      	lsrs	r3, r3, #26
 800afae:	f003 021f 	and.w	r2, r3, #31
 800afb2:	e017      	b.n	800afe4 <HAL_ADC_ConfigChannel+0x29c>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	2100      	movs	r1, #0
 800afba:	4618      	mov	r0, r3
 800afbc:	f7fe fedc 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800afc0:	4603      	mov	r3, r0
 800afc2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800afc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800afc6:	fa93 f3a3 	rbit	r3, r3
 800afca:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800afcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800afce:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800afd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d101      	bne.n	800afda <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800afd6:	2320      	movs	r3, #32
 800afd8:	e003      	b.n	800afe2 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 800afda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afdc:	fab3 f383 	clz	r3, r3
 800afe0:	b2db      	uxtb	r3, r3
 800afe2:	461a      	mov	r2, r3
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afec:	2b00      	cmp	r3, #0
 800afee:	d10b      	bne.n	800b008 <HAL_ADC_ConfigChannel+0x2c0>
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	0e9b      	lsrs	r3, r3, #26
 800aff6:	f003 031f 	and.w	r3, r3, #31
 800affa:	e017      	b.n	800b02c <HAL_ADC_ConfigChannel+0x2e4>
 800affc:	47ff0000 	.word	0x47ff0000
 800b000:	58026000 	.word	0x58026000
 800b004:	5c001000 	.word	0x5c001000
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b00e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b010:	fa93 f3a3 	rbit	r3, r3
 800b014:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800b016:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b018:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800b01a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d101      	bne.n	800b024 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 800b020:	2320      	movs	r3, #32
 800b022:	e003      	b.n	800b02c <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 800b024:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b026:	fab3 f383 	clz	r3, r3
 800b02a:	b2db      	uxtb	r3, r3
 800b02c:	429a      	cmp	r2, r3
 800b02e:	d106      	bne.n	800b03e <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	2200      	movs	r2, #0
 800b036:	2100      	movs	r1, #0
 800b038:	4618      	mov	r0, r3
 800b03a:	f7fe ff33 	bl	8009ea4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	2101      	movs	r1, #1
 800b044:	4618      	mov	r0, r3
 800b046:	f7fe fe97 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800b04a:	4603      	mov	r3, r0
 800b04c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b050:	2b00      	cmp	r3, #0
 800b052:	d10a      	bne.n	800b06a <HAL_ADC_ConfigChannel+0x322>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	2101      	movs	r1, #1
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7fe fe8c 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800b060:	4603      	mov	r3, r0
 800b062:	0e9b      	lsrs	r3, r3, #26
 800b064:	f003 021f 	and.w	r2, r3, #31
 800b068:	e017      	b.n	800b09a <HAL_ADC_ConfigChannel+0x352>
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	2101      	movs	r1, #1
 800b070:	4618      	mov	r0, r3
 800b072:	f7fe fe81 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800b076:	4603      	mov	r3, r0
 800b078:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b07a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b07c:	fa93 f3a3 	rbit	r3, r3
 800b080:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800b082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b084:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800b086:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d101      	bne.n	800b090 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 800b08c:	2320      	movs	r3, #32
 800b08e:	e003      	b.n	800b098 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 800b090:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b092:	fab3 f383 	clz	r3, r3
 800b096:	b2db      	uxtb	r3, r3
 800b098:	461a      	mov	r2, r3
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d105      	bne.n	800b0b2 <HAL_ADC_ConfigChannel+0x36a>
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	0e9b      	lsrs	r3, r3, #26
 800b0ac:	f003 031f 	and.w	r3, r3, #31
 800b0b0:	e011      	b.n	800b0d6 <HAL_ADC_ConfigChannel+0x38e>
 800b0b2:	683b      	ldr	r3, [r7, #0]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b0b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0ba:	fa93 f3a3 	rbit	r3, r3
 800b0be:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800b0c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800b0c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d101      	bne.n	800b0ce <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800b0ca:	2320      	movs	r3, #32
 800b0cc:	e003      	b.n	800b0d6 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 800b0ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0d0:	fab3 f383 	clz	r3, r3
 800b0d4:	b2db      	uxtb	r3, r3
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d106      	bne.n	800b0e8 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	2200      	movs	r2, #0
 800b0e0:	2101      	movs	r1, #1
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f7fe fede 	bl	8009ea4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	2102      	movs	r1, #2
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f7fe fe42 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d10a      	bne.n	800b114 <HAL_ADC_ConfigChannel+0x3cc>
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	2102      	movs	r1, #2
 800b104:	4618      	mov	r0, r3
 800b106:	f7fe fe37 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800b10a:	4603      	mov	r3, r0
 800b10c:	0e9b      	lsrs	r3, r3, #26
 800b10e:	f003 021f 	and.w	r2, r3, #31
 800b112:	e017      	b.n	800b144 <HAL_ADC_ConfigChannel+0x3fc>
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	2102      	movs	r1, #2
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7fe fe2c 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800b120:	4603      	mov	r3, r0
 800b122:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b126:	fa93 f3a3 	rbit	r3, r3
 800b12a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800b12c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b12e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800b130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b132:	2b00      	cmp	r3, #0
 800b134:	d101      	bne.n	800b13a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800b136:	2320      	movs	r3, #32
 800b138:	e003      	b.n	800b142 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 800b13a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b13c:	fab3 f383 	clz	r3, r3
 800b140:	b2db      	uxtb	r3, r3
 800b142:	461a      	mov	r2, r3
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d105      	bne.n	800b15c <HAL_ADC_ConfigChannel+0x414>
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	0e9b      	lsrs	r3, r3, #26
 800b156:	f003 031f 	and.w	r3, r3, #31
 800b15a:	e011      	b.n	800b180 <HAL_ADC_ConfigChannel+0x438>
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b164:	fa93 f3a3 	rbit	r3, r3
 800b168:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800b16a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b16c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800b16e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b170:	2b00      	cmp	r3, #0
 800b172:	d101      	bne.n	800b178 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800b174:	2320      	movs	r3, #32
 800b176:	e003      	b.n	800b180 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 800b178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b17a:	fab3 f383 	clz	r3, r3
 800b17e:	b2db      	uxtb	r3, r3
 800b180:	429a      	cmp	r2, r3
 800b182:	d106      	bne.n	800b192 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	2200      	movs	r2, #0
 800b18a:	2102      	movs	r1, #2
 800b18c:	4618      	mov	r0, r3
 800b18e:	f7fe fe89 	bl	8009ea4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	2103      	movs	r1, #3
 800b198:	4618      	mov	r0, r3
 800b19a:	f7fe fded 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800b19e:	4603      	mov	r3, r0
 800b1a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d10a      	bne.n	800b1be <HAL_ADC_ConfigChannel+0x476>
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	2103      	movs	r1, #3
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f7fe fde2 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	0e9b      	lsrs	r3, r3, #26
 800b1b8:	f003 021f 	and.w	r2, r3, #31
 800b1bc:	e017      	b.n	800b1ee <HAL_ADC_ConfigChannel+0x4a6>
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	2103      	movs	r1, #3
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	f7fe fdd7 	bl	8009d78 <LL_ADC_GetOffsetChannel>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b1ce:	6a3b      	ldr	r3, [r7, #32]
 800b1d0:	fa93 f3a3 	rbit	r3, r3
 800b1d4:	61fb      	str	r3, [r7, #28]
  return result;
 800b1d6:	69fb      	ldr	r3, [r7, #28]
 800b1d8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d101      	bne.n	800b1e4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800b1e0:	2320      	movs	r3, #32
 800b1e2:	e003      	b.n	800b1ec <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800b1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e6:	fab3 f383 	clz	r3, r3
 800b1ea:	b2db      	uxtb	r3, r3
 800b1ec:	461a      	mov	r2, r3
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d105      	bne.n	800b206 <HAL_ADC_ConfigChannel+0x4be>
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	0e9b      	lsrs	r3, r3, #26
 800b200:	f003 031f 	and.w	r3, r3, #31
 800b204:	e011      	b.n	800b22a <HAL_ADC_ConfigChannel+0x4e2>
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	fa93 f3a3 	rbit	r3, r3
 800b212:	613b      	str	r3, [r7, #16]
  return result;
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b218:	69bb      	ldr	r3, [r7, #24]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d101      	bne.n	800b222 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 800b21e:	2320      	movs	r3, #32
 800b220:	e003      	b.n	800b22a <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 800b222:	69bb      	ldr	r3, [r7, #24]
 800b224:	fab3 f383 	clz	r3, r3
 800b228:	b2db      	uxtb	r3, r3
 800b22a:	429a      	cmp	r2, r3
 800b22c:	d14f      	bne.n	800b2ce <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	2200      	movs	r2, #0
 800b234:	2103      	movs	r1, #3
 800b236:	4618      	mov	r0, r3
 800b238:	f7fe fe34 	bl	8009ea4 <LL_ADC_SetOffsetState>
 800b23c:	e047      	b.n	800b2ce <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b244:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	069b      	lsls	r3, r3, #26
 800b24e:	429a      	cmp	r2, r3
 800b250:	d107      	bne.n	800b262 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b260:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b268:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	069b      	lsls	r3, r3, #26
 800b272:	429a      	cmp	r2, r3
 800b274:	d107      	bne.n	800b286 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b284:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b28c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	069b      	lsls	r3, r3, #26
 800b296:	429a      	cmp	r2, r3
 800b298:	d107      	bne.n	800b2aa <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b2a8:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	069b      	lsls	r3, r3, #26
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d107      	bne.n	800b2ce <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b2cc:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f7fe ff9c 	bl	800a210 <LL_ADC_IsEnabled>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	f040 81ea 	bne.w	800b6b4 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6818      	ldr	r0, [r3, #0]
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	6819      	ldr	r1, [r3, #0]
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	68db      	ldr	r3, [r3, #12]
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	f7fe febd 	bl	800a06c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	68db      	ldr	r3, [r3, #12]
 800b2f6:	4a7a      	ldr	r2, [pc, #488]	@ (800b4e0 <HAL_ADC_ConfigChannel+0x798>)
 800b2f8:	4293      	cmp	r3, r2
 800b2fa:	f040 80e0 	bne.w	800b4be <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681a      	ldr	r2, [r3, #0]
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	4977      	ldr	r1, [pc, #476]	@ (800b4e4 <HAL_ADC_ConfigChannel+0x79c>)
 800b308:	428b      	cmp	r3, r1
 800b30a:	d147      	bne.n	800b39c <HAL_ADC_ConfigChannel+0x654>
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4975      	ldr	r1, [pc, #468]	@ (800b4e8 <HAL_ADC_ConfigChannel+0x7a0>)
 800b312:	428b      	cmp	r3, r1
 800b314:	d040      	beq.n	800b398 <HAL_ADC_ConfigChannel+0x650>
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	4974      	ldr	r1, [pc, #464]	@ (800b4ec <HAL_ADC_ConfigChannel+0x7a4>)
 800b31c:	428b      	cmp	r3, r1
 800b31e:	d039      	beq.n	800b394 <HAL_ADC_ConfigChannel+0x64c>
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4972      	ldr	r1, [pc, #456]	@ (800b4f0 <HAL_ADC_ConfigChannel+0x7a8>)
 800b326:	428b      	cmp	r3, r1
 800b328:	d032      	beq.n	800b390 <HAL_ADC_ConfigChannel+0x648>
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	4971      	ldr	r1, [pc, #452]	@ (800b4f4 <HAL_ADC_ConfigChannel+0x7ac>)
 800b330:	428b      	cmp	r3, r1
 800b332:	d02b      	beq.n	800b38c <HAL_ADC_ConfigChannel+0x644>
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	496f      	ldr	r1, [pc, #444]	@ (800b4f8 <HAL_ADC_ConfigChannel+0x7b0>)
 800b33a:	428b      	cmp	r3, r1
 800b33c:	d024      	beq.n	800b388 <HAL_ADC_ConfigChannel+0x640>
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	496e      	ldr	r1, [pc, #440]	@ (800b4fc <HAL_ADC_ConfigChannel+0x7b4>)
 800b344:	428b      	cmp	r3, r1
 800b346:	d01d      	beq.n	800b384 <HAL_ADC_ConfigChannel+0x63c>
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	496c      	ldr	r1, [pc, #432]	@ (800b500 <HAL_ADC_ConfigChannel+0x7b8>)
 800b34e:	428b      	cmp	r3, r1
 800b350:	d016      	beq.n	800b380 <HAL_ADC_ConfigChannel+0x638>
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	496b      	ldr	r1, [pc, #428]	@ (800b504 <HAL_ADC_ConfigChannel+0x7bc>)
 800b358:	428b      	cmp	r3, r1
 800b35a:	d00f      	beq.n	800b37c <HAL_ADC_ConfigChannel+0x634>
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	4969      	ldr	r1, [pc, #420]	@ (800b508 <HAL_ADC_ConfigChannel+0x7c0>)
 800b362:	428b      	cmp	r3, r1
 800b364:	d008      	beq.n	800b378 <HAL_ADC_ConfigChannel+0x630>
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	4968      	ldr	r1, [pc, #416]	@ (800b50c <HAL_ADC_ConfigChannel+0x7c4>)
 800b36c:	428b      	cmp	r3, r1
 800b36e:	d101      	bne.n	800b374 <HAL_ADC_ConfigChannel+0x62c>
 800b370:	4b67      	ldr	r3, [pc, #412]	@ (800b510 <HAL_ADC_ConfigChannel+0x7c8>)
 800b372:	e0a0      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b374:	2300      	movs	r3, #0
 800b376:	e09e      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b378:	4b66      	ldr	r3, [pc, #408]	@ (800b514 <HAL_ADC_ConfigChannel+0x7cc>)
 800b37a:	e09c      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b37c:	4b66      	ldr	r3, [pc, #408]	@ (800b518 <HAL_ADC_ConfigChannel+0x7d0>)
 800b37e:	e09a      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b380:	4b60      	ldr	r3, [pc, #384]	@ (800b504 <HAL_ADC_ConfigChannel+0x7bc>)
 800b382:	e098      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b384:	4b5e      	ldr	r3, [pc, #376]	@ (800b500 <HAL_ADC_ConfigChannel+0x7b8>)
 800b386:	e096      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b388:	4b64      	ldr	r3, [pc, #400]	@ (800b51c <HAL_ADC_ConfigChannel+0x7d4>)
 800b38a:	e094      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b38c:	4b64      	ldr	r3, [pc, #400]	@ (800b520 <HAL_ADC_ConfigChannel+0x7d8>)
 800b38e:	e092      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b390:	4b64      	ldr	r3, [pc, #400]	@ (800b524 <HAL_ADC_ConfigChannel+0x7dc>)
 800b392:	e090      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b394:	4b64      	ldr	r3, [pc, #400]	@ (800b528 <HAL_ADC_ConfigChannel+0x7e0>)
 800b396:	e08e      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b398:	2301      	movs	r3, #1
 800b39a:	e08c      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	4962      	ldr	r1, [pc, #392]	@ (800b52c <HAL_ADC_ConfigChannel+0x7e4>)
 800b3a2:	428b      	cmp	r3, r1
 800b3a4:	d140      	bne.n	800b428 <HAL_ADC_ConfigChannel+0x6e0>
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	494f      	ldr	r1, [pc, #316]	@ (800b4e8 <HAL_ADC_ConfigChannel+0x7a0>)
 800b3ac:	428b      	cmp	r3, r1
 800b3ae:	d039      	beq.n	800b424 <HAL_ADC_ConfigChannel+0x6dc>
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	494d      	ldr	r1, [pc, #308]	@ (800b4ec <HAL_ADC_ConfigChannel+0x7a4>)
 800b3b6:	428b      	cmp	r3, r1
 800b3b8:	d032      	beq.n	800b420 <HAL_ADC_ConfigChannel+0x6d8>
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	494c      	ldr	r1, [pc, #304]	@ (800b4f0 <HAL_ADC_ConfigChannel+0x7a8>)
 800b3c0:	428b      	cmp	r3, r1
 800b3c2:	d02b      	beq.n	800b41c <HAL_ADC_ConfigChannel+0x6d4>
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	494a      	ldr	r1, [pc, #296]	@ (800b4f4 <HAL_ADC_ConfigChannel+0x7ac>)
 800b3ca:	428b      	cmp	r3, r1
 800b3cc:	d024      	beq.n	800b418 <HAL_ADC_ConfigChannel+0x6d0>
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	4949      	ldr	r1, [pc, #292]	@ (800b4f8 <HAL_ADC_ConfigChannel+0x7b0>)
 800b3d4:	428b      	cmp	r3, r1
 800b3d6:	d01d      	beq.n	800b414 <HAL_ADC_ConfigChannel+0x6cc>
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	4947      	ldr	r1, [pc, #284]	@ (800b4fc <HAL_ADC_ConfigChannel+0x7b4>)
 800b3de:	428b      	cmp	r3, r1
 800b3e0:	d016      	beq.n	800b410 <HAL_ADC_ConfigChannel+0x6c8>
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	4946      	ldr	r1, [pc, #280]	@ (800b500 <HAL_ADC_ConfigChannel+0x7b8>)
 800b3e8:	428b      	cmp	r3, r1
 800b3ea:	d00f      	beq.n	800b40c <HAL_ADC_ConfigChannel+0x6c4>
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4944      	ldr	r1, [pc, #272]	@ (800b504 <HAL_ADC_ConfigChannel+0x7bc>)
 800b3f2:	428b      	cmp	r3, r1
 800b3f4:	d008      	beq.n	800b408 <HAL_ADC_ConfigChannel+0x6c0>
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	4944      	ldr	r1, [pc, #272]	@ (800b50c <HAL_ADC_ConfigChannel+0x7c4>)
 800b3fc:	428b      	cmp	r3, r1
 800b3fe:	d101      	bne.n	800b404 <HAL_ADC_ConfigChannel+0x6bc>
 800b400:	4b43      	ldr	r3, [pc, #268]	@ (800b510 <HAL_ADC_ConfigChannel+0x7c8>)
 800b402:	e058      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b404:	2300      	movs	r3, #0
 800b406:	e056      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b408:	4b43      	ldr	r3, [pc, #268]	@ (800b518 <HAL_ADC_ConfigChannel+0x7d0>)
 800b40a:	e054      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b40c:	4b3d      	ldr	r3, [pc, #244]	@ (800b504 <HAL_ADC_ConfigChannel+0x7bc>)
 800b40e:	e052      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b410:	4b3b      	ldr	r3, [pc, #236]	@ (800b500 <HAL_ADC_ConfigChannel+0x7b8>)
 800b412:	e050      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b414:	4b41      	ldr	r3, [pc, #260]	@ (800b51c <HAL_ADC_ConfigChannel+0x7d4>)
 800b416:	e04e      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b418:	4b41      	ldr	r3, [pc, #260]	@ (800b520 <HAL_ADC_ConfigChannel+0x7d8>)
 800b41a:	e04c      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b41c:	4b41      	ldr	r3, [pc, #260]	@ (800b524 <HAL_ADC_ConfigChannel+0x7dc>)
 800b41e:	e04a      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b420:	4b41      	ldr	r3, [pc, #260]	@ (800b528 <HAL_ADC_ConfigChannel+0x7e0>)
 800b422:	e048      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b424:	2301      	movs	r3, #1
 800b426:	e046      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	4940      	ldr	r1, [pc, #256]	@ (800b530 <HAL_ADC_ConfigChannel+0x7e8>)
 800b42e:	428b      	cmp	r3, r1
 800b430:	d140      	bne.n	800b4b4 <HAL_ADC_ConfigChannel+0x76c>
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	492c      	ldr	r1, [pc, #176]	@ (800b4e8 <HAL_ADC_ConfigChannel+0x7a0>)
 800b438:	428b      	cmp	r3, r1
 800b43a:	d039      	beq.n	800b4b0 <HAL_ADC_ConfigChannel+0x768>
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	492a      	ldr	r1, [pc, #168]	@ (800b4ec <HAL_ADC_ConfigChannel+0x7a4>)
 800b442:	428b      	cmp	r3, r1
 800b444:	d032      	beq.n	800b4ac <HAL_ADC_ConfigChannel+0x764>
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	4929      	ldr	r1, [pc, #164]	@ (800b4f0 <HAL_ADC_ConfigChannel+0x7a8>)
 800b44c:	428b      	cmp	r3, r1
 800b44e:	d02b      	beq.n	800b4a8 <HAL_ADC_ConfigChannel+0x760>
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4927      	ldr	r1, [pc, #156]	@ (800b4f4 <HAL_ADC_ConfigChannel+0x7ac>)
 800b456:	428b      	cmp	r3, r1
 800b458:	d024      	beq.n	800b4a4 <HAL_ADC_ConfigChannel+0x75c>
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	4926      	ldr	r1, [pc, #152]	@ (800b4f8 <HAL_ADC_ConfigChannel+0x7b0>)
 800b460:	428b      	cmp	r3, r1
 800b462:	d01d      	beq.n	800b4a0 <HAL_ADC_ConfigChannel+0x758>
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	4924      	ldr	r1, [pc, #144]	@ (800b4fc <HAL_ADC_ConfigChannel+0x7b4>)
 800b46a:	428b      	cmp	r3, r1
 800b46c:	d016      	beq.n	800b49c <HAL_ADC_ConfigChannel+0x754>
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	4923      	ldr	r1, [pc, #140]	@ (800b500 <HAL_ADC_ConfigChannel+0x7b8>)
 800b474:	428b      	cmp	r3, r1
 800b476:	d00f      	beq.n	800b498 <HAL_ADC_ConfigChannel+0x750>
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	4926      	ldr	r1, [pc, #152]	@ (800b518 <HAL_ADC_ConfigChannel+0x7d0>)
 800b47e:	428b      	cmp	r3, r1
 800b480:	d008      	beq.n	800b494 <HAL_ADC_ConfigChannel+0x74c>
 800b482:	683b      	ldr	r3, [r7, #0]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	492b      	ldr	r1, [pc, #172]	@ (800b534 <HAL_ADC_ConfigChannel+0x7ec>)
 800b488:	428b      	cmp	r3, r1
 800b48a:	d101      	bne.n	800b490 <HAL_ADC_ConfigChannel+0x748>
 800b48c:	4b2a      	ldr	r3, [pc, #168]	@ (800b538 <HAL_ADC_ConfigChannel+0x7f0>)
 800b48e:	e012      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b490:	2300      	movs	r3, #0
 800b492:	e010      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b494:	4b27      	ldr	r3, [pc, #156]	@ (800b534 <HAL_ADC_ConfigChannel+0x7ec>)
 800b496:	e00e      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b498:	4b1a      	ldr	r3, [pc, #104]	@ (800b504 <HAL_ADC_ConfigChannel+0x7bc>)
 800b49a:	e00c      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b49c:	4b18      	ldr	r3, [pc, #96]	@ (800b500 <HAL_ADC_ConfigChannel+0x7b8>)
 800b49e:	e00a      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b4a0:	4b1e      	ldr	r3, [pc, #120]	@ (800b51c <HAL_ADC_ConfigChannel+0x7d4>)
 800b4a2:	e008      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b4a4:	4b1e      	ldr	r3, [pc, #120]	@ (800b520 <HAL_ADC_ConfigChannel+0x7d8>)
 800b4a6:	e006      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b4a8:	4b1e      	ldr	r3, [pc, #120]	@ (800b524 <HAL_ADC_ConfigChannel+0x7dc>)
 800b4aa:	e004      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b4ac:	4b1e      	ldr	r3, [pc, #120]	@ (800b528 <HAL_ADC_ConfigChannel+0x7e0>)
 800b4ae:	e002      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	e000      	b.n	800b4b6 <HAL_ADC_ConfigChannel+0x76e>
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	4619      	mov	r1, r3
 800b4b8:	4610      	mov	r0, r2
 800b4ba:	f7fe fbf1 	bl	8009ca0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	f280 80f6 	bge.w	800b6b4 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	4a05      	ldr	r2, [pc, #20]	@ (800b4e4 <HAL_ADC_ConfigChannel+0x79c>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d004      	beq.n	800b4dc <HAL_ADC_ConfigChannel+0x794>
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	4a15      	ldr	r2, [pc, #84]	@ (800b52c <HAL_ADC_ConfigChannel+0x7e4>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d131      	bne.n	800b540 <HAL_ADC_ConfigChannel+0x7f8>
 800b4dc:	4b17      	ldr	r3, [pc, #92]	@ (800b53c <HAL_ADC_ConfigChannel+0x7f4>)
 800b4de:	e030      	b.n	800b542 <HAL_ADC_ConfigChannel+0x7fa>
 800b4e0:	47ff0000 	.word	0x47ff0000
 800b4e4:	40022000 	.word	0x40022000
 800b4e8:	04300002 	.word	0x04300002
 800b4ec:	08600004 	.word	0x08600004
 800b4f0:	0c900008 	.word	0x0c900008
 800b4f4:	10c00010 	.word	0x10c00010
 800b4f8:	14f00020 	.word	0x14f00020
 800b4fc:	2a000400 	.word	0x2a000400
 800b500:	2e300800 	.word	0x2e300800
 800b504:	32601000 	.word	0x32601000
 800b508:	43210000 	.word	0x43210000
 800b50c:	4b840000 	.word	0x4b840000
 800b510:	4fb80000 	.word	0x4fb80000
 800b514:	47520000 	.word	0x47520000
 800b518:	36902000 	.word	0x36902000
 800b51c:	25b00200 	.word	0x25b00200
 800b520:	21800100 	.word	0x21800100
 800b524:	1d500080 	.word	0x1d500080
 800b528:	19200040 	.word	0x19200040
 800b52c:	40022100 	.word	0x40022100
 800b530:	58026000 	.word	0x58026000
 800b534:	3ac04000 	.word	0x3ac04000
 800b538:	3ef08000 	.word	0x3ef08000
 800b53c:	40022300 	.word	0x40022300
 800b540:	4b61      	ldr	r3, [pc, #388]	@ (800b6c8 <HAL_ADC_ConfigChannel+0x980>)
 800b542:	4618      	mov	r0, r3
 800b544:	f7fe fb9e 	bl	8009c84 <LL_ADC_GetCommonPathInternalCh>
 800b548:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	4a5f      	ldr	r2, [pc, #380]	@ (800b6cc <HAL_ADC_ConfigChannel+0x984>)
 800b550:	4293      	cmp	r3, r2
 800b552:	d004      	beq.n	800b55e <HAL_ADC_ConfigChannel+0x816>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	4a5d      	ldr	r2, [pc, #372]	@ (800b6d0 <HAL_ADC_ConfigChannel+0x988>)
 800b55a:	4293      	cmp	r3, r2
 800b55c:	d10e      	bne.n	800b57c <HAL_ADC_ConfigChannel+0x834>
 800b55e:	485b      	ldr	r0, [pc, #364]	@ (800b6cc <HAL_ADC_ConfigChannel+0x984>)
 800b560:	f7fe fe56 	bl	800a210 <LL_ADC_IsEnabled>
 800b564:	4604      	mov	r4, r0
 800b566:	485a      	ldr	r0, [pc, #360]	@ (800b6d0 <HAL_ADC_ConfigChannel+0x988>)
 800b568:	f7fe fe52 	bl	800a210 <LL_ADC_IsEnabled>
 800b56c:	4603      	mov	r3, r0
 800b56e:	4323      	orrs	r3, r4
 800b570:	2b00      	cmp	r3, #0
 800b572:	bf0c      	ite	eq
 800b574:	2301      	moveq	r3, #1
 800b576:	2300      	movne	r3, #0
 800b578:	b2db      	uxtb	r3, r3
 800b57a:	e008      	b.n	800b58e <HAL_ADC_ConfigChannel+0x846>
 800b57c:	4855      	ldr	r0, [pc, #340]	@ (800b6d4 <HAL_ADC_ConfigChannel+0x98c>)
 800b57e:	f7fe fe47 	bl	800a210 <LL_ADC_IsEnabled>
 800b582:	4603      	mov	r3, r0
 800b584:	2b00      	cmp	r3, #0
 800b586:	bf0c      	ite	eq
 800b588:	2301      	moveq	r3, #1
 800b58a:	2300      	movne	r3, #0
 800b58c:	b2db      	uxtb	r3, r3
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d07d      	beq.n	800b68e <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	4a50      	ldr	r2, [pc, #320]	@ (800b6d8 <HAL_ADC_ConfigChannel+0x990>)
 800b598:	4293      	cmp	r3, r2
 800b59a:	d130      	bne.n	800b5fe <HAL_ADC_ConfigChannel+0x8b6>
 800b59c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b59e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d12b      	bne.n	800b5fe <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	4a4a      	ldr	r2, [pc, #296]	@ (800b6d4 <HAL_ADC_ConfigChannel+0x98c>)
 800b5ac:	4293      	cmp	r3, r2
 800b5ae:	f040 8081 	bne.w	800b6b4 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	4a45      	ldr	r2, [pc, #276]	@ (800b6cc <HAL_ADC_ConfigChannel+0x984>)
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	d004      	beq.n	800b5c6 <HAL_ADC_ConfigChannel+0x87e>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	4a43      	ldr	r2, [pc, #268]	@ (800b6d0 <HAL_ADC_ConfigChannel+0x988>)
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d101      	bne.n	800b5ca <HAL_ADC_ConfigChannel+0x882>
 800b5c6:	4a45      	ldr	r2, [pc, #276]	@ (800b6dc <HAL_ADC_ConfigChannel+0x994>)
 800b5c8:	e000      	b.n	800b5cc <HAL_ADC_ConfigChannel+0x884>
 800b5ca:	4a3f      	ldr	r2, [pc, #252]	@ (800b6c8 <HAL_ADC_ConfigChannel+0x980>)
 800b5cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b5ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b5d2:	4619      	mov	r1, r3
 800b5d4:	4610      	mov	r0, r2
 800b5d6:	f7fe fb42 	bl	8009c5e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b5da:	4b41      	ldr	r3, [pc, #260]	@ (800b6e0 <HAL_ADC_ConfigChannel+0x998>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	099b      	lsrs	r3, r3, #6
 800b5e0:	4a40      	ldr	r2, [pc, #256]	@ (800b6e4 <HAL_ADC_ConfigChannel+0x99c>)
 800b5e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b5e6:	099b      	lsrs	r3, r3, #6
 800b5e8:	3301      	adds	r3, #1
 800b5ea:	005b      	lsls	r3, r3, #1
 800b5ec:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800b5ee:	e002      	b.n	800b5f6 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	3b01      	subs	r3, #1
 800b5f4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d1f9      	bne.n	800b5f0 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b5fc:	e05a      	b.n	800b6b4 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	4a39      	ldr	r2, [pc, #228]	@ (800b6e8 <HAL_ADC_ConfigChannel+0x9a0>)
 800b604:	4293      	cmp	r3, r2
 800b606:	d11e      	bne.n	800b646 <HAL_ADC_ConfigChannel+0x8fe>
 800b608:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b60a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d119      	bne.n	800b646 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	4a2f      	ldr	r2, [pc, #188]	@ (800b6d4 <HAL_ADC_ConfigChannel+0x98c>)
 800b618:	4293      	cmp	r3, r2
 800b61a:	d14b      	bne.n	800b6b4 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	4a2a      	ldr	r2, [pc, #168]	@ (800b6cc <HAL_ADC_ConfigChannel+0x984>)
 800b622:	4293      	cmp	r3, r2
 800b624:	d004      	beq.n	800b630 <HAL_ADC_ConfigChannel+0x8e8>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	4a29      	ldr	r2, [pc, #164]	@ (800b6d0 <HAL_ADC_ConfigChannel+0x988>)
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d101      	bne.n	800b634 <HAL_ADC_ConfigChannel+0x8ec>
 800b630:	4a2a      	ldr	r2, [pc, #168]	@ (800b6dc <HAL_ADC_ConfigChannel+0x994>)
 800b632:	e000      	b.n	800b636 <HAL_ADC_ConfigChannel+0x8ee>
 800b634:	4a24      	ldr	r2, [pc, #144]	@ (800b6c8 <HAL_ADC_ConfigChannel+0x980>)
 800b636:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b638:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b63c:	4619      	mov	r1, r3
 800b63e:	4610      	mov	r0, r2
 800b640:	f7fe fb0d 	bl	8009c5e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b644:	e036      	b.n	800b6b4 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	4a28      	ldr	r2, [pc, #160]	@ (800b6ec <HAL_ADC_ConfigChannel+0x9a4>)
 800b64c:	4293      	cmp	r3, r2
 800b64e:	d131      	bne.n	800b6b4 <HAL_ADC_ConfigChannel+0x96c>
 800b650:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b656:	2b00      	cmp	r3, #0
 800b658:	d12c      	bne.n	800b6b4 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4a1d      	ldr	r2, [pc, #116]	@ (800b6d4 <HAL_ADC_ConfigChannel+0x98c>)
 800b660:	4293      	cmp	r3, r2
 800b662:	d127      	bne.n	800b6b4 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	4a18      	ldr	r2, [pc, #96]	@ (800b6cc <HAL_ADC_ConfigChannel+0x984>)
 800b66a:	4293      	cmp	r3, r2
 800b66c:	d004      	beq.n	800b678 <HAL_ADC_ConfigChannel+0x930>
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	4a17      	ldr	r2, [pc, #92]	@ (800b6d0 <HAL_ADC_ConfigChannel+0x988>)
 800b674:	4293      	cmp	r3, r2
 800b676:	d101      	bne.n	800b67c <HAL_ADC_ConfigChannel+0x934>
 800b678:	4a18      	ldr	r2, [pc, #96]	@ (800b6dc <HAL_ADC_ConfigChannel+0x994>)
 800b67a:	e000      	b.n	800b67e <HAL_ADC_ConfigChannel+0x936>
 800b67c:	4a12      	ldr	r2, [pc, #72]	@ (800b6c8 <HAL_ADC_ConfigChannel+0x980>)
 800b67e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b680:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b684:	4619      	mov	r1, r3
 800b686:	4610      	mov	r0, r2
 800b688:	f7fe fae9 	bl	8009c5e <LL_ADC_SetCommonPathInternalCh>
 800b68c:	e012      	b.n	800b6b4 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b692:	f043 0220 	orr.w	r2, r3, #32
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800b69a:	2301      	movs	r3, #1
 800b69c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800b6a0:	e008      	b.n	800b6b4 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6a6:	f043 0220 	orr.w	r2, r3, #32
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800b6bc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	3794      	adds	r7, #148	@ 0x94
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	bd90      	pop	{r4, r7, pc}
 800b6c8:	58026300 	.word	0x58026300
 800b6cc:	40022000 	.word	0x40022000
 800b6d0:	40022100 	.word	0x40022100
 800b6d4:	58026000 	.word	0x58026000
 800b6d8:	c7520000 	.word	0xc7520000
 800b6dc:	40022300 	.word	0x40022300
 800b6e0:	24000000 	.word	0x24000000
 800b6e4:	053e2d63 	.word	0x053e2d63
 800b6e8:	c3210000 	.word	0xc3210000
 800b6ec:	cb840000 	.word	0xcb840000

0800b6f0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b084      	sub	sp, #16
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	f7fe fd87 	bl	800a210 <LL_ADC_IsEnabled>
 800b702:	4603      	mov	r3, r0
 800b704:	2b00      	cmp	r3, #0
 800b706:	d16e      	bne.n	800b7e6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	689a      	ldr	r2, [r3, #8]
 800b70e:	4b38      	ldr	r3, [pc, #224]	@ (800b7f0 <ADC_Enable+0x100>)
 800b710:	4013      	ands	r3, r2
 800b712:	2b00      	cmp	r3, #0
 800b714:	d00d      	beq.n	800b732 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b71a:	f043 0210 	orr.w	r2, r3, #16
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b726:	f043 0201 	orr.w	r2, r3, #1
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 800b72e:	2301      	movs	r3, #1
 800b730:	e05a      	b.n	800b7e8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	4618      	mov	r0, r3
 800b738:	f7fe fd42 	bl	800a1c0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800b73c:	f7fe fa70 	bl	8009c20 <HAL_GetTick>
 800b740:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	4a2b      	ldr	r2, [pc, #172]	@ (800b7f4 <ADC_Enable+0x104>)
 800b748:	4293      	cmp	r3, r2
 800b74a:	d004      	beq.n	800b756 <ADC_Enable+0x66>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	4a29      	ldr	r2, [pc, #164]	@ (800b7f8 <ADC_Enable+0x108>)
 800b752:	4293      	cmp	r3, r2
 800b754:	d101      	bne.n	800b75a <ADC_Enable+0x6a>
 800b756:	4b29      	ldr	r3, [pc, #164]	@ (800b7fc <ADC_Enable+0x10c>)
 800b758:	e000      	b.n	800b75c <ADC_Enable+0x6c>
 800b75a:	4b29      	ldr	r3, [pc, #164]	@ (800b800 <ADC_Enable+0x110>)
 800b75c:	4618      	mov	r0, r3
 800b75e:	f7fe fcc5 	bl	800a0ec <LL_ADC_GetMultimode>
 800b762:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	4a23      	ldr	r2, [pc, #140]	@ (800b7f8 <ADC_Enable+0x108>)
 800b76a:	4293      	cmp	r3, r2
 800b76c:	d002      	beq.n	800b774 <ADC_Enable+0x84>
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	e000      	b.n	800b776 <ADC_Enable+0x86>
 800b774:	4b1f      	ldr	r3, [pc, #124]	@ (800b7f4 <ADC_Enable+0x104>)
 800b776:	687a      	ldr	r2, [r7, #4]
 800b778:	6812      	ldr	r2, [r2, #0]
 800b77a:	4293      	cmp	r3, r2
 800b77c:	d02c      	beq.n	800b7d8 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b77e:	68bb      	ldr	r3, [r7, #8]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d130      	bne.n	800b7e6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b784:	e028      	b.n	800b7d8 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	4618      	mov	r0, r3
 800b78c:	f7fe fd40 	bl	800a210 <LL_ADC_IsEnabled>
 800b790:	4603      	mov	r3, r0
 800b792:	2b00      	cmp	r3, #0
 800b794:	d104      	bne.n	800b7a0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	4618      	mov	r0, r3
 800b79c:	f7fe fd10 	bl	800a1c0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800b7a0:	f7fe fa3e 	bl	8009c20 <HAL_GetTick>
 800b7a4:	4602      	mov	r2, r0
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	1ad3      	subs	r3, r2, r3
 800b7aa:	2b02      	cmp	r3, #2
 800b7ac:	d914      	bls.n	800b7d8 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f003 0301 	and.w	r3, r3, #1
 800b7b8:	2b01      	cmp	r3, #1
 800b7ba:	d00d      	beq.n	800b7d8 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b7c0:	f043 0210 	orr.w	r2, r3, #16
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b7cc:	f043 0201 	orr.w	r2, r3, #1
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	e007      	b.n	800b7e8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f003 0301 	and.w	r3, r3, #1
 800b7e2:	2b01      	cmp	r3, #1
 800b7e4:	d1cf      	bne.n	800b786 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b7e6:	2300      	movs	r3, #0
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3710      	adds	r7, #16
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}
 800b7f0:	8000003f 	.word	0x8000003f
 800b7f4:	40022000 	.word	0x40022000
 800b7f8:	40022100 	.word	0x40022100
 800b7fc:	40022300 	.word	0x40022300
 800b800:	58026300 	.word	0x58026300

0800b804 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b084      	sub	sp, #16
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4618      	mov	r0, r3
 800b812:	f7fe fd10 	bl	800a236 <LL_ADC_IsDisableOngoing>
 800b816:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	4618      	mov	r0, r3
 800b81e:	f7fe fcf7 	bl	800a210 <LL_ADC_IsEnabled>
 800b822:	4603      	mov	r3, r0
 800b824:	2b00      	cmp	r3, #0
 800b826:	d047      	beq.n	800b8b8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d144      	bne.n	800b8b8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	689b      	ldr	r3, [r3, #8]
 800b834:	f003 030d 	and.w	r3, r3, #13
 800b838:	2b01      	cmp	r3, #1
 800b83a:	d10c      	bne.n	800b856 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	4618      	mov	r0, r3
 800b842:	f7fe fcd1 	bl	800a1e8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	2203      	movs	r2, #3
 800b84c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800b84e:	f7fe f9e7 	bl	8009c20 <HAL_GetTick>
 800b852:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b854:	e029      	b.n	800b8aa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b85a:	f043 0210 	orr.w	r2, r3, #16
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b866:	f043 0201 	orr.w	r2, r3, #1
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 800b86e:	2301      	movs	r3, #1
 800b870:	e023      	b.n	800b8ba <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800b872:	f7fe f9d5 	bl	8009c20 <HAL_GetTick>
 800b876:	4602      	mov	r2, r0
 800b878:	68bb      	ldr	r3, [r7, #8]
 800b87a:	1ad3      	subs	r3, r2, r3
 800b87c:	2b02      	cmp	r3, #2
 800b87e:	d914      	bls.n	800b8aa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	689b      	ldr	r3, [r3, #8]
 800b886:	f003 0301 	and.w	r3, r3, #1
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d00d      	beq.n	800b8aa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b892:	f043 0210 	orr.w	r2, r3, #16
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b89e:	f043 0201 	orr.w	r2, r3, #1
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 800b8a6:	2301      	movs	r3, #1
 800b8a8:	e007      	b.n	800b8ba <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	689b      	ldr	r3, [r3, #8]
 800b8b0:	f003 0301 	and.w	r3, r3, #1
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d1dc      	bne.n	800b872 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b8b8:	2300      	movs	r3, #0
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3710      	adds	r7, #16
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}

0800b8c2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800b8c2:	b580      	push	{r7, lr}
 800b8c4:	b084      	sub	sp, #16
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8ce:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b8d4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d14b      	bne.n	800b974 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b8e0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	f003 0308 	and.w	r3, r3, #8
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d021      	beq.n	800b93a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f7fe fafc 	bl	8009ef8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800b900:	4603      	mov	r3, r0
 800b902:	2b00      	cmp	r3, #0
 800b904:	d032      	beq.n	800b96c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	68db      	ldr	r3, [r3, #12]
 800b90c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b910:	2b00      	cmp	r3, #0
 800b912:	d12b      	bne.n	800b96c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b918:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b924:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d11f      	bne.n	800b96c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b930:	f043 0201 	orr.w	r2, r3, #1
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	661a      	str	r2, [r3, #96]	@ 0x60
 800b938:	e018      	b.n	800b96c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	68db      	ldr	r3, [r3, #12]
 800b940:	f003 0303 	and.w	r3, r3, #3
 800b944:	2b00      	cmp	r3, #0
 800b946:	d111      	bne.n	800b96c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b94c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b958:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d105      	bne.n	800b96c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b964:	f043 0201 	orr.w	r2, r3, #1
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800b96c:	68f8      	ldr	r0, [r7, #12]
 800b96e:	f7f8 fadd 	bl	8003f2c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800b972:	e00e      	b.n	800b992 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b978:	f003 0310 	and.w	r3, r3, #16
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d003      	beq.n	800b988 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800b980:	68f8      	ldr	r0, [r7, #12]
 800b982:	f7ff f9d7 	bl	800ad34 <HAL_ADC_ErrorCallback>
}
 800b986:	e004      	b.n	800b992 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b98c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	4798      	blx	r3
}
 800b992:	bf00      	nop
 800b994:	3710      	adds	r7, #16
 800b996:	46bd      	mov	sp, r7
 800b998:	bd80      	pop	{r7, pc}

0800b99a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800b99a:	b580      	push	{r7, lr}
 800b99c:	b084      	sub	sp, #16
 800b99e:	af00      	add	r7, sp, #0
 800b9a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9a6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800b9a8:	68f8      	ldr	r0, [r7, #12]
 800b9aa:	f7ff f9af 	bl	800ad0c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800b9ae:	bf00      	nop
 800b9b0:	3710      	adds	r7, #16
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}

0800b9b6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800b9b6:	b580      	push	{r7, lr}
 800b9b8:	b084      	sub	sp, #16
 800b9ba:	af00      	add	r7, sp, #0
 800b9bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9c2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9c8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9d4:	f043 0204 	orr.w	r2, r3, #4
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800b9dc:	68f8      	ldr	r0, [r7, #12]
 800b9de:	f7ff f9a9 	bl	800ad34 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800b9e2:	bf00      	nop
 800b9e4:	3710      	adds	r7, #16
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bd80      	pop	{r7, pc}
	...

0800b9ec <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b084      	sub	sp, #16
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	4a6c      	ldr	r2, [pc, #432]	@ (800bbac <ADC_ConfigureBoostMode+0x1c0>)
 800b9fa:	4293      	cmp	r3, r2
 800b9fc:	d004      	beq.n	800ba08 <ADC_ConfigureBoostMode+0x1c>
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	4a6b      	ldr	r2, [pc, #428]	@ (800bbb0 <ADC_ConfigureBoostMode+0x1c4>)
 800ba04:	4293      	cmp	r3, r2
 800ba06:	d109      	bne.n	800ba1c <ADC_ConfigureBoostMode+0x30>
 800ba08:	4b6a      	ldr	r3, [pc, #424]	@ (800bbb4 <ADC_ConfigureBoostMode+0x1c8>)
 800ba0a:	689b      	ldr	r3, [r3, #8]
 800ba0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	bf14      	ite	ne
 800ba14:	2301      	movne	r3, #1
 800ba16:	2300      	moveq	r3, #0
 800ba18:	b2db      	uxtb	r3, r3
 800ba1a:	e008      	b.n	800ba2e <ADC_ConfigureBoostMode+0x42>
 800ba1c:	4b66      	ldr	r3, [pc, #408]	@ (800bbb8 <ADC_ConfigureBoostMode+0x1cc>)
 800ba1e:	689b      	ldr	r3, [r3, #8]
 800ba20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	bf14      	ite	ne
 800ba28:	2301      	movne	r3, #1
 800ba2a:	2300      	moveq	r3, #0
 800ba2c:	b2db      	uxtb	r3, r3
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d01c      	beq.n	800ba6c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800ba32:	f003 ff15 	bl	800f860 <HAL_RCC_GetHCLKFreq>
 800ba36:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	685b      	ldr	r3, [r3, #4]
 800ba3c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ba40:	d010      	beq.n	800ba64 <ADC_ConfigureBoostMode+0x78>
 800ba42:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ba46:	d873      	bhi.n	800bb30 <ADC_ConfigureBoostMode+0x144>
 800ba48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba4c:	d002      	beq.n	800ba54 <ADC_ConfigureBoostMode+0x68>
 800ba4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ba52:	d16d      	bne.n	800bb30 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	685b      	ldr	r3, [r3, #4]
 800ba58:	0c1b      	lsrs	r3, r3, #16
 800ba5a:	68fa      	ldr	r2, [r7, #12]
 800ba5c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba60:	60fb      	str	r3, [r7, #12]
        break;
 800ba62:	e068      	b.n	800bb36 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	089b      	lsrs	r3, r3, #2
 800ba68:	60fb      	str	r3, [r7, #12]
        break;
 800ba6a:	e064      	b.n	800bb36 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800ba6c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800ba70:	f04f 0100 	mov.w	r1, #0
 800ba74:	f005 f932 	bl	8010cdc <HAL_RCCEx_GetPeriphCLKFreq>
 800ba78:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	685b      	ldr	r3, [r3, #4]
 800ba7e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800ba82:	d051      	beq.n	800bb28 <ADC_ConfigureBoostMode+0x13c>
 800ba84:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800ba88:	d854      	bhi.n	800bb34 <ADC_ConfigureBoostMode+0x148>
 800ba8a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800ba8e:	d047      	beq.n	800bb20 <ADC_ConfigureBoostMode+0x134>
 800ba90:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800ba94:	d84e      	bhi.n	800bb34 <ADC_ConfigureBoostMode+0x148>
 800ba96:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800ba9a:	d03d      	beq.n	800bb18 <ADC_ConfigureBoostMode+0x12c>
 800ba9c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800baa0:	d848      	bhi.n	800bb34 <ADC_ConfigureBoostMode+0x148>
 800baa2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800baa6:	d033      	beq.n	800bb10 <ADC_ConfigureBoostMode+0x124>
 800baa8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800baac:	d842      	bhi.n	800bb34 <ADC_ConfigureBoostMode+0x148>
 800baae:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800bab2:	d029      	beq.n	800bb08 <ADC_ConfigureBoostMode+0x11c>
 800bab4:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800bab8:	d83c      	bhi.n	800bb34 <ADC_ConfigureBoostMode+0x148>
 800baba:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800babe:	d01a      	beq.n	800baf6 <ADC_ConfigureBoostMode+0x10a>
 800bac0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800bac4:	d836      	bhi.n	800bb34 <ADC_ConfigureBoostMode+0x148>
 800bac6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800baca:	d014      	beq.n	800baf6 <ADC_ConfigureBoostMode+0x10a>
 800bacc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800bad0:	d830      	bhi.n	800bb34 <ADC_ConfigureBoostMode+0x148>
 800bad2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bad6:	d00e      	beq.n	800baf6 <ADC_ConfigureBoostMode+0x10a>
 800bad8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800badc:	d82a      	bhi.n	800bb34 <ADC_ConfigureBoostMode+0x148>
 800bade:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800bae2:	d008      	beq.n	800baf6 <ADC_ConfigureBoostMode+0x10a>
 800bae4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800bae8:	d824      	bhi.n	800bb34 <ADC_ConfigureBoostMode+0x148>
 800baea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800baee:	d002      	beq.n	800baf6 <ADC_ConfigureBoostMode+0x10a>
 800baf0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800baf4:	d11e      	bne.n	800bb34 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	685b      	ldr	r3, [r3, #4]
 800bafa:	0c9b      	lsrs	r3, r3, #18
 800bafc:	005b      	lsls	r3, r3, #1
 800bafe:	68fa      	ldr	r2, [r7, #12]
 800bb00:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb04:	60fb      	str	r3, [r7, #12]
        break;
 800bb06:	e016      	b.n	800bb36 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	091b      	lsrs	r3, r3, #4
 800bb0c:	60fb      	str	r3, [r7, #12]
        break;
 800bb0e:	e012      	b.n	800bb36 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	095b      	lsrs	r3, r3, #5
 800bb14:	60fb      	str	r3, [r7, #12]
        break;
 800bb16:	e00e      	b.n	800bb36 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	099b      	lsrs	r3, r3, #6
 800bb1c:	60fb      	str	r3, [r7, #12]
        break;
 800bb1e:	e00a      	b.n	800bb36 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	09db      	lsrs	r3, r3, #7
 800bb24:	60fb      	str	r3, [r7, #12]
        break;
 800bb26:	e006      	b.n	800bb36 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	0a1b      	lsrs	r3, r3, #8
 800bb2c:	60fb      	str	r3, [r7, #12]
        break;
 800bb2e:	e002      	b.n	800bb36 <ADC_ConfigureBoostMode+0x14a>
        break;
 800bb30:	bf00      	nop
 800bb32:	e000      	b.n	800bb36 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800bb34:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	085b      	lsrs	r3, r3, #1
 800bb3a:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	4a1f      	ldr	r2, [pc, #124]	@ (800bbbc <ADC_ConfigureBoostMode+0x1d0>)
 800bb40:	4293      	cmp	r3, r2
 800bb42:	d808      	bhi.n	800bb56 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	689a      	ldr	r2, [r3, #8]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800bb52:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800bb54:	e025      	b.n	800bba2 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	4a19      	ldr	r2, [pc, #100]	@ (800bbc0 <ADC_ConfigureBoostMode+0x1d4>)
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d80a      	bhi.n	800bb74 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	689b      	ldr	r3, [r3, #8]
 800bb64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bb70:	609a      	str	r2, [r3, #8]
}
 800bb72:	e016      	b.n	800bba2 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	4a13      	ldr	r2, [pc, #76]	@ (800bbc4 <ADC_ConfigureBoostMode+0x1d8>)
 800bb78:	4293      	cmp	r3, r2
 800bb7a:	d80a      	bhi.n	800bb92 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	689b      	ldr	r3, [r3, #8]
 800bb82:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bb8e:	609a      	str	r2, [r3, #8]
}
 800bb90:	e007      	b.n	800bba2 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	689a      	ldr	r2, [r3, #8]
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800bba0:	609a      	str	r2, [r3, #8]
}
 800bba2:	bf00      	nop
 800bba4:	3710      	adds	r7, #16
 800bba6:	46bd      	mov	sp, r7
 800bba8:	bd80      	pop	{r7, pc}
 800bbaa:	bf00      	nop
 800bbac:	40022000 	.word	0x40022000
 800bbb0:	40022100 	.word	0x40022100
 800bbb4:	40022300 	.word	0x40022300
 800bbb8:	58026300 	.word	0x58026300
 800bbbc:	005f5e10 	.word	0x005f5e10
 800bbc0:	00bebc20 	.word	0x00bebc20
 800bbc4:	017d7840 	.word	0x017d7840

0800bbc8 <LL_ADC_StartCalibration>:
{
 800bbc8:	b480      	push	{r7}
 800bbca:	b085      	sub	sp, #20
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	60f8      	str	r0, [r7, #12]
 800bbd0:	60b9      	str	r1, [r7, #8]
 800bbd2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	689a      	ldr	r2, [r3, #8]
 800bbd8:	4b09      	ldr	r3, [pc, #36]	@ (800bc00 <LL_ADC_StartCalibration+0x38>)
 800bbda:	4013      	ands	r3, r2
 800bbdc:	68ba      	ldr	r2, [r7, #8]
 800bbde:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 800bbe2:	687a      	ldr	r2, [r7, #4]
 800bbe4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800bbe8:	430a      	orrs	r2, r1
 800bbea:	4313      	orrs	r3, r2
 800bbec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	609a      	str	r2, [r3, #8]
}
 800bbf4:	bf00      	nop
 800bbf6:	3714      	adds	r7, #20
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfe:	4770      	bx	lr
 800bc00:	3ffeffc0 	.word	0x3ffeffc0

0800bc04 <LL_ADC_IsCalibrationOnGoing>:
{
 800bc04:	b480      	push	{r7}
 800bc06:	b083      	sub	sp, #12
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	689b      	ldr	r3, [r3, #8]
 800bc10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bc14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bc18:	d101      	bne.n	800bc1e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	e000      	b.n	800bc20 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800bc1e:	2300      	movs	r3, #0
}
 800bc20:	4618      	mov	r0, r3
 800bc22:	370c      	adds	r7, #12
 800bc24:	46bd      	mov	sp, r7
 800bc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2a:	4770      	bx	lr

0800bc2c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b086      	sub	sp, #24
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	60f8      	str	r0, [r7, #12]
 800bc34:	60b9      	str	r1, [r7, #8]
 800bc36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800bc38:	2300      	movs	r3, #0
 800bc3a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800bc42:	2b01      	cmp	r3, #1
 800bc44:	d101      	bne.n	800bc4a <HAL_ADCEx_Calibration_Start+0x1e>
 800bc46:	2302      	movs	r3, #2
 800bc48:	e04c      	b.n	800bce4 <HAL_ADCEx_Calibration_Start+0xb8>
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	2201      	movs	r2, #1
 800bc4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800bc52:	68f8      	ldr	r0, [r7, #12]
 800bc54:	f7ff fdd6 	bl	800b804 <ADC_Disable>
 800bc58:	4603      	mov	r3, r0
 800bc5a:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800bc5c:	7dfb      	ldrb	r3, [r7, #23]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d135      	bne.n	800bcce <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800bc66:	4b21      	ldr	r3, [pc, #132]	@ (800bcec <HAL_ADCEx_Calibration_Start+0xc0>)
 800bc68:	4013      	ands	r3, r2
 800bc6a:	f043 0202 	orr.w	r2, r3, #2
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	687a      	ldr	r2, [r7, #4]
 800bc78:	68b9      	ldr	r1, [r7, #8]
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7ff ffa4 	bl	800bbc8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800bc80:	e014      	b.n	800bcac <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800bc82:	693b      	ldr	r3, [r7, #16]
 800bc84:	3301      	adds	r3, #1
 800bc86:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800bc88:	693b      	ldr	r3, [r7, #16]
 800bc8a:	4a19      	ldr	r2, [pc, #100]	@ (800bcf0 <HAL_ADCEx_Calibration_Start+0xc4>)
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	d30d      	bcc.n	800bcac <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc94:	f023 0312 	bic.w	r3, r3, #18
 800bc98:	f043 0210 	orr.w	r2, r3, #16
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	2200      	movs	r2, #0
 800bca4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 800bca8:	2301      	movs	r3, #1
 800bcaa:	e01b      	b.n	800bce4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	f7ff ffa7 	bl	800bc04 <LL_ADC_IsCalibrationOnGoing>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d1e2      	bne.n	800bc82 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bcc0:	f023 0303 	bic.w	r3, r3, #3
 800bcc4:	f043 0201 	orr.w	r2, r3, #1
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	661a      	str	r2, [r3, #96]	@ 0x60
 800bccc:	e005      	b.n	800bcda <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bcd2:	f043 0210 	orr.w	r2, r3, #16
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800bce2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3718      	adds	r7, #24
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}
 800bcec:	ffffeefd 	.word	0xffffeefd
 800bcf0:	25c3f800 	.word	0x25c3f800

0800bcf4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b083      	sub	sp, #12
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800bcfc:	bf00      	nop
 800bcfe:	370c      	adds	r7, #12
 800bd00:	46bd      	mov	sp, r7
 800bd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd06:	4770      	bx	lr

0800bd08 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800bd08:	b480      	push	{r7}
 800bd0a:	b083      	sub	sp, #12
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800bd10:	bf00      	nop
 800bd12:	370c      	adds	r7, #12
 800bd14:	46bd      	mov	sp, r7
 800bd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1a:	4770      	bx	lr

0800bd1c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800bd1c:	b480      	push	{r7}
 800bd1e:	b083      	sub	sp, #12
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800bd24:	bf00      	nop
 800bd26:	370c      	adds	r7, #12
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2e:	4770      	bx	lr

0800bd30 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800bd30:	b480      	push	{r7}
 800bd32:	b083      	sub	sp, #12
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800bd38:	bf00      	nop
 800bd3a:	370c      	adds	r7, #12
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd42:	4770      	bx	lr

0800bd44 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800bd44:	b480      	push	{r7}
 800bd46:	b083      	sub	sp, #12
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800bd4c:	bf00      	nop
 800bd4e:	370c      	adds	r7, #12
 800bd50:	46bd      	mov	sp, r7
 800bd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd56:	4770      	bx	lr

0800bd58 <__NVIC_SetPriorityGrouping>:
{
 800bd58:	b480      	push	{r7}
 800bd5a:	b085      	sub	sp, #20
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f003 0307 	and.w	r3, r3, #7
 800bd66:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800bd68:	4b0b      	ldr	r3, [pc, #44]	@ (800bd98 <__NVIC_SetPriorityGrouping+0x40>)
 800bd6a:	68db      	ldr	r3, [r3, #12]
 800bd6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800bd6e:	68ba      	ldr	r2, [r7, #8]
 800bd70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800bd74:	4013      	ands	r3, r2
 800bd76:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800bd80:	4b06      	ldr	r3, [pc, #24]	@ (800bd9c <__NVIC_SetPriorityGrouping+0x44>)
 800bd82:	4313      	orrs	r3, r2
 800bd84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800bd86:	4a04      	ldr	r2, [pc, #16]	@ (800bd98 <__NVIC_SetPriorityGrouping+0x40>)
 800bd88:	68bb      	ldr	r3, [r7, #8]
 800bd8a:	60d3      	str	r3, [r2, #12]
}
 800bd8c:	bf00      	nop
 800bd8e:	3714      	adds	r7, #20
 800bd90:	46bd      	mov	sp, r7
 800bd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd96:	4770      	bx	lr
 800bd98:	e000ed00 	.word	0xe000ed00
 800bd9c:	05fa0000 	.word	0x05fa0000

0800bda0 <__NVIC_GetPriorityGrouping>:
{
 800bda0:	b480      	push	{r7}
 800bda2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800bda4:	4b04      	ldr	r3, [pc, #16]	@ (800bdb8 <__NVIC_GetPriorityGrouping+0x18>)
 800bda6:	68db      	ldr	r3, [r3, #12]
 800bda8:	0a1b      	lsrs	r3, r3, #8
 800bdaa:	f003 0307 	and.w	r3, r3, #7
}
 800bdae:	4618      	mov	r0, r3
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb6:	4770      	bx	lr
 800bdb8:	e000ed00 	.word	0xe000ed00

0800bdbc <__NVIC_EnableIRQ>:
{
 800bdbc:	b480      	push	{r7}
 800bdbe:	b083      	sub	sp, #12
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800bdc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	db0b      	blt.n	800bde6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bdce:	88fb      	ldrh	r3, [r7, #6]
 800bdd0:	f003 021f 	and.w	r2, r3, #31
 800bdd4:	4907      	ldr	r1, [pc, #28]	@ (800bdf4 <__NVIC_EnableIRQ+0x38>)
 800bdd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bdda:	095b      	lsrs	r3, r3, #5
 800bddc:	2001      	movs	r0, #1
 800bdde:	fa00 f202 	lsl.w	r2, r0, r2
 800bde2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800bde6:	bf00      	nop
 800bde8:	370c      	adds	r7, #12
 800bdea:	46bd      	mov	sp, r7
 800bdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf0:	4770      	bx	lr
 800bdf2:	bf00      	nop
 800bdf4:	e000e100 	.word	0xe000e100

0800bdf8 <__NVIC_SetPriority>:
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	b083      	sub	sp, #12
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	4603      	mov	r3, r0
 800be00:	6039      	str	r1, [r7, #0]
 800be02:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800be04:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	db0a      	blt.n	800be22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	b2da      	uxtb	r2, r3
 800be10:	490c      	ldr	r1, [pc, #48]	@ (800be44 <__NVIC_SetPriority+0x4c>)
 800be12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800be16:	0112      	lsls	r2, r2, #4
 800be18:	b2d2      	uxtb	r2, r2
 800be1a:	440b      	add	r3, r1
 800be1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800be20:	e00a      	b.n	800be38 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800be22:	683b      	ldr	r3, [r7, #0]
 800be24:	b2da      	uxtb	r2, r3
 800be26:	4908      	ldr	r1, [pc, #32]	@ (800be48 <__NVIC_SetPriority+0x50>)
 800be28:	88fb      	ldrh	r3, [r7, #6]
 800be2a:	f003 030f 	and.w	r3, r3, #15
 800be2e:	3b04      	subs	r3, #4
 800be30:	0112      	lsls	r2, r2, #4
 800be32:	b2d2      	uxtb	r2, r2
 800be34:	440b      	add	r3, r1
 800be36:	761a      	strb	r2, [r3, #24]
}
 800be38:	bf00      	nop
 800be3a:	370c      	adds	r7, #12
 800be3c:	46bd      	mov	sp, r7
 800be3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be42:	4770      	bx	lr
 800be44:	e000e100 	.word	0xe000e100
 800be48:	e000ed00 	.word	0xe000ed00

0800be4c <NVIC_EncodePriority>:
{
 800be4c:	b480      	push	{r7}
 800be4e:	b089      	sub	sp, #36	@ 0x24
 800be50:	af00      	add	r7, sp, #0
 800be52:	60f8      	str	r0, [r7, #12]
 800be54:	60b9      	str	r1, [r7, #8]
 800be56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	f003 0307 	and.w	r3, r3, #7
 800be5e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800be60:	69fb      	ldr	r3, [r7, #28]
 800be62:	f1c3 0307 	rsb	r3, r3, #7
 800be66:	2b04      	cmp	r3, #4
 800be68:	bf28      	it	cs
 800be6a:	2304      	movcs	r3, #4
 800be6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800be6e:	69fb      	ldr	r3, [r7, #28]
 800be70:	3304      	adds	r3, #4
 800be72:	2b06      	cmp	r3, #6
 800be74:	d902      	bls.n	800be7c <NVIC_EncodePriority+0x30>
 800be76:	69fb      	ldr	r3, [r7, #28]
 800be78:	3b03      	subs	r3, #3
 800be7a:	e000      	b.n	800be7e <NVIC_EncodePriority+0x32>
 800be7c:	2300      	movs	r3, #0
 800be7e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800be80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800be84:	69bb      	ldr	r3, [r7, #24]
 800be86:	fa02 f303 	lsl.w	r3, r2, r3
 800be8a:	43da      	mvns	r2, r3
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	401a      	ands	r2, r3
 800be90:	697b      	ldr	r3, [r7, #20]
 800be92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800be94:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800be98:	697b      	ldr	r3, [r7, #20]
 800be9a:	fa01 f303 	lsl.w	r3, r1, r3
 800be9e:	43d9      	mvns	r1, r3
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bea4:	4313      	orrs	r3, r2
}
 800bea6:	4618      	mov	r0, r3
 800bea8:	3724      	adds	r7, #36	@ 0x24
 800beaa:	46bd      	mov	sp, r7
 800beac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb0:	4770      	bx	lr

0800beb2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800beb2:	b580      	push	{r7, lr}
 800beb4:	b082      	sub	sp, #8
 800beb6:	af00      	add	r7, sp, #0
 800beb8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f7ff ff4c 	bl	800bd58 <__NVIC_SetPriorityGrouping>
}
 800bec0:	bf00      	nop
 800bec2:	3708      	adds	r7, #8
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}

0800bec8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b086      	sub	sp, #24
 800becc:	af00      	add	r7, sp, #0
 800bece:	4603      	mov	r3, r0
 800bed0:	60b9      	str	r1, [r7, #8]
 800bed2:	607a      	str	r2, [r7, #4]
 800bed4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800bed6:	f7ff ff63 	bl	800bda0 <__NVIC_GetPriorityGrouping>
 800beda:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	68b9      	ldr	r1, [r7, #8]
 800bee0:	6978      	ldr	r0, [r7, #20]
 800bee2:	f7ff ffb3 	bl	800be4c <NVIC_EncodePriority>
 800bee6:	4602      	mov	r2, r0
 800bee8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800beec:	4611      	mov	r1, r2
 800beee:	4618      	mov	r0, r3
 800bef0:	f7ff ff82 	bl	800bdf8 <__NVIC_SetPriority>
}
 800bef4:	bf00      	nop
 800bef6:	3718      	adds	r7, #24
 800bef8:	46bd      	mov	sp, r7
 800befa:	bd80      	pop	{r7, pc}

0800befc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800befc:	b580      	push	{r7, lr}
 800befe:	b082      	sub	sp, #8
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	4603      	mov	r3, r0
 800bf04:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800bf06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	f7ff ff56 	bl	800bdbc <__NVIC_EnableIRQ>
}
 800bf10:	bf00      	nop
 800bf12:	3708      	adds	r7, #8
 800bf14:	46bd      	mov	sp, r7
 800bf16:	bd80      	pop	{r7, pc}

0800bf18 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800bf18:	b480      	push	{r7}
 800bf1a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800bf1c:	f3bf 8f5f 	dmb	sy
}
 800bf20:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800bf22:	4b07      	ldr	r3, [pc, #28]	@ (800bf40 <HAL_MPU_Disable+0x28>)
 800bf24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf26:	4a06      	ldr	r2, [pc, #24]	@ (800bf40 <HAL_MPU_Disable+0x28>)
 800bf28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bf2c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800bf2e:	4b05      	ldr	r3, [pc, #20]	@ (800bf44 <HAL_MPU_Disable+0x2c>)
 800bf30:	2200      	movs	r2, #0
 800bf32:	605a      	str	r2, [r3, #4]
}
 800bf34:	bf00      	nop
 800bf36:	46bd      	mov	sp, r7
 800bf38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3c:	4770      	bx	lr
 800bf3e:	bf00      	nop
 800bf40:	e000ed00 	.word	0xe000ed00
 800bf44:	e000ed90 	.word	0xe000ed90

0800bf48 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800bf48:	b480      	push	{r7}
 800bf4a:	b083      	sub	sp, #12
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800bf50:	4a0b      	ldr	r2, [pc, #44]	@ (800bf80 <HAL_MPU_Enable+0x38>)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f043 0301 	orr.w	r3, r3, #1
 800bf58:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800bf5a:	4b0a      	ldr	r3, [pc, #40]	@ (800bf84 <HAL_MPU_Enable+0x3c>)
 800bf5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf5e:	4a09      	ldr	r2, [pc, #36]	@ (800bf84 <HAL_MPU_Enable+0x3c>)
 800bf60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bf64:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800bf66:	f3bf 8f4f 	dsb	sy
}
 800bf6a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800bf6c:	f3bf 8f6f 	isb	sy
}
 800bf70:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800bf72:	bf00      	nop
 800bf74:	370c      	adds	r7, #12
 800bf76:	46bd      	mov	sp, r7
 800bf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7c:	4770      	bx	lr
 800bf7e:	bf00      	nop
 800bf80:	e000ed90 	.word	0xe000ed90
 800bf84:	e000ed00 	.word	0xe000ed00

0800bf88 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800bf88:	b480      	push	{r7}
 800bf8a:	b083      	sub	sp, #12
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	785a      	ldrb	r2, [r3, #1]
 800bf94:	4b1b      	ldr	r3, [pc, #108]	@ (800c004 <HAL_MPU_ConfigRegion+0x7c>)
 800bf96:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800bf98:	4b1a      	ldr	r3, [pc, #104]	@ (800c004 <HAL_MPU_ConfigRegion+0x7c>)
 800bf9a:	691b      	ldr	r3, [r3, #16]
 800bf9c:	4a19      	ldr	r2, [pc, #100]	@ (800c004 <HAL_MPU_ConfigRegion+0x7c>)
 800bf9e:	f023 0301 	bic.w	r3, r3, #1
 800bfa2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800bfa4:	4a17      	ldr	r2, [pc, #92]	@ (800c004 <HAL_MPU_ConfigRegion+0x7c>)
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	685b      	ldr	r3, [r3, #4]
 800bfaa:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	7b1b      	ldrb	r3, [r3, #12]
 800bfb0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	7adb      	ldrb	r3, [r3, #11]
 800bfb6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800bfb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	7a9b      	ldrb	r3, [r3, #10]
 800bfbe:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800bfc0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	7b5b      	ldrb	r3, [r3, #13]
 800bfc6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800bfc8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	7b9b      	ldrb	r3, [r3, #14]
 800bfce:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800bfd0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	7bdb      	ldrb	r3, [r3, #15]
 800bfd6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800bfd8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	7a5b      	ldrb	r3, [r3, #9]
 800bfde:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800bfe0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	7a1b      	ldrb	r3, [r3, #8]
 800bfe6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800bfe8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800bfea:	687a      	ldr	r2, [r7, #4]
 800bfec:	7812      	ldrb	r2, [r2, #0]
 800bfee:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800bff0:	4a04      	ldr	r2, [pc, #16]	@ (800c004 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800bff2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800bff4:	6113      	str	r3, [r2, #16]
}
 800bff6:	bf00      	nop
 800bff8:	370c      	adds	r7, #12
 800bffa:	46bd      	mov	sp, r7
 800bffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c000:	4770      	bx	lr
 800c002:	bf00      	nop
 800c004:	e000ed90 	.word	0xe000ed90

0800c008 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b086      	sub	sp, #24
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800c010:	f7fd fe06 	bl	8009c20 <HAL_GetTick>
 800c014:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d101      	bne.n	800c020 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800c01c:	2301      	movs	r3, #1
 800c01e:	e312      	b.n	800c646 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	4a66      	ldr	r2, [pc, #408]	@ (800c1c0 <HAL_DMA_Init+0x1b8>)
 800c026:	4293      	cmp	r3, r2
 800c028:	d04a      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	4a65      	ldr	r2, [pc, #404]	@ (800c1c4 <HAL_DMA_Init+0x1bc>)
 800c030:	4293      	cmp	r3, r2
 800c032:	d045      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	4a63      	ldr	r2, [pc, #396]	@ (800c1c8 <HAL_DMA_Init+0x1c0>)
 800c03a:	4293      	cmp	r3, r2
 800c03c:	d040      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	4a62      	ldr	r2, [pc, #392]	@ (800c1cc <HAL_DMA_Init+0x1c4>)
 800c044:	4293      	cmp	r3, r2
 800c046:	d03b      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	4a60      	ldr	r2, [pc, #384]	@ (800c1d0 <HAL_DMA_Init+0x1c8>)
 800c04e:	4293      	cmp	r3, r2
 800c050:	d036      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	4a5f      	ldr	r2, [pc, #380]	@ (800c1d4 <HAL_DMA_Init+0x1cc>)
 800c058:	4293      	cmp	r3, r2
 800c05a:	d031      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	4a5d      	ldr	r2, [pc, #372]	@ (800c1d8 <HAL_DMA_Init+0x1d0>)
 800c062:	4293      	cmp	r3, r2
 800c064:	d02c      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	4a5c      	ldr	r2, [pc, #368]	@ (800c1dc <HAL_DMA_Init+0x1d4>)
 800c06c:	4293      	cmp	r3, r2
 800c06e:	d027      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	4a5a      	ldr	r2, [pc, #360]	@ (800c1e0 <HAL_DMA_Init+0x1d8>)
 800c076:	4293      	cmp	r3, r2
 800c078:	d022      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	4a59      	ldr	r2, [pc, #356]	@ (800c1e4 <HAL_DMA_Init+0x1dc>)
 800c080:	4293      	cmp	r3, r2
 800c082:	d01d      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	4a57      	ldr	r2, [pc, #348]	@ (800c1e8 <HAL_DMA_Init+0x1e0>)
 800c08a:	4293      	cmp	r3, r2
 800c08c:	d018      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	4a56      	ldr	r2, [pc, #344]	@ (800c1ec <HAL_DMA_Init+0x1e4>)
 800c094:	4293      	cmp	r3, r2
 800c096:	d013      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	4a54      	ldr	r2, [pc, #336]	@ (800c1f0 <HAL_DMA_Init+0x1e8>)
 800c09e:	4293      	cmp	r3, r2
 800c0a0:	d00e      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	4a53      	ldr	r2, [pc, #332]	@ (800c1f4 <HAL_DMA_Init+0x1ec>)
 800c0a8:	4293      	cmp	r3, r2
 800c0aa:	d009      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	4a51      	ldr	r2, [pc, #324]	@ (800c1f8 <HAL_DMA_Init+0x1f0>)
 800c0b2:	4293      	cmp	r3, r2
 800c0b4:	d004      	beq.n	800c0c0 <HAL_DMA_Init+0xb8>
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	4a50      	ldr	r2, [pc, #320]	@ (800c1fc <HAL_DMA_Init+0x1f4>)
 800c0bc:	4293      	cmp	r3, r2
 800c0be:	d101      	bne.n	800c0c4 <HAL_DMA_Init+0xbc>
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	e000      	b.n	800c0c6 <HAL_DMA_Init+0xbe>
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	f000 813c 	beq.w	800c344 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	2202      	movs	r2, #2
 800c0d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4a37      	ldr	r2, [pc, #220]	@ (800c1c0 <HAL_DMA_Init+0x1b8>)
 800c0e2:	4293      	cmp	r3, r2
 800c0e4:	d04a      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	4a36      	ldr	r2, [pc, #216]	@ (800c1c4 <HAL_DMA_Init+0x1bc>)
 800c0ec:	4293      	cmp	r3, r2
 800c0ee:	d045      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	4a34      	ldr	r2, [pc, #208]	@ (800c1c8 <HAL_DMA_Init+0x1c0>)
 800c0f6:	4293      	cmp	r3, r2
 800c0f8:	d040      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	4a33      	ldr	r2, [pc, #204]	@ (800c1cc <HAL_DMA_Init+0x1c4>)
 800c100:	4293      	cmp	r3, r2
 800c102:	d03b      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	4a31      	ldr	r2, [pc, #196]	@ (800c1d0 <HAL_DMA_Init+0x1c8>)
 800c10a:	4293      	cmp	r3, r2
 800c10c:	d036      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	4a30      	ldr	r2, [pc, #192]	@ (800c1d4 <HAL_DMA_Init+0x1cc>)
 800c114:	4293      	cmp	r3, r2
 800c116:	d031      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	4a2e      	ldr	r2, [pc, #184]	@ (800c1d8 <HAL_DMA_Init+0x1d0>)
 800c11e:	4293      	cmp	r3, r2
 800c120:	d02c      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	4a2d      	ldr	r2, [pc, #180]	@ (800c1dc <HAL_DMA_Init+0x1d4>)
 800c128:	4293      	cmp	r3, r2
 800c12a:	d027      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	4a2b      	ldr	r2, [pc, #172]	@ (800c1e0 <HAL_DMA_Init+0x1d8>)
 800c132:	4293      	cmp	r3, r2
 800c134:	d022      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	4a2a      	ldr	r2, [pc, #168]	@ (800c1e4 <HAL_DMA_Init+0x1dc>)
 800c13c:	4293      	cmp	r3, r2
 800c13e:	d01d      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	4a28      	ldr	r2, [pc, #160]	@ (800c1e8 <HAL_DMA_Init+0x1e0>)
 800c146:	4293      	cmp	r3, r2
 800c148:	d018      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	4a27      	ldr	r2, [pc, #156]	@ (800c1ec <HAL_DMA_Init+0x1e4>)
 800c150:	4293      	cmp	r3, r2
 800c152:	d013      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	4a25      	ldr	r2, [pc, #148]	@ (800c1f0 <HAL_DMA_Init+0x1e8>)
 800c15a:	4293      	cmp	r3, r2
 800c15c:	d00e      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	4a24      	ldr	r2, [pc, #144]	@ (800c1f4 <HAL_DMA_Init+0x1ec>)
 800c164:	4293      	cmp	r3, r2
 800c166:	d009      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	4a22      	ldr	r2, [pc, #136]	@ (800c1f8 <HAL_DMA_Init+0x1f0>)
 800c16e:	4293      	cmp	r3, r2
 800c170:	d004      	beq.n	800c17c <HAL_DMA_Init+0x174>
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	4a21      	ldr	r2, [pc, #132]	@ (800c1fc <HAL_DMA_Init+0x1f4>)
 800c178:	4293      	cmp	r3, r2
 800c17a:	d108      	bne.n	800c18e <HAL_DMA_Init+0x186>
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	681a      	ldr	r2, [r3, #0]
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f022 0201 	bic.w	r2, r2, #1
 800c18a:	601a      	str	r2, [r3, #0]
 800c18c:	e007      	b.n	800c19e <HAL_DMA_Init+0x196>
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	681a      	ldr	r2, [r3, #0]
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f022 0201 	bic.w	r2, r2, #1
 800c19c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800c19e:	e02f      	b.n	800c200 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800c1a0:	f7fd fd3e 	bl	8009c20 <HAL_GetTick>
 800c1a4:	4602      	mov	r2, r0
 800c1a6:	693b      	ldr	r3, [r7, #16]
 800c1a8:	1ad3      	subs	r3, r2, r3
 800c1aa:	2b05      	cmp	r3, #5
 800c1ac:	d928      	bls.n	800c200 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	2220      	movs	r2, #32
 800c1b2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	2203      	movs	r2, #3
 800c1b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800c1bc:	2301      	movs	r3, #1
 800c1be:	e242      	b.n	800c646 <HAL_DMA_Init+0x63e>
 800c1c0:	40020010 	.word	0x40020010
 800c1c4:	40020028 	.word	0x40020028
 800c1c8:	40020040 	.word	0x40020040
 800c1cc:	40020058 	.word	0x40020058
 800c1d0:	40020070 	.word	0x40020070
 800c1d4:	40020088 	.word	0x40020088
 800c1d8:	400200a0 	.word	0x400200a0
 800c1dc:	400200b8 	.word	0x400200b8
 800c1e0:	40020410 	.word	0x40020410
 800c1e4:	40020428 	.word	0x40020428
 800c1e8:	40020440 	.word	0x40020440
 800c1ec:	40020458 	.word	0x40020458
 800c1f0:	40020470 	.word	0x40020470
 800c1f4:	40020488 	.word	0x40020488
 800c1f8:	400204a0 	.word	0x400204a0
 800c1fc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	f003 0301 	and.w	r3, r3, #1
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d1c8      	bne.n	800c1a0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800c216:	697a      	ldr	r2, [r7, #20]
 800c218:	4b83      	ldr	r3, [pc, #524]	@ (800c428 <HAL_DMA_Init+0x420>)
 800c21a:	4013      	ands	r3, r2
 800c21c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800c226:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	691b      	ldr	r3, [r3, #16]
 800c22c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c232:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	699b      	ldr	r3, [r3, #24]
 800c238:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c23e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	6a1b      	ldr	r3, [r3, #32]
 800c244:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800c246:	697a      	ldr	r2, [r7, #20]
 800c248:	4313      	orrs	r3, r2
 800c24a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c250:	2b04      	cmp	r3, #4
 800c252:	d107      	bne.n	800c264 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c25c:	4313      	orrs	r3, r2
 800c25e:	697a      	ldr	r2, [r7, #20]
 800c260:	4313      	orrs	r3, r2
 800c262:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	685b      	ldr	r3, [r3, #4]
 800c268:	2b28      	cmp	r3, #40	@ 0x28
 800c26a:	d903      	bls.n	800c274 <HAL_DMA_Init+0x26c>
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	685b      	ldr	r3, [r3, #4]
 800c270:	2b2e      	cmp	r3, #46	@ 0x2e
 800c272:	d91f      	bls.n	800c2b4 <HAL_DMA_Init+0x2ac>
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	685b      	ldr	r3, [r3, #4]
 800c278:	2b3e      	cmp	r3, #62	@ 0x3e
 800c27a:	d903      	bls.n	800c284 <HAL_DMA_Init+0x27c>
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	685b      	ldr	r3, [r3, #4]
 800c280:	2b42      	cmp	r3, #66	@ 0x42
 800c282:	d917      	bls.n	800c2b4 <HAL_DMA_Init+0x2ac>
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	685b      	ldr	r3, [r3, #4]
 800c288:	2b46      	cmp	r3, #70	@ 0x46
 800c28a:	d903      	bls.n	800c294 <HAL_DMA_Init+0x28c>
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	685b      	ldr	r3, [r3, #4]
 800c290:	2b48      	cmp	r3, #72	@ 0x48
 800c292:	d90f      	bls.n	800c2b4 <HAL_DMA_Init+0x2ac>
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	685b      	ldr	r3, [r3, #4]
 800c298:	2b4e      	cmp	r3, #78	@ 0x4e
 800c29a:	d903      	bls.n	800c2a4 <HAL_DMA_Init+0x29c>
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	2b52      	cmp	r3, #82	@ 0x52
 800c2a2:	d907      	bls.n	800c2b4 <HAL_DMA_Init+0x2ac>
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	685b      	ldr	r3, [r3, #4]
 800c2a8:	2b73      	cmp	r3, #115	@ 0x73
 800c2aa:	d905      	bls.n	800c2b8 <HAL_DMA_Init+0x2b0>
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	685b      	ldr	r3, [r3, #4]
 800c2b0:	2b77      	cmp	r3, #119	@ 0x77
 800c2b2:	d801      	bhi.n	800c2b8 <HAL_DMA_Init+0x2b0>
 800c2b4:	2301      	movs	r3, #1
 800c2b6:	e000      	b.n	800c2ba <HAL_DMA_Init+0x2b2>
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d003      	beq.n	800c2c6 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800c2be:	697b      	ldr	r3, [r7, #20]
 800c2c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c2c4:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	697a      	ldr	r2, [r7, #20]
 800c2cc:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	695b      	ldr	r3, [r3, #20]
 800c2d4:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800c2d6:	697b      	ldr	r3, [r7, #20]
 800c2d8:	f023 0307 	bic.w	r3, r3, #7
 800c2dc:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2e2:	697a      	ldr	r2, [r7, #20]
 800c2e4:	4313      	orrs	r3, r2
 800c2e6:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2ec:	2b04      	cmp	r3, #4
 800c2ee:	d117      	bne.n	800c320 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2f4:	697a      	ldr	r2, [r7, #20]
 800c2f6:	4313      	orrs	r3, r2
 800c2f8:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d00e      	beq.n	800c320 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f002 f81c 	bl	800e340 <DMA_CheckFifoParam>
 800c308:	4603      	mov	r3, r0
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d008      	beq.n	800c320 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	2240      	movs	r2, #64	@ 0x40
 800c312:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2201      	movs	r2, #1
 800c318:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800c31c:	2301      	movs	r3, #1
 800c31e:	e192      	b.n	800c646 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	697a      	ldr	r2, [r7, #20]
 800c326:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f001 ff57 	bl	800e1dc <DMA_CalcBaseAndBitshift>
 800c32e:	4603      	mov	r3, r0
 800c330:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c336:	f003 031f 	and.w	r3, r3, #31
 800c33a:	223f      	movs	r2, #63	@ 0x3f
 800c33c:	409a      	lsls	r2, r3
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	609a      	str	r2, [r3, #8]
 800c342:	e0c8      	b.n	800c4d6 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	4a38      	ldr	r2, [pc, #224]	@ (800c42c <HAL_DMA_Init+0x424>)
 800c34a:	4293      	cmp	r3, r2
 800c34c:	d022      	beq.n	800c394 <HAL_DMA_Init+0x38c>
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	4a37      	ldr	r2, [pc, #220]	@ (800c430 <HAL_DMA_Init+0x428>)
 800c354:	4293      	cmp	r3, r2
 800c356:	d01d      	beq.n	800c394 <HAL_DMA_Init+0x38c>
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	4a35      	ldr	r2, [pc, #212]	@ (800c434 <HAL_DMA_Init+0x42c>)
 800c35e:	4293      	cmp	r3, r2
 800c360:	d018      	beq.n	800c394 <HAL_DMA_Init+0x38c>
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	4a34      	ldr	r2, [pc, #208]	@ (800c438 <HAL_DMA_Init+0x430>)
 800c368:	4293      	cmp	r3, r2
 800c36a:	d013      	beq.n	800c394 <HAL_DMA_Init+0x38c>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	4a32      	ldr	r2, [pc, #200]	@ (800c43c <HAL_DMA_Init+0x434>)
 800c372:	4293      	cmp	r3, r2
 800c374:	d00e      	beq.n	800c394 <HAL_DMA_Init+0x38c>
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	4a31      	ldr	r2, [pc, #196]	@ (800c440 <HAL_DMA_Init+0x438>)
 800c37c:	4293      	cmp	r3, r2
 800c37e:	d009      	beq.n	800c394 <HAL_DMA_Init+0x38c>
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	4a2f      	ldr	r2, [pc, #188]	@ (800c444 <HAL_DMA_Init+0x43c>)
 800c386:	4293      	cmp	r3, r2
 800c388:	d004      	beq.n	800c394 <HAL_DMA_Init+0x38c>
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	4a2e      	ldr	r2, [pc, #184]	@ (800c448 <HAL_DMA_Init+0x440>)
 800c390:	4293      	cmp	r3, r2
 800c392:	d101      	bne.n	800c398 <HAL_DMA_Init+0x390>
 800c394:	2301      	movs	r3, #1
 800c396:	e000      	b.n	800c39a <HAL_DMA_Init+0x392>
 800c398:	2300      	movs	r3, #0
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	f000 8092 	beq.w	800c4c4 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	4a21      	ldr	r2, [pc, #132]	@ (800c42c <HAL_DMA_Init+0x424>)
 800c3a6:	4293      	cmp	r3, r2
 800c3a8:	d021      	beq.n	800c3ee <HAL_DMA_Init+0x3e6>
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	4a20      	ldr	r2, [pc, #128]	@ (800c430 <HAL_DMA_Init+0x428>)
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d01c      	beq.n	800c3ee <HAL_DMA_Init+0x3e6>
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	4a1e      	ldr	r2, [pc, #120]	@ (800c434 <HAL_DMA_Init+0x42c>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	d017      	beq.n	800c3ee <HAL_DMA_Init+0x3e6>
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	4a1d      	ldr	r2, [pc, #116]	@ (800c438 <HAL_DMA_Init+0x430>)
 800c3c4:	4293      	cmp	r3, r2
 800c3c6:	d012      	beq.n	800c3ee <HAL_DMA_Init+0x3e6>
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	4a1b      	ldr	r2, [pc, #108]	@ (800c43c <HAL_DMA_Init+0x434>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d00d      	beq.n	800c3ee <HAL_DMA_Init+0x3e6>
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	4a1a      	ldr	r2, [pc, #104]	@ (800c440 <HAL_DMA_Init+0x438>)
 800c3d8:	4293      	cmp	r3, r2
 800c3da:	d008      	beq.n	800c3ee <HAL_DMA_Init+0x3e6>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4a18      	ldr	r2, [pc, #96]	@ (800c444 <HAL_DMA_Init+0x43c>)
 800c3e2:	4293      	cmp	r3, r2
 800c3e4:	d003      	beq.n	800c3ee <HAL_DMA_Init+0x3e6>
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	4a17      	ldr	r2, [pc, #92]	@ (800c448 <HAL_DMA_Init+0x440>)
 800c3ec:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	2202      	movs	r2, #2
 800c3f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800c406:	697a      	ldr	r2, [r7, #20]
 800c408:	4b10      	ldr	r3, [pc, #64]	@ (800c44c <HAL_DMA_Init+0x444>)
 800c40a:	4013      	ands	r3, r2
 800c40c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	689b      	ldr	r3, [r3, #8]
 800c412:	2b40      	cmp	r3, #64	@ 0x40
 800c414:	d01c      	beq.n	800c450 <HAL_DMA_Init+0x448>
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	689b      	ldr	r3, [r3, #8]
 800c41a:	2b80      	cmp	r3, #128	@ 0x80
 800c41c:	d102      	bne.n	800c424 <HAL_DMA_Init+0x41c>
 800c41e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c422:	e016      	b.n	800c452 <HAL_DMA_Init+0x44a>
 800c424:	2300      	movs	r3, #0
 800c426:	e014      	b.n	800c452 <HAL_DMA_Init+0x44a>
 800c428:	fe10803f 	.word	0xfe10803f
 800c42c:	58025408 	.word	0x58025408
 800c430:	5802541c 	.word	0x5802541c
 800c434:	58025430 	.word	0x58025430
 800c438:	58025444 	.word	0x58025444
 800c43c:	58025458 	.word	0x58025458
 800c440:	5802546c 	.word	0x5802546c
 800c444:	58025480 	.word	0x58025480
 800c448:	58025494 	.word	0x58025494
 800c44c:	fffe000f 	.word	0xfffe000f
 800c450:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800c452:	687a      	ldr	r2, [r7, #4]
 800c454:	68d2      	ldr	r2, [r2, #12]
 800c456:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800c458:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	691b      	ldr	r3, [r3, #16]
 800c45e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800c460:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	695b      	ldr	r3, [r3, #20]
 800c466:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800c468:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	699b      	ldr	r3, [r3, #24]
 800c46e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800c470:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	69db      	ldr	r3, [r3, #28]
 800c476:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800c478:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	6a1b      	ldr	r3, [r3, #32]
 800c47e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800c480:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800c482:	697a      	ldr	r2, [r7, #20]
 800c484:	4313      	orrs	r3, r2
 800c486:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	697a      	ldr	r2, [r7, #20]
 800c48e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	461a      	mov	r2, r3
 800c496:	4b6e      	ldr	r3, [pc, #440]	@ (800c650 <HAL_DMA_Init+0x648>)
 800c498:	4413      	add	r3, r2
 800c49a:	4a6e      	ldr	r2, [pc, #440]	@ (800c654 <HAL_DMA_Init+0x64c>)
 800c49c:	fba2 2303 	umull	r2, r3, r2, r3
 800c4a0:	091b      	lsrs	r3, r3, #4
 800c4a2:	009a      	lsls	r2, r3, #2
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c4a8:	6878      	ldr	r0, [r7, #4]
 800c4aa:	f001 fe97 	bl	800e1dc <DMA_CalcBaseAndBitshift>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4b6:	f003 031f 	and.w	r3, r3, #31
 800c4ba:	2201      	movs	r2, #1
 800c4bc:	409a      	lsls	r2, r3
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	605a      	str	r2, [r3, #4]
 800c4c2:	e008      	b.n	800c4d6 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2240      	movs	r2, #64	@ 0x40
 800c4c8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	2203      	movs	r2, #3
 800c4ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800c4d2:	2301      	movs	r3, #1
 800c4d4:	e0b7      	b.n	800c646 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	4a5f      	ldr	r2, [pc, #380]	@ (800c658 <HAL_DMA_Init+0x650>)
 800c4dc:	4293      	cmp	r3, r2
 800c4de:	d072      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	4a5d      	ldr	r2, [pc, #372]	@ (800c65c <HAL_DMA_Init+0x654>)
 800c4e6:	4293      	cmp	r3, r2
 800c4e8:	d06d      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	4a5c      	ldr	r2, [pc, #368]	@ (800c660 <HAL_DMA_Init+0x658>)
 800c4f0:	4293      	cmp	r3, r2
 800c4f2:	d068      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	4a5a      	ldr	r2, [pc, #360]	@ (800c664 <HAL_DMA_Init+0x65c>)
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d063      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	4a59      	ldr	r2, [pc, #356]	@ (800c668 <HAL_DMA_Init+0x660>)
 800c504:	4293      	cmp	r3, r2
 800c506:	d05e      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	4a57      	ldr	r2, [pc, #348]	@ (800c66c <HAL_DMA_Init+0x664>)
 800c50e:	4293      	cmp	r3, r2
 800c510:	d059      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	4a56      	ldr	r2, [pc, #344]	@ (800c670 <HAL_DMA_Init+0x668>)
 800c518:	4293      	cmp	r3, r2
 800c51a:	d054      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	4a54      	ldr	r2, [pc, #336]	@ (800c674 <HAL_DMA_Init+0x66c>)
 800c522:	4293      	cmp	r3, r2
 800c524:	d04f      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	4a53      	ldr	r2, [pc, #332]	@ (800c678 <HAL_DMA_Init+0x670>)
 800c52c:	4293      	cmp	r3, r2
 800c52e:	d04a      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	4a51      	ldr	r2, [pc, #324]	@ (800c67c <HAL_DMA_Init+0x674>)
 800c536:	4293      	cmp	r3, r2
 800c538:	d045      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	4a50      	ldr	r2, [pc, #320]	@ (800c680 <HAL_DMA_Init+0x678>)
 800c540:	4293      	cmp	r3, r2
 800c542:	d040      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	4a4e      	ldr	r2, [pc, #312]	@ (800c684 <HAL_DMA_Init+0x67c>)
 800c54a:	4293      	cmp	r3, r2
 800c54c:	d03b      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	4a4d      	ldr	r2, [pc, #308]	@ (800c688 <HAL_DMA_Init+0x680>)
 800c554:	4293      	cmp	r3, r2
 800c556:	d036      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	4a4b      	ldr	r2, [pc, #300]	@ (800c68c <HAL_DMA_Init+0x684>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	d031      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	4a4a      	ldr	r2, [pc, #296]	@ (800c690 <HAL_DMA_Init+0x688>)
 800c568:	4293      	cmp	r3, r2
 800c56a:	d02c      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	4a48      	ldr	r2, [pc, #288]	@ (800c694 <HAL_DMA_Init+0x68c>)
 800c572:	4293      	cmp	r3, r2
 800c574:	d027      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	4a47      	ldr	r2, [pc, #284]	@ (800c698 <HAL_DMA_Init+0x690>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d022      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	4a45      	ldr	r2, [pc, #276]	@ (800c69c <HAL_DMA_Init+0x694>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d01d      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	4a44      	ldr	r2, [pc, #272]	@ (800c6a0 <HAL_DMA_Init+0x698>)
 800c590:	4293      	cmp	r3, r2
 800c592:	d018      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	4a42      	ldr	r2, [pc, #264]	@ (800c6a4 <HAL_DMA_Init+0x69c>)
 800c59a:	4293      	cmp	r3, r2
 800c59c:	d013      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	4a41      	ldr	r2, [pc, #260]	@ (800c6a8 <HAL_DMA_Init+0x6a0>)
 800c5a4:	4293      	cmp	r3, r2
 800c5a6:	d00e      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	4a3f      	ldr	r2, [pc, #252]	@ (800c6ac <HAL_DMA_Init+0x6a4>)
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	d009      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	4a3e      	ldr	r2, [pc, #248]	@ (800c6b0 <HAL_DMA_Init+0x6a8>)
 800c5b8:	4293      	cmp	r3, r2
 800c5ba:	d004      	beq.n	800c5c6 <HAL_DMA_Init+0x5be>
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	4a3c      	ldr	r2, [pc, #240]	@ (800c6b4 <HAL_DMA_Init+0x6ac>)
 800c5c2:	4293      	cmp	r3, r2
 800c5c4:	d101      	bne.n	800c5ca <HAL_DMA_Init+0x5c2>
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	e000      	b.n	800c5cc <HAL_DMA_Init+0x5c4>
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d032      	beq.n	800c636 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800c5d0:	6878      	ldr	r0, [r7, #4]
 800c5d2:	f001 ff31 	bl	800e438 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	689b      	ldr	r3, [r3, #8]
 800c5da:	2b80      	cmp	r3, #128	@ 0x80
 800c5dc:	d102      	bne.n	800c5e4 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	685a      	ldr	r2, [r3, #4]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c5ec:	b2d2      	uxtb	r2, r2
 800c5ee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5f4:	687a      	ldr	r2, [r7, #4]
 800c5f6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800c5f8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	685b      	ldr	r3, [r3, #4]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d010      	beq.n	800c624 <HAL_DMA_Init+0x61c>
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	685b      	ldr	r3, [r3, #4]
 800c606:	2b08      	cmp	r3, #8
 800c608:	d80c      	bhi.n	800c624 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	f001 ffae 	bl	800e56c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c614:	2200      	movs	r2, #0
 800c616:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c61c:	687a      	ldr	r2, [r7, #4]
 800c61e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800c620:	605a      	str	r2, [r3, #4]
 800c622:	e008      	b.n	800c636 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2200      	movs	r2, #0
 800c628:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2200      	movs	r2, #0
 800c62e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	2200      	movs	r2, #0
 800c634:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	2200      	movs	r2, #0
 800c63a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2201      	movs	r2, #1
 800c640:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800c644:	2300      	movs	r3, #0
}
 800c646:	4618      	mov	r0, r3
 800c648:	3718      	adds	r7, #24
 800c64a:	46bd      	mov	sp, r7
 800c64c:	bd80      	pop	{r7, pc}
 800c64e:	bf00      	nop
 800c650:	a7fdabf8 	.word	0xa7fdabf8
 800c654:	cccccccd 	.word	0xcccccccd
 800c658:	40020010 	.word	0x40020010
 800c65c:	40020028 	.word	0x40020028
 800c660:	40020040 	.word	0x40020040
 800c664:	40020058 	.word	0x40020058
 800c668:	40020070 	.word	0x40020070
 800c66c:	40020088 	.word	0x40020088
 800c670:	400200a0 	.word	0x400200a0
 800c674:	400200b8 	.word	0x400200b8
 800c678:	40020410 	.word	0x40020410
 800c67c:	40020428 	.word	0x40020428
 800c680:	40020440 	.word	0x40020440
 800c684:	40020458 	.word	0x40020458
 800c688:	40020470 	.word	0x40020470
 800c68c:	40020488 	.word	0x40020488
 800c690:	400204a0 	.word	0x400204a0
 800c694:	400204b8 	.word	0x400204b8
 800c698:	58025408 	.word	0x58025408
 800c69c:	5802541c 	.word	0x5802541c
 800c6a0:	58025430 	.word	0x58025430
 800c6a4:	58025444 	.word	0x58025444
 800c6a8:	58025458 	.word	0x58025458
 800c6ac:	5802546c 	.word	0x5802546c
 800c6b0:	58025480 	.word	0x58025480
 800c6b4:	58025494 	.word	0x58025494

0800c6b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b086      	sub	sp, #24
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	60f8      	str	r0, [r7, #12]
 800c6c0:	60b9      	str	r1, [r7, #8]
 800c6c2:	607a      	str	r2, [r7, #4]
 800c6c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d101      	bne.n	800c6d4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800c6d0:	2301      	movs	r3, #1
 800c6d2:	e226      	b.n	800cb22 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c6da:	2b01      	cmp	r3, #1
 800c6dc:	d101      	bne.n	800c6e2 <HAL_DMA_Start_IT+0x2a>
 800c6de:	2302      	movs	r3, #2
 800c6e0:	e21f      	b.n	800cb22 <HAL_DMA_Start_IT+0x46a>
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	2201      	movs	r2, #1
 800c6e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800c6f0:	b2db      	uxtb	r3, r3
 800c6f2:	2b01      	cmp	r3, #1
 800c6f4:	f040 820a 	bne.w	800cb0c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	2202      	movs	r2, #2
 800c6fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	2200      	movs	r2, #0
 800c704:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4a68      	ldr	r2, [pc, #416]	@ (800c8ac <HAL_DMA_Start_IT+0x1f4>)
 800c70c:	4293      	cmp	r3, r2
 800c70e:	d04a      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	4a66      	ldr	r2, [pc, #408]	@ (800c8b0 <HAL_DMA_Start_IT+0x1f8>)
 800c716:	4293      	cmp	r3, r2
 800c718:	d045      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	4a65      	ldr	r2, [pc, #404]	@ (800c8b4 <HAL_DMA_Start_IT+0x1fc>)
 800c720:	4293      	cmp	r3, r2
 800c722:	d040      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4a63      	ldr	r2, [pc, #396]	@ (800c8b8 <HAL_DMA_Start_IT+0x200>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d03b      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	4a62      	ldr	r2, [pc, #392]	@ (800c8bc <HAL_DMA_Start_IT+0x204>)
 800c734:	4293      	cmp	r3, r2
 800c736:	d036      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	4a60      	ldr	r2, [pc, #384]	@ (800c8c0 <HAL_DMA_Start_IT+0x208>)
 800c73e:	4293      	cmp	r3, r2
 800c740:	d031      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	4a5f      	ldr	r2, [pc, #380]	@ (800c8c4 <HAL_DMA_Start_IT+0x20c>)
 800c748:	4293      	cmp	r3, r2
 800c74a:	d02c      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	4a5d      	ldr	r2, [pc, #372]	@ (800c8c8 <HAL_DMA_Start_IT+0x210>)
 800c752:	4293      	cmp	r3, r2
 800c754:	d027      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	4a5c      	ldr	r2, [pc, #368]	@ (800c8cc <HAL_DMA_Start_IT+0x214>)
 800c75c:	4293      	cmp	r3, r2
 800c75e:	d022      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	4a5a      	ldr	r2, [pc, #360]	@ (800c8d0 <HAL_DMA_Start_IT+0x218>)
 800c766:	4293      	cmp	r3, r2
 800c768:	d01d      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	4a59      	ldr	r2, [pc, #356]	@ (800c8d4 <HAL_DMA_Start_IT+0x21c>)
 800c770:	4293      	cmp	r3, r2
 800c772:	d018      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	4a57      	ldr	r2, [pc, #348]	@ (800c8d8 <HAL_DMA_Start_IT+0x220>)
 800c77a:	4293      	cmp	r3, r2
 800c77c:	d013      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	4a56      	ldr	r2, [pc, #344]	@ (800c8dc <HAL_DMA_Start_IT+0x224>)
 800c784:	4293      	cmp	r3, r2
 800c786:	d00e      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	4a54      	ldr	r2, [pc, #336]	@ (800c8e0 <HAL_DMA_Start_IT+0x228>)
 800c78e:	4293      	cmp	r3, r2
 800c790:	d009      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	4a53      	ldr	r2, [pc, #332]	@ (800c8e4 <HAL_DMA_Start_IT+0x22c>)
 800c798:	4293      	cmp	r3, r2
 800c79a:	d004      	beq.n	800c7a6 <HAL_DMA_Start_IT+0xee>
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	4a51      	ldr	r2, [pc, #324]	@ (800c8e8 <HAL_DMA_Start_IT+0x230>)
 800c7a2:	4293      	cmp	r3, r2
 800c7a4:	d108      	bne.n	800c7b8 <HAL_DMA_Start_IT+0x100>
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	681a      	ldr	r2, [r3, #0]
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	f022 0201 	bic.w	r2, r2, #1
 800c7b4:	601a      	str	r2, [r3, #0]
 800c7b6:	e007      	b.n	800c7c8 <HAL_DMA_Start_IT+0x110>
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	681a      	ldr	r2, [r3, #0]
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	f022 0201 	bic.w	r2, r2, #1
 800c7c6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800c7c8:	683b      	ldr	r3, [r7, #0]
 800c7ca:	687a      	ldr	r2, [r7, #4]
 800c7cc:	68b9      	ldr	r1, [r7, #8]
 800c7ce:	68f8      	ldr	r0, [r7, #12]
 800c7d0:	f001 fb58 	bl	800de84 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	4a34      	ldr	r2, [pc, #208]	@ (800c8ac <HAL_DMA_Start_IT+0x1f4>)
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d04a      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	4a33      	ldr	r2, [pc, #204]	@ (800c8b0 <HAL_DMA_Start_IT+0x1f8>)
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	d045      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	4a31      	ldr	r2, [pc, #196]	@ (800c8b4 <HAL_DMA_Start_IT+0x1fc>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d040      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	4a30      	ldr	r2, [pc, #192]	@ (800c8b8 <HAL_DMA_Start_IT+0x200>)
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	d03b      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	4a2e      	ldr	r2, [pc, #184]	@ (800c8bc <HAL_DMA_Start_IT+0x204>)
 800c802:	4293      	cmp	r3, r2
 800c804:	d036      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	4a2d      	ldr	r2, [pc, #180]	@ (800c8c0 <HAL_DMA_Start_IT+0x208>)
 800c80c:	4293      	cmp	r3, r2
 800c80e:	d031      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	4a2b      	ldr	r2, [pc, #172]	@ (800c8c4 <HAL_DMA_Start_IT+0x20c>)
 800c816:	4293      	cmp	r3, r2
 800c818:	d02c      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	4a2a      	ldr	r2, [pc, #168]	@ (800c8c8 <HAL_DMA_Start_IT+0x210>)
 800c820:	4293      	cmp	r3, r2
 800c822:	d027      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	4a28      	ldr	r2, [pc, #160]	@ (800c8cc <HAL_DMA_Start_IT+0x214>)
 800c82a:	4293      	cmp	r3, r2
 800c82c:	d022      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	4a27      	ldr	r2, [pc, #156]	@ (800c8d0 <HAL_DMA_Start_IT+0x218>)
 800c834:	4293      	cmp	r3, r2
 800c836:	d01d      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	4a25      	ldr	r2, [pc, #148]	@ (800c8d4 <HAL_DMA_Start_IT+0x21c>)
 800c83e:	4293      	cmp	r3, r2
 800c840:	d018      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	4a24      	ldr	r2, [pc, #144]	@ (800c8d8 <HAL_DMA_Start_IT+0x220>)
 800c848:	4293      	cmp	r3, r2
 800c84a:	d013      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	4a22      	ldr	r2, [pc, #136]	@ (800c8dc <HAL_DMA_Start_IT+0x224>)
 800c852:	4293      	cmp	r3, r2
 800c854:	d00e      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	4a21      	ldr	r2, [pc, #132]	@ (800c8e0 <HAL_DMA_Start_IT+0x228>)
 800c85c:	4293      	cmp	r3, r2
 800c85e:	d009      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	4a1f      	ldr	r2, [pc, #124]	@ (800c8e4 <HAL_DMA_Start_IT+0x22c>)
 800c866:	4293      	cmp	r3, r2
 800c868:	d004      	beq.n	800c874 <HAL_DMA_Start_IT+0x1bc>
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	4a1e      	ldr	r2, [pc, #120]	@ (800c8e8 <HAL_DMA_Start_IT+0x230>)
 800c870:	4293      	cmp	r3, r2
 800c872:	d101      	bne.n	800c878 <HAL_DMA_Start_IT+0x1c0>
 800c874:	2301      	movs	r3, #1
 800c876:	e000      	b.n	800c87a <HAL_DMA_Start_IT+0x1c2>
 800c878:	2300      	movs	r3, #0
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d036      	beq.n	800c8ec <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	f023 021e 	bic.w	r2, r3, #30
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	f042 0216 	orr.w	r2, r2, #22
 800c890:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c896:	2b00      	cmp	r3, #0
 800c898:	d03e      	beq.n	800c918 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	681a      	ldr	r2, [r3, #0]
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	f042 0208 	orr.w	r2, r2, #8
 800c8a8:	601a      	str	r2, [r3, #0]
 800c8aa:	e035      	b.n	800c918 <HAL_DMA_Start_IT+0x260>
 800c8ac:	40020010 	.word	0x40020010
 800c8b0:	40020028 	.word	0x40020028
 800c8b4:	40020040 	.word	0x40020040
 800c8b8:	40020058 	.word	0x40020058
 800c8bc:	40020070 	.word	0x40020070
 800c8c0:	40020088 	.word	0x40020088
 800c8c4:	400200a0 	.word	0x400200a0
 800c8c8:	400200b8 	.word	0x400200b8
 800c8cc:	40020410 	.word	0x40020410
 800c8d0:	40020428 	.word	0x40020428
 800c8d4:	40020440 	.word	0x40020440
 800c8d8:	40020458 	.word	0x40020458
 800c8dc:	40020470 	.word	0x40020470
 800c8e0:	40020488 	.word	0x40020488
 800c8e4:	400204a0 	.word	0x400204a0
 800c8e8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	f023 020e 	bic.w	r2, r3, #14
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	f042 020a 	orr.w	r2, r2, #10
 800c8fe:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c904:	2b00      	cmp	r3, #0
 800c906:	d007      	beq.n	800c918 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	681a      	ldr	r2, [r3, #0]
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	f042 0204 	orr.w	r2, r2, #4
 800c916:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	4a83      	ldr	r2, [pc, #524]	@ (800cb2c <HAL_DMA_Start_IT+0x474>)
 800c91e:	4293      	cmp	r3, r2
 800c920:	d072      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	4a82      	ldr	r2, [pc, #520]	@ (800cb30 <HAL_DMA_Start_IT+0x478>)
 800c928:	4293      	cmp	r3, r2
 800c92a:	d06d      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	4a80      	ldr	r2, [pc, #512]	@ (800cb34 <HAL_DMA_Start_IT+0x47c>)
 800c932:	4293      	cmp	r3, r2
 800c934:	d068      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	4a7f      	ldr	r2, [pc, #508]	@ (800cb38 <HAL_DMA_Start_IT+0x480>)
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d063      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	4a7d      	ldr	r2, [pc, #500]	@ (800cb3c <HAL_DMA_Start_IT+0x484>)
 800c946:	4293      	cmp	r3, r2
 800c948:	d05e      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	4a7c      	ldr	r2, [pc, #496]	@ (800cb40 <HAL_DMA_Start_IT+0x488>)
 800c950:	4293      	cmp	r3, r2
 800c952:	d059      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	4a7a      	ldr	r2, [pc, #488]	@ (800cb44 <HAL_DMA_Start_IT+0x48c>)
 800c95a:	4293      	cmp	r3, r2
 800c95c:	d054      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	4a79      	ldr	r2, [pc, #484]	@ (800cb48 <HAL_DMA_Start_IT+0x490>)
 800c964:	4293      	cmp	r3, r2
 800c966:	d04f      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	4a77      	ldr	r2, [pc, #476]	@ (800cb4c <HAL_DMA_Start_IT+0x494>)
 800c96e:	4293      	cmp	r3, r2
 800c970:	d04a      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	4a76      	ldr	r2, [pc, #472]	@ (800cb50 <HAL_DMA_Start_IT+0x498>)
 800c978:	4293      	cmp	r3, r2
 800c97a:	d045      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	4a74      	ldr	r2, [pc, #464]	@ (800cb54 <HAL_DMA_Start_IT+0x49c>)
 800c982:	4293      	cmp	r3, r2
 800c984:	d040      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	4a73      	ldr	r2, [pc, #460]	@ (800cb58 <HAL_DMA_Start_IT+0x4a0>)
 800c98c:	4293      	cmp	r3, r2
 800c98e:	d03b      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	4a71      	ldr	r2, [pc, #452]	@ (800cb5c <HAL_DMA_Start_IT+0x4a4>)
 800c996:	4293      	cmp	r3, r2
 800c998:	d036      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	4a70      	ldr	r2, [pc, #448]	@ (800cb60 <HAL_DMA_Start_IT+0x4a8>)
 800c9a0:	4293      	cmp	r3, r2
 800c9a2:	d031      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	4a6e      	ldr	r2, [pc, #440]	@ (800cb64 <HAL_DMA_Start_IT+0x4ac>)
 800c9aa:	4293      	cmp	r3, r2
 800c9ac:	d02c      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	4a6d      	ldr	r2, [pc, #436]	@ (800cb68 <HAL_DMA_Start_IT+0x4b0>)
 800c9b4:	4293      	cmp	r3, r2
 800c9b6:	d027      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	4a6b      	ldr	r2, [pc, #428]	@ (800cb6c <HAL_DMA_Start_IT+0x4b4>)
 800c9be:	4293      	cmp	r3, r2
 800c9c0:	d022      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	4a6a      	ldr	r2, [pc, #424]	@ (800cb70 <HAL_DMA_Start_IT+0x4b8>)
 800c9c8:	4293      	cmp	r3, r2
 800c9ca:	d01d      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	4a68      	ldr	r2, [pc, #416]	@ (800cb74 <HAL_DMA_Start_IT+0x4bc>)
 800c9d2:	4293      	cmp	r3, r2
 800c9d4:	d018      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	4a67      	ldr	r2, [pc, #412]	@ (800cb78 <HAL_DMA_Start_IT+0x4c0>)
 800c9dc:	4293      	cmp	r3, r2
 800c9de:	d013      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	4a65      	ldr	r2, [pc, #404]	@ (800cb7c <HAL_DMA_Start_IT+0x4c4>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d00e      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	4a64      	ldr	r2, [pc, #400]	@ (800cb80 <HAL_DMA_Start_IT+0x4c8>)
 800c9f0:	4293      	cmp	r3, r2
 800c9f2:	d009      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	4a62      	ldr	r2, [pc, #392]	@ (800cb84 <HAL_DMA_Start_IT+0x4cc>)
 800c9fa:	4293      	cmp	r3, r2
 800c9fc:	d004      	beq.n	800ca08 <HAL_DMA_Start_IT+0x350>
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	4a61      	ldr	r2, [pc, #388]	@ (800cb88 <HAL_DMA_Start_IT+0x4d0>)
 800ca04:	4293      	cmp	r3, r2
 800ca06:	d101      	bne.n	800ca0c <HAL_DMA_Start_IT+0x354>
 800ca08:	2301      	movs	r3, #1
 800ca0a:	e000      	b.n	800ca0e <HAL_DMA_Start_IT+0x356>
 800ca0c:	2300      	movs	r3, #0
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d01a      	beq.n	800ca48 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d007      	beq.n	800ca30 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca24:	681a      	ldr	r2, [r3, #0]
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca2a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ca2e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d007      	beq.n	800ca48 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca3c:	681a      	ldr	r2, [r3, #0]
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ca46:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	4a37      	ldr	r2, [pc, #220]	@ (800cb2c <HAL_DMA_Start_IT+0x474>)
 800ca4e:	4293      	cmp	r3, r2
 800ca50:	d04a      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	4a36      	ldr	r2, [pc, #216]	@ (800cb30 <HAL_DMA_Start_IT+0x478>)
 800ca58:	4293      	cmp	r3, r2
 800ca5a:	d045      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	4a34      	ldr	r2, [pc, #208]	@ (800cb34 <HAL_DMA_Start_IT+0x47c>)
 800ca62:	4293      	cmp	r3, r2
 800ca64:	d040      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	4a33      	ldr	r2, [pc, #204]	@ (800cb38 <HAL_DMA_Start_IT+0x480>)
 800ca6c:	4293      	cmp	r3, r2
 800ca6e:	d03b      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	4a31      	ldr	r2, [pc, #196]	@ (800cb3c <HAL_DMA_Start_IT+0x484>)
 800ca76:	4293      	cmp	r3, r2
 800ca78:	d036      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	4a30      	ldr	r2, [pc, #192]	@ (800cb40 <HAL_DMA_Start_IT+0x488>)
 800ca80:	4293      	cmp	r3, r2
 800ca82:	d031      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	4a2e      	ldr	r2, [pc, #184]	@ (800cb44 <HAL_DMA_Start_IT+0x48c>)
 800ca8a:	4293      	cmp	r3, r2
 800ca8c:	d02c      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	4a2d      	ldr	r2, [pc, #180]	@ (800cb48 <HAL_DMA_Start_IT+0x490>)
 800ca94:	4293      	cmp	r3, r2
 800ca96:	d027      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	4a2b      	ldr	r2, [pc, #172]	@ (800cb4c <HAL_DMA_Start_IT+0x494>)
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	d022      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	4a2a      	ldr	r2, [pc, #168]	@ (800cb50 <HAL_DMA_Start_IT+0x498>)
 800caa8:	4293      	cmp	r3, r2
 800caaa:	d01d      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	4a28      	ldr	r2, [pc, #160]	@ (800cb54 <HAL_DMA_Start_IT+0x49c>)
 800cab2:	4293      	cmp	r3, r2
 800cab4:	d018      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4a27      	ldr	r2, [pc, #156]	@ (800cb58 <HAL_DMA_Start_IT+0x4a0>)
 800cabc:	4293      	cmp	r3, r2
 800cabe:	d013      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	4a25      	ldr	r2, [pc, #148]	@ (800cb5c <HAL_DMA_Start_IT+0x4a4>)
 800cac6:	4293      	cmp	r3, r2
 800cac8:	d00e      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	4a24      	ldr	r2, [pc, #144]	@ (800cb60 <HAL_DMA_Start_IT+0x4a8>)
 800cad0:	4293      	cmp	r3, r2
 800cad2:	d009      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	4a22      	ldr	r2, [pc, #136]	@ (800cb64 <HAL_DMA_Start_IT+0x4ac>)
 800cada:	4293      	cmp	r3, r2
 800cadc:	d004      	beq.n	800cae8 <HAL_DMA_Start_IT+0x430>
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	4a21      	ldr	r2, [pc, #132]	@ (800cb68 <HAL_DMA_Start_IT+0x4b0>)
 800cae4:	4293      	cmp	r3, r2
 800cae6:	d108      	bne.n	800cafa <HAL_DMA_Start_IT+0x442>
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	681a      	ldr	r2, [r3, #0]
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	f042 0201 	orr.w	r2, r2, #1
 800caf6:	601a      	str	r2, [r3, #0]
 800caf8:	e012      	b.n	800cb20 <HAL_DMA_Start_IT+0x468>
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	681a      	ldr	r2, [r3, #0]
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	f042 0201 	orr.w	r2, r2, #1
 800cb08:	601a      	str	r2, [r3, #0]
 800cb0a:	e009      	b.n	800cb20 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cb12:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	2200      	movs	r2, #0
 800cb18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800cb1c:	2301      	movs	r3, #1
 800cb1e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800cb20:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb22:	4618      	mov	r0, r3
 800cb24:	3718      	adds	r7, #24
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}
 800cb2a:	bf00      	nop
 800cb2c:	40020010 	.word	0x40020010
 800cb30:	40020028 	.word	0x40020028
 800cb34:	40020040 	.word	0x40020040
 800cb38:	40020058 	.word	0x40020058
 800cb3c:	40020070 	.word	0x40020070
 800cb40:	40020088 	.word	0x40020088
 800cb44:	400200a0 	.word	0x400200a0
 800cb48:	400200b8 	.word	0x400200b8
 800cb4c:	40020410 	.word	0x40020410
 800cb50:	40020428 	.word	0x40020428
 800cb54:	40020440 	.word	0x40020440
 800cb58:	40020458 	.word	0x40020458
 800cb5c:	40020470 	.word	0x40020470
 800cb60:	40020488 	.word	0x40020488
 800cb64:	400204a0 	.word	0x400204a0
 800cb68:	400204b8 	.word	0x400204b8
 800cb6c:	58025408 	.word	0x58025408
 800cb70:	5802541c 	.word	0x5802541c
 800cb74:	58025430 	.word	0x58025430
 800cb78:	58025444 	.word	0x58025444
 800cb7c:	58025458 	.word	0x58025458
 800cb80:	5802546c 	.word	0x5802546c
 800cb84:	58025480 	.word	0x58025480
 800cb88:	58025494 	.word	0x58025494

0800cb8c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b084      	sub	sp, #16
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d101      	bne.n	800cb9e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800cb9a:	2301      	movs	r3, #1
 800cb9c:	e237      	b.n	800d00e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800cba4:	b2db      	uxtb	r3, r3
 800cba6:	2b02      	cmp	r3, #2
 800cba8:	d004      	beq.n	800cbb4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	2280      	movs	r2, #128	@ 0x80
 800cbae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800cbb0:	2301      	movs	r3, #1
 800cbb2:	e22c      	b.n	800d00e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	4a5c      	ldr	r2, [pc, #368]	@ (800cd2c <HAL_DMA_Abort_IT+0x1a0>)
 800cbba:	4293      	cmp	r3, r2
 800cbbc:	d04a      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	4a5b      	ldr	r2, [pc, #364]	@ (800cd30 <HAL_DMA_Abort_IT+0x1a4>)
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	d045      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	4a59      	ldr	r2, [pc, #356]	@ (800cd34 <HAL_DMA_Abort_IT+0x1a8>)
 800cbce:	4293      	cmp	r3, r2
 800cbd0:	d040      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	4a58      	ldr	r2, [pc, #352]	@ (800cd38 <HAL_DMA_Abort_IT+0x1ac>)
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	d03b      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	4a56      	ldr	r2, [pc, #344]	@ (800cd3c <HAL_DMA_Abort_IT+0x1b0>)
 800cbe2:	4293      	cmp	r3, r2
 800cbe4:	d036      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	4a55      	ldr	r2, [pc, #340]	@ (800cd40 <HAL_DMA_Abort_IT+0x1b4>)
 800cbec:	4293      	cmp	r3, r2
 800cbee:	d031      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	4a53      	ldr	r2, [pc, #332]	@ (800cd44 <HAL_DMA_Abort_IT+0x1b8>)
 800cbf6:	4293      	cmp	r3, r2
 800cbf8:	d02c      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	4a52      	ldr	r2, [pc, #328]	@ (800cd48 <HAL_DMA_Abort_IT+0x1bc>)
 800cc00:	4293      	cmp	r3, r2
 800cc02:	d027      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	4a50      	ldr	r2, [pc, #320]	@ (800cd4c <HAL_DMA_Abort_IT+0x1c0>)
 800cc0a:	4293      	cmp	r3, r2
 800cc0c:	d022      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	4a4f      	ldr	r2, [pc, #316]	@ (800cd50 <HAL_DMA_Abort_IT+0x1c4>)
 800cc14:	4293      	cmp	r3, r2
 800cc16:	d01d      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	4a4d      	ldr	r2, [pc, #308]	@ (800cd54 <HAL_DMA_Abort_IT+0x1c8>)
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d018      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	4a4c      	ldr	r2, [pc, #304]	@ (800cd58 <HAL_DMA_Abort_IT+0x1cc>)
 800cc28:	4293      	cmp	r3, r2
 800cc2a:	d013      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	4a4a      	ldr	r2, [pc, #296]	@ (800cd5c <HAL_DMA_Abort_IT+0x1d0>)
 800cc32:	4293      	cmp	r3, r2
 800cc34:	d00e      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	4a49      	ldr	r2, [pc, #292]	@ (800cd60 <HAL_DMA_Abort_IT+0x1d4>)
 800cc3c:	4293      	cmp	r3, r2
 800cc3e:	d009      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	4a47      	ldr	r2, [pc, #284]	@ (800cd64 <HAL_DMA_Abort_IT+0x1d8>)
 800cc46:	4293      	cmp	r3, r2
 800cc48:	d004      	beq.n	800cc54 <HAL_DMA_Abort_IT+0xc8>
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	4a46      	ldr	r2, [pc, #280]	@ (800cd68 <HAL_DMA_Abort_IT+0x1dc>)
 800cc50:	4293      	cmp	r3, r2
 800cc52:	d101      	bne.n	800cc58 <HAL_DMA_Abort_IT+0xcc>
 800cc54:	2301      	movs	r3, #1
 800cc56:	e000      	b.n	800cc5a <HAL_DMA_Abort_IT+0xce>
 800cc58:	2300      	movs	r3, #0
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	f000 8086 	beq.w	800cd6c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2204      	movs	r2, #4
 800cc64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	4a2f      	ldr	r2, [pc, #188]	@ (800cd2c <HAL_DMA_Abort_IT+0x1a0>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d04a      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	4a2e      	ldr	r2, [pc, #184]	@ (800cd30 <HAL_DMA_Abort_IT+0x1a4>)
 800cc78:	4293      	cmp	r3, r2
 800cc7a:	d045      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	4a2c      	ldr	r2, [pc, #176]	@ (800cd34 <HAL_DMA_Abort_IT+0x1a8>)
 800cc82:	4293      	cmp	r3, r2
 800cc84:	d040      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	4a2b      	ldr	r2, [pc, #172]	@ (800cd38 <HAL_DMA_Abort_IT+0x1ac>)
 800cc8c:	4293      	cmp	r3, r2
 800cc8e:	d03b      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	4a29      	ldr	r2, [pc, #164]	@ (800cd3c <HAL_DMA_Abort_IT+0x1b0>)
 800cc96:	4293      	cmp	r3, r2
 800cc98:	d036      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	4a28      	ldr	r2, [pc, #160]	@ (800cd40 <HAL_DMA_Abort_IT+0x1b4>)
 800cca0:	4293      	cmp	r3, r2
 800cca2:	d031      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	4a26      	ldr	r2, [pc, #152]	@ (800cd44 <HAL_DMA_Abort_IT+0x1b8>)
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	d02c      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	4a25      	ldr	r2, [pc, #148]	@ (800cd48 <HAL_DMA_Abort_IT+0x1bc>)
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	d027      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	4a23      	ldr	r2, [pc, #140]	@ (800cd4c <HAL_DMA_Abort_IT+0x1c0>)
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	d022      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	4a22      	ldr	r2, [pc, #136]	@ (800cd50 <HAL_DMA_Abort_IT+0x1c4>)
 800ccc8:	4293      	cmp	r3, r2
 800ccca:	d01d      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	4a20      	ldr	r2, [pc, #128]	@ (800cd54 <HAL_DMA_Abort_IT+0x1c8>)
 800ccd2:	4293      	cmp	r3, r2
 800ccd4:	d018      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	4a1f      	ldr	r2, [pc, #124]	@ (800cd58 <HAL_DMA_Abort_IT+0x1cc>)
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	d013      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	4a1d      	ldr	r2, [pc, #116]	@ (800cd5c <HAL_DMA_Abort_IT+0x1d0>)
 800cce6:	4293      	cmp	r3, r2
 800cce8:	d00e      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	4a1c      	ldr	r2, [pc, #112]	@ (800cd60 <HAL_DMA_Abort_IT+0x1d4>)
 800ccf0:	4293      	cmp	r3, r2
 800ccf2:	d009      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	4a1a      	ldr	r2, [pc, #104]	@ (800cd64 <HAL_DMA_Abort_IT+0x1d8>)
 800ccfa:	4293      	cmp	r3, r2
 800ccfc:	d004      	beq.n	800cd08 <HAL_DMA_Abort_IT+0x17c>
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	4a19      	ldr	r2, [pc, #100]	@ (800cd68 <HAL_DMA_Abort_IT+0x1dc>)
 800cd04:	4293      	cmp	r3, r2
 800cd06:	d108      	bne.n	800cd1a <HAL_DMA_Abort_IT+0x18e>
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	681a      	ldr	r2, [r3, #0]
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	f022 0201 	bic.w	r2, r2, #1
 800cd16:	601a      	str	r2, [r3, #0]
 800cd18:	e178      	b.n	800d00c <HAL_DMA_Abort_IT+0x480>
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	681a      	ldr	r2, [r3, #0]
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	f022 0201 	bic.w	r2, r2, #1
 800cd28:	601a      	str	r2, [r3, #0]
 800cd2a:	e16f      	b.n	800d00c <HAL_DMA_Abort_IT+0x480>
 800cd2c:	40020010 	.word	0x40020010
 800cd30:	40020028 	.word	0x40020028
 800cd34:	40020040 	.word	0x40020040
 800cd38:	40020058 	.word	0x40020058
 800cd3c:	40020070 	.word	0x40020070
 800cd40:	40020088 	.word	0x40020088
 800cd44:	400200a0 	.word	0x400200a0
 800cd48:	400200b8 	.word	0x400200b8
 800cd4c:	40020410 	.word	0x40020410
 800cd50:	40020428 	.word	0x40020428
 800cd54:	40020440 	.word	0x40020440
 800cd58:	40020458 	.word	0x40020458
 800cd5c:	40020470 	.word	0x40020470
 800cd60:	40020488 	.word	0x40020488
 800cd64:	400204a0 	.word	0x400204a0
 800cd68:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	681a      	ldr	r2, [r3, #0]
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	f022 020e 	bic.w	r2, r2, #14
 800cd7a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	4a6c      	ldr	r2, [pc, #432]	@ (800cf34 <HAL_DMA_Abort_IT+0x3a8>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d04a      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	4a6b      	ldr	r2, [pc, #428]	@ (800cf38 <HAL_DMA_Abort_IT+0x3ac>)
 800cd8c:	4293      	cmp	r3, r2
 800cd8e:	d045      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	4a69      	ldr	r2, [pc, #420]	@ (800cf3c <HAL_DMA_Abort_IT+0x3b0>)
 800cd96:	4293      	cmp	r3, r2
 800cd98:	d040      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	4a68      	ldr	r2, [pc, #416]	@ (800cf40 <HAL_DMA_Abort_IT+0x3b4>)
 800cda0:	4293      	cmp	r3, r2
 800cda2:	d03b      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	4a66      	ldr	r2, [pc, #408]	@ (800cf44 <HAL_DMA_Abort_IT+0x3b8>)
 800cdaa:	4293      	cmp	r3, r2
 800cdac:	d036      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	4a65      	ldr	r2, [pc, #404]	@ (800cf48 <HAL_DMA_Abort_IT+0x3bc>)
 800cdb4:	4293      	cmp	r3, r2
 800cdb6:	d031      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	4a63      	ldr	r2, [pc, #396]	@ (800cf4c <HAL_DMA_Abort_IT+0x3c0>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d02c      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	4a62      	ldr	r2, [pc, #392]	@ (800cf50 <HAL_DMA_Abort_IT+0x3c4>)
 800cdc8:	4293      	cmp	r3, r2
 800cdca:	d027      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4a60      	ldr	r2, [pc, #384]	@ (800cf54 <HAL_DMA_Abort_IT+0x3c8>)
 800cdd2:	4293      	cmp	r3, r2
 800cdd4:	d022      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	4a5f      	ldr	r2, [pc, #380]	@ (800cf58 <HAL_DMA_Abort_IT+0x3cc>)
 800cddc:	4293      	cmp	r3, r2
 800cdde:	d01d      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	4a5d      	ldr	r2, [pc, #372]	@ (800cf5c <HAL_DMA_Abort_IT+0x3d0>)
 800cde6:	4293      	cmp	r3, r2
 800cde8:	d018      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	4a5c      	ldr	r2, [pc, #368]	@ (800cf60 <HAL_DMA_Abort_IT+0x3d4>)
 800cdf0:	4293      	cmp	r3, r2
 800cdf2:	d013      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	4a5a      	ldr	r2, [pc, #360]	@ (800cf64 <HAL_DMA_Abort_IT+0x3d8>)
 800cdfa:	4293      	cmp	r3, r2
 800cdfc:	d00e      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	4a59      	ldr	r2, [pc, #356]	@ (800cf68 <HAL_DMA_Abort_IT+0x3dc>)
 800ce04:	4293      	cmp	r3, r2
 800ce06:	d009      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	4a57      	ldr	r2, [pc, #348]	@ (800cf6c <HAL_DMA_Abort_IT+0x3e0>)
 800ce0e:	4293      	cmp	r3, r2
 800ce10:	d004      	beq.n	800ce1c <HAL_DMA_Abort_IT+0x290>
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	4a56      	ldr	r2, [pc, #344]	@ (800cf70 <HAL_DMA_Abort_IT+0x3e4>)
 800ce18:	4293      	cmp	r3, r2
 800ce1a:	d108      	bne.n	800ce2e <HAL_DMA_Abort_IT+0x2a2>
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	681a      	ldr	r2, [r3, #0]
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	f022 0201 	bic.w	r2, r2, #1
 800ce2a:	601a      	str	r2, [r3, #0]
 800ce2c:	e007      	b.n	800ce3e <HAL_DMA_Abort_IT+0x2b2>
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	681a      	ldr	r2, [r3, #0]
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	f022 0201 	bic.w	r2, r2, #1
 800ce3c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	4a3c      	ldr	r2, [pc, #240]	@ (800cf34 <HAL_DMA_Abort_IT+0x3a8>)
 800ce44:	4293      	cmp	r3, r2
 800ce46:	d072      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	4a3a      	ldr	r2, [pc, #232]	@ (800cf38 <HAL_DMA_Abort_IT+0x3ac>)
 800ce4e:	4293      	cmp	r3, r2
 800ce50:	d06d      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	4a39      	ldr	r2, [pc, #228]	@ (800cf3c <HAL_DMA_Abort_IT+0x3b0>)
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	d068      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	4a37      	ldr	r2, [pc, #220]	@ (800cf40 <HAL_DMA_Abort_IT+0x3b4>)
 800ce62:	4293      	cmp	r3, r2
 800ce64:	d063      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	4a36      	ldr	r2, [pc, #216]	@ (800cf44 <HAL_DMA_Abort_IT+0x3b8>)
 800ce6c:	4293      	cmp	r3, r2
 800ce6e:	d05e      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	4a34      	ldr	r2, [pc, #208]	@ (800cf48 <HAL_DMA_Abort_IT+0x3bc>)
 800ce76:	4293      	cmp	r3, r2
 800ce78:	d059      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	4a33      	ldr	r2, [pc, #204]	@ (800cf4c <HAL_DMA_Abort_IT+0x3c0>)
 800ce80:	4293      	cmp	r3, r2
 800ce82:	d054      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	4a31      	ldr	r2, [pc, #196]	@ (800cf50 <HAL_DMA_Abort_IT+0x3c4>)
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d04f      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	4a30      	ldr	r2, [pc, #192]	@ (800cf54 <HAL_DMA_Abort_IT+0x3c8>)
 800ce94:	4293      	cmp	r3, r2
 800ce96:	d04a      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	4a2e      	ldr	r2, [pc, #184]	@ (800cf58 <HAL_DMA_Abort_IT+0x3cc>)
 800ce9e:	4293      	cmp	r3, r2
 800cea0:	d045      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	4a2d      	ldr	r2, [pc, #180]	@ (800cf5c <HAL_DMA_Abort_IT+0x3d0>)
 800cea8:	4293      	cmp	r3, r2
 800ceaa:	d040      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	4a2b      	ldr	r2, [pc, #172]	@ (800cf60 <HAL_DMA_Abort_IT+0x3d4>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d03b      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	4a2a      	ldr	r2, [pc, #168]	@ (800cf64 <HAL_DMA_Abort_IT+0x3d8>)
 800cebc:	4293      	cmp	r3, r2
 800cebe:	d036      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4a28      	ldr	r2, [pc, #160]	@ (800cf68 <HAL_DMA_Abort_IT+0x3dc>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d031      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	4a27      	ldr	r2, [pc, #156]	@ (800cf6c <HAL_DMA_Abort_IT+0x3e0>)
 800ced0:	4293      	cmp	r3, r2
 800ced2:	d02c      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	4a25      	ldr	r2, [pc, #148]	@ (800cf70 <HAL_DMA_Abort_IT+0x3e4>)
 800ceda:	4293      	cmp	r3, r2
 800cedc:	d027      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	4a24      	ldr	r2, [pc, #144]	@ (800cf74 <HAL_DMA_Abort_IT+0x3e8>)
 800cee4:	4293      	cmp	r3, r2
 800cee6:	d022      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	4a22      	ldr	r2, [pc, #136]	@ (800cf78 <HAL_DMA_Abort_IT+0x3ec>)
 800ceee:	4293      	cmp	r3, r2
 800cef0:	d01d      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	4a21      	ldr	r2, [pc, #132]	@ (800cf7c <HAL_DMA_Abort_IT+0x3f0>)
 800cef8:	4293      	cmp	r3, r2
 800cefa:	d018      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	4a1f      	ldr	r2, [pc, #124]	@ (800cf80 <HAL_DMA_Abort_IT+0x3f4>)
 800cf02:	4293      	cmp	r3, r2
 800cf04:	d013      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	4a1e      	ldr	r2, [pc, #120]	@ (800cf84 <HAL_DMA_Abort_IT+0x3f8>)
 800cf0c:	4293      	cmp	r3, r2
 800cf0e:	d00e      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	4a1c      	ldr	r2, [pc, #112]	@ (800cf88 <HAL_DMA_Abort_IT+0x3fc>)
 800cf16:	4293      	cmp	r3, r2
 800cf18:	d009      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	4a1b      	ldr	r2, [pc, #108]	@ (800cf8c <HAL_DMA_Abort_IT+0x400>)
 800cf20:	4293      	cmp	r3, r2
 800cf22:	d004      	beq.n	800cf2e <HAL_DMA_Abort_IT+0x3a2>
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	4a19      	ldr	r2, [pc, #100]	@ (800cf90 <HAL_DMA_Abort_IT+0x404>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	d132      	bne.n	800cf94 <HAL_DMA_Abort_IT+0x408>
 800cf2e:	2301      	movs	r3, #1
 800cf30:	e031      	b.n	800cf96 <HAL_DMA_Abort_IT+0x40a>
 800cf32:	bf00      	nop
 800cf34:	40020010 	.word	0x40020010
 800cf38:	40020028 	.word	0x40020028
 800cf3c:	40020040 	.word	0x40020040
 800cf40:	40020058 	.word	0x40020058
 800cf44:	40020070 	.word	0x40020070
 800cf48:	40020088 	.word	0x40020088
 800cf4c:	400200a0 	.word	0x400200a0
 800cf50:	400200b8 	.word	0x400200b8
 800cf54:	40020410 	.word	0x40020410
 800cf58:	40020428 	.word	0x40020428
 800cf5c:	40020440 	.word	0x40020440
 800cf60:	40020458 	.word	0x40020458
 800cf64:	40020470 	.word	0x40020470
 800cf68:	40020488 	.word	0x40020488
 800cf6c:	400204a0 	.word	0x400204a0
 800cf70:	400204b8 	.word	0x400204b8
 800cf74:	58025408 	.word	0x58025408
 800cf78:	5802541c 	.word	0x5802541c
 800cf7c:	58025430 	.word	0x58025430
 800cf80:	58025444 	.word	0x58025444
 800cf84:	58025458 	.word	0x58025458
 800cf88:	5802546c 	.word	0x5802546c
 800cf8c:	58025480 	.word	0x58025480
 800cf90:	58025494 	.word	0x58025494
 800cf94:	2300      	movs	r3, #0
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d028      	beq.n	800cfec <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cf9e:	681a      	ldr	r2, [r3, #0]
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cfa4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cfa8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cfae:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cfb4:	f003 031f 	and.w	r3, r3, #31
 800cfb8:	2201      	movs	r2, #1
 800cfba:	409a      	lsls	r2, r3
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cfc4:	687a      	ldr	r2, [r7, #4]
 800cfc6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800cfc8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d00c      	beq.n	800cfec <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cfd6:	681a      	ldr	r2, [r3, #0]
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cfdc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cfe0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cfe6:	687a      	ldr	r2, [r7, #4]
 800cfe8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800cfea:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2201      	movs	r2, #1
 800cff0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2200      	movs	r2, #0
 800cff8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d000:	2b00      	cmp	r3, #0
 800d002:	d003      	beq.n	800d00c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d008:	6878      	ldr	r0, [r7, #4]
 800d00a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800d00c:	2300      	movs	r3, #0
}
 800d00e:	4618      	mov	r0, r3
 800d010:	3710      	adds	r7, #16
 800d012:	46bd      	mov	sp, r7
 800d014:	bd80      	pop	{r7, pc}
 800d016:	bf00      	nop

0800d018 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b08a      	sub	sp, #40	@ 0x28
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800d020:	2300      	movs	r3, #0
 800d022:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800d024:	4b67      	ldr	r3, [pc, #412]	@ (800d1c4 <HAL_DMA_IRQHandler+0x1ac>)
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	4a67      	ldr	r2, [pc, #412]	@ (800d1c8 <HAL_DMA_IRQHandler+0x1b0>)
 800d02a:	fba2 2303 	umull	r2, r3, r2, r3
 800d02e:	0a9b      	lsrs	r3, r3, #10
 800d030:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d036:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d03c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800d03e:	6a3b      	ldr	r3, [r7, #32]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800d044:	69fb      	ldr	r3, [r7, #28]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	4a5f      	ldr	r2, [pc, #380]	@ (800d1cc <HAL_DMA_IRQHandler+0x1b4>)
 800d050:	4293      	cmp	r3, r2
 800d052:	d04a      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	4a5d      	ldr	r2, [pc, #372]	@ (800d1d0 <HAL_DMA_IRQHandler+0x1b8>)
 800d05a:	4293      	cmp	r3, r2
 800d05c:	d045      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	4a5c      	ldr	r2, [pc, #368]	@ (800d1d4 <HAL_DMA_IRQHandler+0x1bc>)
 800d064:	4293      	cmp	r3, r2
 800d066:	d040      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	4a5a      	ldr	r2, [pc, #360]	@ (800d1d8 <HAL_DMA_IRQHandler+0x1c0>)
 800d06e:	4293      	cmp	r3, r2
 800d070:	d03b      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	4a59      	ldr	r2, [pc, #356]	@ (800d1dc <HAL_DMA_IRQHandler+0x1c4>)
 800d078:	4293      	cmp	r3, r2
 800d07a:	d036      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	4a57      	ldr	r2, [pc, #348]	@ (800d1e0 <HAL_DMA_IRQHandler+0x1c8>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d031      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	4a56      	ldr	r2, [pc, #344]	@ (800d1e4 <HAL_DMA_IRQHandler+0x1cc>)
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d02c      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	4a54      	ldr	r2, [pc, #336]	@ (800d1e8 <HAL_DMA_IRQHandler+0x1d0>)
 800d096:	4293      	cmp	r3, r2
 800d098:	d027      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	4a53      	ldr	r2, [pc, #332]	@ (800d1ec <HAL_DMA_IRQHandler+0x1d4>)
 800d0a0:	4293      	cmp	r3, r2
 800d0a2:	d022      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	4a51      	ldr	r2, [pc, #324]	@ (800d1f0 <HAL_DMA_IRQHandler+0x1d8>)
 800d0aa:	4293      	cmp	r3, r2
 800d0ac:	d01d      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	4a50      	ldr	r2, [pc, #320]	@ (800d1f4 <HAL_DMA_IRQHandler+0x1dc>)
 800d0b4:	4293      	cmp	r3, r2
 800d0b6:	d018      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	4a4e      	ldr	r2, [pc, #312]	@ (800d1f8 <HAL_DMA_IRQHandler+0x1e0>)
 800d0be:	4293      	cmp	r3, r2
 800d0c0:	d013      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	4a4d      	ldr	r2, [pc, #308]	@ (800d1fc <HAL_DMA_IRQHandler+0x1e4>)
 800d0c8:	4293      	cmp	r3, r2
 800d0ca:	d00e      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	4a4b      	ldr	r2, [pc, #300]	@ (800d200 <HAL_DMA_IRQHandler+0x1e8>)
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d009      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4a4a      	ldr	r2, [pc, #296]	@ (800d204 <HAL_DMA_IRQHandler+0x1ec>)
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d004      	beq.n	800d0ea <HAL_DMA_IRQHandler+0xd2>
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	4a48      	ldr	r2, [pc, #288]	@ (800d208 <HAL_DMA_IRQHandler+0x1f0>)
 800d0e6:	4293      	cmp	r3, r2
 800d0e8:	d101      	bne.n	800d0ee <HAL_DMA_IRQHandler+0xd6>
 800d0ea:	2301      	movs	r3, #1
 800d0ec:	e000      	b.n	800d0f0 <HAL_DMA_IRQHandler+0xd8>
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	f000 842b 	beq.w	800d94c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d0fa:	f003 031f 	and.w	r3, r3, #31
 800d0fe:	2208      	movs	r2, #8
 800d100:	409a      	lsls	r2, r3
 800d102:	69bb      	ldr	r3, [r7, #24]
 800d104:	4013      	ands	r3, r2
 800d106:	2b00      	cmp	r3, #0
 800d108:	f000 80a2 	beq.w	800d250 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	4a2e      	ldr	r2, [pc, #184]	@ (800d1cc <HAL_DMA_IRQHandler+0x1b4>)
 800d112:	4293      	cmp	r3, r2
 800d114:	d04a      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	4a2d      	ldr	r2, [pc, #180]	@ (800d1d0 <HAL_DMA_IRQHandler+0x1b8>)
 800d11c:	4293      	cmp	r3, r2
 800d11e:	d045      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	4a2b      	ldr	r2, [pc, #172]	@ (800d1d4 <HAL_DMA_IRQHandler+0x1bc>)
 800d126:	4293      	cmp	r3, r2
 800d128:	d040      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	4a2a      	ldr	r2, [pc, #168]	@ (800d1d8 <HAL_DMA_IRQHandler+0x1c0>)
 800d130:	4293      	cmp	r3, r2
 800d132:	d03b      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	4a28      	ldr	r2, [pc, #160]	@ (800d1dc <HAL_DMA_IRQHandler+0x1c4>)
 800d13a:	4293      	cmp	r3, r2
 800d13c:	d036      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	4a27      	ldr	r2, [pc, #156]	@ (800d1e0 <HAL_DMA_IRQHandler+0x1c8>)
 800d144:	4293      	cmp	r3, r2
 800d146:	d031      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	4a25      	ldr	r2, [pc, #148]	@ (800d1e4 <HAL_DMA_IRQHandler+0x1cc>)
 800d14e:	4293      	cmp	r3, r2
 800d150:	d02c      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	4a24      	ldr	r2, [pc, #144]	@ (800d1e8 <HAL_DMA_IRQHandler+0x1d0>)
 800d158:	4293      	cmp	r3, r2
 800d15a:	d027      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	4a22      	ldr	r2, [pc, #136]	@ (800d1ec <HAL_DMA_IRQHandler+0x1d4>)
 800d162:	4293      	cmp	r3, r2
 800d164:	d022      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	4a21      	ldr	r2, [pc, #132]	@ (800d1f0 <HAL_DMA_IRQHandler+0x1d8>)
 800d16c:	4293      	cmp	r3, r2
 800d16e:	d01d      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	4a1f      	ldr	r2, [pc, #124]	@ (800d1f4 <HAL_DMA_IRQHandler+0x1dc>)
 800d176:	4293      	cmp	r3, r2
 800d178:	d018      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	4a1e      	ldr	r2, [pc, #120]	@ (800d1f8 <HAL_DMA_IRQHandler+0x1e0>)
 800d180:	4293      	cmp	r3, r2
 800d182:	d013      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	4a1c      	ldr	r2, [pc, #112]	@ (800d1fc <HAL_DMA_IRQHandler+0x1e4>)
 800d18a:	4293      	cmp	r3, r2
 800d18c:	d00e      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	4a1b      	ldr	r2, [pc, #108]	@ (800d200 <HAL_DMA_IRQHandler+0x1e8>)
 800d194:	4293      	cmp	r3, r2
 800d196:	d009      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	4a19      	ldr	r2, [pc, #100]	@ (800d204 <HAL_DMA_IRQHandler+0x1ec>)
 800d19e:	4293      	cmp	r3, r2
 800d1a0:	d004      	beq.n	800d1ac <HAL_DMA_IRQHandler+0x194>
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	4a18      	ldr	r2, [pc, #96]	@ (800d208 <HAL_DMA_IRQHandler+0x1f0>)
 800d1a8:	4293      	cmp	r3, r2
 800d1aa:	d12f      	bne.n	800d20c <HAL_DMA_IRQHandler+0x1f4>
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	f003 0304 	and.w	r3, r3, #4
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	bf14      	ite	ne
 800d1ba:	2301      	movne	r3, #1
 800d1bc:	2300      	moveq	r3, #0
 800d1be:	b2db      	uxtb	r3, r3
 800d1c0:	e02e      	b.n	800d220 <HAL_DMA_IRQHandler+0x208>
 800d1c2:	bf00      	nop
 800d1c4:	24000000 	.word	0x24000000
 800d1c8:	1b4e81b5 	.word	0x1b4e81b5
 800d1cc:	40020010 	.word	0x40020010
 800d1d0:	40020028 	.word	0x40020028
 800d1d4:	40020040 	.word	0x40020040
 800d1d8:	40020058 	.word	0x40020058
 800d1dc:	40020070 	.word	0x40020070
 800d1e0:	40020088 	.word	0x40020088
 800d1e4:	400200a0 	.word	0x400200a0
 800d1e8:	400200b8 	.word	0x400200b8
 800d1ec:	40020410 	.word	0x40020410
 800d1f0:	40020428 	.word	0x40020428
 800d1f4:	40020440 	.word	0x40020440
 800d1f8:	40020458 	.word	0x40020458
 800d1fc:	40020470 	.word	0x40020470
 800d200:	40020488 	.word	0x40020488
 800d204:	400204a0 	.word	0x400204a0
 800d208:	400204b8 	.word	0x400204b8
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f003 0308 	and.w	r3, r3, #8
 800d216:	2b00      	cmp	r3, #0
 800d218:	bf14      	ite	ne
 800d21a:	2301      	movne	r3, #1
 800d21c:	2300      	moveq	r3, #0
 800d21e:	b2db      	uxtb	r3, r3
 800d220:	2b00      	cmp	r3, #0
 800d222:	d015      	beq.n	800d250 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	681a      	ldr	r2, [r3, #0]
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	f022 0204 	bic.w	r2, r2, #4
 800d232:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d238:	f003 031f 	and.w	r3, r3, #31
 800d23c:	2208      	movs	r2, #8
 800d23e:	409a      	lsls	r2, r3
 800d240:	6a3b      	ldr	r3, [r7, #32]
 800d242:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d248:	f043 0201 	orr.w	r2, r3, #1
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d254:	f003 031f 	and.w	r3, r3, #31
 800d258:	69ba      	ldr	r2, [r7, #24]
 800d25a:	fa22 f303 	lsr.w	r3, r2, r3
 800d25e:	f003 0301 	and.w	r3, r3, #1
 800d262:	2b00      	cmp	r3, #0
 800d264:	d06e      	beq.n	800d344 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	4a69      	ldr	r2, [pc, #420]	@ (800d410 <HAL_DMA_IRQHandler+0x3f8>)
 800d26c:	4293      	cmp	r3, r2
 800d26e:	d04a      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	4a67      	ldr	r2, [pc, #412]	@ (800d414 <HAL_DMA_IRQHandler+0x3fc>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d045      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	4a66      	ldr	r2, [pc, #408]	@ (800d418 <HAL_DMA_IRQHandler+0x400>)
 800d280:	4293      	cmp	r3, r2
 800d282:	d040      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	4a64      	ldr	r2, [pc, #400]	@ (800d41c <HAL_DMA_IRQHandler+0x404>)
 800d28a:	4293      	cmp	r3, r2
 800d28c:	d03b      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	4a63      	ldr	r2, [pc, #396]	@ (800d420 <HAL_DMA_IRQHandler+0x408>)
 800d294:	4293      	cmp	r3, r2
 800d296:	d036      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	4a61      	ldr	r2, [pc, #388]	@ (800d424 <HAL_DMA_IRQHandler+0x40c>)
 800d29e:	4293      	cmp	r3, r2
 800d2a0:	d031      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	4a60      	ldr	r2, [pc, #384]	@ (800d428 <HAL_DMA_IRQHandler+0x410>)
 800d2a8:	4293      	cmp	r3, r2
 800d2aa:	d02c      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	4a5e      	ldr	r2, [pc, #376]	@ (800d42c <HAL_DMA_IRQHandler+0x414>)
 800d2b2:	4293      	cmp	r3, r2
 800d2b4:	d027      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	4a5d      	ldr	r2, [pc, #372]	@ (800d430 <HAL_DMA_IRQHandler+0x418>)
 800d2bc:	4293      	cmp	r3, r2
 800d2be:	d022      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	4a5b      	ldr	r2, [pc, #364]	@ (800d434 <HAL_DMA_IRQHandler+0x41c>)
 800d2c6:	4293      	cmp	r3, r2
 800d2c8:	d01d      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	4a5a      	ldr	r2, [pc, #360]	@ (800d438 <HAL_DMA_IRQHandler+0x420>)
 800d2d0:	4293      	cmp	r3, r2
 800d2d2:	d018      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	4a58      	ldr	r2, [pc, #352]	@ (800d43c <HAL_DMA_IRQHandler+0x424>)
 800d2da:	4293      	cmp	r3, r2
 800d2dc:	d013      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	4a57      	ldr	r2, [pc, #348]	@ (800d440 <HAL_DMA_IRQHandler+0x428>)
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	d00e      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	4a55      	ldr	r2, [pc, #340]	@ (800d444 <HAL_DMA_IRQHandler+0x42c>)
 800d2ee:	4293      	cmp	r3, r2
 800d2f0:	d009      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	4a54      	ldr	r2, [pc, #336]	@ (800d448 <HAL_DMA_IRQHandler+0x430>)
 800d2f8:	4293      	cmp	r3, r2
 800d2fa:	d004      	beq.n	800d306 <HAL_DMA_IRQHandler+0x2ee>
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	4a52      	ldr	r2, [pc, #328]	@ (800d44c <HAL_DMA_IRQHandler+0x434>)
 800d302:	4293      	cmp	r3, r2
 800d304:	d10a      	bne.n	800d31c <HAL_DMA_IRQHandler+0x304>
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	695b      	ldr	r3, [r3, #20]
 800d30c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d310:	2b00      	cmp	r3, #0
 800d312:	bf14      	ite	ne
 800d314:	2301      	movne	r3, #1
 800d316:	2300      	moveq	r3, #0
 800d318:	b2db      	uxtb	r3, r3
 800d31a:	e003      	b.n	800d324 <HAL_DMA_IRQHandler+0x30c>
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	2300      	movs	r3, #0
 800d324:	2b00      	cmp	r3, #0
 800d326:	d00d      	beq.n	800d344 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d32c:	f003 031f 	and.w	r3, r3, #31
 800d330:	2201      	movs	r2, #1
 800d332:	409a      	lsls	r2, r3
 800d334:	6a3b      	ldr	r3, [r7, #32]
 800d336:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d33c:	f043 0202 	orr.w	r2, r3, #2
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d348:	f003 031f 	and.w	r3, r3, #31
 800d34c:	2204      	movs	r2, #4
 800d34e:	409a      	lsls	r2, r3
 800d350:	69bb      	ldr	r3, [r7, #24]
 800d352:	4013      	ands	r3, r2
 800d354:	2b00      	cmp	r3, #0
 800d356:	f000 808f 	beq.w	800d478 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	4a2c      	ldr	r2, [pc, #176]	@ (800d410 <HAL_DMA_IRQHandler+0x3f8>)
 800d360:	4293      	cmp	r3, r2
 800d362:	d04a      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	4a2a      	ldr	r2, [pc, #168]	@ (800d414 <HAL_DMA_IRQHandler+0x3fc>)
 800d36a:	4293      	cmp	r3, r2
 800d36c:	d045      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	4a29      	ldr	r2, [pc, #164]	@ (800d418 <HAL_DMA_IRQHandler+0x400>)
 800d374:	4293      	cmp	r3, r2
 800d376:	d040      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	4a27      	ldr	r2, [pc, #156]	@ (800d41c <HAL_DMA_IRQHandler+0x404>)
 800d37e:	4293      	cmp	r3, r2
 800d380:	d03b      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	4a26      	ldr	r2, [pc, #152]	@ (800d420 <HAL_DMA_IRQHandler+0x408>)
 800d388:	4293      	cmp	r3, r2
 800d38a:	d036      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	4a24      	ldr	r2, [pc, #144]	@ (800d424 <HAL_DMA_IRQHandler+0x40c>)
 800d392:	4293      	cmp	r3, r2
 800d394:	d031      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	4a23      	ldr	r2, [pc, #140]	@ (800d428 <HAL_DMA_IRQHandler+0x410>)
 800d39c:	4293      	cmp	r3, r2
 800d39e:	d02c      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	4a21      	ldr	r2, [pc, #132]	@ (800d42c <HAL_DMA_IRQHandler+0x414>)
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d027      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	4a20      	ldr	r2, [pc, #128]	@ (800d430 <HAL_DMA_IRQHandler+0x418>)
 800d3b0:	4293      	cmp	r3, r2
 800d3b2:	d022      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	4a1e      	ldr	r2, [pc, #120]	@ (800d434 <HAL_DMA_IRQHandler+0x41c>)
 800d3ba:	4293      	cmp	r3, r2
 800d3bc:	d01d      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	4a1d      	ldr	r2, [pc, #116]	@ (800d438 <HAL_DMA_IRQHandler+0x420>)
 800d3c4:	4293      	cmp	r3, r2
 800d3c6:	d018      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	4a1b      	ldr	r2, [pc, #108]	@ (800d43c <HAL_DMA_IRQHandler+0x424>)
 800d3ce:	4293      	cmp	r3, r2
 800d3d0:	d013      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	4a1a      	ldr	r2, [pc, #104]	@ (800d440 <HAL_DMA_IRQHandler+0x428>)
 800d3d8:	4293      	cmp	r3, r2
 800d3da:	d00e      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	4a18      	ldr	r2, [pc, #96]	@ (800d444 <HAL_DMA_IRQHandler+0x42c>)
 800d3e2:	4293      	cmp	r3, r2
 800d3e4:	d009      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	4a17      	ldr	r2, [pc, #92]	@ (800d448 <HAL_DMA_IRQHandler+0x430>)
 800d3ec:	4293      	cmp	r3, r2
 800d3ee:	d004      	beq.n	800d3fa <HAL_DMA_IRQHandler+0x3e2>
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	4a15      	ldr	r2, [pc, #84]	@ (800d44c <HAL_DMA_IRQHandler+0x434>)
 800d3f6:	4293      	cmp	r3, r2
 800d3f8:	d12a      	bne.n	800d450 <HAL_DMA_IRQHandler+0x438>
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	f003 0302 	and.w	r3, r3, #2
 800d404:	2b00      	cmp	r3, #0
 800d406:	bf14      	ite	ne
 800d408:	2301      	movne	r3, #1
 800d40a:	2300      	moveq	r3, #0
 800d40c:	b2db      	uxtb	r3, r3
 800d40e:	e023      	b.n	800d458 <HAL_DMA_IRQHandler+0x440>
 800d410:	40020010 	.word	0x40020010
 800d414:	40020028 	.word	0x40020028
 800d418:	40020040 	.word	0x40020040
 800d41c:	40020058 	.word	0x40020058
 800d420:	40020070 	.word	0x40020070
 800d424:	40020088 	.word	0x40020088
 800d428:	400200a0 	.word	0x400200a0
 800d42c:	400200b8 	.word	0x400200b8
 800d430:	40020410 	.word	0x40020410
 800d434:	40020428 	.word	0x40020428
 800d438:	40020440 	.word	0x40020440
 800d43c:	40020458 	.word	0x40020458
 800d440:	40020470 	.word	0x40020470
 800d444:	40020488 	.word	0x40020488
 800d448:	400204a0 	.word	0x400204a0
 800d44c:	400204b8 	.word	0x400204b8
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	2300      	movs	r3, #0
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d00d      	beq.n	800d478 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d460:	f003 031f 	and.w	r3, r3, #31
 800d464:	2204      	movs	r2, #4
 800d466:	409a      	lsls	r2, r3
 800d468:	6a3b      	ldr	r3, [r7, #32]
 800d46a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d470:	f043 0204 	orr.w	r2, r3, #4
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d47c:	f003 031f 	and.w	r3, r3, #31
 800d480:	2210      	movs	r2, #16
 800d482:	409a      	lsls	r2, r3
 800d484:	69bb      	ldr	r3, [r7, #24]
 800d486:	4013      	ands	r3, r2
 800d488:	2b00      	cmp	r3, #0
 800d48a:	f000 80a6 	beq.w	800d5da <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	4a85      	ldr	r2, [pc, #532]	@ (800d6a8 <HAL_DMA_IRQHandler+0x690>)
 800d494:	4293      	cmp	r3, r2
 800d496:	d04a      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	4a83      	ldr	r2, [pc, #524]	@ (800d6ac <HAL_DMA_IRQHandler+0x694>)
 800d49e:	4293      	cmp	r3, r2
 800d4a0:	d045      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	4a82      	ldr	r2, [pc, #520]	@ (800d6b0 <HAL_DMA_IRQHandler+0x698>)
 800d4a8:	4293      	cmp	r3, r2
 800d4aa:	d040      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	4a80      	ldr	r2, [pc, #512]	@ (800d6b4 <HAL_DMA_IRQHandler+0x69c>)
 800d4b2:	4293      	cmp	r3, r2
 800d4b4:	d03b      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	4a7f      	ldr	r2, [pc, #508]	@ (800d6b8 <HAL_DMA_IRQHandler+0x6a0>)
 800d4bc:	4293      	cmp	r3, r2
 800d4be:	d036      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	4a7d      	ldr	r2, [pc, #500]	@ (800d6bc <HAL_DMA_IRQHandler+0x6a4>)
 800d4c6:	4293      	cmp	r3, r2
 800d4c8:	d031      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	4a7c      	ldr	r2, [pc, #496]	@ (800d6c0 <HAL_DMA_IRQHandler+0x6a8>)
 800d4d0:	4293      	cmp	r3, r2
 800d4d2:	d02c      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	4a7a      	ldr	r2, [pc, #488]	@ (800d6c4 <HAL_DMA_IRQHandler+0x6ac>)
 800d4da:	4293      	cmp	r3, r2
 800d4dc:	d027      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	4a79      	ldr	r2, [pc, #484]	@ (800d6c8 <HAL_DMA_IRQHandler+0x6b0>)
 800d4e4:	4293      	cmp	r3, r2
 800d4e6:	d022      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	4a77      	ldr	r2, [pc, #476]	@ (800d6cc <HAL_DMA_IRQHandler+0x6b4>)
 800d4ee:	4293      	cmp	r3, r2
 800d4f0:	d01d      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	4a76      	ldr	r2, [pc, #472]	@ (800d6d0 <HAL_DMA_IRQHandler+0x6b8>)
 800d4f8:	4293      	cmp	r3, r2
 800d4fa:	d018      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	4a74      	ldr	r2, [pc, #464]	@ (800d6d4 <HAL_DMA_IRQHandler+0x6bc>)
 800d502:	4293      	cmp	r3, r2
 800d504:	d013      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	4a73      	ldr	r2, [pc, #460]	@ (800d6d8 <HAL_DMA_IRQHandler+0x6c0>)
 800d50c:	4293      	cmp	r3, r2
 800d50e:	d00e      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	4a71      	ldr	r2, [pc, #452]	@ (800d6dc <HAL_DMA_IRQHandler+0x6c4>)
 800d516:	4293      	cmp	r3, r2
 800d518:	d009      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	4a70      	ldr	r2, [pc, #448]	@ (800d6e0 <HAL_DMA_IRQHandler+0x6c8>)
 800d520:	4293      	cmp	r3, r2
 800d522:	d004      	beq.n	800d52e <HAL_DMA_IRQHandler+0x516>
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	4a6e      	ldr	r2, [pc, #440]	@ (800d6e4 <HAL_DMA_IRQHandler+0x6cc>)
 800d52a:	4293      	cmp	r3, r2
 800d52c:	d10a      	bne.n	800d544 <HAL_DMA_IRQHandler+0x52c>
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	f003 0308 	and.w	r3, r3, #8
 800d538:	2b00      	cmp	r3, #0
 800d53a:	bf14      	ite	ne
 800d53c:	2301      	movne	r3, #1
 800d53e:	2300      	moveq	r3, #0
 800d540:	b2db      	uxtb	r3, r3
 800d542:	e009      	b.n	800d558 <HAL_DMA_IRQHandler+0x540>
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	f003 0304 	and.w	r3, r3, #4
 800d54e:	2b00      	cmp	r3, #0
 800d550:	bf14      	ite	ne
 800d552:	2301      	movne	r3, #1
 800d554:	2300      	moveq	r3, #0
 800d556:	b2db      	uxtb	r3, r3
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d03e      	beq.n	800d5da <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d560:	f003 031f 	and.w	r3, r3, #31
 800d564:	2210      	movs	r2, #16
 800d566:	409a      	lsls	r2, r3
 800d568:	6a3b      	ldr	r3, [r7, #32]
 800d56a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d576:	2b00      	cmp	r3, #0
 800d578:	d018      	beq.n	800d5ac <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d584:	2b00      	cmp	r3, #0
 800d586:	d108      	bne.n	800d59a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d024      	beq.n	800d5da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d594:	6878      	ldr	r0, [r7, #4]
 800d596:	4798      	blx	r3
 800d598:	e01f      	b.n	800d5da <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d01b      	beq.n	800d5da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d5a6:	6878      	ldr	r0, [r7, #4]
 800d5a8:	4798      	blx	r3
 800d5aa:	e016      	b.n	800d5da <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d107      	bne.n	800d5ca <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	681a      	ldr	r2, [r3, #0]
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	f022 0208 	bic.w	r2, r2, #8
 800d5c8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d003      	beq.n	800d5da <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5d6:	6878      	ldr	r0, [r7, #4]
 800d5d8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d5de:	f003 031f 	and.w	r3, r3, #31
 800d5e2:	2220      	movs	r2, #32
 800d5e4:	409a      	lsls	r2, r3
 800d5e6:	69bb      	ldr	r3, [r7, #24]
 800d5e8:	4013      	ands	r3, r2
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	f000 8110 	beq.w	800d810 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	4a2c      	ldr	r2, [pc, #176]	@ (800d6a8 <HAL_DMA_IRQHandler+0x690>)
 800d5f6:	4293      	cmp	r3, r2
 800d5f8:	d04a      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	4a2b      	ldr	r2, [pc, #172]	@ (800d6ac <HAL_DMA_IRQHandler+0x694>)
 800d600:	4293      	cmp	r3, r2
 800d602:	d045      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	4a29      	ldr	r2, [pc, #164]	@ (800d6b0 <HAL_DMA_IRQHandler+0x698>)
 800d60a:	4293      	cmp	r3, r2
 800d60c:	d040      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	4a28      	ldr	r2, [pc, #160]	@ (800d6b4 <HAL_DMA_IRQHandler+0x69c>)
 800d614:	4293      	cmp	r3, r2
 800d616:	d03b      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	4a26      	ldr	r2, [pc, #152]	@ (800d6b8 <HAL_DMA_IRQHandler+0x6a0>)
 800d61e:	4293      	cmp	r3, r2
 800d620:	d036      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	4a25      	ldr	r2, [pc, #148]	@ (800d6bc <HAL_DMA_IRQHandler+0x6a4>)
 800d628:	4293      	cmp	r3, r2
 800d62a:	d031      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	4a23      	ldr	r2, [pc, #140]	@ (800d6c0 <HAL_DMA_IRQHandler+0x6a8>)
 800d632:	4293      	cmp	r3, r2
 800d634:	d02c      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	4a22      	ldr	r2, [pc, #136]	@ (800d6c4 <HAL_DMA_IRQHandler+0x6ac>)
 800d63c:	4293      	cmp	r3, r2
 800d63e:	d027      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	4a20      	ldr	r2, [pc, #128]	@ (800d6c8 <HAL_DMA_IRQHandler+0x6b0>)
 800d646:	4293      	cmp	r3, r2
 800d648:	d022      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	4a1f      	ldr	r2, [pc, #124]	@ (800d6cc <HAL_DMA_IRQHandler+0x6b4>)
 800d650:	4293      	cmp	r3, r2
 800d652:	d01d      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	4a1d      	ldr	r2, [pc, #116]	@ (800d6d0 <HAL_DMA_IRQHandler+0x6b8>)
 800d65a:	4293      	cmp	r3, r2
 800d65c:	d018      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	4a1c      	ldr	r2, [pc, #112]	@ (800d6d4 <HAL_DMA_IRQHandler+0x6bc>)
 800d664:	4293      	cmp	r3, r2
 800d666:	d013      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	4a1a      	ldr	r2, [pc, #104]	@ (800d6d8 <HAL_DMA_IRQHandler+0x6c0>)
 800d66e:	4293      	cmp	r3, r2
 800d670:	d00e      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	4a19      	ldr	r2, [pc, #100]	@ (800d6dc <HAL_DMA_IRQHandler+0x6c4>)
 800d678:	4293      	cmp	r3, r2
 800d67a:	d009      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	4a17      	ldr	r2, [pc, #92]	@ (800d6e0 <HAL_DMA_IRQHandler+0x6c8>)
 800d682:	4293      	cmp	r3, r2
 800d684:	d004      	beq.n	800d690 <HAL_DMA_IRQHandler+0x678>
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	4a16      	ldr	r2, [pc, #88]	@ (800d6e4 <HAL_DMA_IRQHandler+0x6cc>)
 800d68c:	4293      	cmp	r3, r2
 800d68e:	d12b      	bne.n	800d6e8 <HAL_DMA_IRQHandler+0x6d0>
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	f003 0310 	and.w	r3, r3, #16
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	bf14      	ite	ne
 800d69e:	2301      	movne	r3, #1
 800d6a0:	2300      	moveq	r3, #0
 800d6a2:	b2db      	uxtb	r3, r3
 800d6a4:	e02a      	b.n	800d6fc <HAL_DMA_IRQHandler+0x6e4>
 800d6a6:	bf00      	nop
 800d6a8:	40020010 	.word	0x40020010
 800d6ac:	40020028 	.word	0x40020028
 800d6b0:	40020040 	.word	0x40020040
 800d6b4:	40020058 	.word	0x40020058
 800d6b8:	40020070 	.word	0x40020070
 800d6bc:	40020088 	.word	0x40020088
 800d6c0:	400200a0 	.word	0x400200a0
 800d6c4:	400200b8 	.word	0x400200b8
 800d6c8:	40020410 	.word	0x40020410
 800d6cc:	40020428 	.word	0x40020428
 800d6d0:	40020440 	.word	0x40020440
 800d6d4:	40020458 	.word	0x40020458
 800d6d8:	40020470 	.word	0x40020470
 800d6dc:	40020488 	.word	0x40020488
 800d6e0:	400204a0 	.word	0x400204a0
 800d6e4:	400204b8 	.word	0x400204b8
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	f003 0302 	and.w	r3, r3, #2
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	bf14      	ite	ne
 800d6f6:	2301      	movne	r3, #1
 800d6f8:	2300      	moveq	r3, #0
 800d6fa:	b2db      	uxtb	r3, r3
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	f000 8087 	beq.w	800d810 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d706:	f003 031f 	and.w	r3, r3, #31
 800d70a:	2220      	movs	r2, #32
 800d70c:	409a      	lsls	r2, r3
 800d70e:	6a3b      	ldr	r3, [r7, #32]
 800d710:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d718:	b2db      	uxtb	r3, r3
 800d71a:	2b04      	cmp	r3, #4
 800d71c:	d139      	bne.n	800d792 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	681a      	ldr	r2, [r3, #0]
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	f022 0216 	bic.w	r2, r2, #22
 800d72c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	695a      	ldr	r2, [r3, #20]
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d73c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d742:	2b00      	cmp	r3, #0
 800d744:	d103      	bne.n	800d74e <HAL_DMA_IRQHandler+0x736>
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d007      	beq.n	800d75e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	681a      	ldr	r2, [r3, #0]
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	f022 0208 	bic.w	r2, r2, #8
 800d75c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d762:	f003 031f 	and.w	r3, r3, #31
 800d766:	223f      	movs	r2, #63	@ 0x3f
 800d768:	409a      	lsls	r2, r3
 800d76a:	6a3b      	ldr	r3, [r7, #32]
 800d76c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	2201      	movs	r2, #1
 800d772:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	2200      	movs	r2, #0
 800d77a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d782:	2b00      	cmp	r3, #0
 800d784:	f000 834a 	beq.w	800de1c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d78c:	6878      	ldr	r0, [r7, #4]
 800d78e:	4798      	blx	r3
          }
          return;
 800d790:	e344      	b.n	800de1c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d018      	beq.n	800d7d2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d108      	bne.n	800d7c0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d02c      	beq.n	800d810 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d7ba:	6878      	ldr	r0, [r7, #4]
 800d7bc:	4798      	blx	r3
 800d7be:	e027      	b.n	800d810 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d023      	beq.n	800d810 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	4798      	blx	r3
 800d7d0:	e01e      	b.n	800d810 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d10f      	bne.n	800d800 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	681a      	ldr	r2, [r3, #0]
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	f022 0210 	bic.w	r2, r2, #16
 800d7ee:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	2201      	movs	r2, #1
 800d7f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d804:	2b00      	cmp	r3, #0
 800d806:	d003      	beq.n	800d810 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d80c:	6878      	ldr	r0, [r7, #4]
 800d80e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d814:	2b00      	cmp	r3, #0
 800d816:	f000 8306 	beq.w	800de26 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d81e:	f003 0301 	and.w	r3, r3, #1
 800d822:	2b00      	cmp	r3, #0
 800d824:	f000 8088 	beq.w	800d938 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	2204      	movs	r2, #4
 800d82c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	4a7a      	ldr	r2, [pc, #488]	@ (800da20 <HAL_DMA_IRQHandler+0xa08>)
 800d836:	4293      	cmp	r3, r2
 800d838:	d04a      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	4a79      	ldr	r2, [pc, #484]	@ (800da24 <HAL_DMA_IRQHandler+0xa0c>)
 800d840:	4293      	cmp	r3, r2
 800d842:	d045      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	4a77      	ldr	r2, [pc, #476]	@ (800da28 <HAL_DMA_IRQHandler+0xa10>)
 800d84a:	4293      	cmp	r3, r2
 800d84c:	d040      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	4a76      	ldr	r2, [pc, #472]	@ (800da2c <HAL_DMA_IRQHandler+0xa14>)
 800d854:	4293      	cmp	r3, r2
 800d856:	d03b      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	4a74      	ldr	r2, [pc, #464]	@ (800da30 <HAL_DMA_IRQHandler+0xa18>)
 800d85e:	4293      	cmp	r3, r2
 800d860:	d036      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	4a73      	ldr	r2, [pc, #460]	@ (800da34 <HAL_DMA_IRQHandler+0xa1c>)
 800d868:	4293      	cmp	r3, r2
 800d86a:	d031      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	4a71      	ldr	r2, [pc, #452]	@ (800da38 <HAL_DMA_IRQHandler+0xa20>)
 800d872:	4293      	cmp	r3, r2
 800d874:	d02c      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	4a70      	ldr	r2, [pc, #448]	@ (800da3c <HAL_DMA_IRQHandler+0xa24>)
 800d87c:	4293      	cmp	r3, r2
 800d87e:	d027      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	4a6e      	ldr	r2, [pc, #440]	@ (800da40 <HAL_DMA_IRQHandler+0xa28>)
 800d886:	4293      	cmp	r3, r2
 800d888:	d022      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	4a6d      	ldr	r2, [pc, #436]	@ (800da44 <HAL_DMA_IRQHandler+0xa2c>)
 800d890:	4293      	cmp	r3, r2
 800d892:	d01d      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	4a6b      	ldr	r2, [pc, #428]	@ (800da48 <HAL_DMA_IRQHandler+0xa30>)
 800d89a:	4293      	cmp	r3, r2
 800d89c:	d018      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	4a6a      	ldr	r2, [pc, #424]	@ (800da4c <HAL_DMA_IRQHandler+0xa34>)
 800d8a4:	4293      	cmp	r3, r2
 800d8a6:	d013      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	4a68      	ldr	r2, [pc, #416]	@ (800da50 <HAL_DMA_IRQHandler+0xa38>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	d00e      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	4a67      	ldr	r2, [pc, #412]	@ (800da54 <HAL_DMA_IRQHandler+0xa3c>)
 800d8b8:	4293      	cmp	r3, r2
 800d8ba:	d009      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	4a65      	ldr	r2, [pc, #404]	@ (800da58 <HAL_DMA_IRQHandler+0xa40>)
 800d8c2:	4293      	cmp	r3, r2
 800d8c4:	d004      	beq.n	800d8d0 <HAL_DMA_IRQHandler+0x8b8>
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	4a64      	ldr	r2, [pc, #400]	@ (800da5c <HAL_DMA_IRQHandler+0xa44>)
 800d8cc:	4293      	cmp	r3, r2
 800d8ce:	d108      	bne.n	800d8e2 <HAL_DMA_IRQHandler+0x8ca>
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	681a      	ldr	r2, [r3, #0]
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	f022 0201 	bic.w	r2, r2, #1
 800d8de:	601a      	str	r2, [r3, #0]
 800d8e0:	e007      	b.n	800d8f2 <HAL_DMA_IRQHandler+0x8da>
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	681a      	ldr	r2, [r3, #0]
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	f022 0201 	bic.w	r2, r2, #1
 800d8f0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	3301      	adds	r3, #1
 800d8f6:	60fb      	str	r3, [r7, #12]
 800d8f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d8fa:	429a      	cmp	r2, r3
 800d8fc:	d307      	bcc.n	800d90e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	f003 0301 	and.w	r3, r3, #1
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d1f2      	bne.n	800d8f2 <HAL_DMA_IRQHandler+0x8da>
 800d90c:	e000      	b.n	800d910 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800d90e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	f003 0301 	and.w	r3, r3, #1
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d004      	beq.n	800d928 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	2203      	movs	r2, #3
 800d922:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800d926:	e003      	b.n	800d930 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	2201      	movs	r2, #1
 800d92c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	2200      	movs	r2, #0
 800d934:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	f000 8272 	beq.w	800de26 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d946:	6878      	ldr	r0, [r7, #4]
 800d948:	4798      	blx	r3
 800d94a:	e26c      	b.n	800de26 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	4a43      	ldr	r2, [pc, #268]	@ (800da60 <HAL_DMA_IRQHandler+0xa48>)
 800d952:	4293      	cmp	r3, r2
 800d954:	d022      	beq.n	800d99c <HAL_DMA_IRQHandler+0x984>
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	4a42      	ldr	r2, [pc, #264]	@ (800da64 <HAL_DMA_IRQHandler+0xa4c>)
 800d95c:	4293      	cmp	r3, r2
 800d95e:	d01d      	beq.n	800d99c <HAL_DMA_IRQHandler+0x984>
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	4a40      	ldr	r2, [pc, #256]	@ (800da68 <HAL_DMA_IRQHandler+0xa50>)
 800d966:	4293      	cmp	r3, r2
 800d968:	d018      	beq.n	800d99c <HAL_DMA_IRQHandler+0x984>
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	4a3f      	ldr	r2, [pc, #252]	@ (800da6c <HAL_DMA_IRQHandler+0xa54>)
 800d970:	4293      	cmp	r3, r2
 800d972:	d013      	beq.n	800d99c <HAL_DMA_IRQHandler+0x984>
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	4a3d      	ldr	r2, [pc, #244]	@ (800da70 <HAL_DMA_IRQHandler+0xa58>)
 800d97a:	4293      	cmp	r3, r2
 800d97c:	d00e      	beq.n	800d99c <HAL_DMA_IRQHandler+0x984>
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	4a3c      	ldr	r2, [pc, #240]	@ (800da74 <HAL_DMA_IRQHandler+0xa5c>)
 800d984:	4293      	cmp	r3, r2
 800d986:	d009      	beq.n	800d99c <HAL_DMA_IRQHandler+0x984>
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	4a3a      	ldr	r2, [pc, #232]	@ (800da78 <HAL_DMA_IRQHandler+0xa60>)
 800d98e:	4293      	cmp	r3, r2
 800d990:	d004      	beq.n	800d99c <HAL_DMA_IRQHandler+0x984>
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	4a39      	ldr	r2, [pc, #228]	@ (800da7c <HAL_DMA_IRQHandler+0xa64>)
 800d998:	4293      	cmp	r3, r2
 800d99a:	d101      	bne.n	800d9a0 <HAL_DMA_IRQHandler+0x988>
 800d99c:	2301      	movs	r3, #1
 800d99e:	e000      	b.n	800d9a2 <HAL_DMA_IRQHandler+0x98a>
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	f000 823f 	beq.w	800de26 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d9b4:	f003 031f 	and.w	r3, r3, #31
 800d9b8:	2204      	movs	r2, #4
 800d9ba:	409a      	lsls	r2, r3
 800d9bc:	697b      	ldr	r3, [r7, #20]
 800d9be:	4013      	ands	r3, r2
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	f000 80cd 	beq.w	800db60 <HAL_DMA_IRQHandler+0xb48>
 800d9c6:	693b      	ldr	r3, [r7, #16]
 800d9c8:	f003 0304 	and.w	r3, r3, #4
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	f000 80c7 	beq.w	800db60 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d9d6:	f003 031f 	and.w	r3, r3, #31
 800d9da:	2204      	movs	r2, #4
 800d9dc:	409a      	lsls	r2, r3
 800d9de:	69fb      	ldr	r3, [r7, #28]
 800d9e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800d9e2:	693b      	ldr	r3, [r7, #16]
 800d9e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d049      	beq.n	800da80 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800d9ec:	693b      	ldr	r3, [r7, #16]
 800d9ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d109      	bne.n	800da0a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	f000 8210 	beq.w	800de20 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800da04:	6878      	ldr	r0, [r7, #4]
 800da06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800da08:	e20a      	b.n	800de20 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da0e:	2b00      	cmp	r3, #0
 800da10:	f000 8206 	beq.w	800de20 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da18:	6878      	ldr	r0, [r7, #4]
 800da1a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800da1c:	e200      	b.n	800de20 <HAL_DMA_IRQHandler+0xe08>
 800da1e:	bf00      	nop
 800da20:	40020010 	.word	0x40020010
 800da24:	40020028 	.word	0x40020028
 800da28:	40020040 	.word	0x40020040
 800da2c:	40020058 	.word	0x40020058
 800da30:	40020070 	.word	0x40020070
 800da34:	40020088 	.word	0x40020088
 800da38:	400200a0 	.word	0x400200a0
 800da3c:	400200b8 	.word	0x400200b8
 800da40:	40020410 	.word	0x40020410
 800da44:	40020428 	.word	0x40020428
 800da48:	40020440 	.word	0x40020440
 800da4c:	40020458 	.word	0x40020458
 800da50:	40020470 	.word	0x40020470
 800da54:	40020488 	.word	0x40020488
 800da58:	400204a0 	.word	0x400204a0
 800da5c:	400204b8 	.word	0x400204b8
 800da60:	58025408 	.word	0x58025408
 800da64:	5802541c 	.word	0x5802541c
 800da68:	58025430 	.word	0x58025430
 800da6c:	58025444 	.word	0x58025444
 800da70:	58025458 	.word	0x58025458
 800da74:	5802546c 	.word	0x5802546c
 800da78:	58025480 	.word	0x58025480
 800da7c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800da80:	693b      	ldr	r3, [r7, #16]
 800da82:	f003 0320 	and.w	r3, r3, #32
 800da86:	2b00      	cmp	r3, #0
 800da88:	d160      	bne.n	800db4c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	4a7f      	ldr	r2, [pc, #508]	@ (800dc8c <HAL_DMA_IRQHandler+0xc74>)
 800da90:	4293      	cmp	r3, r2
 800da92:	d04a      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	4a7d      	ldr	r2, [pc, #500]	@ (800dc90 <HAL_DMA_IRQHandler+0xc78>)
 800da9a:	4293      	cmp	r3, r2
 800da9c:	d045      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	4a7c      	ldr	r2, [pc, #496]	@ (800dc94 <HAL_DMA_IRQHandler+0xc7c>)
 800daa4:	4293      	cmp	r3, r2
 800daa6:	d040      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	4a7a      	ldr	r2, [pc, #488]	@ (800dc98 <HAL_DMA_IRQHandler+0xc80>)
 800daae:	4293      	cmp	r3, r2
 800dab0:	d03b      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	4a79      	ldr	r2, [pc, #484]	@ (800dc9c <HAL_DMA_IRQHandler+0xc84>)
 800dab8:	4293      	cmp	r3, r2
 800daba:	d036      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	4a77      	ldr	r2, [pc, #476]	@ (800dca0 <HAL_DMA_IRQHandler+0xc88>)
 800dac2:	4293      	cmp	r3, r2
 800dac4:	d031      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	4a76      	ldr	r2, [pc, #472]	@ (800dca4 <HAL_DMA_IRQHandler+0xc8c>)
 800dacc:	4293      	cmp	r3, r2
 800dace:	d02c      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	4a74      	ldr	r2, [pc, #464]	@ (800dca8 <HAL_DMA_IRQHandler+0xc90>)
 800dad6:	4293      	cmp	r3, r2
 800dad8:	d027      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	4a73      	ldr	r2, [pc, #460]	@ (800dcac <HAL_DMA_IRQHandler+0xc94>)
 800dae0:	4293      	cmp	r3, r2
 800dae2:	d022      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	4a71      	ldr	r2, [pc, #452]	@ (800dcb0 <HAL_DMA_IRQHandler+0xc98>)
 800daea:	4293      	cmp	r3, r2
 800daec:	d01d      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	4a70      	ldr	r2, [pc, #448]	@ (800dcb4 <HAL_DMA_IRQHandler+0xc9c>)
 800daf4:	4293      	cmp	r3, r2
 800daf6:	d018      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	4a6e      	ldr	r2, [pc, #440]	@ (800dcb8 <HAL_DMA_IRQHandler+0xca0>)
 800dafe:	4293      	cmp	r3, r2
 800db00:	d013      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	4a6d      	ldr	r2, [pc, #436]	@ (800dcbc <HAL_DMA_IRQHandler+0xca4>)
 800db08:	4293      	cmp	r3, r2
 800db0a:	d00e      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	4a6b      	ldr	r2, [pc, #428]	@ (800dcc0 <HAL_DMA_IRQHandler+0xca8>)
 800db12:	4293      	cmp	r3, r2
 800db14:	d009      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	4a6a      	ldr	r2, [pc, #424]	@ (800dcc4 <HAL_DMA_IRQHandler+0xcac>)
 800db1c:	4293      	cmp	r3, r2
 800db1e:	d004      	beq.n	800db2a <HAL_DMA_IRQHandler+0xb12>
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	4a68      	ldr	r2, [pc, #416]	@ (800dcc8 <HAL_DMA_IRQHandler+0xcb0>)
 800db26:	4293      	cmp	r3, r2
 800db28:	d108      	bne.n	800db3c <HAL_DMA_IRQHandler+0xb24>
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	681a      	ldr	r2, [r3, #0]
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	f022 0208 	bic.w	r2, r2, #8
 800db38:	601a      	str	r2, [r3, #0]
 800db3a:	e007      	b.n	800db4c <HAL_DMA_IRQHandler+0xb34>
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	681a      	ldr	r2, [r3, #0]
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	f022 0204 	bic.w	r2, r2, #4
 800db4a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db50:	2b00      	cmp	r3, #0
 800db52:	f000 8165 	beq.w	800de20 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db5a:	6878      	ldr	r0, [r7, #4]
 800db5c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800db5e:	e15f      	b.n	800de20 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800db64:	f003 031f 	and.w	r3, r3, #31
 800db68:	2202      	movs	r2, #2
 800db6a:	409a      	lsls	r2, r3
 800db6c:	697b      	ldr	r3, [r7, #20]
 800db6e:	4013      	ands	r3, r2
 800db70:	2b00      	cmp	r3, #0
 800db72:	f000 80c5 	beq.w	800dd00 <HAL_DMA_IRQHandler+0xce8>
 800db76:	693b      	ldr	r3, [r7, #16]
 800db78:	f003 0302 	and.w	r3, r3, #2
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	f000 80bf 	beq.w	800dd00 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800db86:	f003 031f 	and.w	r3, r3, #31
 800db8a:	2202      	movs	r2, #2
 800db8c:	409a      	lsls	r2, r3
 800db8e:	69fb      	ldr	r3, [r7, #28]
 800db90:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800db92:	693b      	ldr	r3, [r7, #16]
 800db94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d018      	beq.n	800dbce <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800db9c:	693b      	ldr	r3, [r7, #16]
 800db9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d109      	bne.n	800dbba <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	f000 813a 	beq.w	800de24 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dbb4:	6878      	ldr	r0, [r7, #4]
 800dbb6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800dbb8:	e134      	b.n	800de24 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	f000 8130 	beq.w	800de24 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dbc8:	6878      	ldr	r0, [r7, #4]
 800dbca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800dbcc:	e12a      	b.n	800de24 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800dbce:	693b      	ldr	r3, [r7, #16]
 800dbd0:	f003 0320 	and.w	r3, r3, #32
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	f040 8089 	bne.w	800dcec <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	4a2b      	ldr	r2, [pc, #172]	@ (800dc8c <HAL_DMA_IRQHandler+0xc74>)
 800dbe0:	4293      	cmp	r3, r2
 800dbe2:	d04a      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	4a29      	ldr	r2, [pc, #164]	@ (800dc90 <HAL_DMA_IRQHandler+0xc78>)
 800dbea:	4293      	cmp	r3, r2
 800dbec:	d045      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	4a28      	ldr	r2, [pc, #160]	@ (800dc94 <HAL_DMA_IRQHandler+0xc7c>)
 800dbf4:	4293      	cmp	r3, r2
 800dbf6:	d040      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	4a26      	ldr	r2, [pc, #152]	@ (800dc98 <HAL_DMA_IRQHandler+0xc80>)
 800dbfe:	4293      	cmp	r3, r2
 800dc00:	d03b      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	4a25      	ldr	r2, [pc, #148]	@ (800dc9c <HAL_DMA_IRQHandler+0xc84>)
 800dc08:	4293      	cmp	r3, r2
 800dc0a:	d036      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	4a23      	ldr	r2, [pc, #140]	@ (800dca0 <HAL_DMA_IRQHandler+0xc88>)
 800dc12:	4293      	cmp	r3, r2
 800dc14:	d031      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	4a22      	ldr	r2, [pc, #136]	@ (800dca4 <HAL_DMA_IRQHandler+0xc8c>)
 800dc1c:	4293      	cmp	r3, r2
 800dc1e:	d02c      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	4a20      	ldr	r2, [pc, #128]	@ (800dca8 <HAL_DMA_IRQHandler+0xc90>)
 800dc26:	4293      	cmp	r3, r2
 800dc28:	d027      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	4a1f      	ldr	r2, [pc, #124]	@ (800dcac <HAL_DMA_IRQHandler+0xc94>)
 800dc30:	4293      	cmp	r3, r2
 800dc32:	d022      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	4a1d      	ldr	r2, [pc, #116]	@ (800dcb0 <HAL_DMA_IRQHandler+0xc98>)
 800dc3a:	4293      	cmp	r3, r2
 800dc3c:	d01d      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	4a1c      	ldr	r2, [pc, #112]	@ (800dcb4 <HAL_DMA_IRQHandler+0xc9c>)
 800dc44:	4293      	cmp	r3, r2
 800dc46:	d018      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	4a1a      	ldr	r2, [pc, #104]	@ (800dcb8 <HAL_DMA_IRQHandler+0xca0>)
 800dc4e:	4293      	cmp	r3, r2
 800dc50:	d013      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	4a19      	ldr	r2, [pc, #100]	@ (800dcbc <HAL_DMA_IRQHandler+0xca4>)
 800dc58:	4293      	cmp	r3, r2
 800dc5a:	d00e      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	4a17      	ldr	r2, [pc, #92]	@ (800dcc0 <HAL_DMA_IRQHandler+0xca8>)
 800dc62:	4293      	cmp	r3, r2
 800dc64:	d009      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	4a16      	ldr	r2, [pc, #88]	@ (800dcc4 <HAL_DMA_IRQHandler+0xcac>)
 800dc6c:	4293      	cmp	r3, r2
 800dc6e:	d004      	beq.n	800dc7a <HAL_DMA_IRQHandler+0xc62>
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	4a14      	ldr	r2, [pc, #80]	@ (800dcc8 <HAL_DMA_IRQHandler+0xcb0>)
 800dc76:	4293      	cmp	r3, r2
 800dc78:	d128      	bne.n	800dccc <HAL_DMA_IRQHandler+0xcb4>
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	681a      	ldr	r2, [r3, #0]
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f022 0214 	bic.w	r2, r2, #20
 800dc88:	601a      	str	r2, [r3, #0]
 800dc8a:	e027      	b.n	800dcdc <HAL_DMA_IRQHandler+0xcc4>
 800dc8c:	40020010 	.word	0x40020010
 800dc90:	40020028 	.word	0x40020028
 800dc94:	40020040 	.word	0x40020040
 800dc98:	40020058 	.word	0x40020058
 800dc9c:	40020070 	.word	0x40020070
 800dca0:	40020088 	.word	0x40020088
 800dca4:	400200a0 	.word	0x400200a0
 800dca8:	400200b8 	.word	0x400200b8
 800dcac:	40020410 	.word	0x40020410
 800dcb0:	40020428 	.word	0x40020428
 800dcb4:	40020440 	.word	0x40020440
 800dcb8:	40020458 	.word	0x40020458
 800dcbc:	40020470 	.word	0x40020470
 800dcc0:	40020488 	.word	0x40020488
 800dcc4:	400204a0 	.word	0x400204a0
 800dcc8:	400204b8 	.word	0x400204b8
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	681a      	ldr	r2, [r3, #0]
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	f022 020a 	bic.w	r2, r2, #10
 800dcda:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	2201      	movs	r2, #1
 800dce0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	2200      	movs	r2, #0
 800dce8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	f000 8097 	beq.w	800de24 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dcfa:	6878      	ldr	r0, [r7, #4]
 800dcfc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800dcfe:	e091      	b.n	800de24 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dd04:	f003 031f 	and.w	r3, r3, #31
 800dd08:	2208      	movs	r2, #8
 800dd0a:	409a      	lsls	r2, r3
 800dd0c:	697b      	ldr	r3, [r7, #20]
 800dd0e:	4013      	ands	r3, r2
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	f000 8088 	beq.w	800de26 <HAL_DMA_IRQHandler+0xe0e>
 800dd16:	693b      	ldr	r3, [r7, #16]
 800dd18:	f003 0308 	and.w	r3, r3, #8
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	f000 8082 	beq.w	800de26 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	4a41      	ldr	r2, [pc, #260]	@ (800de2c <HAL_DMA_IRQHandler+0xe14>)
 800dd28:	4293      	cmp	r3, r2
 800dd2a:	d04a      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	4a3f      	ldr	r2, [pc, #252]	@ (800de30 <HAL_DMA_IRQHandler+0xe18>)
 800dd32:	4293      	cmp	r3, r2
 800dd34:	d045      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	4a3e      	ldr	r2, [pc, #248]	@ (800de34 <HAL_DMA_IRQHandler+0xe1c>)
 800dd3c:	4293      	cmp	r3, r2
 800dd3e:	d040      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	4a3c      	ldr	r2, [pc, #240]	@ (800de38 <HAL_DMA_IRQHandler+0xe20>)
 800dd46:	4293      	cmp	r3, r2
 800dd48:	d03b      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	4a3b      	ldr	r2, [pc, #236]	@ (800de3c <HAL_DMA_IRQHandler+0xe24>)
 800dd50:	4293      	cmp	r3, r2
 800dd52:	d036      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	4a39      	ldr	r2, [pc, #228]	@ (800de40 <HAL_DMA_IRQHandler+0xe28>)
 800dd5a:	4293      	cmp	r3, r2
 800dd5c:	d031      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	4a38      	ldr	r2, [pc, #224]	@ (800de44 <HAL_DMA_IRQHandler+0xe2c>)
 800dd64:	4293      	cmp	r3, r2
 800dd66:	d02c      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	4a36      	ldr	r2, [pc, #216]	@ (800de48 <HAL_DMA_IRQHandler+0xe30>)
 800dd6e:	4293      	cmp	r3, r2
 800dd70:	d027      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	4a35      	ldr	r2, [pc, #212]	@ (800de4c <HAL_DMA_IRQHandler+0xe34>)
 800dd78:	4293      	cmp	r3, r2
 800dd7a:	d022      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	4a33      	ldr	r2, [pc, #204]	@ (800de50 <HAL_DMA_IRQHandler+0xe38>)
 800dd82:	4293      	cmp	r3, r2
 800dd84:	d01d      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	4a32      	ldr	r2, [pc, #200]	@ (800de54 <HAL_DMA_IRQHandler+0xe3c>)
 800dd8c:	4293      	cmp	r3, r2
 800dd8e:	d018      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	4a30      	ldr	r2, [pc, #192]	@ (800de58 <HAL_DMA_IRQHandler+0xe40>)
 800dd96:	4293      	cmp	r3, r2
 800dd98:	d013      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	4a2f      	ldr	r2, [pc, #188]	@ (800de5c <HAL_DMA_IRQHandler+0xe44>)
 800dda0:	4293      	cmp	r3, r2
 800dda2:	d00e      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	4a2d      	ldr	r2, [pc, #180]	@ (800de60 <HAL_DMA_IRQHandler+0xe48>)
 800ddaa:	4293      	cmp	r3, r2
 800ddac:	d009      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	4a2c      	ldr	r2, [pc, #176]	@ (800de64 <HAL_DMA_IRQHandler+0xe4c>)
 800ddb4:	4293      	cmp	r3, r2
 800ddb6:	d004      	beq.n	800ddc2 <HAL_DMA_IRQHandler+0xdaa>
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	4a2a      	ldr	r2, [pc, #168]	@ (800de68 <HAL_DMA_IRQHandler+0xe50>)
 800ddbe:	4293      	cmp	r3, r2
 800ddc0:	d108      	bne.n	800ddd4 <HAL_DMA_IRQHandler+0xdbc>
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	681a      	ldr	r2, [r3, #0]
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	f022 021c 	bic.w	r2, r2, #28
 800ddd0:	601a      	str	r2, [r3, #0]
 800ddd2:	e007      	b.n	800dde4 <HAL_DMA_IRQHandler+0xdcc>
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	681a      	ldr	r2, [r3, #0]
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	f022 020e 	bic.w	r2, r2, #14
 800dde2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dde8:	f003 031f 	and.w	r3, r3, #31
 800ddec:	2201      	movs	r2, #1
 800ddee:	409a      	lsls	r2, r3
 800ddf0:	69fb      	ldr	r3, [r7, #28]
 800ddf2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	2201      	movs	r2, #1
 800ddf8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	2201      	movs	r2, #1
 800ddfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	2200      	movs	r2, #0
 800de06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d009      	beq.n	800de26 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800de16:	6878      	ldr	r0, [r7, #4]
 800de18:	4798      	blx	r3
 800de1a:	e004      	b.n	800de26 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800de1c:	bf00      	nop
 800de1e:	e002      	b.n	800de26 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800de20:	bf00      	nop
 800de22:	e000      	b.n	800de26 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800de24:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800de26:	3728      	adds	r7, #40	@ 0x28
 800de28:	46bd      	mov	sp, r7
 800de2a:	bd80      	pop	{r7, pc}
 800de2c:	40020010 	.word	0x40020010
 800de30:	40020028 	.word	0x40020028
 800de34:	40020040 	.word	0x40020040
 800de38:	40020058 	.word	0x40020058
 800de3c:	40020070 	.word	0x40020070
 800de40:	40020088 	.word	0x40020088
 800de44:	400200a0 	.word	0x400200a0
 800de48:	400200b8 	.word	0x400200b8
 800de4c:	40020410 	.word	0x40020410
 800de50:	40020428 	.word	0x40020428
 800de54:	40020440 	.word	0x40020440
 800de58:	40020458 	.word	0x40020458
 800de5c:	40020470 	.word	0x40020470
 800de60:	40020488 	.word	0x40020488
 800de64:	400204a0 	.word	0x400204a0
 800de68:	400204b8 	.word	0x400204b8

0800de6c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 800de6c:	b480      	push	{r7}
 800de6e:	b083      	sub	sp, #12
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800de78:	4618      	mov	r0, r3
 800de7a:	370c      	adds	r7, #12
 800de7c:	46bd      	mov	sp, r7
 800de7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de82:	4770      	bx	lr

0800de84 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800de84:	b480      	push	{r7}
 800de86:	b087      	sub	sp, #28
 800de88:	af00      	add	r7, sp, #0
 800de8a:	60f8      	str	r0, [r7, #12]
 800de8c:	60b9      	str	r1, [r7, #8]
 800de8e:	607a      	str	r2, [r7, #4]
 800de90:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de96:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de9c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	4a7f      	ldr	r2, [pc, #508]	@ (800e0a0 <DMA_SetConfig+0x21c>)
 800dea4:	4293      	cmp	r3, r2
 800dea6:	d072      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	4a7d      	ldr	r2, [pc, #500]	@ (800e0a4 <DMA_SetConfig+0x220>)
 800deae:	4293      	cmp	r3, r2
 800deb0:	d06d      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	4a7c      	ldr	r2, [pc, #496]	@ (800e0a8 <DMA_SetConfig+0x224>)
 800deb8:	4293      	cmp	r3, r2
 800deba:	d068      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	4a7a      	ldr	r2, [pc, #488]	@ (800e0ac <DMA_SetConfig+0x228>)
 800dec2:	4293      	cmp	r3, r2
 800dec4:	d063      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	4a79      	ldr	r2, [pc, #484]	@ (800e0b0 <DMA_SetConfig+0x22c>)
 800decc:	4293      	cmp	r3, r2
 800dece:	d05e      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	4a77      	ldr	r2, [pc, #476]	@ (800e0b4 <DMA_SetConfig+0x230>)
 800ded6:	4293      	cmp	r3, r2
 800ded8:	d059      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	4a76      	ldr	r2, [pc, #472]	@ (800e0b8 <DMA_SetConfig+0x234>)
 800dee0:	4293      	cmp	r3, r2
 800dee2:	d054      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	4a74      	ldr	r2, [pc, #464]	@ (800e0bc <DMA_SetConfig+0x238>)
 800deea:	4293      	cmp	r3, r2
 800deec:	d04f      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	4a73      	ldr	r2, [pc, #460]	@ (800e0c0 <DMA_SetConfig+0x23c>)
 800def4:	4293      	cmp	r3, r2
 800def6:	d04a      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	4a71      	ldr	r2, [pc, #452]	@ (800e0c4 <DMA_SetConfig+0x240>)
 800defe:	4293      	cmp	r3, r2
 800df00:	d045      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	4a70      	ldr	r2, [pc, #448]	@ (800e0c8 <DMA_SetConfig+0x244>)
 800df08:	4293      	cmp	r3, r2
 800df0a:	d040      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	4a6e      	ldr	r2, [pc, #440]	@ (800e0cc <DMA_SetConfig+0x248>)
 800df12:	4293      	cmp	r3, r2
 800df14:	d03b      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	4a6d      	ldr	r2, [pc, #436]	@ (800e0d0 <DMA_SetConfig+0x24c>)
 800df1c:	4293      	cmp	r3, r2
 800df1e:	d036      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	4a6b      	ldr	r2, [pc, #428]	@ (800e0d4 <DMA_SetConfig+0x250>)
 800df26:	4293      	cmp	r3, r2
 800df28:	d031      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	4a6a      	ldr	r2, [pc, #424]	@ (800e0d8 <DMA_SetConfig+0x254>)
 800df30:	4293      	cmp	r3, r2
 800df32:	d02c      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	4a68      	ldr	r2, [pc, #416]	@ (800e0dc <DMA_SetConfig+0x258>)
 800df3a:	4293      	cmp	r3, r2
 800df3c:	d027      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	4a67      	ldr	r2, [pc, #412]	@ (800e0e0 <DMA_SetConfig+0x25c>)
 800df44:	4293      	cmp	r3, r2
 800df46:	d022      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	4a65      	ldr	r2, [pc, #404]	@ (800e0e4 <DMA_SetConfig+0x260>)
 800df4e:	4293      	cmp	r3, r2
 800df50:	d01d      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	4a64      	ldr	r2, [pc, #400]	@ (800e0e8 <DMA_SetConfig+0x264>)
 800df58:	4293      	cmp	r3, r2
 800df5a:	d018      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	4a62      	ldr	r2, [pc, #392]	@ (800e0ec <DMA_SetConfig+0x268>)
 800df62:	4293      	cmp	r3, r2
 800df64:	d013      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	4a61      	ldr	r2, [pc, #388]	@ (800e0f0 <DMA_SetConfig+0x26c>)
 800df6c:	4293      	cmp	r3, r2
 800df6e:	d00e      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	4a5f      	ldr	r2, [pc, #380]	@ (800e0f4 <DMA_SetConfig+0x270>)
 800df76:	4293      	cmp	r3, r2
 800df78:	d009      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	4a5e      	ldr	r2, [pc, #376]	@ (800e0f8 <DMA_SetConfig+0x274>)
 800df80:	4293      	cmp	r3, r2
 800df82:	d004      	beq.n	800df8e <DMA_SetConfig+0x10a>
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	4a5c      	ldr	r2, [pc, #368]	@ (800e0fc <DMA_SetConfig+0x278>)
 800df8a:	4293      	cmp	r3, r2
 800df8c:	d101      	bne.n	800df92 <DMA_SetConfig+0x10e>
 800df8e:	2301      	movs	r3, #1
 800df90:	e000      	b.n	800df94 <DMA_SetConfig+0x110>
 800df92:	2300      	movs	r3, #0
 800df94:	2b00      	cmp	r3, #0
 800df96:	d00d      	beq.n	800dfb4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800df9c:	68fa      	ldr	r2, [r7, #12]
 800df9e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800dfa0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d004      	beq.n	800dfb4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dfae:	68fa      	ldr	r2, [r7, #12]
 800dfb0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800dfb2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	4a39      	ldr	r2, [pc, #228]	@ (800e0a0 <DMA_SetConfig+0x21c>)
 800dfba:	4293      	cmp	r3, r2
 800dfbc:	d04a      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	4a38      	ldr	r2, [pc, #224]	@ (800e0a4 <DMA_SetConfig+0x220>)
 800dfc4:	4293      	cmp	r3, r2
 800dfc6:	d045      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	4a36      	ldr	r2, [pc, #216]	@ (800e0a8 <DMA_SetConfig+0x224>)
 800dfce:	4293      	cmp	r3, r2
 800dfd0:	d040      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	4a35      	ldr	r2, [pc, #212]	@ (800e0ac <DMA_SetConfig+0x228>)
 800dfd8:	4293      	cmp	r3, r2
 800dfda:	d03b      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	4a33      	ldr	r2, [pc, #204]	@ (800e0b0 <DMA_SetConfig+0x22c>)
 800dfe2:	4293      	cmp	r3, r2
 800dfe4:	d036      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	4a32      	ldr	r2, [pc, #200]	@ (800e0b4 <DMA_SetConfig+0x230>)
 800dfec:	4293      	cmp	r3, r2
 800dfee:	d031      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	4a30      	ldr	r2, [pc, #192]	@ (800e0b8 <DMA_SetConfig+0x234>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	d02c      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	4a2f      	ldr	r2, [pc, #188]	@ (800e0bc <DMA_SetConfig+0x238>)
 800e000:	4293      	cmp	r3, r2
 800e002:	d027      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	4a2d      	ldr	r2, [pc, #180]	@ (800e0c0 <DMA_SetConfig+0x23c>)
 800e00a:	4293      	cmp	r3, r2
 800e00c:	d022      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	4a2c      	ldr	r2, [pc, #176]	@ (800e0c4 <DMA_SetConfig+0x240>)
 800e014:	4293      	cmp	r3, r2
 800e016:	d01d      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	4a2a      	ldr	r2, [pc, #168]	@ (800e0c8 <DMA_SetConfig+0x244>)
 800e01e:	4293      	cmp	r3, r2
 800e020:	d018      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	4a29      	ldr	r2, [pc, #164]	@ (800e0cc <DMA_SetConfig+0x248>)
 800e028:	4293      	cmp	r3, r2
 800e02a:	d013      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	4a27      	ldr	r2, [pc, #156]	@ (800e0d0 <DMA_SetConfig+0x24c>)
 800e032:	4293      	cmp	r3, r2
 800e034:	d00e      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	4a26      	ldr	r2, [pc, #152]	@ (800e0d4 <DMA_SetConfig+0x250>)
 800e03c:	4293      	cmp	r3, r2
 800e03e:	d009      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	4a24      	ldr	r2, [pc, #144]	@ (800e0d8 <DMA_SetConfig+0x254>)
 800e046:	4293      	cmp	r3, r2
 800e048:	d004      	beq.n	800e054 <DMA_SetConfig+0x1d0>
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	4a23      	ldr	r2, [pc, #140]	@ (800e0dc <DMA_SetConfig+0x258>)
 800e050:	4293      	cmp	r3, r2
 800e052:	d101      	bne.n	800e058 <DMA_SetConfig+0x1d4>
 800e054:	2301      	movs	r3, #1
 800e056:	e000      	b.n	800e05a <DMA_SetConfig+0x1d6>
 800e058:	2300      	movs	r3, #0
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d059      	beq.n	800e112 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e062:	f003 031f 	and.w	r3, r3, #31
 800e066:	223f      	movs	r2, #63	@ 0x3f
 800e068:	409a      	lsls	r2, r3
 800e06a:	697b      	ldr	r3, [r7, #20]
 800e06c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	681a      	ldr	r2, [r3, #0]
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800e07c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	683a      	ldr	r2, [r7, #0]
 800e084:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	689b      	ldr	r3, [r3, #8]
 800e08a:	2b40      	cmp	r3, #64	@ 0x40
 800e08c:	d138      	bne.n	800e100 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	687a      	ldr	r2, [r7, #4]
 800e094:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	68ba      	ldr	r2, [r7, #8]
 800e09c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800e09e:	e086      	b.n	800e1ae <DMA_SetConfig+0x32a>
 800e0a0:	40020010 	.word	0x40020010
 800e0a4:	40020028 	.word	0x40020028
 800e0a8:	40020040 	.word	0x40020040
 800e0ac:	40020058 	.word	0x40020058
 800e0b0:	40020070 	.word	0x40020070
 800e0b4:	40020088 	.word	0x40020088
 800e0b8:	400200a0 	.word	0x400200a0
 800e0bc:	400200b8 	.word	0x400200b8
 800e0c0:	40020410 	.word	0x40020410
 800e0c4:	40020428 	.word	0x40020428
 800e0c8:	40020440 	.word	0x40020440
 800e0cc:	40020458 	.word	0x40020458
 800e0d0:	40020470 	.word	0x40020470
 800e0d4:	40020488 	.word	0x40020488
 800e0d8:	400204a0 	.word	0x400204a0
 800e0dc:	400204b8 	.word	0x400204b8
 800e0e0:	58025408 	.word	0x58025408
 800e0e4:	5802541c 	.word	0x5802541c
 800e0e8:	58025430 	.word	0x58025430
 800e0ec:	58025444 	.word	0x58025444
 800e0f0:	58025458 	.word	0x58025458
 800e0f4:	5802546c 	.word	0x5802546c
 800e0f8:	58025480 	.word	0x58025480
 800e0fc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	68ba      	ldr	r2, [r7, #8]
 800e106:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	687a      	ldr	r2, [r7, #4]
 800e10e:	60da      	str	r2, [r3, #12]
}
 800e110:	e04d      	b.n	800e1ae <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	4a29      	ldr	r2, [pc, #164]	@ (800e1bc <DMA_SetConfig+0x338>)
 800e118:	4293      	cmp	r3, r2
 800e11a:	d022      	beq.n	800e162 <DMA_SetConfig+0x2de>
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	4a27      	ldr	r2, [pc, #156]	@ (800e1c0 <DMA_SetConfig+0x33c>)
 800e122:	4293      	cmp	r3, r2
 800e124:	d01d      	beq.n	800e162 <DMA_SetConfig+0x2de>
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	4a26      	ldr	r2, [pc, #152]	@ (800e1c4 <DMA_SetConfig+0x340>)
 800e12c:	4293      	cmp	r3, r2
 800e12e:	d018      	beq.n	800e162 <DMA_SetConfig+0x2de>
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	4a24      	ldr	r2, [pc, #144]	@ (800e1c8 <DMA_SetConfig+0x344>)
 800e136:	4293      	cmp	r3, r2
 800e138:	d013      	beq.n	800e162 <DMA_SetConfig+0x2de>
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	4a23      	ldr	r2, [pc, #140]	@ (800e1cc <DMA_SetConfig+0x348>)
 800e140:	4293      	cmp	r3, r2
 800e142:	d00e      	beq.n	800e162 <DMA_SetConfig+0x2de>
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	4a21      	ldr	r2, [pc, #132]	@ (800e1d0 <DMA_SetConfig+0x34c>)
 800e14a:	4293      	cmp	r3, r2
 800e14c:	d009      	beq.n	800e162 <DMA_SetConfig+0x2de>
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	4a20      	ldr	r2, [pc, #128]	@ (800e1d4 <DMA_SetConfig+0x350>)
 800e154:	4293      	cmp	r3, r2
 800e156:	d004      	beq.n	800e162 <DMA_SetConfig+0x2de>
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	4a1e      	ldr	r2, [pc, #120]	@ (800e1d8 <DMA_SetConfig+0x354>)
 800e15e:	4293      	cmp	r3, r2
 800e160:	d101      	bne.n	800e166 <DMA_SetConfig+0x2e2>
 800e162:	2301      	movs	r3, #1
 800e164:	e000      	b.n	800e168 <DMA_SetConfig+0x2e4>
 800e166:	2300      	movs	r3, #0
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d020      	beq.n	800e1ae <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e170:	f003 031f 	and.w	r3, r3, #31
 800e174:	2201      	movs	r2, #1
 800e176:	409a      	lsls	r2, r3
 800e178:	693b      	ldr	r3, [r7, #16]
 800e17a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	683a      	ldr	r2, [r7, #0]
 800e182:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	689b      	ldr	r3, [r3, #8]
 800e188:	2b40      	cmp	r3, #64	@ 0x40
 800e18a:	d108      	bne.n	800e19e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	687a      	ldr	r2, [r7, #4]
 800e192:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	68ba      	ldr	r2, [r7, #8]
 800e19a:	60da      	str	r2, [r3, #12]
}
 800e19c:	e007      	b.n	800e1ae <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	68ba      	ldr	r2, [r7, #8]
 800e1a4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	687a      	ldr	r2, [r7, #4]
 800e1ac:	60da      	str	r2, [r3, #12]
}
 800e1ae:	bf00      	nop
 800e1b0:	371c      	adds	r7, #28
 800e1b2:	46bd      	mov	sp, r7
 800e1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b8:	4770      	bx	lr
 800e1ba:	bf00      	nop
 800e1bc:	58025408 	.word	0x58025408
 800e1c0:	5802541c 	.word	0x5802541c
 800e1c4:	58025430 	.word	0x58025430
 800e1c8:	58025444 	.word	0x58025444
 800e1cc:	58025458 	.word	0x58025458
 800e1d0:	5802546c 	.word	0x5802546c
 800e1d4:	58025480 	.word	0x58025480
 800e1d8:	58025494 	.word	0x58025494

0800e1dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800e1dc:	b480      	push	{r7}
 800e1de:	b085      	sub	sp, #20
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	4a42      	ldr	r2, [pc, #264]	@ (800e2f4 <DMA_CalcBaseAndBitshift+0x118>)
 800e1ea:	4293      	cmp	r3, r2
 800e1ec:	d04a      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	4a41      	ldr	r2, [pc, #260]	@ (800e2f8 <DMA_CalcBaseAndBitshift+0x11c>)
 800e1f4:	4293      	cmp	r3, r2
 800e1f6:	d045      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	4a3f      	ldr	r2, [pc, #252]	@ (800e2fc <DMA_CalcBaseAndBitshift+0x120>)
 800e1fe:	4293      	cmp	r3, r2
 800e200:	d040      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	4a3e      	ldr	r2, [pc, #248]	@ (800e300 <DMA_CalcBaseAndBitshift+0x124>)
 800e208:	4293      	cmp	r3, r2
 800e20a:	d03b      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	4a3c      	ldr	r2, [pc, #240]	@ (800e304 <DMA_CalcBaseAndBitshift+0x128>)
 800e212:	4293      	cmp	r3, r2
 800e214:	d036      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	4a3b      	ldr	r2, [pc, #236]	@ (800e308 <DMA_CalcBaseAndBitshift+0x12c>)
 800e21c:	4293      	cmp	r3, r2
 800e21e:	d031      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	4a39      	ldr	r2, [pc, #228]	@ (800e30c <DMA_CalcBaseAndBitshift+0x130>)
 800e226:	4293      	cmp	r3, r2
 800e228:	d02c      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	4a38      	ldr	r2, [pc, #224]	@ (800e310 <DMA_CalcBaseAndBitshift+0x134>)
 800e230:	4293      	cmp	r3, r2
 800e232:	d027      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	4a36      	ldr	r2, [pc, #216]	@ (800e314 <DMA_CalcBaseAndBitshift+0x138>)
 800e23a:	4293      	cmp	r3, r2
 800e23c:	d022      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	4a35      	ldr	r2, [pc, #212]	@ (800e318 <DMA_CalcBaseAndBitshift+0x13c>)
 800e244:	4293      	cmp	r3, r2
 800e246:	d01d      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	4a33      	ldr	r2, [pc, #204]	@ (800e31c <DMA_CalcBaseAndBitshift+0x140>)
 800e24e:	4293      	cmp	r3, r2
 800e250:	d018      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	4a32      	ldr	r2, [pc, #200]	@ (800e320 <DMA_CalcBaseAndBitshift+0x144>)
 800e258:	4293      	cmp	r3, r2
 800e25a:	d013      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	4a30      	ldr	r2, [pc, #192]	@ (800e324 <DMA_CalcBaseAndBitshift+0x148>)
 800e262:	4293      	cmp	r3, r2
 800e264:	d00e      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	4a2f      	ldr	r2, [pc, #188]	@ (800e328 <DMA_CalcBaseAndBitshift+0x14c>)
 800e26c:	4293      	cmp	r3, r2
 800e26e:	d009      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	4a2d      	ldr	r2, [pc, #180]	@ (800e32c <DMA_CalcBaseAndBitshift+0x150>)
 800e276:	4293      	cmp	r3, r2
 800e278:	d004      	beq.n	800e284 <DMA_CalcBaseAndBitshift+0xa8>
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	4a2c      	ldr	r2, [pc, #176]	@ (800e330 <DMA_CalcBaseAndBitshift+0x154>)
 800e280:	4293      	cmp	r3, r2
 800e282:	d101      	bne.n	800e288 <DMA_CalcBaseAndBitshift+0xac>
 800e284:	2301      	movs	r3, #1
 800e286:	e000      	b.n	800e28a <DMA_CalcBaseAndBitshift+0xae>
 800e288:	2300      	movs	r3, #0
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d024      	beq.n	800e2d8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	b2db      	uxtb	r3, r3
 800e294:	3b10      	subs	r3, #16
 800e296:	4a27      	ldr	r2, [pc, #156]	@ (800e334 <DMA_CalcBaseAndBitshift+0x158>)
 800e298:	fba2 2303 	umull	r2, r3, r2, r3
 800e29c:	091b      	lsrs	r3, r3, #4
 800e29e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	f003 0307 	and.w	r3, r3, #7
 800e2a6:	4a24      	ldr	r2, [pc, #144]	@ (800e338 <DMA_CalcBaseAndBitshift+0x15c>)
 800e2a8:	5cd3      	ldrb	r3, [r2, r3]
 800e2aa:	461a      	mov	r2, r3
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	2b03      	cmp	r3, #3
 800e2b4:	d908      	bls.n	800e2c8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	461a      	mov	r2, r3
 800e2bc:	4b1f      	ldr	r3, [pc, #124]	@ (800e33c <DMA_CalcBaseAndBitshift+0x160>)
 800e2be:	4013      	ands	r3, r2
 800e2c0:	1d1a      	adds	r2, r3, #4
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	659a      	str	r2, [r3, #88]	@ 0x58
 800e2c6:	e00d      	b.n	800e2e4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	461a      	mov	r2, r3
 800e2ce:	4b1b      	ldr	r3, [pc, #108]	@ (800e33c <DMA_CalcBaseAndBitshift+0x160>)
 800e2d0:	4013      	ands	r3, r2
 800e2d2:	687a      	ldr	r2, [r7, #4]
 800e2d4:	6593      	str	r3, [r2, #88]	@ 0x58
 800e2d6:	e005      	b.n	800e2e4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	3714      	adds	r7, #20
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f2:	4770      	bx	lr
 800e2f4:	40020010 	.word	0x40020010
 800e2f8:	40020028 	.word	0x40020028
 800e2fc:	40020040 	.word	0x40020040
 800e300:	40020058 	.word	0x40020058
 800e304:	40020070 	.word	0x40020070
 800e308:	40020088 	.word	0x40020088
 800e30c:	400200a0 	.word	0x400200a0
 800e310:	400200b8 	.word	0x400200b8
 800e314:	40020410 	.word	0x40020410
 800e318:	40020428 	.word	0x40020428
 800e31c:	40020440 	.word	0x40020440
 800e320:	40020458 	.word	0x40020458
 800e324:	40020470 	.word	0x40020470
 800e328:	40020488 	.word	0x40020488
 800e32c:	400204a0 	.word	0x400204a0
 800e330:	400204b8 	.word	0x400204b8
 800e334:	aaaaaaab 	.word	0xaaaaaaab
 800e338:	0801d6c4 	.word	0x0801d6c4
 800e33c:	fffffc00 	.word	0xfffffc00

0800e340 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800e340:	b480      	push	{r7}
 800e342:	b085      	sub	sp, #20
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e348:	2300      	movs	r3, #0
 800e34a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	699b      	ldr	r3, [r3, #24]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d120      	bne.n	800e396 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e358:	2b03      	cmp	r3, #3
 800e35a:	d858      	bhi.n	800e40e <DMA_CheckFifoParam+0xce>
 800e35c:	a201      	add	r2, pc, #4	@ (adr r2, 800e364 <DMA_CheckFifoParam+0x24>)
 800e35e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e362:	bf00      	nop
 800e364:	0800e375 	.word	0x0800e375
 800e368:	0800e387 	.word	0x0800e387
 800e36c:	0800e375 	.word	0x0800e375
 800e370:	0800e40f 	.word	0x0800e40f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e378:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d048      	beq.n	800e412 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800e380:	2301      	movs	r3, #1
 800e382:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800e384:	e045      	b.n	800e412 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e38a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800e38e:	d142      	bne.n	800e416 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800e390:	2301      	movs	r3, #1
 800e392:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800e394:	e03f      	b.n	800e416 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	699b      	ldr	r3, [r3, #24]
 800e39a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e39e:	d123      	bne.n	800e3e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3a4:	2b03      	cmp	r3, #3
 800e3a6:	d838      	bhi.n	800e41a <DMA_CheckFifoParam+0xda>
 800e3a8:	a201      	add	r2, pc, #4	@ (adr r2, 800e3b0 <DMA_CheckFifoParam+0x70>)
 800e3aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3ae:	bf00      	nop
 800e3b0:	0800e3c1 	.word	0x0800e3c1
 800e3b4:	0800e3c7 	.word	0x0800e3c7
 800e3b8:	0800e3c1 	.word	0x0800e3c1
 800e3bc:	0800e3d9 	.word	0x0800e3d9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800e3c0:	2301      	movs	r3, #1
 800e3c2:	73fb      	strb	r3, [r7, #15]
        break;
 800e3c4:	e030      	b.n	800e428 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d025      	beq.n	800e41e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800e3d2:	2301      	movs	r3, #1
 800e3d4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800e3d6:	e022      	b.n	800e41e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3dc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800e3e0:	d11f      	bne.n	800e422 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800e3e6:	e01c      	b.n	800e422 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3ec:	2b02      	cmp	r3, #2
 800e3ee:	d902      	bls.n	800e3f6 <DMA_CheckFifoParam+0xb6>
 800e3f0:	2b03      	cmp	r3, #3
 800e3f2:	d003      	beq.n	800e3fc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800e3f4:	e018      	b.n	800e428 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800e3f6:	2301      	movs	r3, #1
 800e3f8:	73fb      	strb	r3, [r7, #15]
        break;
 800e3fa:	e015      	b.n	800e428 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e400:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e404:	2b00      	cmp	r3, #0
 800e406:	d00e      	beq.n	800e426 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800e408:	2301      	movs	r3, #1
 800e40a:	73fb      	strb	r3, [r7, #15]
    break;
 800e40c:	e00b      	b.n	800e426 <DMA_CheckFifoParam+0xe6>
        break;
 800e40e:	bf00      	nop
 800e410:	e00a      	b.n	800e428 <DMA_CheckFifoParam+0xe8>
        break;
 800e412:	bf00      	nop
 800e414:	e008      	b.n	800e428 <DMA_CheckFifoParam+0xe8>
        break;
 800e416:	bf00      	nop
 800e418:	e006      	b.n	800e428 <DMA_CheckFifoParam+0xe8>
        break;
 800e41a:	bf00      	nop
 800e41c:	e004      	b.n	800e428 <DMA_CheckFifoParam+0xe8>
        break;
 800e41e:	bf00      	nop
 800e420:	e002      	b.n	800e428 <DMA_CheckFifoParam+0xe8>
        break;
 800e422:	bf00      	nop
 800e424:	e000      	b.n	800e428 <DMA_CheckFifoParam+0xe8>
    break;
 800e426:	bf00      	nop
    }
  }

  return status;
 800e428:	7bfb      	ldrb	r3, [r7, #15]
}
 800e42a:	4618      	mov	r0, r3
 800e42c:	3714      	adds	r7, #20
 800e42e:	46bd      	mov	sp, r7
 800e430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e434:	4770      	bx	lr
 800e436:	bf00      	nop

0800e438 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800e438:	b480      	push	{r7}
 800e43a:	b085      	sub	sp, #20
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	4a38      	ldr	r2, [pc, #224]	@ (800e52c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800e44c:	4293      	cmp	r3, r2
 800e44e:	d022      	beq.n	800e496 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	4a36      	ldr	r2, [pc, #216]	@ (800e530 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800e456:	4293      	cmp	r3, r2
 800e458:	d01d      	beq.n	800e496 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	4a35      	ldr	r2, [pc, #212]	@ (800e534 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800e460:	4293      	cmp	r3, r2
 800e462:	d018      	beq.n	800e496 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	4a33      	ldr	r2, [pc, #204]	@ (800e538 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800e46a:	4293      	cmp	r3, r2
 800e46c:	d013      	beq.n	800e496 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	4a32      	ldr	r2, [pc, #200]	@ (800e53c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800e474:	4293      	cmp	r3, r2
 800e476:	d00e      	beq.n	800e496 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	4a30      	ldr	r2, [pc, #192]	@ (800e540 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800e47e:	4293      	cmp	r3, r2
 800e480:	d009      	beq.n	800e496 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	4a2f      	ldr	r2, [pc, #188]	@ (800e544 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800e488:	4293      	cmp	r3, r2
 800e48a:	d004      	beq.n	800e496 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	4a2d      	ldr	r2, [pc, #180]	@ (800e548 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800e492:	4293      	cmp	r3, r2
 800e494:	d101      	bne.n	800e49a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800e496:	2301      	movs	r3, #1
 800e498:	e000      	b.n	800e49c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800e49a:	2300      	movs	r3, #0
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d01a      	beq.n	800e4d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	b2db      	uxtb	r3, r3
 800e4a6:	3b08      	subs	r3, #8
 800e4a8:	4a28      	ldr	r2, [pc, #160]	@ (800e54c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800e4aa:	fba2 2303 	umull	r2, r3, r2, r3
 800e4ae:	091b      	lsrs	r3, r3, #4
 800e4b0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800e4b2:	68fa      	ldr	r2, [r7, #12]
 800e4b4:	4b26      	ldr	r3, [pc, #152]	@ (800e550 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800e4b6:	4413      	add	r3, r2
 800e4b8:	009b      	lsls	r3, r3, #2
 800e4ba:	461a      	mov	r2, r3
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	4a24      	ldr	r2, [pc, #144]	@ (800e554 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800e4c4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	f003 031f 	and.w	r3, r3, #31
 800e4cc:	2201      	movs	r2, #1
 800e4ce:	409a      	lsls	r2, r3
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800e4d4:	e024      	b.n	800e520 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	b2db      	uxtb	r3, r3
 800e4dc:	3b10      	subs	r3, #16
 800e4de:	4a1e      	ldr	r2, [pc, #120]	@ (800e558 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800e4e0:	fba2 2303 	umull	r2, r3, r2, r3
 800e4e4:	091b      	lsrs	r3, r3, #4
 800e4e6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800e4e8:	68bb      	ldr	r3, [r7, #8]
 800e4ea:	4a1c      	ldr	r2, [pc, #112]	@ (800e55c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800e4ec:	4293      	cmp	r3, r2
 800e4ee:	d806      	bhi.n	800e4fe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800e4f0:	68bb      	ldr	r3, [r7, #8]
 800e4f2:	4a1b      	ldr	r2, [pc, #108]	@ (800e560 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800e4f4:	4293      	cmp	r3, r2
 800e4f6:	d902      	bls.n	800e4fe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	3308      	adds	r3, #8
 800e4fc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800e4fe:	68fa      	ldr	r2, [r7, #12]
 800e500:	4b18      	ldr	r3, [pc, #96]	@ (800e564 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800e502:	4413      	add	r3, r2
 800e504:	009b      	lsls	r3, r3, #2
 800e506:	461a      	mov	r2, r3
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	4a16      	ldr	r2, [pc, #88]	@ (800e568 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800e510:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	f003 031f 	and.w	r3, r3, #31
 800e518:	2201      	movs	r2, #1
 800e51a:	409a      	lsls	r2, r3
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800e520:	bf00      	nop
 800e522:	3714      	adds	r7, #20
 800e524:	46bd      	mov	sp, r7
 800e526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e52a:	4770      	bx	lr
 800e52c:	58025408 	.word	0x58025408
 800e530:	5802541c 	.word	0x5802541c
 800e534:	58025430 	.word	0x58025430
 800e538:	58025444 	.word	0x58025444
 800e53c:	58025458 	.word	0x58025458
 800e540:	5802546c 	.word	0x5802546c
 800e544:	58025480 	.word	0x58025480
 800e548:	58025494 	.word	0x58025494
 800e54c:	cccccccd 	.word	0xcccccccd
 800e550:	16009600 	.word	0x16009600
 800e554:	58025880 	.word	0x58025880
 800e558:	aaaaaaab 	.word	0xaaaaaaab
 800e55c:	400204b8 	.word	0x400204b8
 800e560:	4002040f 	.word	0x4002040f
 800e564:	10008200 	.word	0x10008200
 800e568:	40020880 	.word	0x40020880

0800e56c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800e56c:	b480      	push	{r7}
 800e56e:	b085      	sub	sp, #20
 800e570:	af00      	add	r7, sp, #0
 800e572:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	685b      	ldr	r3, [r3, #4]
 800e578:	b2db      	uxtb	r3, r3
 800e57a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d04a      	beq.n	800e618 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	2b08      	cmp	r3, #8
 800e586:	d847      	bhi.n	800e618 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	4a25      	ldr	r2, [pc, #148]	@ (800e624 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800e58e:	4293      	cmp	r3, r2
 800e590:	d022      	beq.n	800e5d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	4a24      	ldr	r2, [pc, #144]	@ (800e628 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800e598:	4293      	cmp	r3, r2
 800e59a:	d01d      	beq.n	800e5d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	4a22      	ldr	r2, [pc, #136]	@ (800e62c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800e5a2:	4293      	cmp	r3, r2
 800e5a4:	d018      	beq.n	800e5d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	4a21      	ldr	r2, [pc, #132]	@ (800e630 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800e5ac:	4293      	cmp	r3, r2
 800e5ae:	d013      	beq.n	800e5d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	4a1f      	ldr	r2, [pc, #124]	@ (800e634 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800e5b6:	4293      	cmp	r3, r2
 800e5b8:	d00e      	beq.n	800e5d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	4a1e      	ldr	r2, [pc, #120]	@ (800e638 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800e5c0:	4293      	cmp	r3, r2
 800e5c2:	d009      	beq.n	800e5d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	4a1c      	ldr	r2, [pc, #112]	@ (800e63c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800e5ca:	4293      	cmp	r3, r2
 800e5cc:	d004      	beq.n	800e5d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	4a1b      	ldr	r2, [pc, #108]	@ (800e640 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800e5d4:	4293      	cmp	r3, r2
 800e5d6:	d101      	bne.n	800e5dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800e5d8:	2301      	movs	r3, #1
 800e5da:	e000      	b.n	800e5de <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800e5dc:	2300      	movs	r3, #0
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d00a      	beq.n	800e5f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800e5e2:	68fa      	ldr	r2, [r7, #12]
 800e5e4:	4b17      	ldr	r3, [pc, #92]	@ (800e644 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800e5e6:	4413      	add	r3, r2
 800e5e8:	009b      	lsls	r3, r3, #2
 800e5ea:	461a      	mov	r2, r3
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	4a15      	ldr	r2, [pc, #84]	@ (800e648 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800e5f4:	671a      	str	r2, [r3, #112]	@ 0x70
 800e5f6:	e009      	b.n	800e60c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800e5f8:	68fa      	ldr	r2, [r7, #12]
 800e5fa:	4b14      	ldr	r3, [pc, #80]	@ (800e64c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800e5fc:	4413      	add	r3, r2
 800e5fe:	009b      	lsls	r3, r3, #2
 800e600:	461a      	mov	r2, r3
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	4a11      	ldr	r2, [pc, #68]	@ (800e650 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800e60a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	3b01      	subs	r3, #1
 800e610:	2201      	movs	r2, #1
 800e612:	409a      	lsls	r2, r3
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800e618:	bf00      	nop
 800e61a:	3714      	adds	r7, #20
 800e61c:	46bd      	mov	sp, r7
 800e61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e622:	4770      	bx	lr
 800e624:	58025408 	.word	0x58025408
 800e628:	5802541c 	.word	0x5802541c
 800e62c:	58025430 	.word	0x58025430
 800e630:	58025444 	.word	0x58025444
 800e634:	58025458 	.word	0x58025458
 800e638:	5802546c 	.word	0x5802546c
 800e63c:	58025480 	.word	0x58025480
 800e640:	58025494 	.word	0x58025494
 800e644:	1600963f 	.word	0x1600963f
 800e648:	58025940 	.word	0x58025940
 800e64c:	1000823f 	.word	0x1000823f
 800e650:	40020940 	.word	0x40020940

0800e654 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800e654:	b480      	push	{r7}
 800e656:	b089      	sub	sp, #36	@ 0x24
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
 800e65c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800e65e:	2300      	movs	r3, #0
 800e660:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800e662:	4b86      	ldr	r3, [pc, #536]	@ (800e87c <HAL_GPIO_Init+0x228>)
 800e664:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800e666:	e18c      	b.n	800e982 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	681a      	ldr	r2, [r3, #0]
 800e66c:	2101      	movs	r1, #1
 800e66e:	69fb      	ldr	r3, [r7, #28]
 800e670:	fa01 f303 	lsl.w	r3, r1, r3
 800e674:	4013      	ands	r3, r2
 800e676:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800e678:	693b      	ldr	r3, [r7, #16]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	f000 817e 	beq.w	800e97c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800e680:	683b      	ldr	r3, [r7, #0]
 800e682:	685b      	ldr	r3, [r3, #4]
 800e684:	f003 0303 	and.w	r3, r3, #3
 800e688:	2b01      	cmp	r3, #1
 800e68a:	d005      	beq.n	800e698 <HAL_GPIO_Init+0x44>
 800e68c:	683b      	ldr	r3, [r7, #0]
 800e68e:	685b      	ldr	r3, [r3, #4]
 800e690:	f003 0303 	and.w	r3, r3, #3
 800e694:	2b02      	cmp	r3, #2
 800e696:	d130      	bne.n	800e6fa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	689b      	ldr	r3, [r3, #8]
 800e69c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800e69e:	69fb      	ldr	r3, [r7, #28]
 800e6a0:	005b      	lsls	r3, r3, #1
 800e6a2:	2203      	movs	r2, #3
 800e6a4:	fa02 f303 	lsl.w	r3, r2, r3
 800e6a8:	43db      	mvns	r3, r3
 800e6aa:	69ba      	ldr	r2, [r7, #24]
 800e6ac:	4013      	ands	r3, r2
 800e6ae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800e6b0:	683b      	ldr	r3, [r7, #0]
 800e6b2:	68da      	ldr	r2, [r3, #12]
 800e6b4:	69fb      	ldr	r3, [r7, #28]
 800e6b6:	005b      	lsls	r3, r3, #1
 800e6b8:	fa02 f303 	lsl.w	r3, r2, r3
 800e6bc:	69ba      	ldr	r2, [r7, #24]
 800e6be:	4313      	orrs	r3, r2
 800e6c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	69ba      	ldr	r2, [r7, #24]
 800e6c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	685b      	ldr	r3, [r3, #4]
 800e6cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800e6ce:	2201      	movs	r2, #1
 800e6d0:	69fb      	ldr	r3, [r7, #28]
 800e6d2:	fa02 f303 	lsl.w	r3, r2, r3
 800e6d6:	43db      	mvns	r3, r3
 800e6d8:	69ba      	ldr	r2, [r7, #24]
 800e6da:	4013      	ands	r3, r2
 800e6dc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800e6de:	683b      	ldr	r3, [r7, #0]
 800e6e0:	685b      	ldr	r3, [r3, #4]
 800e6e2:	091b      	lsrs	r3, r3, #4
 800e6e4:	f003 0201 	and.w	r2, r3, #1
 800e6e8:	69fb      	ldr	r3, [r7, #28]
 800e6ea:	fa02 f303 	lsl.w	r3, r2, r3
 800e6ee:	69ba      	ldr	r2, [r7, #24]
 800e6f0:	4313      	orrs	r3, r2
 800e6f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	69ba      	ldr	r2, [r7, #24]
 800e6f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800e6fa:	683b      	ldr	r3, [r7, #0]
 800e6fc:	685b      	ldr	r3, [r3, #4]
 800e6fe:	f003 0303 	and.w	r3, r3, #3
 800e702:	2b03      	cmp	r3, #3
 800e704:	d017      	beq.n	800e736 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	68db      	ldr	r3, [r3, #12]
 800e70a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800e70c:	69fb      	ldr	r3, [r7, #28]
 800e70e:	005b      	lsls	r3, r3, #1
 800e710:	2203      	movs	r2, #3
 800e712:	fa02 f303 	lsl.w	r3, r2, r3
 800e716:	43db      	mvns	r3, r3
 800e718:	69ba      	ldr	r2, [r7, #24]
 800e71a:	4013      	ands	r3, r2
 800e71c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800e71e:	683b      	ldr	r3, [r7, #0]
 800e720:	689a      	ldr	r2, [r3, #8]
 800e722:	69fb      	ldr	r3, [r7, #28]
 800e724:	005b      	lsls	r3, r3, #1
 800e726:	fa02 f303 	lsl.w	r3, r2, r3
 800e72a:	69ba      	ldr	r2, [r7, #24]
 800e72c:	4313      	orrs	r3, r2
 800e72e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	69ba      	ldr	r2, [r7, #24]
 800e734:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800e736:	683b      	ldr	r3, [r7, #0]
 800e738:	685b      	ldr	r3, [r3, #4]
 800e73a:	f003 0303 	and.w	r3, r3, #3
 800e73e:	2b02      	cmp	r3, #2
 800e740:	d123      	bne.n	800e78a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800e742:	69fb      	ldr	r3, [r7, #28]
 800e744:	08da      	lsrs	r2, r3, #3
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	3208      	adds	r2, #8
 800e74a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e74e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800e750:	69fb      	ldr	r3, [r7, #28]
 800e752:	f003 0307 	and.w	r3, r3, #7
 800e756:	009b      	lsls	r3, r3, #2
 800e758:	220f      	movs	r2, #15
 800e75a:	fa02 f303 	lsl.w	r3, r2, r3
 800e75e:	43db      	mvns	r3, r3
 800e760:	69ba      	ldr	r2, [r7, #24]
 800e762:	4013      	ands	r3, r2
 800e764:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800e766:	683b      	ldr	r3, [r7, #0]
 800e768:	691a      	ldr	r2, [r3, #16]
 800e76a:	69fb      	ldr	r3, [r7, #28]
 800e76c:	f003 0307 	and.w	r3, r3, #7
 800e770:	009b      	lsls	r3, r3, #2
 800e772:	fa02 f303 	lsl.w	r3, r2, r3
 800e776:	69ba      	ldr	r2, [r7, #24]
 800e778:	4313      	orrs	r3, r2
 800e77a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800e77c:	69fb      	ldr	r3, [r7, #28]
 800e77e:	08da      	lsrs	r2, r3, #3
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	3208      	adds	r2, #8
 800e784:	69b9      	ldr	r1, [r7, #24]
 800e786:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800e790:	69fb      	ldr	r3, [r7, #28]
 800e792:	005b      	lsls	r3, r3, #1
 800e794:	2203      	movs	r2, #3
 800e796:	fa02 f303 	lsl.w	r3, r2, r3
 800e79a:	43db      	mvns	r3, r3
 800e79c:	69ba      	ldr	r2, [r7, #24]
 800e79e:	4013      	ands	r3, r2
 800e7a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800e7a2:	683b      	ldr	r3, [r7, #0]
 800e7a4:	685b      	ldr	r3, [r3, #4]
 800e7a6:	f003 0203 	and.w	r2, r3, #3
 800e7aa:	69fb      	ldr	r3, [r7, #28]
 800e7ac:	005b      	lsls	r3, r3, #1
 800e7ae:	fa02 f303 	lsl.w	r3, r2, r3
 800e7b2:	69ba      	ldr	r2, [r7, #24]
 800e7b4:	4313      	orrs	r3, r2
 800e7b6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	69ba      	ldr	r2, [r7, #24]
 800e7bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	685b      	ldr	r3, [r3, #4]
 800e7c2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	f000 80d8 	beq.w	800e97c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e7cc:	4b2c      	ldr	r3, [pc, #176]	@ (800e880 <HAL_GPIO_Init+0x22c>)
 800e7ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e7d2:	4a2b      	ldr	r2, [pc, #172]	@ (800e880 <HAL_GPIO_Init+0x22c>)
 800e7d4:	f043 0302 	orr.w	r3, r3, #2
 800e7d8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800e7dc:	4b28      	ldr	r3, [pc, #160]	@ (800e880 <HAL_GPIO_Init+0x22c>)
 800e7de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e7e2:	f003 0302 	and.w	r3, r3, #2
 800e7e6:	60fb      	str	r3, [r7, #12]
 800e7e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800e7ea:	4a26      	ldr	r2, [pc, #152]	@ (800e884 <HAL_GPIO_Init+0x230>)
 800e7ec:	69fb      	ldr	r3, [r7, #28]
 800e7ee:	089b      	lsrs	r3, r3, #2
 800e7f0:	3302      	adds	r3, #2
 800e7f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e7f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800e7f8:	69fb      	ldr	r3, [r7, #28]
 800e7fa:	f003 0303 	and.w	r3, r3, #3
 800e7fe:	009b      	lsls	r3, r3, #2
 800e800:	220f      	movs	r2, #15
 800e802:	fa02 f303 	lsl.w	r3, r2, r3
 800e806:	43db      	mvns	r3, r3
 800e808:	69ba      	ldr	r2, [r7, #24]
 800e80a:	4013      	ands	r3, r2
 800e80c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	4a1d      	ldr	r2, [pc, #116]	@ (800e888 <HAL_GPIO_Init+0x234>)
 800e812:	4293      	cmp	r3, r2
 800e814:	d04a      	beq.n	800e8ac <HAL_GPIO_Init+0x258>
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	4a1c      	ldr	r2, [pc, #112]	@ (800e88c <HAL_GPIO_Init+0x238>)
 800e81a:	4293      	cmp	r3, r2
 800e81c:	d02b      	beq.n	800e876 <HAL_GPIO_Init+0x222>
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	4a1b      	ldr	r2, [pc, #108]	@ (800e890 <HAL_GPIO_Init+0x23c>)
 800e822:	4293      	cmp	r3, r2
 800e824:	d025      	beq.n	800e872 <HAL_GPIO_Init+0x21e>
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	4a1a      	ldr	r2, [pc, #104]	@ (800e894 <HAL_GPIO_Init+0x240>)
 800e82a:	4293      	cmp	r3, r2
 800e82c:	d01f      	beq.n	800e86e <HAL_GPIO_Init+0x21a>
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	4a19      	ldr	r2, [pc, #100]	@ (800e898 <HAL_GPIO_Init+0x244>)
 800e832:	4293      	cmp	r3, r2
 800e834:	d019      	beq.n	800e86a <HAL_GPIO_Init+0x216>
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	4a18      	ldr	r2, [pc, #96]	@ (800e89c <HAL_GPIO_Init+0x248>)
 800e83a:	4293      	cmp	r3, r2
 800e83c:	d013      	beq.n	800e866 <HAL_GPIO_Init+0x212>
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	4a17      	ldr	r2, [pc, #92]	@ (800e8a0 <HAL_GPIO_Init+0x24c>)
 800e842:	4293      	cmp	r3, r2
 800e844:	d00d      	beq.n	800e862 <HAL_GPIO_Init+0x20e>
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	4a16      	ldr	r2, [pc, #88]	@ (800e8a4 <HAL_GPIO_Init+0x250>)
 800e84a:	4293      	cmp	r3, r2
 800e84c:	d007      	beq.n	800e85e <HAL_GPIO_Init+0x20a>
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	4a15      	ldr	r2, [pc, #84]	@ (800e8a8 <HAL_GPIO_Init+0x254>)
 800e852:	4293      	cmp	r3, r2
 800e854:	d101      	bne.n	800e85a <HAL_GPIO_Init+0x206>
 800e856:	2309      	movs	r3, #9
 800e858:	e029      	b.n	800e8ae <HAL_GPIO_Init+0x25a>
 800e85a:	230a      	movs	r3, #10
 800e85c:	e027      	b.n	800e8ae <HAL_GPIO_Init+0x25a>
 800e85e:	2307      	movs	r3, #7
 800e860:	e025      	b.n	800e8ae <HAL_GPIO_Init+0x25a>
 800e862:	2306      	movs	r3, #6
 800e864:	e023      	b.n	800e8ae <HAL_GPIO_Init+0x25a>
 800e866:	2305      	movs	r3, #5
 800e868:	e021      	b.n	800e8ae <HAL_GPIO_Init+0x25a>
 800e86a:	2304      	movs	r3, #4
 800e86c:	e01f      	b.n	800e8ae <HAL_GPIO_Init+0x25a>
 800e86e:	2303      	movs	r3, #3
 800e870:	e01d      	b.n	800e8ae <HAL_GPIO_Init+0x25a>
 800e872:	2302      	movs	r3, #2
 800e874:	e01b      	b.n	800e8ae <HAL_GPIO_Init+0x25a>
 800e876:	2301      	movs	r3, #1
 800e878:	e019      	b.n	800e8ae <HAL_GPIO_Init+0x25a>
 800e87a:	bf00      	nop
 800e87c:	58000080 	.word	0x58000080
 800e880:	58024400 	.word	0x58024400
 800e884:	58000400 	.word	0x58000400
 800e888:	58020000 	.word	0x58020000
 800e88c:	58020400 	.word	0x58020400
 800e890:	58020800 	.word	0x58020800
 800e894:	58020c00 	.word	0x58020c00
 800e898:	58021000 	.word	0x58021000
 800e89c:	58021400 	.word	0x58021400
 800e8a0:	58021800 	.word	0x58021800
 800e8a4:	58021c00 	.word	0x58021c00
 800e8a8:	58022400 	.word	0x58022400
 800e8ac:	2300      	movs	r3, #0
 800e8ae:	69fa      	ldr	r2, [r7, #28]
 800e8b0:	f002 0203 	and.w	r2, r2, #3
 800e8b4:	0092      	lsls	r2, r2, #2
 800e8b6:	4093      	lsls	r3, r2
 800e8b8:	69ba      	ldr	r2, [r7, #24]
 800e8ba:	4313      	orrs	r3, r2
 800e8bc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800e8be:	4938      	ldr	r1, [pc, #224]	@ (800e9a0 <HAL_GPIO_Init+0x34c>)
 800e8c0:	69fb      	ldr	r3, [r7, #28]
 800e8c2:	089b      	lsrs	r3, r3, #2
 800e8c4:	3302      	adds	r3, #2
 800e8c6:	69ba      	ldr	r2, [r7, #24]
 800e8c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800e8cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e8d4:	693b      	ldr	r3, [r7, #16]
 800e8d6:	43db      	mvns	r3, r3
 800e8d8:	69ba      	ldr	r2, [r7, #24]
 800e8da:	4013      	ands	r3, r2
 800e8dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800e8de:	683b      	ldr	r3, [r7, #0]
 800e8e0:	685b      	ldr	r3, [r3, #4]
 800e8e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d003      	beq.n	800e8f2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800e8ea:	69ba      	ldr	r2, [r7, #24]
 800e8ec:	693b      	ldr	r3, [r7, #16]
 800e8ee:	4313      	orrs	r3, r2
 800e8f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800e8f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e8f6:	69bb      	ldr	r3, [r7, #24]
 800e8f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800e8fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e8fe:	685b      	ldr	r3, [r3, #4]
 800e900:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e902:	693b      	ldr	r3, [r7, #16]
 800e904:	43db      	mvns	r3, r3
 800e906:	69ba      	ldr	r2, [r7, #24]
 800e908:	4013      	ands	r3, r2
 800e90a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	685b      	ldr	r3, [r3, #4]
 800e910:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e914:	2b00      	cmp	r3, #0
 800e916:	d003      	beq.n	800e920 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800e918:	69ba      	ldr	r2, [r7, #24]
 800e91a:	693b      	ldr	r3, [r7, #16]
 800e91c:	4313      	orrs	r3, r2
 800e91e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800e920:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e924:	69bb      	ldr	r3, [r7, #24]
 800e926:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800e928:	697b      	ldr	r3, [r7, #20]
 800e92a:	685b      	ldr	r3, [r3, #4]
 800e92c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e92e:	693b      	ldr	r3, [r7, #16]
 800e930:	43db      	mvns	r3, r3
 800e932:	69ba      	ldr	r2, [r7, #24]
 800e934:	4013      	ands	r3, r2
 800e936:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800e938:	683b      	ldr	r3, [r7, #0]
 800e93a:	685b      	ldr	r3, [r3, #4]
 800e93c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e940:	2b00      	cmp	r3, #0
 800e942:	d003      	beq.n	800e94c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800e944:	69ba      	ldr	r2, [r7, #24]
 800e946:	693b      	ldr	r3, [r7, #16]
 800e948:	4313      	orrs	r3, r2
 800e94a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800e94c:	697b      	ldr	r3, [r7, #20]
 800e94e:	69ba      	ldr	r2, [r7, #24]
 800e950:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800e952:	697b      	ldr	r3, [r7, #20]
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e958:	693b      	ldr	r3, [r7, #16]
 800e95a:	43db      	mvns	r3, r3
 800e95c:	69ba      	ldr	r2, [r7, #24]
 800e95e:	4013      	ands	r3, r2
 800e960:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800e962:	683b      	ldr	r3, [r7, #0]
 800e964:	685b      	ldr	r3, [r3, #4]
 800e966:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d003      	beq.n	800e976 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800e96e:	69ba      	ldr	r2, [r7, #24]
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	4313      	orrs	r3, r2
 800e974:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800e976:	697b      	ldr	r3, [r7, #20]
 800e978:	69ba      	ldr	r2, [r7, #24]
 800e97a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800e97c:	69fb      	ldr	r3, [r7, #28]
 800e97e:	3301      	adds	r3, #1
 800e980:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800e982:	683b      	ldr	r3, [r7, #0]
 800e984:	681a      	ldr	r2, [r3, #0]
 800e986:	69fb      	ldr	r3, [r7, #28]
 800e988:	fa22 f303 	lsr.w	r3, r2, r3
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	f47f ae6b 	bne.w	800e668 <HAL_GPIO_Init+0x14>
  }
}
 800e992:	bf00      	nop
 800e994:	bf00      	nop
 800e996:	3724      	adds	r7, #36	@ 0x24
 800e998:	46bd      	mov	sp, r7
 800e99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99e:	4770      	bx	lr
 800e9a0:	58000400 	.word	0x58000400

0800e9a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800e9a4:	b480      	push	{r7}
 800e9a6:	b083      	sub	sp, #12
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	6078      	str	r0, [r7, #4]
 800e9ac:	460b      	mov	r3, r1
 800e9ae:	807b      	strh	r3, [r7, #2]
 800e9b0:	4613      	mov	r3, r2
 800e9b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800e9b4:	787b      	ldrb	r3, [r7, #1]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d003      	beq.n	800e9c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800e9ba:	887a      	ldrh	r2, [r7, #2]
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800e9c0:	e003      	b.n	800e9ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800e9c2:	887b      	ldrh	r3, [r7, #2]
 800e9c4:	041a      	lsls	r2, r3, #16
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	619a      	str	r2, [r3, #24]
}
 800e9ca:	bf00      	nop
 800e9cc:	370c      	adds	r7, #12
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d4:	4770      	bx	lr
	...

0800e9d8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800e9d8:	b580      	push	{r7, lr}
 800e9da:	b084      	sub	sp, #16
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800e9e0:	4b19      	ldr	r3, [pc, #100]	@ (800ea48 <HAL_PWREx_ConfigSupply+0x70>)
 800e9e2:	68db      	ldr	r3, [r3, #12]
 800e9e4:	f003 0304 	and.w	r3, r3, #4
 800e9e8:	2b04      	cmp	r3, #4
 800e9ea:	d00a      	beq.n	800ea02 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800e9ec:	4b16      	ldr	r3, [pc, #88]	@ (800ea48 <HAL_PWREx_ConfigSupply+0x70>)
 800e9ee:	68db      	ldr	r3, [r3, #12]
 800e9f0:	f003 0307 	and.w	r3, r3, #7
 800e9f4:	687a      	ldr	r2, [r7, #4]
 800e9f6:	429a      	cmp	r2, r3
 800e9f8:	d001      	beq.n	800e9fe <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800e9fa:	2301      	movs	r3, #1
 800e9fc:	e01f      	b.n	800ea3e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800e9fe:	2300      	movs	r3, #0
 800ea00:	e01d      	b.n	800ea3e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800ea02:	4b11      	ldr	r3, [pc, #68]	@ (800ea48 <HAL_PWREx_ConfigSupply+0x70>)
 800ea04:	68db      	ldr	r3, [r3, #12]
 800ea06:	f023 0207 	bic.w	r2, r3, #7
 800ea0a:	490f      	ldr	r1, [pc, #60]	@ (800ea48 <HAL_PWREx_ConfigSupply+0x70>)
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	4313      	orrs	r3, r2
 800ea10:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800ea12:	f7fb f905 	bl	8009c20 <HAL_GetTick>
 800ea16:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800ea18:	e009      	b.n	800ea2e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800ea1a:	f7fb f901 	bl	8009c20 <HAL_GetTick>
 800ea1e:	4602      	mov	r2, r0
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	1ad3      	subs	r3, r2, r3
 800ea24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ea28:	d901      	bls.n	800ea2e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800ea2a:	2301      	movs	r3, #1
 800ea2c:	e007      	b.n	800ea3e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800ea2e:	4b06      	ldr	r3, [pc, #24]	@ (800ea48 <HAL_PWREx_ConfigSupply+0x70>)
 800ea30:	685b      	ldr	r3, [r3, #4]
 800ea32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ea36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ea3a:	d1ee      	bne.n	800ea1a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800ea3c:	2300      	movs	r3, #0
}
 800ea3e:	4618      	mov	r0, r3
 800ea40:	3710      	adds	r7, #16
 800ea42:	46bd      	mov	sp, r7
 800ea44:	bd80      	pop	{r7, pc}
 800ea46:	bf00      	nop
 800ea48:	58024800 	.word	0x58024800

0800ea4c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b08c      	sub	sp, #48	@ 0x30
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d101      	bne.n	800ea5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ea5a:	2301      	movs	r3, #1
 800ea5c:	e3c8      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	f003 0301 	and.w	r3, r3, #1
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	f000 8087 	beq.w	800eb7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ea6c:	4b88      	ldr	r3, [pc, #544]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ea6e:	691b      	ldr	r3, [r3, #16]
 800ea70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ea74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ea76:	4b86      	ldr	r3, [pc, #536]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ea78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800ea7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea7e:	2b10      	cmp	r3, #16
 800ea80:	d007      	beq.n	800ea92 <HAL_RCC_OscConfig+0x46>
 800ea82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea84:	2b18      	cmp	r3, #24
 800ea86:	d110      	bne.n	800eaaa <HAL_RCC_OscConfig+0x5e>
 800ea88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea8a:	f003 0303 	and.w	r3, r3, #3
 800ea8e:	2b02      	cmp	r3, #2
 800ea90:	d10b      	bne.n	800eaaa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ea92:	4b7f      	ldr	r3, [pc, #508]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d06c      	beq.n	800eb78 <HAL_RCC_OscConfig+0x12c>
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	685b      	ldr	r3, [r3, #4]
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d168      	bne.n	800eb78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800eaa6:	2301      	movs	r3, #1
 800eaa8:	e3a2      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	685b      	ldr	r3, [r3, #4]
 800eaae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eab2:	d106      	bne.n	800eac2 <HAL_RCC_OscConfig+0x76>
 800eab4:	4b76      	ldr	r3, [pc, #472]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	4a75      	ldr	r2, [pc, #468]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eaba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eabe:	6013      	str	r3, [r2, #0]
 800eac0:	e02e      	b.n	800eb20 <HAL_RCC_OscConfig+0xd4>
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	685b      	ldr	r3, [r3, #4]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d10c      	bne.n	800eae4 <HAL_RCC_OscConfig+0x98>
 800eaca:	4b71      	ldr	r3, [pc, #452]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	4a70      	ldr	r2, [pc, #448]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ead0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ead4:	6013      	str	r3, [r2, #0]
 800ead6:	4b6e      	ldr	r3, [pc, #440]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	4a6d      	ldr	r2, [pc, #436]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eadc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800eae0:	6013      	str	r3, [r2, #0]
 800eae2:	e01d      	b.n	800eb20 <HAL_RCC_OscConfig+0xd4>
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	685b      	ldr	r3, [r3, #4]
 800eae8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800eaec:	d10c      	bne.n	800eb08 <HAL_RCC_OscConfig+0xbc>
 800eaee:	4b68      	ldr	r3, [pc, #416]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	4a67      	ldr	r2, [pc, #412]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eaf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800eaf8:	6013      	str	r3, [r2, #0]
 800eafa:	4b65      	ldr	r3, [pc, #404]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	4a64      	ldr	r2, [pc, #400]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eb00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eb04:	6013      	str	r3, [r2, #0]
 800eb06:	e00b      	b.n	800eb20 <HAL_RCC_OscConfig+0xd4>
 800eb08:	4b61      	ldr	r3, [pc, #388]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	4a60      	ldr	r2, [pc, #384]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eb0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800eb12:	6013      	str	r3, [r2, #0]
 800eb14:	4b5e      	ldr	r3, [pc, #376]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	4a5d      	ldr	r2, [pc, #372]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eb1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800eb1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	685b      	ldr	r3, [r3, #4]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d013      	beq.n	800eb50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb28:	f7fb f87a 	bl	8009c20 <HAL_GetTick>
 800eb2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800eb2e:	e008      	b.n	800eb42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800eb30:	f7fb f876 	bl	8009c20 <HAL_GetTick>
 800eb34:	4602      	mov	r2, r0
 800eb36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb38:	1ad3      	subs	r3, r2, r3
 800eb3a:	2b64      	cmp	r3, #100	@ 0x64
 800eb3c:	d901      	bls.n	800eb42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800eb3e:	2303      	movs	r3, #3
 800eb40:	e356      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800eb42:	4b53      	ldr	r3, [pc, #332]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d0f0      	beq.n	800eb30 <HAL_RCC_OscConfig+0xe4>
 800eb4e:	e014      	b.n	800eb7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb50:	f7fb f866 	bl	8009c20 <HAL_GetTick>
 800eb54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800eb56:	e008      	b.n	800eb6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800eb58:	f7fb f862 	bl	8009c20 <HAL_GetTick>
 800eb5c:	4602      	mov	r2, r0
 800eb5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb60:	1ad3      	subs	r3, r2, r3
 800eb62:	2b64      	cmp	r3, #100	@ 0x64
 800eb64:	d901      	bls.n	800eb6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800eb66:	2303      	movs	r3, #3
 800eb68:	e342      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800eb6a:	4b49      	ldr	r3, [pc, #292]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d1f0      	bne.n	800eb58 <HAL_RCC_OscConfig+0x10c>
 800eb76:	e000      	b.n	800eb7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800eb78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	f003 0302 	and.w	r3, r3, #2
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	f000 808c 	beq.w	800eca0 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800eb88:	4b41      	ldr	r3, [pc, #260]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eb8a:	691b      	ldr	r3, [r3, #16]
 800eb8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800eb90:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800eb92:	4b3f      	ldr	r3, [pc, #252]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800eb94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb96:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800eb98:	6a3b      	ldr	r3, [r7, #32]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d007      	beq.n	800ebae <HAL_RCC_OscConfig+0x162>
 800eb9e:	6a3b      	ldr	r3, [r7, #32]
 800eba0:	2b18      	cmp	r3, #24
 800eba2:	d137      	bne.n	800ec14 <HAL_RCC_OscConfig+0x1c8>
 800eba4:	69fb      	ldr	r3, [r7, #28]
 800eba6:	f003 0303 	and.w	r3, r3, #3
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d132      	bne.n	800ec14 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ebae:	4b38      	ldr	r3, [pc, #224]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	f003 0304 	and.w	r3, r3, #4
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d005      	beq.n	800ebc6 <HAL_RCC_OscConfig+0x17a>
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	68db      	ldr	r3, [r3, #12]
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d101      	bne.n	800ebc6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800ebc2:	2301      	movs	r3, #1
 800ebc4:	e314      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800ebc6:	4b32      	ldr	r3, [pc, #200]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	f023 0219 	bic.w	r2, r3, #25
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	68db      	ldr	r3, [r3, #12]
 800ebd2:	492f      	ldr	r1, [pc, #188]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ebd4:	4313      	orrs	r3, r2
 800ebd6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ebd8:	f7fb f822 	bl	8009c20 <HAL_GetTick>
 800ebdc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ebde:	e008      	b.n	800ebf2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ebe0:	f7fb f81e 	bl	8009c20 <HAL_GetTick>
 800ebe4:	4602      	mov	r2, r0
 800ebe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebe8:	1ad3      	subs	r3, r2, r3
 800ebea:	2b02      	cmp	r3, #2
 800ebec:	d901      	bls.n	800ebf2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800ebee:	2303      	movs	r3, #3
 800ebf0:	e2fe      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ebf2:	4b27      	ldr	r3, [pc, #156]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	f003 0304 	and.w	r3, r3, #4
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d0f0      	beq.n	800ebe0 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ebfe:	4b24      	ldr	r3, [pc, #144]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ec00:	685b      	ldr	r3, [r3, #4]
 800ec02:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	691b      	ldr	r3, [r3, #16]
 800ec0a:	061b      	lsls	r3, r3, #24
 800ec0c:	4920      	ldr	r1, [pc, #128]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ec0e:	4313      	orrs	r3, r2
 800ec10:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ec12:	e045      	b.n	800eca0 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	68db      	ldr	r3, [r3, #12]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d026      	beq.n	800ec6a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800ec1c:	4b1c      	ldr	r3, [pc, #112]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	f023 0219 	bic.w	r2, r3, #25
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	68db      	ldr	r3, [r3, #12]
 800ec28:	4919      	ldr	r1, [pc, #100]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ec2a:	4313      	orrs	r3, r2
 800ec2c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ec2e:	f7fa fff7 	bl	8009c20 <HAL_GetTick>
 800ec32:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ec34:	e008      	b.n	800ec48 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ec36:	f7fa fff3 	bl	8009c20 <HAL_GetTick>
 800ec3a:	4602      	mov	r2, r0
 800ec3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec3e:	1ad3      	subs	r3, r2, r3
 800ec40:	2b02      	cmp	r3, #2
 800ec42:	d901      	bls.n	800ec48 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800ec44:	2303      	movs	r3, #3
 800ec46:	e2d3      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ec48:	4b11      	ldr	r3, [pc, #68]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	f003 0304 	and.w	r3, r3, #4
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d0f0      	beq.n	800ec36 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ec54:	4b0e      	ldr	r3, [pc, #56]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ec56:	685b      	ldr	r3, [r3, #4]
 800ec58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	691b      	ldr	r3, [r3, #16]
 800ec60:	061b      	lsls	r3, r3, #24
 800ec62:	490b      	ldr	r1, [pc, #44]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ec64:	4313      	orrs	r3, r2
 800ec66:	604b      	str	r3, [r1, #4]
 800ec68:	e01a      	b.n	800eca0 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ec6a:	4b09      	ldr	r3, [pc, #36]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	4a08      	ldr	r2, [pc, #32]	@ (800ec90 <HAL_RCC_OscConfig+0x244>)
 800ec70:	f023 0301 	bic.w	r3, r3, #1
 800ec74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ec76:	f7fa ffd3 	bl	8009c20 <HAL_GetTick>
 800ec7a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ec7c:	e00a      	b.n	800ec94 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ec7e:	f7fa ffcf 	bl	8009c20 <HAL_GetTick>
 800ec82:	4602      	mov	r2, r0
 800ec84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec86:	1ad3      	subs	r3, r2, r3
 800ec88:	2b02      	cmp	r3, #2
 800ec8a:	d903      	bls.n	800ec94 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800ec8c:	2303      	movs	r3, #3
 800ec8e:	e2af      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
 800ec90:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ec94:	4b96      	ldr	r3, [pc, #600]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	f003 0304 	and.w	r3, r3, #4
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d1ee      	bne.n	800ec7e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	f003 0310 	and.w	r3, r3, #16
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d06a      	beq.n	800ed82 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ecac:	4b90      	ldr	r3, [pc, #576]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ecae:	691b      	ldr	r3, [r3, #16]
 800ecb0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ecb4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ecb6:	4b8e      	ldr	r3, [pc, #568]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ecb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecba:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800ecbc:	69bb      	ldr	r3, [r7, #24]
 800ecbe:	2b08      	cmp	r3, #8
 800ecc0:	d007      	beq.n	800ecd2 <HAL_RCC_OscConfig+0x286>
 800ecc2:	69bb      	ldr	r3, [r7, #24]
 800ecc4:	2b18      	cmp	r3, #24
 800ecc6:	d11b      	bne.n	800ed00 <HAL_RCC_OscConfig+0x2b4>
 800ecc8:	697b      	ldr	r3, [r7, #20]
 800ecca:	f003 0303 	and.w	r3, r3, #3
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	d116      	bne.n	800ed00 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ecd2:	4b87      	ldr	r3, [pc, #540]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d005      	beq.n	800ecea <HAL_RCC_OscConfig+0x29e>
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	69db      	ldr	r3, [r3, #28]
 800ece2:	2b80      	cmp	r3, #128	@ 0x80
 800ece4:	d001      	beq.n	800ecea <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800ece6:	2301      	movs	r3, #1
 800ece8:	e282      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ecea:	4b81      	ldr	r3, [pc, #516]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ecec:	68db      	ldr	r3, [r3, #12]
 800ecee:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	6a1b      	ldr	r3, [r3, #32]
 800ecf6:	061b      	lsls	r3, r3, #24
 800ecf8:	497d      	ldr	r1, [pc, #500]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ecfa:	4313      	orrs	r3, r2
 800ecfc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ecfe:	e040      	b.n	800ed82 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	69db      	ldr	r3, [r3, #28]
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d023      	beq.n	800ed50 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800ed08:	4b79      	ldr	r3, [pc, #484]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	4a78      	ldr	r2, [pc, #480]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ed0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ed14:	f7fa ff84 	bl	8009c20 <HAL_GetTick>
 800ed18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ed1a:	e008      	b.n	800ed2e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ed1c:	f7fa ff80 	bl	8009c20 <HAL_GetTick>
 800ed20:	4602      	mov	r2, r0
 800ed22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed24:	1ad3      	subs	r3, r2, r3
 800ed26:	2b02      	cmp	r3, #2
 800ed28:	d901      	bls.n	800ed2e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800ed2a:	2303      	movs	r3, #3
 800ed2c:	e260      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ed2e:	4b70      	ldr	r3, [pc, #448]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d0f0      	beq.n	800ed1c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ed3a:	4b6d      	ldr	r3, [pc, #436]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ed3c:	68db      	ldr	r3, [r3, #12]
 800ed3e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6a1b      	ldr	r3, [r3, #32]
 800ed46:	061b      	lsls	r3, r3, #24
 800ed48:	4969      	ldr	r1, [pc, #420]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ed4a:	4313      	orrs	r3, r2
 800ed4c:	60cb      	str	r3, [r1, #12]
 800ed4e:	e018      	b.n	800ed82 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800ed50:	4b67      	ldr	r3, [pc, #412]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	4a66      	ldr	r2, [pc, #408]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ed56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ed5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ed5c:	f7fa ff60 	bl	8009c20 <HAL_GetTick>
 800ed60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ed62:	e008      	b.n	800ed76 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ed64:	f7fa ff5c 	bl	8009c20 <HAL_GetTick>
 800ed68:	4602      	mov	r2, r0
 800ed6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed6c:	1ad3      	subs	r3, r2, r3
 800ed6e:	2b02      	cmp	r3, #2
 800ed70:	d901      	bls.n	800ed76 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800ed72:	2303      	movs	r3, #3
 800ed74:	e23c      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ed76:	4b5e      	ldr	r3, [pc, #376]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d1f0      	bne.n	800ed64 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	f003 0308 	and.w	r3, r3, #8
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d036      	beq.n	800edfc <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	695b      	ldr	r3, [r3, #20]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d019      	beq.n	800edca <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ed96:	4b56      	ldr	r3, [pc, #344]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ed98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ed9a:	4a55      	ldr	r2, [pc, #340]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ed9c:	f043 0301 	orr.w	r3, r3, #1
 800eda0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eda2:	f7fa ff3d 	bl	8009c20 <HAL_GetTick>
 800eda6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800eda8:	e008      	b.n	800edbc <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800edaa:	f7fa ff39 	bl	8009c20 <HAL_GetTick>
 800edae:	4602      	mov	r2, r0
 800edb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edb2:	1ad3      	subs	r3, r2, r3
 800edb4:	2b02      	cmp	r3, #2
 800edb6:	d901      	bls.n	800edbc <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800edb8:	2303      	movs	r3, #3
 800edba:	e219      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800edbc:	4b4c      	ldr	r3, [pc, #304]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800edbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800edc0:	f003 0302 	and.w	r3, r3, #2
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d0f0      	beq.n	800edaa <HAL_RCC_OscConfig+0x35e>
 800edc8:	e018      	b.n	800edfc <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800edca:	4b49      	ldr	r3, [pc, #292]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800edcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800edce:	4a48      	ldr	r2, [pc, #288]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800edd0:	f023 0301 	bic.w	r3, r3, #1
 800edd4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800edd6:	f7fa ff23 	bl	8009c20 <HAL_GetTick>
 800edda:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800eddc:	e008      	b.n	800edf0 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800edde:	f7fa ff1f 	bl	8009c20 <HAL_GetTick>
 800ede2:	4602      	mov	r2, r0
 800ede4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ede6:	1ad3      	subs	r3, r2, r3
 800ede8:	2b02      	cmp	r3, #2
 800edea:	d901      	bls.n	800edf0 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800edec:	2303      	movs	r3, #3
 800edee:	e1ff      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800edf0:	4b3f      	ldr	r3, [pc, #252]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800edf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800edf4:	f003 0302 	and.w	r3, r3, #2
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d1f0      	bne.n	800edde <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	f003 0320 	and.w	r3, r3, #32
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d036      	beq.n	800ee76 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	699b      	ldr	r3, [r3, #24]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d019      	beq.n	800ee44 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ee10:	4b37      	ldr	r3, [pc, #220]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	4a36      	ldr	r2, [pc, #216]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ee16:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ee1a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ee1c:	f7fa ff00 	bl	8009c20 <HAL_GetTick>
 800ee20:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ee22:	e008      	b.n	800ee36 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ee24:	f7fa fefc 	bl	8009c20 <HAL_GetTick>
 800ee28:	4602      	mov	r2, r0
 800ee2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee2c:	1ad3      	subs	r3, r2, r3
 800ee2e:	2b02      	cmp	r3, #2
 800ee30:	d901      	bls.n	800ee36 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800ee32:	2303      	movs	r3, #3
 800ee34:	e1dc      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ee36:	4b2e      	ldr	r3, [pc, #184]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d0f0      	beq.n	800ee24 <HAL_RCC_OscConfig+0x3d8>
 800ee42:	e018      	b.n	800ee76 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ee44:	4b2a      	ldr	r3, [pc, #168]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	4a29      	ldr	r2, [pc, #164]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ee4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ee4e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ee50:	f7fa fee6 	bl	8009c20 <HAL_GetTick>
 800ee54:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ee56:	e008      	b.n	800ee6a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ee58:	f7fa fee2 	bl	8009c20 <HAL_GetTick>
 800ee5c:	4602      	mov	r2, r0
 800ee5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee60:	1ad3      	subs	r3, r2, r3
 800ee62:	2b02      	cmp	r3, #2
 800ee64:	d901      	bls.n	800ee6a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800ee66:	2303      	movs	r3, #3
 800ee68:	e1c2      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ee6a:	4b21      	ldr	r3, [pc, #132]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d1f0      	bne.n	800ee58 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	f003 0304 	and.w	r3, r3, #4
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	f000 8086 	beq.w	800ef90 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ee84:	4b1b      	ldr	r3, [pc, #108]	@ (800eef4 <HAL_RCC_OscConfig+0x4a8>)
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	4a1a      	ldr	r2, [pc, #104]	@ (800eef4 <HAL_RCC_OscConfig+0x4a8>)
 800ee8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ee8e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ee90:	f7fa fec6 	bl	8009c20 <HAL_GetTick>
 800ee94:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ee96:	e008      	b.n	800eeaa <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ee98:	f7fa fec2 	bl	8009c20 <HAL_GetTick>
 800ee9c:	4602      	mov	r2, r0
 800ee9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eea0:	1ad3      	subs	r3, r2, r3
 800eea2:	2b64      	cmp	r3, #100	@ 0x64
 800eea4:	d901      	bls.n	800eeaa <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800eea6:	2303      	movs	r3, #3
 800eea8:	e1a2      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800eeaa:	4b12      	ldr	r3, [pc, #72]	@ (800eef4 <HAL_RCC_OscConfig+0x4a8>)
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d0f0      	beq.n	800ee98 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	689b      	ldr	r3, [r3, #8]
 800eeba:	2b01      	cmp	r3, #1
 800eebc:	d106      	bne.n	800eecc <HAL_RCC_OscConfig+0x480>
 800eebe:	4b0c      	ldr	r3, [pc, #48]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800eec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eec2:	4a0b      	ldr	r2, [pc, #44]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800eec4:	f043 0301 	orr.w	r3, r3, #1
 800eec8:	6713      	str	r3, [r2, #112]	@ 0x70
 800eeca:	e032      	b.n	800ef32 <HAL_RCC_OscConfig+0x4e6>
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	689b      	ldr	r3, [r3, #8]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d111      	bne.n	800eef8 <HAL_RCC_OscConfig+0x4ac>
 800eed4:	4b06      	ldr	r3, [pc, #24]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800eed6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eed8:	4a05      	ldr	r2, [pc, #20]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800eeda:	f023 0301 	bic.w	r3, r3, #1
 800eede:	6713      	str	r3, [r2, #112]	@ 0x70
 800eee0:	4b03      	ldr	r3, [pc, #12]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800eee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eee4:	4a02      	ldr	r2, [pc, #8]	@ (800eef0 <HAL_RCC_OscConfig+0x4a4>)
 800eee6:	f023 0304 	bic.w	r3, r3, #4
 800eeea:	6713      	str	r3, [r2, #112]	@ 0x70
 800eeec:	e021      	b.n	800ef32 <HAL_RCC_OscConfig+0x4e6>
 800eeee:	bf00      	nop
 800eef0:	58024400 	.word	0x58024400
 800eef4:	58024800 	.word	0x58024800
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	689b      	ldr	r3, [r3, #8]
 800eefc:	2b05      	cmp	r3, #5
 800eefe:	d10c      	bne.n	800ef1a <HAL_RCC_OscConfig+0x4ce>
 800ef00:	4b83      	ldr	r3, [pc, #524]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800ef02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ef04:	4a82      	ldr	r2, [pc, #520]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800ef06:	f043 0304 	orr.w	r3, r3, #4
 800ef0a:	6713      	str	r3, [r2, #112]	@ 0x70
 800ef0c:	4b80      	ldr	r3, [pc, #512]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800ef0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ef10:	4a7f      	ldr	r2, [pc, #508]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800ef12:	f043 0301 	orr.w	r3, r3, #1
 800ef16:	6713      	str	r3, [r2, #112]	@ 0x70
 800ef18:	e00b      	b.n	800ef32 <HAL_RCC_OscConfig+0x4e6>
 800ef1a:	4b7d      	ldr	r3, [pc, #500]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800ef1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ef1e:	4a7c      	ldr	r2, [pc, #496]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800ef20:	f023 0301 	bic.w	r3, r3, #1
 800ef24:	6713      	str	r3, [r2, #112]	@ 0x70
 800ef26:	4b7a      	ldr	r3, [pc, #488]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800ef28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ef2a:	4a79      	ldr	r2, [pc, #484]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800ef2c:	f023 0304 	bic.w	r3, r3, #4
 800ef30:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	689b      	ldr	r3, [r3, #8]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d015      	beq.n	800ef66 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ef3a:	f7fa fe71 	bl	8009c20 <HAL_GetTick>
 800ef3e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ef40:	e00a      	b.n	800ef58 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ef42:	f7fa fe6d 	bl	8009c20 <HAL_GetTick>
 800ef46:	4602      	mov	r2, r0
 800ef48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef4a:	1ad3      	subs	r3, r2, r3
 800ef4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ef50:	4293      	cmp	r3, r2
 800ef52:	d901      	bls.n	800ef58 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800ef54:	2303      	movs	r3, #3
 800ef56:	e14b      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ef58:	4b6d      	ldr	r3, [pc, #436]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800ef5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ef5c:	f003 0302 	and.w	r3, r3, #2
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d0ee      	beq.n	800ef42 <HAL_RCC_OscConfig+0x4f6>
 800ef64:	e014      	b.n	800ef90 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ef66:	f7fa fe5b 	bl	8009c20 <HAL_GetTick>
 800ef6a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ef6c:	e00a      	b.n	800ef84 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ef6e:	f7fa fe57 	bl	8009c20 <HAL_GetTick>
 800ef72:	4602      	mov	r2, r0
 800ef74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef76:	1ad3      	subs	r3, r2, r3
 800ef78:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ef7c:	4293      	cmp	r3, r2
 800ef7e:	d901      	bls.n	800ef84 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800ef80:	2303      	movs	r3, #3
 800ef82:	e135      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ef84:	4b62      	ldr	r3, [pc, #392]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800ef86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ef88:	f003 0302 	and.w	r3, r3, #2
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d1ee      	bne.n	800ef6e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	f000 812a 	beq.w	800f1ee <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ef9a:	4b5d      	ldr	r3, [pc, #372]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800ef9c:	691b      	ldr	r3, [r3, #16]
 800ef9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800efa2:	2b18      	cmp	r3, #24
 800efa4:	f000 80ba 	beq.w	800f11c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800efac:	2b02      	cmp	r3, #2
 800efae:	f040 8095 	bne.w	800f0dc <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800efb2:	4b57      	ldr	r3, [pc, #348]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	4a56      	ldr	r2, [pc, #344]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800efb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800efbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800efbe:	f7fa fe2f 	bl	8009c20 <HAL_GetTick>
 800efc2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800efc4:	e008      	b.n	800efd8 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800efc6:	f7fa fe2b 	bl	8009c20 <HAL_GetTick>
 800efca:	4602      	mov	r2, r0
 800efcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efce:	1ad3      	subs	r3, r2, r3
 800efd0:	2b02      	cmp	r3, #2
 800efd2:	d901      	bls.n	800efd8 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800efd4:	2303      	movs	r3, #3
 800efd6:	e10b      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800efd8:	4b4d      	ldr	r3, [pc, #308]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d1f0      	bne.n	800efc6 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800efe4:	4b4a      	ldr	r3, [pc, #296]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800efe6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800efe8:	4b4a      	ldr	r3, [pc, #296]	@ (800f114 <HAL_RCC_OscConfig+0x6c8>)
 800efea:	4013      	ands	r3, r2
 800efec:	687a      	ldr	r2, [r7, #4]
 800efee:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800eff0:	687a      	ldr	r2, [r7, #4]
 800eff2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800eff4:	0112      	lsls	r2, r2, #4
 800eff6:	430a      	orrs	r2, r1
 800eff8:	4945      	ldr	r1, [pc, #276]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800effa:	4313      	orrs	r3, r2
 800effc:	628b      	str	r3, [r1, #40]	@ 0x28
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f002:	3b01      	subs	r3, #1
 800f004:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f00c:	3b01      	subs	r3, #1
 800f00e:	025b      	lsls	r3, r3, #9
 800f010:	b29b      	uxth	r3, r3
 800f012:	431a      	orrs	r2, r3
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f018:	3b01      	subs	r3, #1
 800f01a:	041b      	lsls	r3, r3, #16
 800f01c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f020:	431a      	orrs	r2, r3
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f026:	3b01      	subs	r3, #1
 800f028:	061b      	lsls	r3, r3, #24
 800f02a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f02e:	4938      	ldr	r1, [pc, #224]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f030:	4313      	orrs	r3, r2
 800f032:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800f034:	4b36      	ldr	r3, [pc, #216]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f038:	4a35      	ldr	r2, [pc, #212]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f03a:	f023 0301 	bic.w	r3, r3, #1
 800f03e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800f040:	4b33      	ldr	r3, [pc, #204]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f042:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f044:	4b34      	ldr	r3, [pc, #208]	@ (800f118 <HAL_RCC_OscConfig+0x6cc>)
 800f046:	4013      	ands	r3, r2
 800f048:	687a      	ldr	r2, [r7, #4]
 800f04a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800f04c:	00d2      	lsls	r2, r2, #3
 800f04e:	4930      	ldr	r1, [pc, #192]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f050:	4313      	orrs	r3, r2
 800f052:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800f054:	4b2e      	ldr	r3, [pc, #184]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f058:	f023 020c 	bic.w	r2, r3, #12
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f060:	492b      	ldr	r1, [pc, #172]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f062:	4313      	orrs	r3, r2
 800f064:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800f066:	4b2a      	ldr	r3, [pc, #168]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f06a:	f023 0202 	bic.w	r2, r3, #2
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f072:	4927      	ldr	r1, [pc, #156]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f074:	4313      	orrs	r3, r2
 800f076:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800f078:	4b25      	ldr	r3, [pc, #148]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f07a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f07c:	4a24      	ldr	r2, [pc, #144]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f07e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f082:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f084:	4b22      	ldr	r3, [pc, #136]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f088:	4a21      	ldr	r2, [pc, #132]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f08a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f08e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800f090:	4b1f      	ldr	r3, [pc, #124]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f094:	4a1e      	ldr	r2, [pc, #120]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f096:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800f09a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800f09c:	4b1c      	ldr	r3, [pc, #112]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f09e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0a0:	4a1b      	ldr	r2, [pc, #108]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f0a2:	f043 0301 	orr.w	r3, r3, #1
 800f0a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800f0a8:	4b19      	ldr	r3, [pc, #100]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	4a18      	ldr	r2, [pc, #96]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f0ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800f0b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f0b4:	f7fa fdb4 	bl	8009c20 <HAL_GetTick>
 800f0b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800f0ba:	e008      	b.n	800f0ce <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800f0bc:	f7fa fdb0 	bl	8009c20 <HAL_GetTick>
 800f0c0:	4602      	mov	r2, r0
 800f0c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0c4:	1ad3      	subs	r3, r2, r3
 800f0c6:	2b02      	cmp	r3, #2
 800f0c8:	d901      	bls.n	800f0ce <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800f0ca:	2303      	movs	r3, #3
 800f0cc:	e090      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800f0ce:	4b10      	ldr	r3, [pc, #64]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d0f0      	beq.n	800f0bc <HAL_RCC_OscConfig+0x670>
 800f0da:	e088      	b.n	800f1ee <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f0dc:	4b0c      	ldr	r3, [pc, #48]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	4a0b      	ldr	r2, [pc, #44]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f0e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f0e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f0e8:	f7fa fd9a 	bl	8009c20 <HAL_GetTick>
 800f0ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800f0ee:	e008      	b.n	800f102 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800f0f0:	f7fa fd96 	bl	8009c20 <HAL_GetTick>
 800f0f4:	4602      	mov	r2, r0
 800f0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0f8:	1ad3      	subs	r3, r2, r3
 800f0fa:	2b02      	cmp	r3, #2
 800f0fc:	d901      	bls.n	800f102 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800f0fe:	2303      	movs	r3, #3
 800f100:	e076      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800f102:	4b03      	ldr	r3, [pc, #12]	@ (800f110 <HAL_RCC_OscConfig+0x6c4>)
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d1f0      	bne.n	800f0f0 <HAL_RCC_OscConfig+0x6a4>
 800f10e:	e06e      	b.n	800f1ee <HAL_RCC_OscConfig+0x7a2>
 800f110:	58024400 	.word	0x58024400
 800f114:	fffffc0c 	.word	0xfffffc0c
 800f118:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800f11c:	4b36      	ldr	r3, [pc, #216]	@ (800f1f8 <HAL_RCC_OscConfig+0x7ac>)
 800f11e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f120:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800f122:	4b35      	ldr	r3, [pc, #212]	@ (800f1f8 <HAL_RCC_OscConfig+0x7ac>)
 800f124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f126:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f12c:	2b01      	cmp	r3, #1
 800f12e:	d031      	beq.n	800f194 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f130:	693b      	ldr	r3, [r7, #16]
 800f132:	f003 0203 	and.w	r2, r3, #3
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f13a:	429a      	cmp	r2, r3
 800f13c:	d12a      	bne.n	800f194 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800f13e:	693b      	ldr	r3, [r7, #16]
 800f140:	091b      	lsrs	r3, r3, #4
 800f142:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f14a:	429a      	cmp	r2, r3
 800f14c:	d122      	bne.n	800f194 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f158:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800f15a:	429a      	cmp	r2, r3
 800f15c:	d11a      	bne.n	800f194 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	0a5b      	lsrs	r3, r3, #9
 800f162:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f16a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800f16c:	429a      	cmp	r2, r3
 800f16e:	d111      	bne.n	800f194 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	0c1b      	lsrs	r3, r3, #16
 800f174:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f17c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800f17e:	429a      	cmp	r2, r3
 800f180:	d108      	bne.n	800f194 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	0e1b      	lsrs	r3, r3, #24
 800f186:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f18e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800f190:	429a      	cmp	r2, r3
 800f192:	d001      	beq.n	800f198 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800f194:	2301      	movs	r3, #1
 800f196:	e02b      	b.n	800f1f0 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800f198:	4b17      	ldr	r3, [pc, #92]	@ (800f1f8 <HAL_RCC_OscConfig+0x7ac>)
 800f19a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f19c:	08db      	lsrs	r3, r3, #3
 800f19e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f1a2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f1a8:	693a      	ldr	r2, [r7, #16]
 800f1aa:	429a      	cmp	r2, r3
 800f1ac:	d01f      	beq.n	800f1ee <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800f1ae:	4b12      	ldr	r3, [pc, #72]	@ (800f1f8 <HAL_RCC_OscConfig+0x7ac>)
 800f1b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1b2:	4a11      	ldr	r2, [pc, #68]	@ (800f1f8 <HAL_RCC_OscConfig+0x7ac>)
 800f1b4:	f023 0301 	bic.w	r3, r3, #1
 800f1b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800f1ba:	f7fa fd31 	bl	8009c20 <HAL_GetTick>
 800f1be:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800f1c0:	bf00      	nop
 800f1c2:	f7fa fd2d 	bl	8009c20 <HAL_GetTick>
 800f1c6:	4602      	mov	r2, r0
 800f1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ca:	4293      	cmp	r3, r2
 800f1cc:	d0f9      	beq.n	800f1c2 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800f1ce:	4b0a      	ldr	r3, [pc, #40]	@ (800f1f8 <HAL_RCC_OscConfig+0x7ac>)
 800f1d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f1d2:	4b0a      	ldr	r3, [pc, #40]	@ (800f1fc <HAL_RCC_OscConfig+0x7b0>)
 800f1d4:	4013      	ands	r3, r2
 800f1d6:	687a      	ldr	r2, [r7, #4]
 800f1d8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800f1da:	00d2      	lsls	r2, r2, #3
 800f1dc:	4906      	ldr	r1, [pc, #24]	@ (800f1f8 <HAL_RCC_OscConfig+0x7ac>)
 800f1de:	4313      	orrs	r3, r2
 800f1e0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800f1e2:	4b05      	ldr	r3, [pc, #20]	@ (800f1f8 <HAL_RCC_OscConfig+0x7ac>)
 800f1e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1e6:	4a04      	ldr	r2, [pc, #16]	@ (800f1f8 <HAL_RCC_OscConfig+0x7ac>)
 800f1e8:	f043 0301 	orr.w	r3, r3, #1
 800f1ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800f1ee:	2300      	movs	r3, #0
}
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	3730      	adds	r7, #48	@ 0x30
 800f1f4:	46bd      	mov	sp, r7
 800f1f6:	bd80      	pop	{r7, pc}
 800f1f8:	58024400 	.word	0x58024400
 800f1fc:	ffff0007 	.word	0xffff0007

0800f200 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800f200:	b580      	push	{r7, lr}
 800f202:	b086      	sub	sp, #24
 800f204:	af00      	add	r7, sp, #0
 800f206:	6078      	str	r0, [r7, #4]
 800f208:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d101      	bne.n	800f214 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800f210:	2301      	movs	r3, #1
 800f212:	e19c      	b.n	800f54e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800f214:	4b8a      	ldr	r3, [pc, #552]	@ (800f440 <HAL_RCC_ClockConfig+0x240>)
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	f003 030f 	and.w	r3, r3, #15
 800f21c:	683a      	ldr	r2, [r7, #0]
 800f21e:	429a      	cmp	r2, r3
 800f220:	d910      	bls.n	800f244 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f222:	4b87      	ldr	r3, [pc, #540]	@ (800f440 <HAL_RCC_ClockConfig+0x240>)
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	f023 020f 	bic.w	r2, r3, #15
 800f22a:	4985      	ldr	r1, [pc, #532]	@ (800f440 <HAL_RCC_ClockConfig+0x240>)
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	4313      	orrs	r3, r2
 800f230:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f232:	4b83      	ldr	r3, [pc, #524]	@ (800f440 <HAL_RCC_ClockConfig+0x240>)
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	f003 030f 	and.w	r3, r3, #15
 800f23a:	683a      	ldr	r2, [r7, #0]
 800f23c:	429a      	cmp	r2, r3
 800f23e:	d001      	beq.n	800f244 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800f240:	2301      	movs	r3, #1
 800f242:	e184      	b.n	800f54e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	f003 0304 	and.w	r3, r3, #4
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d010      	beq.n	800f272 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	691a      	ldr	r2, [r3, #16]
 800f254:	4b7b      	ldr	r3, [pc, #492]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f256:	699b      	ldr	r3, [r3, #24]
 800f258:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f25c:	429a      	cmp	r2, r3
 800f25e:	d908      	bls.n	800f272 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800f260:	4b78      	ldr	r3, [pc, #480]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f262:	699b      	ldr	r3, [r3, #24]
 800f264:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	691b      	ldr	r3, [r3, #16]
 800f26c:	4975      	ldr	r1, [pc, #468]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f26e:	4313      	orrs	r3, r2
 800f270:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	f003 0308 	and.w	r3, r3, #8
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d010      	beq.n	800f2a0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	695a      	ldr	r2, [r3, #20]
 800f282:	4b70      	ldr	r3, [pc, #448]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f284:	69db      	ldr	r3, [r3, #28]
 800f286:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f28a:	429a      	cmp	r2, r3
 800f28c:	d908      	bls.n	800f2a0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800f28e:	4b6d      	ldr	r3, [pc, #436]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f290:	69db      	ldr	r3, [r3, #28]
 800f292:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	695b      	ldr	r3, [r3, #20]
 800f29a:	496a      	ldr	r1, [pc, #424]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f29c:	4313      	orrs	r3, r2
 800f29e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	f003 0310 	and.w	r3, r3, #16
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d010      	beq.n	800f2ce <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	699a      	ldr	r2, [r3, #24]
 800f2b0:	4b64      	ldr	r3, [pc, #400]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f2b2:	69db      	ldr	r3, [r3, #28]
 800f2b4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f2b8:	429a      	cmp	r2, r3
 800f2ba:	d908      	bls.n	800f2ce <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800f2bc:	4b61      	ldr	r3, [pc, #388]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f2be:	69db      	ldr	r3, [r3, #28]
 800f2c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	699b      	ldr	r3, [r3, #24]
 800f2c8:	495e      	ldr	r1, [pc, #376]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f2ca:	4313      	orrs	r3, r2
 800f2cc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	f003 0320 	and.w	r3, r3, #32
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d010      	beq.n	800f2fc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	69da      	ldr	r2, [r3, #28]
 800f2de:	4b59      	ldr	r3, [pc, #356]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f2e0:	6a1b      	ldr	r3, [r3, #32]
 800f2e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f2e6:	429a      	cmp	r2, r3
 800f2e8:	d908      	bls.n	800f2fc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800f2ea:	4b56      	ldr	r3, [pc, #344]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f2ec:	6a1b      	ldr	r3, [r3, #32]
 800f2ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	69db      	ldr	r3, [r3, #28]
 800f2f6:	4953      	ldr	r1, [pc, #332]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f2f8:	4313      	orrs	r3, r2
 800f2fa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	f003 0302 	and.w	r3, r3, #2
 800f304:	2b00      	cmp	r3, #0
 800f306:	d010      	beq.n	800f32a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	68da      	ldr	r2, [r3, #12]
 800f30c:	4b4d      	ldr	r3, [pc, #308]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f30e:	699b      	ldr	r3, [r3, #24]
 800f310:	f003 030f 	and.w	r3, r3, #15
 800f314:	429a      	cmp	r2, r3
 800f316:	d908      	bls.n	800f32a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f318:	4b4a      	ldr	r3, [pc, #296]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f31a:	699b      	ldr	r3, [r3, #24]
 800f31c:	f023 020f 	bic.w	r2, r3, #15
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	68db      	ldr	r3, [r3, #12]
 800f324:	4947      	ldr	r1, [pc, #284]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f326:	4313      	orrs	r3, r2
 800f328:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	f003 0301 	and.w	r3, r3, #1
 800f332:	2b00      	cmp	r3, #0
 800f334:	d055      	beq.n	800f3e2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800f336:	4b43      	ldr	r3, [pc, #268]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f338:	699b      	ldr	r3, [r3, #24]
 800f33a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	689b      	ldr	r3, [r3, #8]
 800f342:	4940      	ldr	r1, [pc, #256]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f344:	4313      	orrs	r3, r2
 800f346:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	685b      	ldr	r3, [r3, #4]
 800f34c:	2b02      	cmp	r3, #2
 800f34e:	d107      	bne.n	800f360 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800f350:	4b3c      	ldr	r3, [pc, #240]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d121      	bne.n	800f3a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f35c:	2301      	movs	r3, #1
 800f35e:	e0f6      	b.n	800f54e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	685b      	ldr	r3, [r3, #4]
 800f364:	2b03      	cmp	r3, #3
 800f366:	d107      	bne.n	800f378 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800f368:	4b36      	ldr	r3, [pc, #216]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f370:	2b00      	cmp	r3, #0
 800f372:	d115      	bne.n	800f3a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f374:	2301      	movs	r3, #1
 800f376:	e0ea      	b.n	800f54e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	685b      	ldr	r3, [r3, #4]
 800f37c:	2b01      	cmp	r3, #1
 800f37e:	d107      	bne.n	800f390 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800f380:	4b30      	ldr	r3, [pc, #192]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d109      	bne.n	800f3a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f38c:	2301      	movs	r3, #1
 800f38e:	e0de      	b.n	800f54e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800f390:	4b2c      	ldr	r3, [pc, #176]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	f003 0304 	and.w	r3, r3, #4
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d101      	bne.n	800f3a0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f39c:	2301      	movs	r3, #1
 800f39e:	e0d6      	b.n	800f54e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800f3a0:	4b28      	ldr	r3, [pc, #160]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f3a2:	691b      	ldr	r3, [r3, #16]
 800f3a4:	f023 0207 	bic.w	r2, r3, #7
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	685b      	ldr	r3, [r3, #4]
 800f3ac:	4925      	ldr	r1, [pc, #148]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f3ae:	4313      	orrs	r3, r2
 800f3b0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f3b2:	f7fa fc35 	bl	8009c20 <HAL_GetTick>
 800f3b6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f3b8:	e00a      	b.n	800f3d0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f3ba:	f7fa fc31 	bl	8009c20 <HAL_GetTick>
 800f3be:	4602      	mov	r2, r0
 800f3c0:	697b      	ldr	r3, [r7, #20]
 800f3c2:	1ad3      	subs	r3, r2, r3
 800f3c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f3c8:	4293      	cmp	r3, r2
 800f3ca:	d901      	bls.n	800f3d0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800f3cc:	2303      	movs	r3, #3
 800f3ce:	e0be      	b.n	800f54e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f3d0:	4b1c      	ldr	r3, [pc, #112]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f3d2:	691b      	ldr	r3, [r3, #16]
 800f3d4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	685b      	ldr	r3, [r3, #4]
 800f3dc:	00db      	lsls	r3, r3, #3
 800f3de:	429a      	cmp	r2, r3
 800f3e0:	d1eb      	bne.n	800f3ba <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	f003 0302 	and.w	r3, r3, #2
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d010      	beq.n	800f410 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	68da      	ldr	r2, [r3, #12]
 800f3f2:	4b14      	ldr	r3, [pc, #80]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f3f4:	699b      	ldr	r3, [r3, #24]
 800f3f6:	f003 030f 	and.w	r3, r3, #15
 800f3fa:	429a      	cmp	r2, r3
 800f3fc:	d208      	bcs.n	800f410 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f3fe:	4b11      	ldr	r3, [pc, #68]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f400:	699b      	ldr	r3, [r3, #24]
 800f402:	f023 020f 	bic.w	r2, r3, #15
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	68db      	ldr	r3, [r3, #12]
 800f40a:	490e      	ldr	r1, [pc, #56]	@ (800f444 <HAL_RCC_ClockConfig+0x244>)
 800f40c:	4313      	orrs	r3, r2
 800f40e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800f410:	4b0b      	ldr	r3, [pc, #44]	@ (800f440 <HAL_RCC_ClockConfig+0x240>)
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	f003 030f 	and.w	r3, r3, #15
 800f418:	683a      	ldr	r2, [r7, #0]
 800f41a:	429a      	cmp	r2, r3
 800f41c:	d214      	bcs.n	800f448 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f41e:	4b08      	ldr	r3, [pc, #32]	@ (800f440 <HAL_RCC_ClockConfig+0x240>)
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	f023 020f 	bic.w	r2, r3, #15
 800f426:	4906      	ldr	r1, [pc, #24]	@ (800f440 <HAL_RCC_ClockConfig+0x240>)
 800f428:	683b      	ldr	r3, [r7, #0]
 800f42a:	4313      	orrs	r3, r2
 800f42c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f42e:	4b04      	ldr	r3, [pc, #16]	@ (800f440 <HAL_RCC_ClockConfig+0x240>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	f003 030f 	and.w	r3, r3, #15
 800f436:	683a      	ldr	r2, [r7, #0]
 800f438:	429a      	cmp	r2, r3
 800f43a:	d005      	beq.n	800f448 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800f43c:	2301      	movs	r3, #1
 800f43e:	e086      	b.n	800f54e <HAL_RCC_ClockConfig+0x34e>
 800f440:	52002000 	.word	0x52002000
 800f444:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	f003 0304 	and.w	r3, r3, #4
 800f450:	2b00      	cmp	r3, #0
 800f452:	d010      	beq.n	800f476 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	691a      	ldr	r2, [r3, #16]
 800f458:	4b3f      	ldr	r3, [pc, #252]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f45a:	699b      	ldr	r3, [r3, #24]
 800f45c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f460:	429a      	cmp	r2, r3
 800f462:	d208      	bcs.n	800f476 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800f464:	4b3c      	ldr	r3, [pc, #240]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f466:	699b      	ldr	r3, [r3, #24]
 800f468:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	691b      	ldr	r3, [r3, #16]
 800f470:	4939      	ldr	r1, [pc, #228]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f472:	4313      	orrs	r3, r2
 800f474:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	f003 0308 	and.w	r3, r3, #8
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d010      	beq.n	800f4a4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	695a      	ldr	r2, [r3, #20]
 800f486:	4b34      	ldr	r3, [pc, #208]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f488:	69db      	ldr	r3, [r3, #28]
 800f48a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f48e:	429a      	cmp	r2, r3
 800f490:	d208      	bcs.n	800f4a4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800f492:	4b31      	ldr	r3, [pc, #196]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f494:	69db      	ldr	r3, [r3, #28]
 800f496:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	695b      	ldr	r3, [r3, #20]
 800f49e:	492e      	ldr	r1, [pc, #184]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f4a0:	4313      	orrs	r3, r2
 800f4a2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	f003 0310 	and.w	r3, r3, #16
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d010      	beq.n	800f4d2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	699a      	ldr	r2, [r3, #24]
 800f4b4:	4b28      	ldr	r3, [pc, #160]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f4b6:	69db      	ldr	r3, [r3, #28]
 800f4b8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f4bc:	429a      	cmp	r2, r3
 800f4be:	d208      	bcs.n	800f4d2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800f4c0:	4b25      	ldr	r3, [pc, #148]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f4c2:	69db      	ldr	r3, [r3, #28]
 800f4c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	699b      	ldr	r3, [r3, #24]
 800f4cc:	4922      	ldr	r1, [pc, #136]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f4ce:	4313      	orrs	r3, r2
 800f4d0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	f003 0320 	and.w	r3, r3, #32
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d010      	beq.n	800f500 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	69da      	ldr	r2, [r3, #28]
 800f4e2:	4b1d      	ldr	r3, [pc, #116]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f4e4:	6a1b      	ldr	r3, [r3, #32]
 800f4e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f4ea:	429a      	cmp	r2, r3
 800f4ec:	d208      	bcs.n	800f500 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800f4ee:	4b1a      	ldr	r3, [pc, #104]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f4f0:	6a1b      	ldr	r3, [r3, #32]
 800f4f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	69db      	ldr	r3, [r3, #28]
 800f4fa:	4917      	ldr	r1, [pc, #92]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f4fc:	4313      	orrs	r3, r2
 800f4fe:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800f500:	f000 f834 	bl	800f56c <HAL_RCC_GetSysClockFreq>
 800f504:	4602      	mov	r2, r0
 800f506:	4b14      	ldr	r3, [pc, #80]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f508:	699b      	ldr	r3, [r3, #24]
 800f50a:	0a1b      	lsrs	r3, r3, #8
 800f50c:	f003 030f 	and.w	r3, r3, #15
 800f510:	4912      	ldr	r1, [pc, #72]	@ (800f55c <HAL_RCC_ClockConfig+0x35c>)
 800f512:	5ccb      	ldrb	r3, [r1, r3]
 800f514:	f003 031f 	and.w	r3, r3, #31
 800f518:	fa22 f303 	lsr.w	r3, r2, r3
 800f51c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f51e:	4b0e      	ldr	r3, [pc, #56]	@ (800f558 <HAL_RCC_ClockConfig+0x358>)
 800f520:	699b      	ldr	r3, [r3, #24]
 800f522:	f003 030f 	and.w	r3, r3, #15
 800f526:	4a0d      	ldr	r2, [pc, #52]	@ (800f55c <HAL_RCC_ClockConfig+0x35c>)
 800f528:	5cd3      	ldrb	r3, [r2, r3]
 800f52a:	f003 031f 	and.w	r3, r3, #31
 800f52e:	693a      	ldr	r2, [r7, #16]
 800f530:	fa22 f303 	lsr.w	r3, r2, r3
 800f534:	4a0a      	ldr	r2, [pc, #40]	@ (800f560 <HAL_RCC_ClockConfig+0x360>)
 800f536:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f538:	4a0a      	ldr	r2, [pc, #40]	@ (800f564 <HAL_RCC_ClockConfig+0x364>)
 800f53a:	693b      	ldr	r3, [r7, #16]
 800f53c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800f53e:	4b0a      	ldr	r3, [pc, #40]	@ (800f568 <HAL_RCC_ClockConfig+0x368>)
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	4618      	mov	r0, r3
 800f544:	f7f7 fc4c 	bl	8006de0 <HAL_InitTick>
 800f548:	4603      	mov	r3, r0
 800f54a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800f54c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f54e:	4618      	mov	r0, r3
 800f550:	3718      	adds	r7, #24
 800f552:	46bd      	mov	sp, r7
 800f554:	bd80      	pop	{r7, pc}
 800f556:	bf00      	nop
 800f558:	58024400 	.word	0x58024400
 800f55c:	0801d634 	.word	0x0801d634
 800f560:	24000004 	.word	0x24000004
 800f564:	24000000 	.word	0x24000000
 800f568:	24000008 	.word	0x24000008

0800f56c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f56c:	b480      	push	{r7}
 800f56e:	b089      	sub	sp, #36	@ 0x24
 800f570:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f572:	4bb3      	ldr	r3, [pc, #716]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f574:	691b      	ldr	r3, [r3, #16]
 800f576:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f57a:	2b18      	cmp	r3, #24
 800f57c:	f200 8155 	bhi.w	800f82a <HAL_RCC_GetSysClockFreq+0x2be>
 800f580:	a201      	add	r2, pc, #4	@ (adr r2, 800f588 <HAL_RCC_GetSysClockFreq+0x1c>)
 800f582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f586:	bf00      	nop
 800f588:	0800f5ed 	.word	0x0800f5ed
 800f58c:	0800f82b 	.word	0x0800f82b
 800f590:	0800f82b 	.word	0x0800f82b
 800f594:	0800f82b 	.word	0x0800f82b
 800f598:	0800f82b 	.word	0x0800f82b
 800f59c:	0800f82b 	.word	0x0800f82b
 800f5a0:	0800f82b 	.word	0x0800f82b
 800f5a4:	0800f82b 	.word	0x0800f82b
 800f5a8:	0800f613 	.word	0x0800f613
 800f5ac:	0800f82b 	.word	0x0800f82b
 800f5b0:	0800f82b 	.word	0x0800f82b
 800f5b4:	0800f82b 	.word	0x0800f82b
 800f5b8:	0800f82b 	.word	0x0800f82b
 800f5bc:	0800f82b 	.word	0x0800f82b
 800f5c0:	0800f82b 	.word	0x0800f82b
 800f5c4:	0800f82b 	.word	0x0800f82b
 800f5c8:	0800f619 	.word	0x0800f619
 800f5cc:	0800f82b 	.word	0x0800f82b
 800f5d0:	0800f82b 	.word	0x0800f82b
 800f5d4:	0800f82b 	.word	0x0800f82b
 800f5d8:	0800f82b 	.word	0x0800f82b
 800f5dc:	0800f82b 	.word	0x0800f82b
 800f5e0:	0800f82b 	.word	0x0800f82b
 800f5e4:	0800f82b 	.word	0x0800f82b
 800f5e8:	0800f61f 	.word	0x0800f61f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f5ec:	4b94      	ldr	r3, [pc, #592]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	f003 0320 	and.w	r3, r3, #32
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d009      	beq.n	800f60c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f5f8:	4b91      	ldr	r3, [pc, #580]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	08db      	lsrs	r3, r3, #3
 800f5fe:	f003 0303 	and.w	r3, r3, #3
 800f602:	4a90      	ldr	r2, [pc, #576]	@ (800f844 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f604:	fa22 f303 	lsr.w	r3, r2, r3
 800f608:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800f60a:	e111      	b.n	800f830 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800f60c:	4b8d      	ldr	r3, [pc, #564]	@ (800f844 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f60e:	61bb      	str	r3, [r7, #24]
      break;
 800f610:	e10e      	b.n	800f830 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800f612:	4b8d      	ldr	r3, [pc, #564]	@ (800f848 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f614:	61bb      	str	r3, [r7, #24]
      break;
 800f616:	e10b      	b.n	800f830 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800f618:	4b8c      	ldr	r3, [pc, #560]	@ (800f84c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800f61a:	61bb      	str	r3, [r7, #24]
      break;
 800f61c:	e108      	b.n	800f830 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f61e:	4b88      	ldr	r3, [pc, #544]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f622:	f003 0303 	and.w	r3, r3, #3
 800f626:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800f628:	4b85      	ldr	r3, [pc, #532]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f62a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f62c:	091b      	lsrs	r3, r3, #4
 800f62e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f632:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800f634:	4b82      	ldr	r3, [pc, #520]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f638:	f003 0301 	and.w	r3, r3, #1
 800f63c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800f63e:	4b80      	ldr	r3, [pc, #512]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f642:	08db      	lsrs	r3, r3, #3
 800f644:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f648:	68fa      	ldr	r2, [r7, #12]
 800f64a:	fb02 f303 	mul.w	r3, r2, r3
 800f64e:	ee07 3a90 	vmov	s15, r3
 800f652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f656:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800f65a:	693b      	ldr	r3, [r7, #16]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	f000 80e1 	beq.w	800f824 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800f662:	697b      	ldr	r3, [r7, #20]
 800f664:	2b02      	cmp	r3, #2
 800f666:	f000 8083 	beq.w	800f770 <HAL_RCC_GetSysClockFreq+0x204>
 800f66a:	697b      	ldr	r3, [r7, #20]
 800f66c:	2b02      	cmp	r3, #2
 800f66e:	f200 80a1 	bhi.w	800f7b4 <HAL_RCC_GetSysClockFreq+0x248>
 800f672:	697b      	ldr	r3, [r7, #20]
 800f674:	2b00      	cmp	r3, #0
 800f676:	d003      	beq.n	800f680 <HAL_RCC_GetSysClockFreq+0x114>
 800f678:	697b      	ldr	r3, [r7, #20]
 800f67a:	2b01      	cmp	r3, #1
 800f67c:	d056      	beq.n	800f72c <HAL_RCC_GetSysClockFreq+0x1c0>
 800f67e:	e099      	b.n	800f7b4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f680:	4b6f      	ldr	r3, [pc, #444]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	f003 0320 	and.w	r3, r3, #32
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d02d      	beq.n	800f6e8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f68c:	4b6c      	ldr	r3, [pc, #432]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	08db      	lsrs	r3, r3, #3
 800f692:	f003 0303 	and.w	r3, r3, #3
 800f696:	4a6b      	ldr	r2, [pc, #428]	@ (800f844 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f698:	fa22 f303 	lsr.w	r3, r2, r3
 800f69c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	ee07 3a90 	vmov	s15, r3
 800f6a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f6a8:	693b      	ldr	r3, [r7, #16]
 800f6aa:	ee07 3a90 	vmov	s15, r3
 800f6ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f6b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f6b6:	4b62      	ldr	r3, [pc, #392]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f6b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f6be:	ee07 3a90 	vmov	s15, r3
 800f6c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f6c6:	ed97 6a02 	vldr	s12, [r7, #8]
 800f6ca:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800f850 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f6ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f6d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f6d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f6da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f6de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f6e2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800f6e6:	e087      	b.n	800f7f8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f6e8:	693b      	ldr	r3, [r7, #16]
 800f6ea:	ee07 3a90 	vmov	s15, r3
 800f6ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f6f2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800f854 <HAL_RCC_GetSysClockFreq+0x2e8>
 800f6f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f6fa:	4b51      	ldr	r3, [pc, #324]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f6fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f702:	ee07 3a90 	vmov	s15, r3
 800f706:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f70a:	ed97 6a02 	vldr	s12, [r7, #8]
 800f70e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800f850 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f712:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f716:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f71a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f71e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f722:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f726:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f72a:	e065      	b.n	800f7f8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f72c:	693b      	ldr	r3, [r7, #16]
 800f72e:	ee07 3a90 	vmov	s15, r3
 800f732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f736:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800f858 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f73a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f73e:	4b40      	ldr	r3, [pc, #256]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f746:	ee07 3a90 	vmov	s15, r3
 800f74a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f74e:	ed97 6a02 	vldr	s12, [r7, #8]
 800f752:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f850 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f75a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f75e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f76a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f76e:	e043      	b.n	800f7f8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f770:	693b      	ldr	r3, [r7, #16]
 800f772:	ee07 3a90 	vmov	s15, r3
 800f776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f77a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800f85c <HAL_RCC_GetSysClockFreq+0x2f0>
 800f77e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f782:	4b2f      	ldr	r3, [pc, #188]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f78a:	ee07 3a90 	vmov	s15, r3
 800f78e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f792:	ed97 6a02 	vldr	s12, [r7, #8]
 800f796:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800f850 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f79a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f79e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f7a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f7a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f7aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f7ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f7b2:	e021      	b.n	800f7f8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f7b4:	693b      	ldr	r3, [r7, #16]
 800f7b6:	ee07 3a90 	vmov	s15, r3
 800f7ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f7be:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f858 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f7c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f7c6:	4b1e      	ldr	r3, [pc, #120]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f7c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f7ce:	ee07 3a90 	vmov	s15, r3
 800f7d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f7d6:	ed97 6a02 	vldr	s12, [r7, #8]
 800f7da:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800f850 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f7de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f7e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f7e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f7ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f7ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f7f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f7f6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800f7f8:	4b11      	ldr	r3, [pc, #68]	@ (800f840 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f7fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7fc:	0a5b      	lsrs	r3, r3, #9
 800f7fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f802:	3301      	adds	r3, #1
 800f804:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800f806:	683b      	ldr	r3, [r7, #0]
 800f808:	ee07 3a90 	vmov	s15, r3
 800f80c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800f810:	edd7 6a07 	vldr	s13, [r7, #28]
 800f814:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f818:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f81c:	ee17 3a90 	vmov	r3, s15
 800f820:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800f822:	e005      	b.n	800f830 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800f824:	2300      	movs	r3, #0
 800f826:	61bb      	str	r3, [r7, #24]
      break;
 800f828:	e002      	b.n	800f830 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800f82a:	4b07      	ldr	r3, [pc, #28]	@ (800f848 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f82c:	61bb      	str	r3, [r7, #24]
      break;
 800f82e:	bf00      	nop
  }

  return sysclockfreq;
 800f830:	69bb      	ldr	r3, [r7, #24]
}
 800f832:	4618      	mov	r0, r3
 800f834:	3724      	adds	r7, #36	@ 0x24
 800f836:	46bd      	mov	sp, r7
 800f838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f83c:	4770      	bx	lr
 800f83e:	bf00      	nop
 800f840:	58024400 	.word	0x58024400
 800f844:	03d09000 	.word	0x03d09000
 800f848:	003d0900 	.word	0x003d0900
 800f84c:	017d7840 	.word	0x017d7840
 800f850:	46000000 	.word	0x46000000
 800f854:	4c742400 	.word	0x4c742400
 800f858:	4a742400 	.word	0x4a742400
 800f85c:	4bbebc20 	.word	0x4bbebc20

0800f860 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f860:	b580      	push	{r7, lr}
 800f862:	b082      	sub	sp, #8
 800f864:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800f866:	f7ff fe81 	bl	800f56c <HAL_RCC_GetSysClockFreq>
 800f86a:	4602      	mov	r2, r0
 800f86c:	4b10      	ldr	r3, [pc, #64]	@ (800f8b0 <HAL_RCC_GetHCLKFreq+0x50>)
 800f86e:	699b      	ldr	r3, [r3, #24]
 800f870:	0a1b      	lsrs	r3, r3, #8
 800f872:	f003 030f 	and.w	r3, r3, #15
 800f876:	490f      	ldr	r1, [pc, #60]	@ (800f8b4 <HAL_RCC_GetHCLKFreq+0x54>)
 800f878:	5ccb      	ldrb	r3, [r1, r3]
 800f87a:	f003 031f 	and.w	r3, r3, #31
 800f87e:	fa22 f303 	lsr.w	r3, r2, r3
 800f882:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f884:	4b0a      	ldr	r3, [pc, #40]	@ (800f8b0 <HAL_RCC_GetHCLKFreq+0x50>)
 800f886:	699b      	ldr	r3, [r3, #24]
 800f888:	f003 030f 	and.w	r3, r3, #15
 800f88c:	4a09      	ldr	r2, [pc, #36]	@ (800f8b4 <HAL_RCC_GetHCLKFreq+0x54>)
 800f88e:	5cd3      	ldrb	r3, [r2, r3]
 800f890:	f003 031f 	and.w	r3, r3, #31
 800f894:	687a      	ldr	r2, [r7, #4]
 800f896:	fa22 f303 	lsr.w	r3, r2, r3
 800f89a:	4a07      	ldr	r2, [pc, #28]	@ (800f8b8 <HAL_RCC_GetHCLKFreq+0x58>)
 800f89c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f89e:	4a07      	ldr	r2, [pc, #28]	@ (800f8bc <HAL_RCC_GetHCLKFreq+0x5c>)
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800f8a4:	4b04      	ldr	r3, [pc, #16]	@ (800f8b8 <HAL_RCC_GetHCLKFreq+0x58>)
 800f8a6:	681b      	ldr	r3, [r3, #0]
}
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	3708      	adds	r7, #8
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	bd80      	pop	{r7, pc}
 800f8b0:	58024400 	.word	0x58024400
 800f8b4:	0801d634 	.word	0x0801d634
 800f8b8:	24000004 	.word	0x24000004
 800f8bc:	24000000 	.word	0x24000000

0800f8c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800f8c4:	f7ff ffcc 	bl	800f860 <HAL_RCC_GetHCLKFreq>
 800f8c8:	4602      	mov	r2, r0
 800f8ca:	4b06      	ldr	r3, [pc, #24]	@ (800f8e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f8cc:	69db      	ldr	r3, [r3, #28]
 800f8ce:	091b      	lsrs	r3, r3, #4
 800f8d0:	f003 0307 	and.w	r3, r3, #7
 800f8d4:	4904      	ldr	r1, [pc, #16]	@ (800f8e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800f8d6:	5ccb      	ldrb	r3, [r1, r3]
 800f8d8:	f003 031f 	and.w	r3, r3, #31
 800f8dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800f8e0:	4618      	mov	r0, r3
 800f8e2:	bd80      	pop	{r7, pc}
 800f8e4:	58024400 	.word	0x58024400
 800f8e8:	0801d634 	.word	0x0801d634

0800f8ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f8ec:	b580      	push	{r7, lr}
 800f8ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800f8f0:	f7ff ffb6 	bl	800f860 <HAL_RCC_GetHCLKFreq>
 800f8f4:	4602      	mov	r2, r0
 800f8f6:	4b06      	ldr	r3, [pc, #24]	@ (800f910 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f8f8:	69db      	ldr	r3, [r3, #28]
 800f8fa:	0a1b      	lsrs	r3, r3, #8
 800f8fc:	f003 0307 	and.w	r3, r3, #7
 800f900:	4904      	ldr	r1, [pc, #16]	@ (800f914 <HAL_RCC_GetPCLK2Freq+0x28>)
 800f902:	5ccb      	ldrb	r3, [r1, r3]
 800f904:	f003 031f 	and.w	r3, r3, #31
 800f908:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800f90c:	4618      	mov	r0, r3
 800f90e:	bd80      	pop	{r7, pc}
 800f910:	58024400 	.word	0x58024400
 800f914:	0801d634 	.word	0x0801d634

0800f918 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800f918:	b480      	push	{r7}
 800f91a:	b083      	sub	sp, #12
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	6078      	str	r0, [r7, #4]
 800f920:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	223f      	movs	r2, #63	@ 0x3f
 800f926:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800f928:	4b1a      	ldr	r3, [pc, #104]	@ (800f994 <HAL_RCC_GetClockConfig+0x7c>)
 800f92a:	691b      	ldr	r3, [r3, #16]
 800f92c:	f003 0207 	and.w	r2, r3, #7
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800f934:	4b17      	ldr	r3, [pc, #92]	@ (800f994 <HAL_RCC_GetClockConfig+0x7c>)
 800f936:	699b      	ldr	r3, [r3, #24]
 800f938:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800f940:	4b14      	ldr	r3, [pc, #80]	@ (800f994 <HAL_RCC_GetClockConfig+0x7c>)
 800f942:	699b      	ldr	r3, [r3, #24]
 800f944:	f003 020f 	and.w	r2, r3, #15
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800f94c:	4b11      	ldr	r3, [pc, #68]	@ (800f994 <HAL_RCC_GetClockConfig+0x7c>)
 800f94e:	699b      	ldr	r3, [r3, #24]
 800f950:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800f958:	4b0e      	ldr	r3, [pc, #56]	@ (800f994 <HAL_RCC_GetClockConfig+0x7c>)
 800f95a:	69db      	ldr	r3, [r3, #28]
 800f95c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800f964:	4b0b      	ldr	r3, [pc, #44]	@ (800f994 <HAL_RCC_GetClockConfig+0x7c>)
 800f966:	69db      	ldr	r3, [r3, #28]
 800f968:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800f970:	4b08      	ldr	r3, [pc, #32]	@ (800f994 <HAL_RCC_GetClockConfig+0x7c>)
 800f972:	6a1b      	ldr	r3, [r3, #32]
 800f974:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800f97c:	4b06      	ldr	r3, [pc, #24]	@ (800f998 <HAL_RCC_GetClockConfig+0x80>)
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	f003 020f 	and.w	r2, r3, #15
 800f984:	683b      	ldr	r3, [r7, #0]
 800f986:	601a      	str	r2, [r3, #0]
}
 800f988:	bf00      	nop
 800f98a:	370c      	adds	r7, #12
 800f98c:	46bd      	mov	sp, r7
 800f98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f992:	4770      	bx	lr
 800f994:	58024400 	.word	0x58024400
 800f998:	52002000 	.word	0x52002000

0800f99c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f99c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f9a0:	b0c6      	sub	sp, #280	@ 0x118
 800f9a2:	af00      	add	r7, sp, #0
 800f9a4:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800f9ae:	2300      	movs	r3, #0
 800f9b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f9b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9bc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800f9c0:	2500      	movs	r5, #0
 800f9c2:	ea54 0305 	orrs.w	r3, r4, r5
 800f9c6:	d049      	beq.n	800fa5c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800f9c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f9ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f9d2:	d02f      	beq.n	800fa34 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800f9d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f9d8:	d828      	bhi.n	800fa2c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f9da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f9de:	d01a      	beq.n	800fa16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800f9e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f9e4:	d822      	bhi.n	800fa2c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d003      	beq.n	800f9f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800f9ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f9ee:	d007      	beq.n	800fa00 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f9f0:	e01c      	b.n	800fa2c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f9f2:	4bab      	ldr	r3, [pc, #684]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f9f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f9f6:	4aaa      	ldr	r2, [pc, #680]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f9f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f9fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f9fe:	e01a      	b.n	800fa36 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fa00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa04:	3308      	adds	r3, #8
 800fa06:	2102      	movs	r1, #2
 800fa08:	4618      	mov	r0, r3
 800fa0a:	f002 fa49 	bl	8011ea0 <RCCEx_PLL2_Config>
 800fa0e:	4603      	mov	r3, r0
 800fa10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800fa14:	e00f      	b.n	800fa36 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fa16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa1a:	3328      	adds	r3, #40	@ 0x28
 800fa1c:	2102      	movs	r1, #2
 800fa1e:	4618      	mov	r0, r3
 800fa20:	f002 faf0 	bl	8012004 <RCCEx_PLL3_Config>
 800fa24:	4603      	mov	r3, r0
 800fa26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800fa2a:	e004      	b.n	800fa36 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fa2c:	2301      	movs	r3, #1
 800fa2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fa32:	e000      	b.n	800fa36 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800fa34:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fa36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d10a      	bne.n	800fa54 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800fa3e:	4b98      	ldr	r3, [pc, #608]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fa40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fa42:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800fa46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fa4c:	4a94      	ldr	r2, [pc, #592]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fa4e:	430b      	orrs	r3, r1
 800fa50:	6513      	str	r3, [r2, #80]	@ 0x50
 800fa52:	e003      	b.n	800fa5c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fa58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800fa5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa64:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800fa68:	f04f 0900 	mov.w	r9, #0
 800fa6c:	ea58 0309 	orrs.w	r3, r8, r9
 800fa70:	d047      	beq.n	800fb02 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800fa72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa78:	2b04      	cmp	r3, #4
 800fa7a:	d82a      	bhi.n	800fad2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800fa7c:	a201      	add	r2, pc, #4	@ (adr r2, 800fa84 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800fa7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa82:	bf00      	nop
 800fa84:	0800fa99 	.word	0x0800fa99
 800fa88:	0800faa7 	.word	0x0800faa7
 800fa8c:	0800fabd 	.word	0x0800fabd
 800fa90:	0800fadb 	.word	0x0800fadb
 800fa94:	0800fadb 	.word	0x0800fadb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fa98:	4b81      	ldr	r3, [pc, #516]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fa9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa9c:	4a80      	ldr	r2, [pc, #512]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fa9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800faa2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800faa4:	e01a      	b.n	800fadc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800faa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800faaa:	3308      	adds	r3, #8
 800faac:	2100      	movs	r1, #0
 800faae:	4618      	mov	r0, r3
 800fab0:	f002 f9f6 	bl	8011ea0 <RCCEx_PLL2_Config>
 800fab4:	4603      	mov	r3, r0
 800fab6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800faba:	e00f      	b.n	800fadc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800fabc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fac0:	3328      	adds	r3, #40	@ 0x28
 800fac2:	2100      	movs	r1, #0
 800fac4:	4618      	mov	r0, r3
 800fac6:	f002 fa9d 	bl	8012004 <RCCEx_PLL3_Config>
 800faca:	4603      	mov	r3, r0
 800facc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800fad0:	e004      	b.n	800fadc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fad2:	2301      	movs	r3, #1
 800fad4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fad8:	e000      	b.n	800fadc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800fada:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fadc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d10a      	bne.n	800fafa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800fae4:	4b6e      	ldr	r3, [pc, #440]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fae6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fae8:	f023 0107 	bic.w	r1, r3, #7
 800faec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800faf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800faf2:	4a6b      	ldr	r2, [pc, #428]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800faf4:	430b      	orrs	r3, r1
 800faf6:	6513      	str	r3, [r2, #80]	@ 0x50
 800faf8:	e003      	b.n	800fb02 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fafa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fafe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800fb02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb0a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800fb0e:	f04f 0b00 	mov.w	fp, #0
 800fb12:	ea5a 030b 	orrs.w	r3, sl, fp
 800fb16:	d05b      	beq.n	800fbd0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800fb18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800fb20:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800fb24:	d03b      	beq.n	800fb9e <HAL_RCCEx_PeriphCLKConfig+0x202>
 800fb26:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800fb2a:	d834      	bhi.n	800fb96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800fb2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800fb30:	d037      	beq.n	800fba2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800fb32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800fb36:	d82e      	bhi.n	800fb96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800fb38:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800fb3c:	d033      	beq.n	800fba6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800fb3e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800fb42:	d828      	bhi.n	800fb96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800fb44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fb48:	d01a      	beq.n	800fb80 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800fb4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fb4e:	d822      	bhi.n	800fb96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d003      	beq.n	800fb5c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800fb54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800fb58:	d007      	beq.n	800fb6a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800fb5a:	e01c      	b.n	800fb96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fb5c:	4b50      	ldr	r3, [pc, #320]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fb5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb60:	4a4f      	ldr	r2, [pc, #316]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fb62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fb66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800fb68:	e01e      	b.n	800fba8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fb6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb6e:	3308      	adds	r3, #8
 800fb70:	2100      	movs	r1, #0
 800fb72:	4618      	mov	r0, r3
 800fb74:	f002 f994 	bl	8011ea0 <RCCEx_PLL2_Config>
 800fb78:	4603      	mov	r3, r0
 800fb7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800fb7e:	e013      	b.n	800fba8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800fb80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb84:	3328      	adds	r3, #40	@ 0x28
 800fb86:	2100      	movs	r1, #0
 800fb88:	4618      	mov	r0, r3
 800fb8a:	f002 fa3b 	bl	8012004 <RCCEx_PLL3_Config>
 800fb8e:	4603      	mov	r3, r0
 800fb90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800fb94:	e008      	b.n	800fba8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800fb96:	2301      	movs	r3, #1
 800fb98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fb9c:	e004      	b.n	800fba8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800fb9e:	bf00      	nop
 800fba0:	e002      	b.n	800fba8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800fba2:	bf00      	nop
 800fba4:	e000      	b.n	800fba8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800fba6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fba8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d10b      	bne.n	800fbc8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800fbb0:	4b3b      	ldr	r3, [pc, #236]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fbb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fbb4:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800fbb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbbc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800fbc0:	4a37      	ldr	r2, [pc, #220]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fbc2:	430b      	orrs	r3, r1
 800fbc4:	6593      	str	r3, [r2, #88]	@ 0x58
 800fbc6:	e003      	b.n	800fbd0 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fbc8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fbcc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800fbd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbd8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800fbdc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800fbe6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800fbea:	460b      	mov	r3, r1
 800fbec:	4313      	orrs	r3, r2
 800fbee:	d05d      	beq.n	800fcac <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800fbf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbf4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800fbf8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800fbfc:	d03b      	beq.n	800fc76 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800fbfe:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800fc02:	d834      	bhi.n	800fc6e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800fc04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800fc08:	d037      	beq.n	800fc7a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800fc0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800fc0e:	d82e      	bhi.n	800fc6e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800fc10:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800fc14:	d033      	beq.n	800fc7e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800fc16:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800fc1a:	d828      	bhi.n	800fc6e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800fc1c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fc20:	d01a      	beq.n	800fc58 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800fc22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fc26:	d822      	bhi.n	800fc6e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d003      	beq.n	800fc34 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800fc2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fc30:	d007      	beq.n	800fc42 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800fc32:	e01c      	b.n	800fc6e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fc34:	4b1a      	ldr	r3, [pc, #104]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fc36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc38:	4a19      	ldr	r2, [pc, #100]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fc3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fc3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800fc40:	e01e      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fc42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc46:	3308      	adds	r3, #8
 800fc48:	2100      	movs	r1, #0
 800fc4a:	4618      	mov	r0, r3
 800fc4c:	f002 f928 	bl	8011ea0 <RCCEx_PLL2_Config>
 800fc50:	4603      	mov	r3, r0
 800fc52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800fc56:	e013      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800fc58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc5c:	3328      	adds	r3, #40	@ 0x28
 800fc5e:	2100      	movs	r1, #0
 800fc60:	4618      	mov	r0, r3
 800fc62:	f002 f9cf 	bl	8012004 <RCCEx_PLL3_Config>
 800fc66:	4603      	mov	r3, r0
 800fc68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800fc6c:	e008      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800fc6e:	2301      	movs	r3, #1
 800fc70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fc74:	e004      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800fc76:	bf00      	nop
 800fc78:	e002      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800fc7a:	bf00      	nop
 800fc7c:	e000      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800fc7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fc80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d10d      	bne.n	800fca4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800fc88:	4b05      	ldr	r3, [pc, #20]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fc8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fc8c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800fc90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc94:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800fc98:	4a01      	ldr	r2, [pc, #4]	@ (800fca0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fc9a:	430b      	orrs	r3, r1
 800fc9c:	6593      	str	r3, [r2, #88]	@ 0x58
 800fc9e:	e005      	b.n	800fcac <HAL_RCCEx_PeriphCLKConfig+0x310>
 800fca0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fca4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fca8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800fcac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcb4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800fcb8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800fcbc:	2300      	movs	r3, #0
 800fcbe:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800fcc2:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800fcc6:	460b      	mov	r3, r1
 800fcc8:	4313      	orrs	r3, r2
 800fcca:	d03a      	beq.n	800fd42 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800fccc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fcd2:	2b30      	cmp	r3, #48	@ 0x30
 800fcd4:	d01f      	beq.n	800fd16 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800fcd6:	2b30      	cmp	r3, #48	@ 0x30
 800fcd8:	d819      	bhi.n	800fd0e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800fcda:	2b20      	cmp	r3, #32
 800fcdc:	d00c      	beq.n	800fcf8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800fcde:	2b20      	cmp	r3, #32
 800fce0:	d815      	bhi.n	800fd0e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d019      	beq.n	800fd1a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800fce6:	2b10      	cmp	r3, #16
 800fce8:	d111      	bne.n	800fd0e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fcea:	4baa      	ldr	r3, [pc, #680]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fcec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcee:	4aa9      	ldr	r2, [pc, #676]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fcf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fcf4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800fcf6:	e011      	b.n	800fd1c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fcf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcfc:	3308      	adds	r3, #8
 800fcfe:	2102      	movs	r1, #2
 800fd00:	4618      	mov	r0, r3
 800fd02:	f002 f8cd 	bl	8011ea0 <RCCEx_PLL2_Config>
 800fd06:	4603      	mov	r3, r0
 800fd08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800fd0c:	e006      	b.n	800fd1c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fd0e:	2301      	movs	r3, #1
 800fd10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fd14:	e002      	b.n	800fd1c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800fd16:	bf00      	nop
 800fd18:	e000      	b.n	800fd1c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800fd1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fd1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d10a      	bne.n	800fd3a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800fd24:	4b9b      	ldr	r3, [pc, #620]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fd26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fd28:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800fd2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fd32:	4a98      	ldr	r2, [pc, #608]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fd34:	430b      	orrs	r3, r1
 800fd36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fd38:	e003      	b.n	800fd42 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd3e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800fd42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800fd4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800fd52:	2300      	movs	r3, #0
 800fd54:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800fd58:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800fd5c:	460b      	mov	r3, r1
 800fd5e:	4313      	orrs	r3, r2
 800fd60:	d051      	beq.n	800fe06 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800fd62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fd68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fd6c:	d035      	beq.n	800fdda <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800fd6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fd72:	d82e      	bhi.n	800fdd2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800fd74:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fd78:	d031      	beq.n	800fdde <HAL_RCCEx_PeriphCLKConfig+0x442>
 800fd7a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fd7e:	d828      	bhi.n	800fdd2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800fd80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fd84:	d01a      	beq.n	800fdbc <HAL_RCCEx_PeriphCLKConfig+0x420>
 800fd86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fd8a:	d822      	bhi.n	800fdd2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d003      	beq.n	800fd98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800fd90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fd94:	d007      	beq.n	800fda6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800fd96:	e01c      	b.n	800fdd2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fd98:	4b7e      	ldr	r3, [pc, #504]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fd9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd9c:	4a7d      	ldr	r2, [pc, #500]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fd9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fda2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fda4:	e01c      	b.n	800fde0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fda6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fdaa:	3308      	adds	r3, #8
 800fdac:	2100      	movs	r1, #0
 800fdae:	4618      	mov	r0, r3
 800fdb0:	f002 f876 	bl	8011ea0 <RCCEx_PLL2_Config>
 800fdb4:	4603      	mov	r3, r0
 800fdb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fdba:	e011      	b.n	800fde0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800fdbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fdc0:	3328      	adds	r3, #40	@ 0x28
 800fdc2:	2100      	movs	r1, #0
 800fdc4:	4618      	mov	r0, r3
 800fdc6:	f002 f91d 	bl	8012004 <RCCEx_PLL3_Config>
 800fdca:	4603      	mov	r3, r0
 800fdcc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fdd0:	e006      	b.n	800fde0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fdd2:	2301      	movs	r3, #1
 800fdd4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fdd8:	e002      	b.n	800fde0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800fdda:	bf00      	nop
 800fddc:	e000      	b.n	800fde0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800fdde:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fde0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d10a      	bne.n	800fdfe <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800fde8:	4b6a      	ldr	r3, [pc, #424]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fdea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fdec:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800fdf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fdf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fdf6:	4a67      	ldr	r2, [pc, #412]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fdf8:	430b      	orrs	r3, r1
 800fdfa:	6513      	str	r3, [r2, #80]	@ 0x50
 800fdfc:	e003      	b.n	800fe06 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fdfe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fe02:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800fe06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe0e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800fe12:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800fe16:	2300      	movs	r3, #0
 800fe18:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800fe1c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800fe20:	460b      	mov	r3, r1
 800fe22:	4313      	orrs	r3, r2
 800fe24:	d053      	beq.n	800fece <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800fe26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fe2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800fe30:	d033      	beq.n	800fe9a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800fe32:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800fe36:	d82c      	bhi.n	800fe92 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fe38:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800fe3c:	d02f      	beq.n	800fe9e <HAL_RCCEx_PeriphCLKConfig+0x502>
 800fe3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800fe42:	d826      	bhi.n	800fe92 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fe44:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800fe48:	d02b      	beq.n	800fea2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800fe4a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800fe4e:	d820      	bhi.n	800fe92 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fe50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fe54:	d012      	beq.n	800fe7c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800fe56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fe5a:	d81a      	bhi.n	800fe92 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d022      	beq.n	800fea6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800fe60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fe64:	d115      	bne.n	800fe92 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fe66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe6a:	3308      	adds	r3, #8
 800fe6c:	2101      	movs	r1, #1
 800fe6e:	4618      	mov	r0, r3
 800fe70:	f002 f816 	bl	8011ea0 <RCCEx_PLL2_Config>
 800fe74:	4603      	mov	r3, r0
 800fe76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800fe7a:	e015      	b.n	800fea8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fe7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe80:	3328      	adds	r3, #40	@ 0x28
 800fe82:	2101      	movs	r1, #1
 800fe84:	4618      	mov	r0, r3
 800fe86:	f002 f8bd 	bl	8012004 <RCCEx_PLL3_Config>
 800fe8a:	4603      	mov	r3, r0
 800fe8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800fe90:	e00a      	b.n	800fea8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fe92:	2301      	movs	r3, #1
 800fe94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fe98:	e006      	b.n	800fea8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fe9a:	bf00      	nop
 800fe9c:	e004      	b.n	800fea8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fe9e:	bf00      	nop
 800fea0:	e002      	b.n	800fea8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fea2:	bf00      	nop
 800fea4:	e000      	b.n	800fea8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fea6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fea8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800feac:	2b00      	cmp	r3, #0
 800feae:	d10a      	bne.n	800fec6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800feb0:	4b38      	ldr	r3, [pc, #224]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800feb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800feb4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800feb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800febc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800febe:	4a35      	ldr	r2, [pc, #212]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fec0:	430b      	orrs	r3, r1
 800fec2:	6513      	str	r3, [r2, #80]	@ 0x50
 800fec4:	e003      	b.n	800fece <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fec6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800feca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800fece:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fed6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800feda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800fede:	2300      	movs	r3, #0
 800fee0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800fee4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800fee8:	460b      	mov	r3, r1
 800feea:	4313      	orrs	r3, r2
 800feec:	d058      	beq.n	800ffa0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800feee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fef2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800fef6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fefa:	d033      	beq.n	800ff64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800fefc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ff00:	d82c      	bhi.n	800ff5c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ff02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ff06:	d02f      	beq.n	800ff68 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800ff08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ff0c:	d826      	bhi.n	800ff5c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ff0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ff12:	d02b      	beq.n	800ff6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800ff14:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ff18:	d820      	bhi.n	800ff5c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ff1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ff1e:	d012      	beq.n	800ff46 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800ff20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ff24:	d81a      	bhi.n	800ff5c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d022      	beq.n	800ff70 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800ff2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ff2e:	d115      	bne.n	800ff5c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ff30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff34:	3308      	adds	r3, #8
 800ff36:	2101      	movs	r1, #1
 800ff38:	4618      	mov	r0, r3
 800ff3a:	f001 ffb1 	bl	8011ea0 <RCCEx_PLL2_Config>
 800ff3e:	4603      	mov	r3, r0
 800ff40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ff44:	e015      	b.n	800ff72 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ff46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff4a:	3328      	adds	r3, #40	@ 0x28
 800ff4c:	2101      	movs	r1, #1
 800ff4e:	4618      	mov	r0, r3
 800ff50:	f002 f858 	bl	8012004 <RCCEx_PLL3_Config>
 800ff54:	4603      	mov	r3, r0
 800ff56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ff5a:	e00a      	b.n	800ff72 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ff5c:	2301      	movs	r3, #1
 800ff5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ff62:	e006      	b.n	800ff72 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ff64:	bf00      	nop
 800ff66:	e004      	b.n	800ff72 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ff68:	bf00      	nop
 800ff6a:	e002      	b.n	800ff72 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ff6c:	bf00      	nop
 800ff6e:	e000      	b.n	800ff72 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ff70:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ff72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d10e      	bne.n	800ff98 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800ff7a:	4b06      	ldr	r3, [pc, #24]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ff7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ff7e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ff82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff86:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ff8a:	4a02      	ldr	r2, [pc, #8]	@ (800ff94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ff8c:	430b      	orrs	r3, r1
 800ff8e:	6593      	str	r3, [r2, #88]	@ 0x58
 800ff90:	e006      	b.n	800ffa0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800ff92:	bf00      	nop
 800ff94:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ff98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ff9c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ffa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffa8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800ffac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ffb0:	2300      	movs	r3, #0
 800ffb2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ffb6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800ffba:	460b      	mov	r3, r1
 800ffbc:	4313      	orrs	r3, r2
 800ffbe:	d037      	beq.n	8010030 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800ffc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ffc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ffca:	d00e      	beq.n	800ffea <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800ffcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ffd0:	d816      	bhi.n	8010000 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d018      	beq.n	8010008 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800ffd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ffda:	d111      	bne.n	8010000 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ffdc:	4bc4      	ldr	r3, [pc, #784]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ffde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ffe0:	4ac3      	ldr	r2, [pc, #780]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ffe2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ffe6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ffe8:	e00f      	b.n	801000a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ffea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffee:	3308      	adds	r3, #8
 800fff0:	2101      	movs	r1, #1
 800fff2:	4618      	mov	r0, r3
 800fff4:	f001 ff54 	bl	8011ea0 <RCCEx_PLL2_Config>
 800fff8:	4603      	mov	r3, r0
 800fffa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fffe:	e004      	b.n	801000a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010000:	2301      	movs	r3, #1
 8010002:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010006:	e000      	b.n	801000a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8010008:	bf00      	nop
    }

    if (ret == HAL_OK)
 801000a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801000e:	2b00      	cmp	r3, #0
 8010010:	d10a      	bne.n	8010028 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8010012:	4bb7      	ldr	r3, [pc, #732]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8010014:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010016:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 801001a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801001e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010020:	4ab3      	ldr	r2, [pc, #716]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8010022:	430b      	orrs	r3, r1
 8010024:	6513      	str	r3, [r2, #80]	@ 0x50
 8010026:	e003      	b.n	8010030 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010028:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801002c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8010030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010038:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 801003c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010040:	2300      	movs	r3, #0
 8010042:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8010046:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 801004a:	460b      	mov	r3, r1
 801004c:	4313      	orrs	r3, r2
 801004e:	d039      	beq.n	80100c4 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8010050:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010056:	2b03      	cmp	r3, #3
 8010058:	d81c      	bhi.n	8010094 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 801005a:	a201      	add	r2, pc, #4	@ (adr r2, 8010060 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 801005c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010060:	0801009d 	.word	0x0801009d
 8010064:	08010071 	.word	0x08010071
 8010068:	0801007f 	.word	0x0801007f
 801006c:	0801009d 	.word	0x0801009d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010070:	4b9f      	ldr	r3, [pc, #636]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8010072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010074:	4a9e      	ldr	r2, [pc, #632]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8010076:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801007a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 801007c:	e00f      	b.n	801009e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801007e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010082:	3308      	adds	r3, #8
 8010084:	2102      	movs	r1, #2
 8010086:	4618      	mov	r0, r3
 8010088:	f001 ff0a 	bl	8011ea0 <RCCEx_PLL2_Config>
 801008c:	4603      	mov	r3, r0
 801008e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8010092:	e004      	b.n	801009e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8010094:	2301      	movs	r3, #1
 8010096:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801009a:	e000      	b.n	801009e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 801009c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801009e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d10a      	bne.n	80100bc <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80100a6:	4b92      	ldr	r3, [pc, #584]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80100a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80100aa:	f023 0103 	bic.w	r1, r3, #3
 80100ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80100b4:	4a8e      	ldr	r2, [pc, #568]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80100b6:	430b      	orrs	r3, r1
 80100b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80100ba:	e003      	b.n	80100c4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80100bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80100c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80100c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100cc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80100d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80100d4:	2300      	movs	r3, #0
 80100d6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80100da:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80100de:	460b      	mov	r3, r1
 80100e0:	4313      	orrs	r3, r2
 80100e2:	f000 8099 	beq.w	8010218 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80100e6:	4b83      	ldr	r3, [pc, #524]	@ (80102f4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	4a82      	ldr	r2, [pc, #520]	@ (80102f4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80100ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80100f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80100f2:	f7f9 fd95 	bl	8009c20 <HAL_GetTick>
 80100f6:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80100fa:	e00b      	b.n	8010114 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80100fc:	f7f9 fd90 	bl	8009c20 <HAL_GetTick>
 8010100:	4602      	mov	r2, r0
 8010102:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8010106:	1ad3      	subs	r3, r2, r3
 8010108:	2b64      	cmp	r3, #100	@ 0x64
 801010a:	d903      	bls.n	8010114 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 801010c:	2303      	movs	r3, #3
 801010e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010112:	e005      	b.n	8010120 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8010114:	4b77      	ldr	r3, [pc, #476]	@ (80102f4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8010116:	681b      	ldr	r3, [r3, #0]
 8010118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801011c:	2b00      	cmp	r3, #0
 801011e:	d0ed      	beq.n	80100fc <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8010120:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010124:	2b00      	cmp	r3, #0
 8010126:	d173      	bne.n	8010210 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8010128:	4b71      	ldr	r3, [pc, #452]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 801012a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801012c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010130:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8010134:	4053      	eors	r3, r2
 8010136:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801013a:	2b00      	cmp	r3, #0
 801013c:	d015      	beq.n	801016a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 801013e:	4b6c      	ldr	r3, [pc, #432]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8010140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010142:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010146:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801014a:	4b69      	ldr	r3, [pc, #420]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 801014c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801014e:	4a68      	ldr	r2, [pc, #416]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8010150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010154:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8010156:	4b66      	ldr	r3, [pc, #408]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8010158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801015a:	4a65      	ldr	r2, [pc, #404]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 801015c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010160:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8010162:	4a63      	ldr	r2, [pc, #396]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8010164:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010168:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 801016a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801016e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8010172:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010176:	d118      	bne.n	80101aa <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010178:	f7f9 fd52 	bl	8009c20 <HAL_GetTick>
 801017c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8010180:	e00d      	b.n	801019e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010182:	f7f9 fd4d 	bl	8009c20 <HAL_GetTick>
 8010186:	4602      	mov	r2, r0
 8010188:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 801018c:	1ad2      	subs	r2, r2, r3
 801018e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8010192:	429a      	cmp	r2, r3
 8010194:	d903      	bls.n	801019e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8010196:	2303      	movs	r3, #3
 8010198:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 801019c:	e005      	b.n	80101aa <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 801019e:	4b54      	ldr	r3, [pc, #336]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80101a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80101a2:	f003 0302 	and.w	r3, r3, #2
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d0eb      	beq.n	8010182 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80101aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d129      	bne.n	8010206 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80101b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80101ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80101be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80101c2:	d10e      	bne.n	80101e2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 80101c4:	4b4a      	ldr	r3, [pc, #296]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80101c6:	691b      	ldr	r3, [r3, #16]
 80101c8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80101cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80101d4:	091a      	lsrs	r2, r3, #4
 80101d6:	4b48      	ldr	r3, [pc, #288]	@ (80102f8 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80101d8:	4013      	ands	r3, r2
 80101da:	4a45      	ldr	r2, [pc, #276]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80101dc:	430b      	orrs	r3, r1
 80101de:	6113      	str	r3, [r2, #16]
 80101e0:	e005      	b.n	80101ee <HAL_RCCEx_PeriphCLKConfig+0x852>
 80101e2:	4b43      	ldr	r3, [pc, #268]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80101e4:	691b      	ldr	r3, [r3, #16]
 80101e6:	4a42      	ldr	r2, [pc, #264]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80101e8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80101ec:	6113      	str	r3, [r2, #16]
 80101ee:	4b40      	ldr	r3, [pc, #256]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80101f0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80101f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80101fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80101fe:	4a3c      	ldr	r2, [pc, #240]	@ (80102f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8010200:	430b      	orrs	r3, r1
 8010202:	6713      	str	r3, [r2, #112]	@ 0x70
 8010204:	e008      	b.n	8010218 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8010206:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801020a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 801020e:	e003      	b.n	8010218 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010210:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010214:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8010218:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801021c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010220:	f002 0301 	and.w	r3, r2, #1
 8010224:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010228:	2300      	movs	r3, #0
 801022a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801022e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8010232:	460b      	mov	r3, r1
 8010234:	4313      	orrs	r3, r2
 8010236:	f000 808f 	beq.w	8010358 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 801023a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801023e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010240:	2b28      	cmp	r3, #40	@ 0x28
 8010242:	d871      	bhi.n	8010328 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8010244:	a201      	add	r2, pc, #4	@ (adr r2, 801024c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8010246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801024a:	bf00      	nop
 801024c:	08010331 	.word	0x08010331
 8010250:	08010329 	.word	0x08010329
 8010254:	08010329 	.word	0x08010329
 8010258:	08010329 	.word	0x08010329
 801025c:	08010329 	.word	0x08010329
 8010260:	08010329 	.word	0x08010329
 8010264:	08010329 	.word	0x08010329
 8010268:	08010329 	.word	0x08010329
 801026c:	080102fd 	.word	0x080102fd
 8010270:	08010329 	.word	0x08010329
 8010274:	08010329 	.word	0x08010329
 8010278:	08010329 	.word	0x08010329
 801027c:	08010329 	.word	0x08010329
 8010280:	08010329 	.word	0x08010329
 8010284:	08010329 	.word	0x08010329
 8010288:	08010329 	.word	0x08010329
 801028c:	08010313 	.word	0x08010313
 8010290:	08010329 	.word	0x08010329
 8010294:	08010329 	.word	0x08010329
 8010298:	08010329 	.word	0x08010329
 801029c:	08010329 	.word	0x08010329
 80102a0:	08010329 	.word	0x08010329
 80102a4:	08010329 	.word	0x08010329
 80102a8:	08010329 	.word	0x08010329
 80102ac:	08010331 	.word	0x08010331
 80102b0:	08010329 	.word	0x08010329
 80102b4:	08010329 	.word	0x08010329
 80102b8:	08010329 	.word	0x08010329
 80102bc:	08010329 	.word	0x08010329
 80102c0:	08010329 	.word	0x08010329
 80102c4:	08010329 	.word	0x08010329
 80102c8:	08010329 	.word	0x08010329
 80102cc:	08010331 	.word	0x08010331
 80102d0:	08010329 	.word	0x08010329
 80102d4:	08010329 	.word	0x08010329
 80102d8:	08010329 	.word	0x08010329
 80102dc:	08010329 	.word	0x08010329
 80102e0:	08010329 	.word	0x08010329
 80102e4:	08010329 	.word	0x08010329
 80102e8:	08010329 	.word	0x08010329
 80102ec:	08010331 	.word	0x08010331
 80102f0:	58024400 	.word	0x58024400
 80102f4:	58024800 	.word	0x58024800
 80102f8:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80102fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010300:	3308      	adds	r3, #8
 8010302:	2101      	movs	r1, #1
 8010304:	4618      	mov	r0, r3
 8010306:	f001 fdcb 	bl	8011ea0 <RCCEx_PLL2_Config>
 801030a:	4603      	mov	r3, r0
 801030c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8010310:	e00f      	b.n	8010332 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010316:	3328      	adds	r3, #40	@ 0x28
 8010318:	2101      	movs	r1, #1
 801031a:	4618      	mov	r0, r3
 801031c:	f001 fe72 	bl	8012004 <RCCEx_PLL3_Config>
 8010320:	4603      	mov	r3, r0
 8010322:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8010326:	e004      	b.n	8010332 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010328:	2301      	movs	r3, #1
 801032a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801032e:	e000      	b.n	8010332 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8010330:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010332:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010336:	2b00      	cmp	r3, #0
 8010338:	d10a      	bne.n	8010350 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 801033a:	4bbf      	ldr	r3, [pc, #764]	@ (8010638 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801033c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801033e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8010342:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010346:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010348:	4abb      	ldr	r2, [pc, #748]	@ (8010638 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801034a:	430b      	orrs	r3, r1
 801034c:	6553      	str	r3, [r2, #84]	@ 0x54
 801034e:	e003      	b.n	8010358 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010350:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010354:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8010358:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801035c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010360:	f002 0302 	and.w	r3, r2, #2
 8010364:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010368:	2300      	movs	r3, #0
 801036a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801036e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8010372:	460b      	mov	r3, r1
 8010374:	4313      	orrs	r3, r2
 8010376:	d041      	beq.n	80103fc <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8010378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801037c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801037e:	2b05      	cmp	r3, #5
 8010380:	d824      	bhi.n	80103cc <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8010382:	a201      	add	r2, pc, #4	@ (adr r2, 8010388 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8010384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010388:	080103d5 	.word	0x080103d5
 801038c:	080103a1 	.word	0x080103a1
 8010390:	080103b7 	.word	0x080103b7
 8010394:	080103d5 	.word	0x080103d5
 8010398:	080103d5 	.word	0x080103d5
 801039c:	080103d5 	.word	0x080103d5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80103a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103a4:	3308      	adds	r3, #8
 80103a6:	2101      	movs	r1, #1
 80103a8:	4618      	mov	r0, r3
 80103aa:	f001 fd79 	bl	8011ea0 <RCCEx_PLL2_Config>
 80103ae:	4603      	mov	r3, r0
 80103b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80103b4:	e00f      	b.n	80103d6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80103b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103ba:	3328      	adds	r3, #40	@ 0x28
 80103bc:	2101      	movs	r1, #1
 80103be:	4618      	mov	r0, r3
 80103c0:	f001 fe20 	bl	8012004 <RCCEx_PLL3_Config>
 80103c4:	4603      	mov	r3, r0
 80103c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80103ca:	e004      	b.n	80103d6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80103cc:	2301      	movs	r3, #1
 80103ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80103d2:	e000      	b.n	80103d6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80103d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80103d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d10a      	bne.n	80103f4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80103de:	4b96      	ldr	r3, [pc, #600]	@ (8010638 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80103e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80103e2:	f023 0107 	bic.w	r1, r3, #7
 80103e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80103ec:	4a92      	ldr	r2, [pc, #584]	@ (8010638 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80103ee:	430b      	orrs	r3, r1
 80103f0:	6553      	str	r3, [r2, #84]	@ 0x54
 80103f2:	e003      	b.n	80103fc <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80103f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80103f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80103fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010404:	f002 0304 	and.w	r3, r2, #4
 8010408:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801040c:	2300      	movs	r3, #0
 801040e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010412:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8010416:	460b      	mov	r3, r1
 8010418:	4313      	orrs	r3, r2
 801041a:	d044      	beq.n	80104a6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 801041c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010424:	2b05      	cmp	r3, #5
 8010426:	d825      	bhi.n	8010474 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8010428:	a201      	add	r2, pc, #4	@ (adr r2, 8010430 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 801042a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801042e:	bf00      	nop
 8010430:	0801047d 	.word	0x0801047d
 8010434:	08010449 	.word	0x08010449
 8010438:	0801045f 	.word	0x0801045f
 801043c:	0801047d 	.word	0x0801047d
 8010440:	0801047d 	.word	0x0801047d
 8010444:	0801047d 	.word	0x0801047d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8010448:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801044c:	3308      	adds	r3, #8
 801044e:	2101      	movs	r1, #1
 8010450:	4618      	mov	r0, r3
 8010452:	f001 fd25 	bl	8011ea0 <RCCEx_PLL2_Config>
 8010456:	4603      	mov	r3, r0
 8010458:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 801045c:	e00f      	b.n	801047e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801045e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010462:	3328      	adds	r3, #40	@ 0x28
 8010464:	2101      	movs	r1, #1
 8010466:	4618      	mov	r0, r3
 8010468:	f001 fdcc 	bl	8012004 <RCCEx_PLL3_Config>
 801046c:	4603      	mov	r3, r0
 801046e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8010472:	e004      	b.n	801047e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010474:	2301      	movs	r3, #1
 8010476:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801047a:	e000      	b.n	801047e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 801047c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801047e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010482:	2b00      	cmp	r3, #0
 8010484:	d10b      	bne.n	801049e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8010486:	4b6c      	ldr	r3, [pc, #432]	@ (8010638 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801048a:	f023 0107 	bic.w	r1, r3, #7
 801048e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010496:	4a68      	ldr	r2, [pc, #416]	@ (8010638 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010498:	430b      	orrs	r3, r1
 801049a:	6593      	str	r3, [r2, #88]	@ 0x58
 801049c:	e003      	b.n	80104a6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801049e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80104a2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80104a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104ae:	f002 0320 	and.w	r3, r2, #32
 80104b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80104b6:	2300      	movs	r3, #0
 80104b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80104bc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80104c0:	460b      	mov	r3, r1
 80104c2:	4313      	orrs	r3, r2
 80104c4:	d055      	beq.n	8010572 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80104c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80104ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80104d2:	d033      	beq.n	801053c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80104d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80104d8:	d82c      	bhi.n	8010534 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80104da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80104de:	d02f      	beq.n	8010540 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80104e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80104e4:	d826      	bhi.n	8010534 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80104e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80104ea:	d02b      	beq.n	8010544 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80104ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80104f0:	d820      	bhi.n	8010534 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80104f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80104f6:	d012      	beq.n	801051e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80104f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80104fc:	d81a      	bhi.n	8010534 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d022      	beq.n	8010548 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8010502:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010506:	d115      	bne.n	8010534 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010508:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801050c:	3308      	adds	r3, #8
 801050e:	2100      	movs	r1, #0
 8010510:	4618      	mov	r0, r3
 8010512:	f001 fcc5 	bl	8011ea0 <RCCEx_PLL2_Config>
 8010516:	4603      	mov	r3, r0
 8010518:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 801051c:	e015      	b.n	801054a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801051e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010522:	3328      	adds	r3, #40	@ 0x28
 8010524:	2102      	movs	r1, #2
 8010526:	4618      	mov	r0, r3
 8010528:	f001 fd6c 	bl	8012004 <RCCEx_PLL3_Config>
 801052c:	4603      	mov	r3, r0
 801052e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8010532:	e00a      	b.n	801054a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010534:	2301      	movs	r3, #1
 8010536:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801053a:	e006      	b.n	801054a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 801053c:	bf00      	nop
 801053e:	e004      	b.n	801054a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8010540:	bf00      	nop
 8010542:	e002      	b.n	801054a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8010544:	bf00      	nop
 8010546:	e000      	b.n	801054a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8010548:	bf00      	nop
    }

    if (ret == HAL_OK)
 801054a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801054e:	2b00      	cmp	r3, #0
 8010550:	d10b      	bne.n	801056a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8010552:	4b39      	ldr	r3, [pc, #228]	@ (8010638 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010556:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 801055a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801055e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010562:	4a35      	ldr	r2, [pc, #212]	@ (8010638 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010564:	430b      	orrs	r3, r1
 8010566:	6553      	str	r3, [r2, #84]	@ 0x54
 8010568:	e003      	b.n	8010572 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801056a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801056e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8010572:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010576:	e9d3 2300 	ldrd	r2, r3, [r3]
 801057a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 801057e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010582:	2300      	movs	r3, #0
 8010584:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010588:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 801058c:	460b      	mov	r3, r1
 801058e:	4313      	orrs	r3, r2
 8010590:	d058      	beq.n	8010644 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8010592:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010596:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801059a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 801059e:	d033      	beq.n	8010608 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80105a0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80105a4:	d82c      	bhi.n	8010600 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80105a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80105aa:	d02f      	beq.n	801060c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80105ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80105b0:	d826      	bhi.n	8010600 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80105b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80105b6:	d02b      	beq.n	8010610 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80105b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80105bc:	d820      	bhi.n	8010600 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80105be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80105c2:	d012      	beq.n	80105ea <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80105c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80105c8:	d81a      	bhi.n	8010600 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d022      	beq.n	8010614 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80105ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80105d2:	d115      	bne.n	8010600 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80105d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105d8:	3308      	adds	r3, #8
 80105da:	2100      	movs	r1, #0
 80105dc:	4618      	mov	r0, r3
 80105de:	f001 fc5f 	bl	8011ea0 <RCCEx_PLL2_Config>
 80105e2:	4603      	mov	r3, r0
 80105e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80105e8:	e015      	b.n	8010616 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80105ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105ee:	3328      	adds	r3, #40	@ 0x28
 80105f0:	2102      	movs	r1, #2
 80105f2:	4618      	mov	r0, r3
 80105f4:	f001 fd06 	bl	8012004 <RCCEx_PLL3_Config>
 80105f8:	4603      	mov	r3, r0
 80105fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80105fe:	e00a      	b.n	8010616 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010600:	2301      	movs	r3, #1
 8010602:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010606:	e006      	b.n	8010616 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010608:	bf00      	nop
 801060a:	e004      	b.n	8010616 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 801060c:	bf00      	nop
 801060e:	e002      	b.n	8010616 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010610:	bf00      	nop
 8010612:	e000      	b.n	8010616 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010614:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010616:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801061a:	2b00      	cmp	r3, #0
 801061c:	d10e      	bne.n	801063c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801061e:	4b06      	ldr	r3, [pc, #24]	@ (8010638 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010622:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8010626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801062a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801062e:	4a02      	ldr	r2, [pc, #8]	@ (8010638 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010630:	430b      	orrs	r3, r1
 8010632:	6593      	str	r3, [r2, #88]	@ 0x58
 8010634:	e006      	b.n	8010644 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8010636:	bf00      	nop
 8010638:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801063c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010640:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8010644:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010648:	e9d3 2300 	ldrd	r2, r3, [r3]
 801064c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8010650:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010654:	2300      	movs	r3, #0
 8010656:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801065a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 801065e:	460b      	mov	r3, r1
 8010660:	4313      	orrs	r3, r2
 8010662:	d055      	beq.n	8010710 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8010664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010668:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801066c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8010670:	d033      	beq.n	80106da <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8010672:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8010676:	d82c      	bhi.n	80106d2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010678:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801067c:	d02f      	beq.n	80106de <HAL_RCCEx_PeriphCLKConfig+0xd42>
 801067e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010682:	d826      	bhi.n	80106d2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010684:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8010688:	d02b      	beq.n	80106e2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 801068a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 801068e:	d820      	bhi.n	80106d2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010690:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010694:	d012      	beq.n	80106bc <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8010696:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801069a:	d81a      	bhi.n	80106d2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 801069c:	2b00      	cmp	r3, #0
 801069e:	d022      	beq.n	80106e6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80106a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80106a4:	d115      	bne.n	80106d2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80106a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106aa:	3308      	adds	r3, #8
 80106ac:	2100      	movs	r1, #0
 80106ae:	4618      	mov	r0, r3
 80106b0:	f001 fbf6 	bl	8011ea0 <RCCEx_PLL2_Config>
 80106b4:	4603      	mov	r3, r0
 80106b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80106ba:	e015      	b.n	80106e8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80106bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106c0:	3328      	adds	r3, #40	@ 0x28
 80106c2:	2102      	movs	r1, #2
 80106c4:	4618      	mov	r0, r3
 80106c6:	f001 fc9d 	bl	8012004 <RCCEx_PLL3_Config>
 80106ca:	4603      	mov	r3, r0
 80106cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80106d0:	e00a      	b.n	80106e8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80106d2:	2301      	movs	r3, #1
 80106d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80106d8:	e006      	b.n	80106e8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80106da:	bf00      	nop
 80106dc:	e004      	b.n	80106e8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80106de:	bf00      	nop
 80106e0:	e002      	b.n	80106e8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80106e2:	bf00      	nop
 80106e4:	e000      	b.n	80106e8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80106e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80106e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d10b      	bne.n	8010708 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80106f0:	4ba0      	ldr	r3, [pc, #640]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80106f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80106f4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80106f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010700:	4a9c      	ldr	r2, [pc, #624]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010702:	430b      	orrs	r3, r1
 8010704:	6593      	str	r3, [r2, #88]	@ 0x58
 8010706:	e003      	b.n	8010710 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010708:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801070c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8010710:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010718:	f002 0308 	and.w	r3, r2, #8
 801071c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010720:	2300      	movs	r3, #0
 8010722:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010726:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 801072a:	460b      	mov	r3, r1
 801072c:	4313      	orrs	r3, r2
 801072e:	d01e      	beq.n	801076e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8010730:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010734:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010738:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801073c:	d10c      	bne.n	8010758 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801073e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010742:	3328      	adds	r3, #40	@ 0x28
 8010744:	2102      	movs	r1, #2
 8010746:	4618      	mov	r0, r3
 8010748:	f001 fc5c 	bl	8012004 <RCCEx_PLL3_Config>
 801074c:	4603      	mov	r3, r0
 801074e:	2b00      	cmp	r3, #0
 8010750:	d002      	beq.n	8010758 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8010752:	2301      	movs	r3, #1
 8010754:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8010758:	4b86      	ldr	r3, [pc, #536]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801075a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801075c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010760:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010764:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010768:	4a82      	ldr	r2, [pc, #520]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801076a:	430b      	orrs	r3, r1
 801076c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 801076e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010776:	f002 0310 	and.w	r3, r2, #16
 801077a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801077e:	2300      	movs	r3, #0
 8010780:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010784:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8010788:	460b      	mov	r3, r1
 801078a:	4313      	orrs	r3, r2
 801078c:	d01e      	beq.n	80107cc <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 801078e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010792:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010796:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801079a:	d10c      	bne.n	80107b6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801079c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107a0:	3328      	adds	r3, #40	@ 0x28
 80107a2:	2102      	movs	r1, #2
 80107a4:	4618      	mov	r0, r3
 80107a6:	f001 fc2d 	bl	8012004 <RCCEx_PLL3_Config>
 80107aa:	4603      	mov	r3, r0
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d002      	beq.n	80107b6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80107b0:	2301      	movs	r3, #1
 80107b2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80107b6:	4b6f      	ldr	r3, [pc, #444]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80107b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80107ba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80107be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80107c6:	4a6b      	ldr	r2, [pc, #428]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80107c8:	430b      	orrs	r3, r1
 80107ca:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80107cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107d4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80107d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80107da:	2300      	movs	r3, #0
 80107dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80107de:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80107e2:	460b      	mov	r3, r1
 80107e4:	4313      	orrs	r3, r2
 80107e6:	d03e      	beq.n	8010866 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80107e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80107f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80107f4:	d022      	beq.n	801083c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80107f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80107fa:	d81b      	bhi.n	8010834 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d003      	beq.n	8010808 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8010800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010804:	d00b      	beq.n	801081e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8010806:	e015      	b.n	8010834 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010808:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801080c:	3308      	adds	r3, #8
 801080e:	2100      	movs	r1, #0
 8010810:	4618      	mov	r0, r3
 8010812:	f001 fb45 	bl	8011ea0 <RCCEx_PLL2_Config>
 8010816:	4603      	mov	r3, r0
 8010818:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 801081c:	e00f      	b.n	801083e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801081e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010822:	3328      	adds	r3, #40	@ 0x28
 8010824:	2102      	movs	r1, #2
 8010826:	4618      	mov	r0, r3
 8010828:	f001 fbec 	bl	8012004 <RCCEx_PLL3_Config>
 801082c:	4603      	mov	r3, r0
 801082e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8010832:	e004      	b.n	801083e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010834:	2301      	movs	r3, #1
 8010836:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801083a:	e000      	b.n	801083e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 801083c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801083e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010842:	2b00      	cmp	r3, #0
 8010844:	d10b      	bne.n	801085e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8010846:	4b4b      	ldr	r3, [pc, #300]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801084a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 801084e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010852:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010856:	4a47      	ldr	r2, [pc, #284]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010858:	430b      	orrs	r3, r1
 801085a:	6593      	str	r3, [r2, #88]	@ 0x58
 801085c:	e003      	b.n	8010866 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801085e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010862:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8010866:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801086a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801086e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8010872:	673b      	str	r3, [r7, #112]	@ 0x70
 8010874:	2300      	movs	r3, #0
 8010876:	677b      	str	r3, [r7, #116]	@ 0x74
 8010878:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 801087c:	460b      	mov	r3, r1
 801087e:	4313      	orrs	r3, r2
 8010880:	d03b      	beq.n	80108fa <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8010882:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010886:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801088a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801088e:	d01f      	beq.n	80108d0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8010890:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8010894:	d818      	bhi.n	80108c8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8010896:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801089a:	d003      	beq.n	80108a4 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 801089c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80108a0:	d007      	beq.n	80108b2 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80108a2:	e011      	b.n	80108c8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80108a4:	4b33      	ldr	r3, [pc, #204]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80108a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108a8:	4a32      	ldr	r2, [pc, #200]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80108aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80108ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80108b0:	e00f      	b.n	80108d2 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80108b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80108b6:	3328      	adds	r3, #40	@ 0x28
 80108b8:	2101      	movs	r1, #1
 80108ba:	4618      	mov	r0, r3
 80108bc:	f001 fba2 	bl	8012004 <RCCEx_PLL3_Config>
 80108c0:	4603      	mov	r3, r0
 80108c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80108c6:	e004      	b.n	80108d2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80108c8:	2301      	movs	r3, #1
 80108ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80108ce:	e000      	b.n	80108d2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80108d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80108d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d10b      	bne.n	80108f2 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80108da:	4b26      	ldr	r3, [pc, #152]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80108dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108de:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80108e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80108e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80108ea:	4a22      	ldr	r2, [pc, #136]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80108ec:	430b      	orrs	r3, r1
 80108ee:	6553      	str	r3, [r2, #84]	@ 0x54
 80108f0:	e003      	b.n	80108fa <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80108f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80108f6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80108fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80108fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010902:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8010906:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010908:	2300      	movs	r3, #0
 801090a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801090c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8010910:	460b      	mov	r3, r1
 8010912:	4313      	orrs	r3, r2
 8010914:	d034      	beq.n	8010980 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8010916:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801091a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801091c:	2b00      	cmp	r3, #0
 801091e:	d003      	beq.n	8010928 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8010920:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010924:	d007      	beq.n	8010936 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8010926:	e011      	b.n	801094c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010928:	4b12      	ldr	r3, [pc, #72]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801092a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801092c:	4a11      	ldr	r2, [pc, #68]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801092e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010932:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8010934:	e00e      	b.n	8010954 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8010936:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801093a:	3308      	adds	r3, #8
 801093c:	2102      	movs	r1, #2
 801093e:	4618      	mov	r0, r3
 8010940:	f001 faae 	bl	8011ea0 <RCCEx_PLL2_Config>
 8010944:	4603      	mov	r3, r0
 8010946:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 801094a:	e003      	b.n	8010954 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 801094c:	2301      	movs	r3, #1
 801094e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010952:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010954:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010958:	2b00      	cmp	r3, #0
 801095a:	d10d      	bne.n	8010978 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 801095c:	4b05      	ldr	r3, [pc, #20]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801095e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010960:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010964:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801096a:	4a02      	ldr	r2, [pc, #8]	@ (8010974 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801096c:	430b      	orrs	r3, r1
 801096e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8010970:	e006      	b.n	8010980 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8010972:	bf00      	nop
 8010974:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010978:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801097c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8010980:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010988:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 801098c:	663b      	str	r3, [r7, #96]	@ 0x60
 801098e:	2300      	movs	r3, #0
 8010990:	667b      	str	r3, [r7, #100]	@ 0x64
 8010992:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8010996:	460b      	mov	r3, r1
 8010998:	4313      	orrs	r3, r2
 801099a:	d00c      	beq.n	80109b6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801099c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80109a0:	3328      	adds	r3, #40	@ 0x28
 80109a2:	2102      	movs	r1, #2
 80109a4:	4618      	mov	r0, r3
 80109a6:	f001 fb2d 	bl	8012004 <RCCEx_PLL3_Config>
 80109aa:	4603      	mov	r3, r0
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d002      	beq.n	80109b6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80109b0:	2301      	movs	r3, #1
 80109b2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80109b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80109ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109be:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80109c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80109c4:	2300      	movs	r3, #0
 80109c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80109c8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80109cc:	460b      	mov	r3, r1
 80109ce:	4313      	orrs	r3, r2
 80109d0:	d036      	beq.n	8010a40 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80109d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80109d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80109d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80109dc:	d018      	beq.n	8010a10 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80109de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80109e2:	d811      	bhi.n	8010a08 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80109e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80109e8:	d014      	beq.n	8010a14 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80109ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80109ee:	d80b      	bhi.n	8010a08 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d011      	beq.n	8010a18 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80109f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80109f8:	d106      	bne.n	8010a08 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80109fa:	4bb7      	ldr	r3, [pc, #732]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80109fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109fe:	4ab6      	ldr	r2, [pc, #728]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010a00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010a04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8010a06:	e008      	b.n	8010a1a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010a08:	2301      	movs	r3, #1
 8010a0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010a0e:	e004      	b.n	8010a1a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010a10:	bf00      	nop
 8010a12:	e002      	b.n	8010a1a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010a14:	bf00      	nop
 8010a16:	e000      	b.n	8010a1a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010a18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010a1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d10a      	bne.n	8010a38 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8010a22:	4bad      	ldr	r3, [pc, #692]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010a26:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8010a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010a2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010a30:	4aa9      	ldr	r2, [pc, #676]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010a32:	430b      	orrs	r3, r1
 8010a34:	6553      	str	r3, [r2, #84]	@ 0x54
 8010a36:	e003      	b.n	8010a40 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010a38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010a3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8010a40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a48:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8010a4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8010a4e:	2300      	movs	r3, #0
 8010a50:	657b      	str	r3, [r7, #84]	@ 0x54
 8010a52:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8010a56:	460b      	mov	r3, r1
 8010a58:	4313      	orrs	r3, r2
 8010a5a:	d009      	beq.n	8010a70 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8010a5c:	4b9e      	ldr	r3, [pc, #632]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010a5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010a60:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010a64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010a6a:	4a9b      	ldr	r2, [pc, #620]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010a6c:	430b      	orrs	r3, r1
 8010a6e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8010a70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a78:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8010a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010a7e:	2300      	movs	r3, #0
 8010a80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010a82:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8010a86:	460b      	mov	r3, r1
 8010a88:	4313      	orrs	r3, r2
 8010a8a:	d009      	beq.n	8010aa0 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8010a8c:	4b92      	ldr	r3, [pc, #584]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010a8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010a90:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8010a94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010a98:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010a9a:	4a8f      	ldr	r2, [pc, #572]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010a9c:	430b      	orrs	r3, r1
 8010a9e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8010aa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aa8:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8010aac:	643b      	str	r3, [r7, #64]	@ 0x40
 8010aae:	2300      	movs	r3, #0
 8010ab0:	647b      	str	r3, [r7, #68]	@ 0x44
 8010ab2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8010ab6:	460b      	mov	r3, r1
 8010ab8:	4313      	orrs	r3, r2
 8010aba:	d00e      	beq.n	8010ada <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8010abc:	4b86      	ldr	r3, [pc, #536]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010abe:	691b      	ldr	r3, [r3, #16]
 8010ac0:	4a85      	ldr	r2, [pc, #532]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010ac2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8010ac6:	6113      	str	r3, [r2, #16]
 8010ac8:	4b83      	ldr	r3, [pc, #524]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010aca:	6919      	ldr	r1, [r3, #16]
 8010acc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010ad0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8010ad4:	4a80      	ldr	r2, [pc, #512]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010ad6:	430b      	orrs	r3, r1
 8010ad8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8010ada:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ae2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8010ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010ae8:	2300      	movs	r3, #0
 8010aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010aec:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8010af0:	460b      	mov	r3, r1
 8010af2:	4313      	orrs	r3, r2
 8010af4:	d009      	beq.n	8010b0a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8010af6:	4b78      	ldr	r3, [pc, #480]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010afa:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8010afe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010b04:	4a74      	ldr	r2, [pc, #464]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010b06:	430b      	orrs	r3, r1
 8010b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8010b0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b12:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8010b16:	633b      	str	r3, [r7, #48]	@ 0x30
 8010b18:	2300      	movs	r3, #0
 8010b1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8010b1c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8010b20:	460b      	mov	r3, r1
 8010b22:	4313      	orrs	r3, r2
 8010b24:	d00a      	beq.n	8010b3c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8010b26:	4b6c      	ldr	r3, [pc, #432]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010b2a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8010b2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010b36:	4a68      	ldr	r2, [pc, #416]	@ (8010cd8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010b38:	430b      	orrs	r3, r1
 8010b3a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8010b3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b44:	2100      	movs	r1, #0
 8010b46:	62b9      	str	r1, [r7, #40]	@ 0x28
 8010b48:	f003 0301 	and.w	r3, r3, #1
 8010b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010b4e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8010b52:	460b      	mov	r3, r1
 8010b54:	4313      	orrs	r3, r2
 8010b56:	d011      	beq.n	8010b7c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010b58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010b5c:	3308      	adds	r3, #8
 8010b5e:	2100      	movs	r1, #0
 8010b60:	4618      	mov	r0, r3
 8010b62:	f001 f99d 	bl	8011ea0 <RCCEx_PLL2_Config>
 8010b66:	4603      	mov	r3, r0
 8010b68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010b6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d003      	beq.n	8010b7c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010b74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010b78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8010b7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b84:	2100      	movs	r1, #0
 8010b86:	6239      	str	r1, [r7, #32]
 8010b88:	f003 0302 	and.w	r3, r3, #2
 8010b8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8010b8e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8010b92:	460b      	mov	r3, r1
 8010b94:	4313      	orrs	r3, r2
 8010b96:	d011      	beq.n	8010bbc <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8010b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010b9c:	3308      	adds	r3, #8
 8010b9e:	2101      	movs	r1, #1
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	f001 f97d 	bl	8011ea0 <RCCEx_PLL2_Config>
 8010ba6:	4603      	mov	r3, r0
 8010ba8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010bac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d003      	beq.n	8010bbc <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010bb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010bb8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8010bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bc4:	2100      	movs	r1, #0
 8010bc6:	61b9      	str	r1, [r7, #24]
 8010bc8:	f003 0304 	and.w	r3, r3, #4
 8010bcc:	61fb      	str	r3, [r7, #28]
 8010bce:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8010bd2:	460b      	mov	r3, r1
 8010bd4:	4313      	orrs	r3, r2
 8010bd6:	d011      	beq.n	8010bfc <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8010bd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010bdc:	3308      	adds	r3, #8
 8010bde:	2102      	movs	r1, #2
 8010be0:	4618      	mov	r0, r3
 8010be2:	f001 f95d 	bl	8011ea0 <RCCEx_PLL2_Config>
 8010be6:	4603      	mov	r3, r0
 8010be8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010bec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d003      	beq.n	8010bfc <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010bf4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010bf8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8010bfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c04:	2100      	movs	r1, #0
 8010c06:	6139      	str	r1, [r7, #16]
 8010c08:	f003 0308 	and.w	r3, r3, #8
 8010c0c:	617b      	str	r3, [r7, #20]
 8010c0e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8010c12:	460b      	mov	r3, r1
 8010c14:	4313      	orrs	r3, r2
 8010c16:	d011      	beq.n	8010c3c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8010c18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010c1c:	3328      	adds	r3, #40	@ 0x28
 8010c1e:	2100      	movs	r1, #0
 8010c20:	4618      	mov	r0, r3
 8010c22:	f001 f9ef 	bl	8012004 <RCCEx_PLL3_Config>
 8010c26:	4603      	mov	r3, r0
 8010c28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8010c2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d003      	beq.n	8010c3c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010c34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010c38:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8010c3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c44:	2100      	movs	r1, #0
 8010c46:	60b9      	str	r1, [r7, #8]
 8010c48:	f003 0310 	and.w	r3, r3, #16
 8010c4c:	60fb      	str	r3, [r7, #12]
 8010c4e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8010c52:	460b      	mov	r3, r1
 8010c54:	4313      	orrs	r3, r2
 8010c56:	d011      	beq.n	8010c7c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010c58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010c5c:	3328      	adds	r3, #40	@ 0x28
 8010c5e:	2101      	movs	r1, #1
 8010c60:	4618      	mov	r0, r3
 8010c62:	f001 f9cf 	bl	8012004 <RCCEx_PLL3_Config>
 8010c66:	4603      	mov	r3, r0
 8010c68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010c6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d003      	beq.n	8010c7c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010c74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010c78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8010c7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c84:	2100      	movs	r1, #0
 8010c86:	6039      	str	r1, [r7, #0]
 8010c88:	f003 0320 	and.w	r3, r3, #32
 8010c8c:	607b      	str	r3, [r7, #4]
 8010c8e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8010c92:	460b      	mov	r3, r1
 8010c94:	4313      	orrs	r3, r2
 8010c96:	d011      	beq.n	8010cbc <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010c9c:	3328      	adds	r3, #40	@ 0x28
 8010c9e:	2102      	movs	r1, #2
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	f001 f9af 	bl	8012004 <RCCEx_PLL3_Config>
 8010ca6:	4603      	mov	r3, r0
 8010ca8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010cac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d003      	beq.n	8010cbc <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010cb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010cb8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8010cbc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d101      	bne.n	8010cc8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	e000      	b.n	8010cca <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8010cc8:	2301      	movs	r3, #1
}
 8010cca:	4618      	mov	r0, r3
 8010ccc:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8010cd0:	46bd      	mov	sp, r7
 8010cd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010cd6:	bf00      	nop
 8010cd8:	58024400 	.word	0x58024400

08010cdc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b090      	sub	sp, #64	@ 0x40
 8010ce0:	af00      	add	r7, sp, #0
 8010ce2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8010ce6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010cea:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8010cee:	430b      	orrs	r3, r1
 8010cf0:	f040 8094 	bne.w	8010e1c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8010cf4:	4b9b      	ldr	r3, [pc, #620]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010cf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010cf8:	f003 0307 	and.w	r3, r3, #7
 8010cfc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d00:	2b04      	cmp	r3, #4
 8010d02:	f200 8087 	bhi.w	8010e14 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8010d06:	a201      	add	r2, pc, #4	@ (adr r2, 8010d0c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8010d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d0c:	08010d21 	.word	0x08010d21
 8010d10:	08010d49 	.word	0x08010d49
 8010d14:	08010d71 	.word	0x08010d71
 8010d18:	08010e0d 	.word	0x08010e0d
 8010d1c:	08010d99 	.word	0x08010d99
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010d20:	4b90      	ldr	r3, [pc, #576]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010d28:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010d2c:	d108      	bne.n	8010d40 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010d2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010d32:	4618      	mov	r0, r3
 8010d34:	f000 ff62 	bl	8011bfc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d3c:	f000 bc93 	b.w	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010d40:	2300      	movs	r3, #0
 8010d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d44:	f000 bc8f 	b.w	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010d48:	4b86      	ldr	r3, [pc, #536]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010d50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010d54:	d108      	bne.n	8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010d56:	f107 0318 	add.w	r3, r7, #24
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	f000 fca6 	bl	80116ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010d60:	69bb      	ldr	r3, [r7, #24]
 8010d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d64:	f000 bc7f 	b.w	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010d68:	2300      	movs	r3, #0
 8010d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d6c:	f000 bc7b 	b.w	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010d70:	4b7c      	ldr	r3, [pc, #496]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010d78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010d7c:	d108      	bne.n	8010d90 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010d7e:	f107 030c 	add.w	r3, r7, #12
 8010d82:	4618      	mov	r0, r3
 8010d84:	f000 fde6 	bl	8011954 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d8c:	f000 bc6b 	b.w	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010d90:	2300      	movs	r3, #0
 8010d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d94:	f000 bc67 	b.w	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010d98:	4b72      	ldr	r3, [pc, #456]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010d9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010d9c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010da0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010da2:	4b70      	ldr	r3, [pc, #448]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	f003 0304 	and.w	r3, r3, #4
 8010daa:	2b04      	cmp	r3, #4
 8010dac:	d10c      	bne.n	8010dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8010dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d109      	bne.n	8010dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010db4:	4b6b      	ldr	r3, [pc, #428]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	08db      	lsrs	r3, r3, #3
 8010dba:	f003 0303 	and.w	r3, r3, #3
 8010dbe:	4a6a      	ldr	r2, [pc, #424]	@ (8010f68 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8010dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8010dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010dc6:	e01f      	b.n	8010e08 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010dc8:	4b66      	ldr	r3, [pc, #408]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010dca:	681b      	ldr	r3, [r3, #0]
 8010dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010dd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010dd4:	d106      	bne.n	8010de4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8010dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010ddc:	d102      	bne.n	8010de4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010dde:	4b63      	ldr	r3, [pc, #396]	@ (8010f6c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8010de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010de2:	e011      	b.n	8010e08 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010de4:	4b5f      	ldr	r3, [pc, #380]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010dec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010df0:	d106      	bne.n	8010e00 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8010df2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010df4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010df8:	d102      	bne.n	8010e00 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010dfa:	4b5d      	ldr	r3, [pc, #372]	@ (8010f70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010dfe:	e003      	b.n	8010e08 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010e00:	2300      	movs	r3, #0
 8010e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010e04:	f000 bc2f 	b.w	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010e08:	f000 bc2d 	b.w	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010e0c:	4b59      	ldr	r3, [pc, #356]	@ (8010f74 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e10:	f000 bc29 	b.w	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8010e14:	2300      	movs	r3, #0
 8010e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e18:	f000 bc25 	b.w	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8010e1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010e20:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8010e24:	430b      	orrs	r3, r1
 8010e26:	f040 80a7 	bne.w	8010f78 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8010e2a:	4b4e      	ldr	r3, [pc, #312]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010e2e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8010e32:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010e3a:	d054      	beq.n	8010ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8010e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e3e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010e42:	f200 808b 	bhi.w	8010f5c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8010e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e48:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010e4c:	f000 8083 	beq.w	8010f56 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8010e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e52:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010e56:	f200 8081 	bhi.w	8010f5c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8010e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010e60:	d02f      	beq.n	8010ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8010e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010e68:	d878      	bhi.n	8010f5c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8010e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d004      	beq.n	8010e7a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8010e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010e76:	d012      	beq.n	8010e9e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8010e78:	e070      	b.n	8010f5c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010e7a:	4b3a      	ldr	r3, [pc, #232]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010e82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010e86:	d107      	bne.n	8010e98 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010e88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010e8c:	4618      	mov	r0, r3
 8010e8e:	f000 feb5 	bl	8011bfc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e96:	e3e6      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e98:	2300      	movs	r3, #0
 8010e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e9c:	e3e3      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010e9e:	4b31      	ldr	r3, [pc, #196]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010ea6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010eaa:	d107      	bne.n	8010ebc <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010eac:	f107 0318 	add.w	r3, r7, #24
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	f000 fbfb 	bl	80116ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010eb6:	69bb      	ldr	r3, [r7, #24]
 8010eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010eba:	e3d4      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ebc:	2300      	movs	r3, #0
 8010ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ec0:	e3d1      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010ec2:	4b28      	ldr	r3, [pc, #160]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010eca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010ece:	d107      	bne.n	8010ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010ed0:	f107 030c 	add.w	r3, r7, #12
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	f000 fd3d 	bl	8011954 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ede:	e3c2      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ee0:	2300      	movs	r3, #0
 8010ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ee4:	e3bf      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010ee6:	4b1f      	ldr	r3, [pc, #124]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010eea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010eee:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010ef0:	4b1c      	ldr	r3, [pc, #112]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	f003 0304 	and.w	r3, r3, #4
 8010ef8:	2b04      	cmp	r3, #4
 8010efa:	d10c      	bne.n	8010f16 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8010efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d109      	bne.n	8010f16 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010f02:	4b18      	ldr	r3, [pc, #96]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	08db      	lsrs	r3, r3, #3
 8010f08:	f003 0303 	and.w	r3, r3, #3
 8010f0c:	4a16      	ldr	r2, [pc, #88]	@ (8010f68 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8010f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8010f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f14:	e01e      	b.n	8010f54 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010f16:	4b13      	ldr	r3, [pc, #76]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010f1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f22:	d106      	bne.n	8010f32 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8010f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010f2a:	d102      	bne.n	8010f32 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8010f6c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8010f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f30:	e010      	b.n	8010f54 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010f32:	4b0c      	ldr	r3, [pc, #48]	@ (8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010f3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f3e:	d106      	bne.n	8010f4e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8010f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f46:	d102      	bne.n	8010f4e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010f48:	4b09      	ldr	r3, [pc, #36]	@ (8010f70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f4c:	e002      	b.n	8010f54 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010f4e:	2300      	movs	r3, #0
 8010f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010f52:	e388      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010f54:	e387      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010f56:	4b07      	ldr	r3, [pc, #28]	@ (8010f74 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f5a:	e384      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010f5c:	2300      	movs	r3, #0
 8010f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f60:	e381      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010f62:	bf00      	nop
 8010f64:	58024400 	.word	0x58024400
 8010f68:	03d09000 	.word	0x03d09000
 8010f6c:	003d0900 	.word	0x003d0900
 8010f70:	017d7840 	.word	0x017d7840
 8010f74:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8010f78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010f7c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8010f80:	430b      	orrs	r3, r1
 8010f82:	f040 809c 	bne.w	80110be <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8010f86:	4b9e      	ldr	r3, [pc, #632]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010f8a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8010f8e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010f96:	d054      	beq.n	8011042 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8010f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010f9e:	f200 808b 	bhi.w	80110b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fa4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010fa8:	f000 8083 	beq.w	80110b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8010fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010fb2:	f200 8081 	bhi.w	80110b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010fbc:	d02f      	beq.n	801101e <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8010fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010fc4:	d878      	bhi.n	80110b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d004      	beq.n	8010fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8010fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010fd2:	d012      	beq.n	8010ffa <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8010fd4:	e070      	b.n	80110b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010fd6:	4b8a      	ldr	r3, [pc, #552]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010fd8:	681b      	ldr	r3, [r3, #0]
 8010fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010fde:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010fe2:	d107      	bne.n	8010ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010fe4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010fe8:	4618      	mov	r0, r3
 8010fea:	f000 fe07 	bl	8011bfc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ff2:	e338      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ff4:	2300      	movs	r3, #0
 8010ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ff8:	e335      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010ffa:	4b81      	ldr	r3, [pc, #516]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011002:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011006:	d107      	bne.n	8011018 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011008:	f107 0318 	add.w	r3, r7, #24
 801100c:	4618      	mov	r0, r3
 801100e:	f000 fb4d 	bl	80116ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8011012:	69bb      	ldr	r3, [r7, #24]
 8011014:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011016:	e326      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011018:	2300      	movs	r3, #0
 801101a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801101c:	e323      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801101e:	4b78      	ldr	r3, [pc, #480]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011026:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801102a:	d107      	bne.n	801103c <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801102c:	f107 030c 	add.w	r3, r7, #12
 8011030:	4618      	mov	r0, r3
 8011032:	f000 fc8f 	bl	8011954 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801103a:	e314      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801103c:	2300      	movs	r3, #0
 801103e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011040:	e311      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8011042:	4b6f      	ldr	r3, [pc, #444]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8011044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011046:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801104a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801104c:	4b6c      	ldr	r3, [pc, #432]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	f003 0304 	and.w	r3, r3, #4
 8011054:	2b04      	cmp	r3, #4
 8011056:	d10c      	bne.n	8011072 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8011058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801105a:	2b00      	cmp	r3, #0
 801105c:	d109      	bne.n	8011072 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801105e:	4b68      	ldr	r3, [pc, #416]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	08db      	lsrs	r3, r3, #3
 8011064:	f003 0303 	and.w	r3, r3, #3
 8011068:	4a66      	ldr	r2, [pc, #408]	@ (8011204 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 801106a:	fa22 f303 	lsr.w	r3, r2, r3
 801106e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011070:	e01e      	b.n	80110b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8011072:	4b63      	ldr	r3, [pc, #396]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801107a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801107e:	d106      	bne.n	801108e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8011080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011082:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011086:	d102      	bne.n	801108e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8011088:	4b5f      	ldr	r3, [pc, #380]	@ (8011208 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 801108a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801108c:	e010      	b.n	80110b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801108e:	4b5c      	ldr	r3, [pc, #368]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011096:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801109a:	d106      	bne.n	80110aa <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 801109c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801109e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80110a2:	d102      	bne.n	80110aa <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80110a4:	4b59      	ldr	r3, [pc, #356]	@ (801120c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80110a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80110a8:	e002      	b.n	80110b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80110aa:	2300      	movs	r3, #0
 80110ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80110ae:	e2da      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80110b0:	e2d9      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80110b2:	4b57      	ldr	r3, [pc, #348]	@ (8011210 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80110b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110b6:	e2d6      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80110b8:	2300      	movs	r3, #0
 80110ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110bc:	e2d3      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80110be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80110c2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80110c6:	430b      	orrs	r3, r1
 80110c8:	f040 80a7 	bne.w	801121a <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80110cc:	4b4c      	ldr	r3, [pc, #304]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80110ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80110d0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80110d4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80110d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80110dc:	d055      	beq.n	801118a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 80110de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80110e4:	f200 8096 	bhi.w	8011214 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80110e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80110ee:	f000 8084 	beq.w	80111fa <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 80110f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80110f8:	f200 808c 	bhi.w	8011214 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80110fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011102:	d030      	beq.n	8011166 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8011104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011106:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801110a:	f200 8083 	bhi.w	8011214 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 801110e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011110:	2b00      	cmp	r3, #0
 8011112:	d004      	beq.n	801111e <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8011114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011116:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801111a:	d012      	beq.n	8011142 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 801111c:	e07a      	b.n	8011214 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801111e:	4b38      	ldr	r3, [pc, #224]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011126:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801112a:	d107      	bne.n	801113c <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801112c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011130:	4618      	mov	r0, r3
 8011132:	f000 fd63 	bl	8011bfc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8011136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801113a:	e294      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801113c:	2300      	movs	r3, #0
 801113e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011140:	e291      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011142:	4b2f      	ldr	r3, [pc, #188]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801114a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801114e:	d107      	bne.n	8011160 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011150:	f107 0318 	add.w	r3, r7, #24
 8011154:	4618      	mov	r0, r3
 8011156:	f000 faa9 	bl	80116ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801115a:	69bb      	ldr	r3, [r7, #24]
 801115c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801115e:	e282      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011160:	2300      	movs	r3, #0
 8011162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011164:	e27f      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8011166:	4b26      	ldr	r3, [pc, #152]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801116e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011172:	d107      	bne.n	8011184 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011174:	f107 030c 	add.w	r3, r7, #12
 8011178:	4618      	mov	r0, r3
 801117a:	f000 fbeb 	bl	8011954 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801117e:	68fb      	ldr	r3, [r7, #12]
 8011180:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011182:	e270      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011184:	2300      	movs	r3, #0
 8011186:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011188:	e26d      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801118a:	4b1d      	ldr	r3, [pc, #116]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 801118c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801118e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8011192:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8011194:	4b1a      	ldr	r3, [pc, #104]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	f003 0304 	and.w	r3, r3, #4
 801119c:	2b04      	cmp	r3, #4
 801119e:	d10c      	bne.n	80111ba <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 80111a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d109      	bne.n	80111ba <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80111a6:	4b16      	ldr	r3, [pc, #88]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80111a8:	681b      	ldr	r3, [r3, #0]
 80111aa:	08db      	lsrs	r3, r3, #3
 80111ac:	f003 0303 	and.w	r3, r3, #3
 80111b0:	4a14      	ldr	r2, [pc, #80]	@ (8011204 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80111b2:	fa22 f303 	lsr.w	r3, r2, r3
 80111b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80111b8:	e01e      	b.n	80111f8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80111ba:	4b11      	ldr	r3, [pc, #68]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80111c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80111c6:	d106      	bne.n	80111d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80111c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80111ce:	d102      	bne.n	80111d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80111d0:	4b0d      	ldr	r3, [pc, #52]	@ (8011208 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80111d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80111d4:	e010      	b.n	80111f8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80111d6:	4b0a      	ldr	r3, [pc, #40]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80111de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80111e2:	d106      	bne.n	80111f2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80111e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80111ea:	d102      	bne.n	80111f2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80111ec:	4b07      	ldr	r3, [pc, #28]	@ (801120c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80111ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80111f0:	e002      	b.n	80111f8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80111f2:	2300      	movs	r3, #0
 80111f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80111f6:	e236      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80111f8:	e235      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80111fa:	4b05      	ldr	r3, [pc, #20]	@ (8011210 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80111fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111fe:	e232      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8011200:	58024400 	.word	0x58024400
 8011204:	03d09000 	.word	0x03d09000
 8011208:	003d0900 	.word	0x003d0900
 801120c:	017d7840 	.word	0x017d7840
 8011210:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8011214:	2300      	movs	r3, #0
 8011216:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011218:	e225      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 801121a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801121e:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8011222:	430b      	orrs	r3, r1
 8011224:	f040 8085 	bne.w	8011332 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8011228:	4b9c      	ldr	r3, [pc, #624]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801122a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801122c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8011230:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8011232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011234:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8011238:	d06b      	beq.n	8011312 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 801123a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801123c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8011240:	d874      	bhi.n	801132c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8011242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011244:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8011248:	d056      	beq.n	80112f8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 801124a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801124c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8011250:	d86c      	bhi.n	801132c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8011252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011254:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8011258:	d03b      	beq.n	80112d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 801125a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801125c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8011260:	d864      	bhi.n	801132c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8011262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011264:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011268:	d021      	beq.n	80112ae <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 801126a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801126c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011270:	d85c      	bhi.n	801132c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8011272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011274:	2b00      	cmp	r3, #0
 8011276:	d004      	beq.n	8011282 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8011278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801127a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801127e:	d004      	beq.n	801128a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8011280:	e054      	b.n	801132c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8011282:	f7fe fb1d 	bl	800f8c0 <HAL_RCC_GetPCLK1Freq>
 8011286:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011288:	e1ed      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801128a:	4b84      	ldr	r3, [pc, #528]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011292:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011296:	d107      	bne.n	80112a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011298:	f107 0318 	add.w	r3, r7, #24
 801129c:	4618      	mov	r0, r3
 801129e:	f000 fa05 	bl	80116ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80112a2:	69fb      	ldr	r3, [r7, #28]
 80112a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80112a6:	e1de      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80112a8:	2300      	movs	r3, #0
 80112aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112ac:	e1db      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80112ae:	4b7b      	ldr	r3, [pc, #492]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80112b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80112ba:	d107      	bne.n	80112cc <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80112bc:	f107 030c 	add.w	r3, r7, #12
 80112c0:	4618      	mov	r0, r3
 80112c2:	f000 fb47 	bl	8011954 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80112c6:	693b      	ldr	r3, [r7, #16]
 80112c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80112ca:	e1cc      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80112cc:	2300      	movs	r3, #0
 80112ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112d0:	e1c9      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80112d2:	4b72      	ldr	r3, [pc, #456]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	f003 0304 	and.w	r3, r3, #4
 80112da:	2b04      	cmp	r3, #4
 80112dc:	d109      	bne.n	80112f2 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80112de:	4b6f      	ldr	r3, [pc, #444]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	08db      	lsrs	r3, r3, #3
 80112e4:	f003 0303 	and.w	r3, r3, #3
 80112e8:	4a6d      	ldr	r2, [pc, #436]	@ (80114a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80112ea:	fa22 f303 	lsr.w	r3, r2, r3
 80112ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80112f0:	e1b9      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80112f2:	2300      	movs	r3, #0
 80112f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112f6:	e1b6      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80112f8:	4b68      	ldr	r3, [pc, #416]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011300:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011304:	d102      	bne.n	801130c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8011306:	4b67      	ldr	r3, [pc, #412]	@ (80114a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8011308:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801130a:	e1ac      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801130c:	2300      	movs	r3, #0
 801130e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011310:	e1a9      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8011312:	4b62      	ldr	r3, [pc, #392]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801131a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801131e:	d102      	bne.n	8011326 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8011320:	4b61      	ldr	r3, [pc, #388]	@ (80114a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8011322:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011324:	e19f      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011326:	2300      	movs	r3, #0
 8011328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801132a:	e19c      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 801132c:	2300      	movs	r3, #0
 801132e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011330:	e199      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8011332:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011336:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 801133a:	430b      	orrs	r3, r1
 801133c:	d173      	bne.n	8011426 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 801133e:	4b57      	ldr	r3, [pc, #348]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011342:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8011346:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8011348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801134a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801134e:	d02f      	beq.n	80113b0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8011350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011352:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011356:	d863      	bhi.n	8011420 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8011358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801135a:	2b00      	cmp	r3, #0
 801135c:	d004      	beq.n	8011368 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 801135e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011360:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011364:	d012      	beq.n	801138c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8011366:	e05b      	b.n	8011420 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011368:	4b4c      	ldr	r3, [pc, #304]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011370:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011374:	d107      	bne.n	8011386 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011376:	f107 0318 	add.w	r3, r7, #24
 801137a:	4618      	mov	r0, r3
 801137c:	f000 f996 	bl	80116ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8011380:	69bb      	ldr	r3, [r7, #24]
 8011382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011384:	e16f      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011386:	2300      	movs	r3, #0
 8011388:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801138a:	e16c      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801138c:	4b43      	ldr	r3, [pc, #268]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011398:	d107      	bne.n	80113aa <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801139a:	f107 030c 	add.w	r3, r7, #12
 801139e:	4618      	mov	r0, r3
 80113a0:	f000 fad8 	bl	8011954 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80113a4:	697b      	ldr	r3, [r7, #20]
 80113a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80113a8:	e15d      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80113aa:	2300      	movs	r3, #0
 80113ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80113ae:	e15a      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80113b0:	4b3a      	ldr	r3, [pc, #232]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80113b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80113b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80113b8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80113ba:	4b38      	ldr	r3, [pc, #224]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	f003 0304 	and.w	r3, r3, #4
 80113c2:	2b04      	cmp	r3, #4
 80113c4:	d10c      	bne.n	80113e0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80113c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d109      	bne.n	80113e0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80113cc:	4b33      	ldr	r3, [pc, #204]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	08db      	lsrs	r3, r3, #3
 80113d2:	f003 0303 	and.w	r3, r3, #3
 80113d6:	4a32      	ldr	r2, [pc, #200]	@ (80114a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80113d8:	fa22 f303 	lsr.w	r3, r2, r3
 80113dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80113de:	e01e      	b.n	801141e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80113e0:	4b2e      	ldr	r3, [pc, #184]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80113e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80113ec:	d106      	bne.n	80113fc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 80113ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80113f4:	d102      	bne.n	80113fc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80113f6:	4b2b      	ldr	r3, [pc, #172]	@ (80114a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80113f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80113fa:	e010      	b.n	801141e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80113fc:	4b27      	ldr	r3, [pc, #156]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011404:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011408:	d106      	bne.n	8011418 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 801140a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801140c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011410:	d102      	bne.n	8011418 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8011412:	4b25      	ldr	r3, [pc, #148]	@ (80114a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8011414:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011416:	e002      	b.n	801141e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8011418:	2300      	movs	r3, #0
 801141a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801141c:	e123      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801141e:	e122      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8011420:	2300      	movs	r3, #0
 8011422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011424:	e11f      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8011426:	e9d7 2300 	ldrd	r2, r3, [r7]
 801142a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 801142e:	430b      	orrs	r3, r1
 8011430:	d13c      	bne.n	80114ac <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8011432:	4b1a      	ldr	r3, [pc, #104]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011436:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801143a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801143c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801143e:	2b00      	cmp	r3, #0
 8011440:	d004      	beq.n	801144c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8011442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011444:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011448:	d012      	beq.n	8011470 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 801144a:	e023      	b.n	8011494 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801144c:	4b13      	ldr	r3, [pc, #76]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011454:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011458:	d107      	bne.n	801146a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801145a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801145e:	4618      	mov	r0, r3
 8011460:	f000 fbcc 	bl	8011bfc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8011464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011468:	e0fd      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801146a:	2300      	movs	r3, #0
 801146c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801146e:	e0fa      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011470:	4b0a      	ldr	r3, [pc, #40]	@ (801149c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011478:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801147c:	d107      	bne.n	801148e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801147e:	f107 0318 	add.w	r3, r7, #24
 8011482:	4618      	mov	r0, r3
 8011484:	f000 f912 	bl	80116ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8011488:	6a3b      	ldr	r3, [r7, #32]
 801148a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801148c:	e0eb      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801148e:	2300      	movs	r3, #0
 8011490:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011492:	e0e8      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8011494:	2300      	movs	r3, #0
 8011496:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011498:	e0e5      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801149a:	bf00      	nop
 801149c:	58024400 	.word	0x58024400
 80114a0:	03d09000 	.word	0x03d09000
 80114a4:	003d0900 	.word	0x003d0900
 80114a8:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80114ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80114b0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80114b4:	430b      	orrs	r3, r1
 80114b6:	f040 8085 	bne.w	80115c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80114ba:	4b6d      	ldr	r3, [pc, #436]	@ (8011670 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80114bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80114be:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80114c2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80114c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80114ca:	d06b      	beq.n	80115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80114cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80114d2:	d874      	bhi.n	80115be <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80114d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80114da:	d056      	beq.n	801158a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 80114dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80114e2:	d86c      	bhi.n	80115be <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80114e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80114ea:	d03b      	beq.n	8011564 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 80114ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80114f2:	d864      	bhi.n	80115be <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80114f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80114fa:	d021      	beq.n	8011540 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 80114fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011502:	d85c      	bhi.n	80115be <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011506:	2b00      	cmp	r3, #0
 8011508:	d004      	beq.n	8011514 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 801150a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801150c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011510:	d004      	beq.n	801151c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8011512:	e054      	b.n	80115be <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8011514:	f000 f8b4 	bl	8011680 <HAL_RCCEx_GetD3PCLK1Freq>
 8011518:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801151a:	e0a4      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801151c:	4b54      	ldr	r3, [pc, #336]	@ (8011670 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011524:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011528:	d107      	bne.n	801153a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801152a:	f107 0318 	add.w	r3, r7, #24
 801152e:	4618      	mov	r0, r3
 8011530:	f000 f8bc 	bl	80116ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8011534:	69fb      	ldr	r3, [r7, #28]
 8011536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011538:	e095      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801153a:	2300      	movs	r3, #0
 801153c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801153e:	e092      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8011540:	4b4b      	ldr	r3, [pc, #300]	@ (8011670 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011548:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801154c:	d107      	bne.n	801155e <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801154e:	f107 030c 	add.w	r3, r7, #12
 8011552:	4618      	mov	r0, r3
 8011554:	f000 f9fe 	bl	8011954 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8011558:	693b      	ldr	r3, [r7, #16]
 801155a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801155c:	e083      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801155e:	2300      	movs	r3, #0
 8011560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011562:	e080      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8011564:	4b42      	ldr	r3, [pc, #264]	@ (8011670 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	f003 0304 	and.w	r3, r3, #4
 801156c:	2b04      	cmp	r3, #4
 801156e:	d109      	bne.n	8011584 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011570:	4b3f      	ldr	r3, [pc, #252]	@ (8011670 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	08db      	lsrs	r3, r3, #3
 8011576:	f003 0303 	and.w	r3, r3, #3
 801157a:	4a3e      	ldr	r2, [pc, #248]	@ (8011674 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 801157c:	fa22 f303 	lsr.w	r3, r2, r3
 8011580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011582:	e070      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011584:	2300      	movs	r3, #0
 8011586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011588:	e06d      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801158a:	4b39      	ldr	r3, [pc, #228]	@ (8011670 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011592:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011596:	d102      	bne.n	801159e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8011598:	4b37      	ldr	r3, [pc, #220]	@ (8011678 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 801159a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801159c:	e063      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801159e:	2300      	movs	r3, #0
 80115a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80115a2:	e060      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80115a4:	4b32      	ldr	r3, [pc, #200]	@ (8011670 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80115ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80115b0:	d102      	bne.n	80115b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 80115b2:	4b32      	ldr	r3, [pc, #200]	@ (801167c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80115b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80115b6:	e056      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80115b8:	2300      	movs	r3, #0
 80115ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80115bc:	e053      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80115be:	2300      	movs	r3, #0
 80115c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80115c2:	e050      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80115c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80115c8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80115cc:	430b      	orrs	r3, r1
 80115ce:	d148      	bne.n	8011662 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80115d0:	4b27      	ldr	r3, [pc, #156]	@ (8011670 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80115d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80115d4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80115d8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80115da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80115e0:	d02a      	beq.n	8011638 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 80115e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80115e8:	d838      	bhi.n	801165c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 80115ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d004      	beq.n	80115fa <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80115f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80115f6:	d00d      	beq.n	8011614 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 80115f8:	e030      	b.n	801165c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80115fa:	4b1d      	ldr	r3, [pc, #116]	@ (8011670 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011602:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011606:	d102      	bne.n	801160e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8011608:	4b1c      	ldr	r3, [pc, #112]	@ (801167c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 801160a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801160c:	e02b      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801160e:	2300      	movs	r3, #0
 8011610:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011612:	e028      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8011614:	4b16      	ldr	r3, [pc, #88]	@ (8011670 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801161c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011620:	d107      	bne.n	8011632 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8011622:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011626:	4618      	mov	r0, r3
 8011628:	f000 fae8 	bl	8011bfc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801162c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801162e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011630:	e019      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011632:	2300      	movs	r3, #0
 8011634:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011636:	e016      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011638:	4b0d      	ldr	r3, [pc, #52]	@ (8011670 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801163a:	681b      	ldr	r3, [r3, #0]
 801163c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011640:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011644:	d107      	bne.n	8011656 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011646:	f107 0318 	add.w	r3, r7, #24
 801164a:	4618      	mov	r0, r3
 801164c:	f000 f82e 	bl	80116ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8011650:	69fb      	ldr	r3, [r7, #28]
 8011652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011654:	e007      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011656:	2300      	movs	r3, #0
 8011658:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801165a:	e004      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 801165c:	2300      	movs	r3, #0
 801165e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011660:	e001      	b.n	8011666 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8011662:	2300      	movs	r3, #0
 8011664:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8011666:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011668:	4618      	mov	r0, r3
 801166a:	3740      	adds	r7, #64	@ 0x40
 801166c:	46bd      	mov	sp, r7
 801166e:	bd80      	pop	{r7, pc}
 8011670:	58024400 	.word	0x58024400
 8011674:	03d09000 	.word	0x03d09000
 8011678:	003d0900 	.word	0x003d0900
 801167c:	017d7840 	.word	0x017d7840

08011680 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8011680:	b580      	push	{r7, lr}
 8011682:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8011684:	f7fe f8ec 	bl	800f860 <HAL_RCC_GetHCLKFreq>
 8011688:	4602      	mov	r2, r0
 801168a:	4b06      	ldr	r3, [pc, #24]	@ (80116a4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 801168c:	6a1b      	ldr	r3, [r3, #32]
 801168e:	091b      	lsrs	r3, r3, #4
 8011690:	f003 0307 	and.w	r3, r3, #7
 8011694:	4904      	ldr	r1, [pc, #16]	@ (80116a8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8011696:	5ccb      	ldrb	r3, [r1, r3]
 8011698:	f003 031f 	and.w	r3, r3, #31
 801169c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80116a0:	4618      	mov	r0, r3
 80116a2:	bd80      	pop	{r7, pc}
 80116a4:	58024400 	.word	0x58024400
 80116a8:	0801d634 	.word	0x0801d634

080116ac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80116ac:	b480      	push	{r7}
 80116ae:	b089      	sub	sp, #36	@ 0x24
 80116b0:	af00      	add	r7, sp, #0
 80116b2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80116b4:	4ba1      	ldr	r3, [pc, #644]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80116b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80116b8:	f003 0303 	and.w	r3, r3, #3
 80116bc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80116be:	4b9f      	ldr	r3, [pc, #636]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80116c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80116c2:	0b1b      	lsrs	r3, r3, #12
 80116c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80116c8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80116ca:	4b9c      	ldr	r3, [pc, #624]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80116cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80116ce:	091b      	lsrs	r3, r3, #4
 80116d0:	f003 0301 	and.w	r3, r3, #1
 80116d4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80116d6:	4b99      	ldr	r3, [pc, #612]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80116d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80116da:	08db      	lsrs	r3, r3, #3
 80116dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80116e0:	693a      	ldr	r2, [r7, #16]
 80116e2:	fb02 f303 	mul.w	r3, r2, r3
 80116e6:	ee07 3a90 	vmov	s15, r3
 80116ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116ee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80116f2:	697b      	ldr	r3, [r7, #20]
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	f000 8111 	beq.w	801191c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80116fa:	69bb      	ldr	r3, [r7, #24]
 80116fc:	2b02      	cmp	r3, #2
 80116fe:	f000 8083 	beq.w	8011808 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8011702:	69bb      	ldr	r3, [r7, #24]
 8011704:	2b02      	cmp	r3, #2
 8011706:	f200 80a1 	bhi.w	801184c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 801170a:	69bb      	ldr	r3, [r7, #24]
 801170c:	2b00      	cmp	r3, #0
 801170e:	d003      	beq.n	8011718 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8011710:	69bb      	ldr	r3, [r7, #24]
 8011712:	2b01      	cmp	r3, #1
 8011714:	d056      	beq.n	80117c4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8011716:	e099      	b.n	801184c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011718:	4b88      	ldr	r3, [pc, #544]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801171a:	681b      	ldr	r3, [r3, #0]
 801171c:	f003 0320 	and.w	r3, r3, #32
 8011720:	2b00      	cmp	r3, #0
 8011722:	d02d      	beq.n	8011780 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011724:	4b85      	ldr	r3, [pc, #532]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011726:	681b      	ldr	r3, [r3, #0]
 8011728:	08db      	lsrs	r3, r3, #3
 801172a:	f003 0303 	and.w	r3, r3, #3
 801172e:	4a84      	ldr	r2, [pc, #528]	@ (8011940 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8011730:	fa22 f303 	lsr.w	r3, r2, r3
 8011734:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011736:	68bb      	ldr	r3, [r7, #8]
 8011738:	ee07 3a90 	vmov	s15, r3
 801173c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011740:	697b      	ldr	r3, [r7, #20]
 8011742:	ee07 3a90 	vmov	s15, r3
 8011746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801174a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801174e:	4b7b      	ldr	r3, [pc, #492]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011756:	ee07 3a90 	vmov	s15, r3
 801175a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801175e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011762:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8011944 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011766:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801176a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801176e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011772:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011776:	ee67 7a27 	vmul.f32	s15, s14, s15
 801177a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801177e:	e087      	b.n	8011890 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011780:	697b      	ldr	r3, [r7, #20]
 8011782:	ee07 3a90 	vmov	s15, r3
 8011786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801178a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011948 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 801178e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011792:	4b6a      	ldr	r3, [pc, #424]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801179a:	ee07 3a90 	vmov	s15, r3
 801179e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80117a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80117a6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8011944 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80117aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80117ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80117b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80117b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80117ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80117be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80117c2:	e065      	b.n	8011890 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80117c4:	697b      	ldr	r3, [r7, #20]
 80117c6:	ee07 3a90 	vmov	s15, r3
 80117ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117ce:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801194c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80117d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80117d6:	4b59      	ldr	r3, [pc, #356]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80117d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80117da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80117de:	ee07 3a90 	vmov	s15, r3
 80117e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80117e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80117ea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8011944 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80117ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80117f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80117f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80117fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80117fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011802:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011806:	e043      	b.n	8011890 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011808:	697b      	ldr	r3, [r7, #20]
 801180a:	ee07 3a90 	vmov	s15, r3
 801180e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011812:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8011950 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8011816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801181a:	4b48      	ldr	r3, [pc, #288]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801181c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801181e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011822:	ee07 3a90 	vmov	s15, r3
 8011826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801182a:	ed97 6a03 	vldr	s12, [r7, #12]
 801182e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8011944 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801183a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801183e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011846:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801184a:	e021      	b.n	8011890 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801184c:	697b      	ldr	r3, [r7, #20]
 801184e:	ee07 3a90 	vmov	s15, r3
 8011852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011856:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801194c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 801185a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801185e:	4b37      	ldr	r3, [pc, #220]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011866:	ee07 3a90 	vmov	s15, r3
 801186a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801186e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011872:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011944 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011876:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801187a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801187e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011882:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011886:	ee67 7a27 	vmul.f32	s15, s14, s15
 801188a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801188e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8011890:	4b2a      	ldr	r3, [pc, #168]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011894:	0a5b      	lsrs	r3, r3, #9
 8011896:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801189a:	ee07 3a90 	vmov	s15, r3
 801189e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80118a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80118aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80118ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80118b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80118b6:	ee17 2a90 	vmov	r2, s15
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80118be:	4b1f      	ldr	r3, [pc, #124]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80118c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80118c2:	0c1b      	lsrs	r3, r3, #16
 80118c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80118c8:	ee07 3a90 	vmov	s15, r3
 80118cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80118d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80118d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80118dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80118e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80118e4:	ee17 2a90 	vmov	r2, s15
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80118ec:	4b13      	ldr	r3, [pc, #76]	@ (801193c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80118ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80118f0:	0e1b      	lsrs	r3, r3, #24
 80118f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80118f6:	ee07 3a90 	vmov	s15, r3
 80118fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011902:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011906:	edd7 6a07 	vldr	s13, [r7, #28]
 801190a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801190e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011912:	ee17 2a90 	vmov	r2, s15
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 801191a:	e008      	b.n	801192e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	2200      	movs	r2, #0
 8011920:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	2200      	movs	r2, #0
 8011926:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	2200      	movs	r2, #0
 801192c:	609a      	str	r2, [r3, #8]
}
 801192e:	bf00      	nop
 8011930:	3724      	adds	r7, #36	@ 0x24
 8011932:	46bd      	mov	sp, r7
 8011934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011938:	4770      	bx	lr
 801193a:	bf00      	nop
 801193c:	58024400 	.word	0x58024400
 8011940:	03d09000 	.word	0x03d09000
 8011944:	46000000 	.word	0x46000000
 8011948:	4c742400 	.word	0x4c742400
 801194c:	4a742400 	.word	0x4a742400
 8011950:	4bbebc20 	.word	0x4bbebc20

08011954 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8011954:	b480      	push	{r7}
 8011956:	b089      	sub	sp, #36	@ 0x24
 8011958:	af00      	add	r7, sp, #0
 801195a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801195c:	4ba1      	ldr	r3, [pc, #644]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801195e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011960:	f003 0303 	and.w	r3, r3, #3
 8011964:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8011966:	4b9f      	ldr	r3, [pc, #636]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801196a:	0d1b      	lsrs	r3, r3, #20
 801196c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011970:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8011972:	4b9c      	ldr	r3, [pc, #624]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011976:	0a1b      	lsrs	r3, r3, #8
 8011978:	f003 0301 	and.w	r3, r3, #1
 801197c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 801197e:	4b99      	ldr	r3, [pc, #612]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011982:	08db      	lsrs	r3, r3, #3
 8011984:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011988:	693a      	ldr	r2, [r7, #16]
 801198a:	fb02 f303 	mul.w	r3, r2, r3
 801198e:	ee07 3a90 	vmov	s15, r3
 8011992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011996:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 801199a:	697b      	ldr	r3, [r7, #20]
 801199c:	2b00      	cmp	r3, #0
 801199e:	f000 8111 	beq.w	8011bc4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80119a2:	69bb      	ldr	r3, [r7, #24]
 80119a4:	2b02      	cmp	r3, #2
 80119a6:	f000 8083 	beq.w	8011ab0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80119aa:	69bb      	ldr	r3, [r7, #24]
 80119ac:	2b02      	cmp	r3, #2
 80119ae:	f200 80a1 	bhi.w	8011af4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80119b2:	69bb      	ldr	r3, [r7, #24]
 80119b4:	2b00      	cmp	r3, #0
 80119b6:	d003      	beq.n	80119c0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80119b8:	69bb      	ldr	r3, [r7, #24]
 80119ba:	2b01      	cmp	r3, #1
 80119bc:	d056      	beq.n	8011a6c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80119be:	e099      	b.n	8011af4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80119c0:	4b88      	ldr	r3, [pc, #544]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	f003 0320 	and.w	r3, r3, #32
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d02d      	beq.n	8011a28 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80119cc:	4b85      	ldr	r3, [pc, #532]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	08db      	lsrs	r3, r3, #3
 80119d2:	f003 0303 	and.w	r3, r3, #3
 80119d6:	4a84      	ldr	r2, [pc, #528]	@ (8011be8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80119d8:	fa22 f303 	lsr.w	r3, r2, r3
 80119dc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80119de:	68bb      	ldr	r3, [r7, #8]
 80119e0:	ee07 3a90 	vmov	s15, r3
 80119e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80119e8:	697b      	ldr	r3, [r7, #20]
 80119ea:	ee07 3a90 	vmov	s15, r3
 80119ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80119f6:	4b7b      	ldr	r3, [pc, #492]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80119f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80119fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80119fe:	ee07 3a90 	vmov	s15, r3
 8011a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a06:	ed97 6a03 	vldr	s12, [r7, #12]
 8011a0a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8011bec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011a16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a22:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011a26:	e087      	b.n	8011b38 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011a28:	697b      	ldr	r3, [r7, #20]
 8011a2a:	ee07 3a90 	vmov	s15, r3
 8011a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a32:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011bf0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8011a36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011a3a:	4b6a      	ldr	r3, [pc, #424]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a42:	ee07 3a90 	vmov	s15, r3
 8011a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8011a4e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8011bec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011a52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011a5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011a5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011a6a:	e065      	b.n	8011b38 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011a6c:	697b      	ldr	r3, [r7, #20]
 8011a6e:	ee07 3a90 	vmov	s15, r3
 8011a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a76:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8011bf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8011a7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011a7e:	4b59      	ldr	r3, [pc, #356]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a86:	ee07 3a90 	vmov	s15, r3
 8011a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011a92:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8011bec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011a96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011a9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011a9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011aa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011aaa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011aae:	e043      	b.n	8011b38 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011ab0:	697b      	ldr	r3, [r7, #20]
 8011ab2:	ee07 3a90 	vmov	s15, r3
 8011ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011aba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8011bf8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8011abe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011ac2:	4b48      	ldr	r3, [pc, #288]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011aca:	ee07 3a90 	vmov	s15, r3
 8011ace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011ad2:	ed97 6a03 	vldr	s12, [r7, #12]
 8011ad6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8011bec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011ada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011ae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011ae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011aee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011af2:	e021      	b.n	8011b38 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011af4:	697b      	ldr	r3, [r7, #20]
 8011af6:	ee07 3a90 	vmov	s15, r3
 8011afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011afe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8011bf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8011b02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011b06:	4b37      	ldr	r3, [pc, #220]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011b0e:	ee07 3a90 	vmov	s15, r3
 8011b12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011b16:	ed97 6a03 	vldr	s12, [r7, #12]
 8011b1a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011bec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011b1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011b22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011b26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011b2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011b32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011b36:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8011b38:	4b2a      	ldr	r3, [pc, #168]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011b3c:	0a5b      	lsrs	r3, r3, #9
 8011b3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b42:	ee07 3a90 	vmov	s15, r3
 8011b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011b4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011b4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011b52:	edd7 6a07 	vldr	s13, [r7, #28]
 8011b56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011b5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011b5e:	ee17 2a90 	vmov	r2, s15
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8011b66:	4b1f      	ldr	r3, [pc, #124]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011b6a:	0c1b      	lsrs	r3, r3, #16
 8011b6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b70:	ee07 3a90 	vmov	s15, r3
 8011b74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011b78:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011b7c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011b80:	edd7 6a07 	vldr	s13, [r7, #28]
 8011b84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011b88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011b8c:	ee17 2a90 	vmov	r2, s15
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8011b94:	4b13      	ldr	r3, [pc, #76]	@ (8011be4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011b98:	0e1b      	lsrs	r3, r3, #24
 8011b9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b9e:	ee07 3a90 	vmov	s15, r3
 8011ba2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011ba6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011baa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011bae:	edd7 6a07 	vldr	s13, [r7, #28]
 8011bb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011bb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011bba:	ee17 2a90 	vmov	r2, s15
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8011bc2:	e008      	b.n	8011bd6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	2200      	movs	r2, #0
 8011bc8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	2200      	movs	r2, #0
 8011bce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	2200      	movs	r2, #0
 8011bd4:	609a      	str	r2, [r3, #8]
}
 8011bd6:	bf00      	nop
 8011bd8:	3724      	adds	r7, #36	@ 0x24
 8011bda:	46bd      	mov	sp, r7
 8011bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be0:	4770      	bx	lr
 8011be2:	bf00      	nop
 8011be4:	58024400 	.word	0x58024400
 8011be8:	03d09000 	.word	0x03d09000
 8011bec:	46000000 	.word	0x46000000
 8011bf0:	4c742400 	.word	0x4c742400
 8011bf4:	4a742400 	.word	0x4a742400
 8011bf8:	4bbebc20 	.word	0x4bbebc20

08011bfc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8011bfc:	b480      	push	{r7}
 8011bfe:	b089      	sub	sp, #36	@ 0x24
 8011c00:	af00      	add	r7, sp, #0
 8011c02:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011c04:	4ba0      	ldr	r3, [pc, #640]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c08:	f003 0303 	and.w	r3, r3, #3
 8011c0c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8011c0e:	4b9e      	ldr	r3, [pc, #632]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c12:	091b      	lsrs	r3, r3, #4
 8011c14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011c18:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8011c1a:	4b9b      	ldr	r3, [pc, #620]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c1e:	f003 0301 	and.w	r3, r3, #1
 8011c22:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8011c24:	4b98      	ldr	r3, [pc, #608]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011c26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011c28:	08db      	lsrs	r3, r3, #3
 8011c2a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011c2e:	693a      	ldr	r2, [r7, #16]
 8011c30:	fb02 f303 	mul.w	r3, r2, r3
 8011c34:	ee07 3a90 	vmov	s15, r3
 8011c38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011c3c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8011c40:	697b      	ldr	r3, [r7, #20]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	f000 8111 	beq.w	8011e6a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8011c48:	69bb      	ldr	r3, [r7, #24]
 8011c4a:	2b02      	cmp	r3, #2
 8011c4c:	f000 8083 	beq.w	8011d56 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8011c50:	69bb      	ldr	r3, [r7, #24]
 8011c52:	2b02      	cmp	r3, #2
 8011c54:	f200 80a1 	bhi.w	8011d9a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8011c58:	69bb      	ldr	r3, [r7, #24]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d003      	beq.n	8011c66 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8011c5e:	69bb      	ldr	r3, [r7, #24]
 8011c60:	2b01      	cmp	r3, #1
 8011c62:	d056      	beq.n	8011d12 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8011c64:	e099      	b.n	8011d9a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011c66:	4b88      	ldr	r3, [pc, #544]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	f003 0320 	and.w	r3, r3, #32
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d02d      	beq.n	8011cce <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011c72:	4b85      	ldr	r3, [pc, #532]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	08db      	lsrs	r3, r3, #3
 8011c78:	f003 0303 	and.w	r3, r3, #3
 8011c7c:	4a83      	ldr	r2, [pc, #524]	@ (8011e8c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8011c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8011c82:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011c84:	68bb      	ldr	r3, [r7, #8]
 8011c86:	ee07 3a90 	vmov	s15, r3
 8011c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011c8e:	697b      	ldr	r3, [r7, #20]
 8011c90:	ee07 3a90 	vmov	s15, r3
 8011c94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011c98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011c9c:	4b7a      	ldr	r3, [pc, #488]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ca0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011ca4:	ee07 3a90 	vmov	s15, r3
 8011ca8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011cac:	ed97 6a03 	vldr	s12, [r7, #12]
 8011cb0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8011e90 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011cb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011cb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011cbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011cc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011cc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011cc8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011ccc:	e087      	b.n	8011dde <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011cce:	697b      	ldr	r3, [r7, #20]
 8011cd0:	ee07 3a90 	vmov	s15, r3
 8011cd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011cd8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8011e94 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011cdc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011ce0:	4b69      	ldr	r3, [pc, #420]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ce4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011ce8:	ee07 3a90 	vmov	s15, r3
 8011cec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011cf0:	ed97 6a03 	vldr	s12, [r7, #12]
 8011cf4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8011e90 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011cf8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011cfc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011d00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011d04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011d08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011d0c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011d10:	e065      	b.n	8011dde <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011d12:	697b      	ldr	r3, [r7, #20]
 8011d14:	ee07 3a90 	vmov	s15, r3
 8011d18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011d1c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8011e98 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8011d20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011d24:	4b58      	ldr	r3, [pc, #352]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011d28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011d2c:	ee07 3a90 	vmov	s15, r3
 8011d30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011d34:	ed97 6a03 	vldr	s12, [r7, #12]
 8011d38:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8011e90 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011d3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011d40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011d44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011d48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011d4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011d50:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011d54:	e043      	b.n	8011dde <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011d56:	697b      	ldr	r3, [r7, #20]
 8011d58:	ee07 3a90 	vmov	s15, r3
 8011d5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011d60:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8011e9c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8011d64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011d68:	4b47      	ldr	r3, [pc, #284]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011d6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011d70:	ee07 3a90 	vmov	s15, r3
 8011d74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011d78:	ed97 6a03 	vldr	s12, [r7, #12]
 8011d7c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8011e90 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011d80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011d84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011d88:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011d8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011d90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011d94:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011d98:	e021      	b.n	8011dde <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011d9a:	697b      	ldr	r3, [r7, #20]
 8011d9c:	ee07 3a90 	vmov	s15, r3
 8011da0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011da4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8011e94 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011da8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011dac:	4b36      	ldr	r3, [pc, #216]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011db0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011db4:	ee07 3a90 	vmov	s15, r3
 8011db8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011dbc:	ed97 6a03 	vldr	s12, [r7, #12]
 8011dc0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8011e90 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011dc4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011dc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011dcc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011dd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011dd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011dd8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011ddc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8011dde:	4b2a      	ldr	r3, [pc, #168]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011de2:	0a5b      	lsrs	r3, r3, #9
 8011de4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011de8:	ee07 3a90 	vmov	s15, r3
 8011dec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011df0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011df4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011df8:	edd7 6a07 	vldr	s13, [r7, #28]
 8011dfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011e00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011e04:	ee17 2a90 	vmov	r2, s15
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8011e0c:	4b1e      	ldr	r3, [pc, #120]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011e10:	0c1b      	lsrs	r3, r3, #16
 8011e12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011e16:	ee07 3a90 	vmov	s15, r3
 8011e1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011e1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011e22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011e26:	edd7 6a07 	vldr	s13, [r7, #28]
 8011e2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011e2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011e32:	ee17 2a90 	vmov	r2, s15
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8011e3a:	4b13      	ldr	r3, [pc, #76]	@ (8011e88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011e3e:	0e1b      	lsrs	r3, r3, #24
 8011e40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011e44:	ee07 3a90 	vmov	s15, r3
 8011e48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011e4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011e50:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011e54:	edd7 6a07 	vldr	s13, [r7, #28]
 8011e58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011e5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011e60:	ee17 2a90 	vmov	r2, s15
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8011e68:	e008      	b.n	8011e7c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	2200      	movs	r2, #0
 8011e6e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	2200      	movs	r2, #0
 8011e74:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	2200      	movs	r2, #0
 8011e7a:	609a      	str	r2, [r3, #8]
}
 8011e7c:	bf00      	nop
 8011e7e:	3724      	adds	r7, #36	@ 0x24
 8011e80:	46bd      	mov	sp, r7
 8011e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e86:	4770      	bx	lr
 8011e88:	58024400 	.word	0x58024400
 8011e8c:	03d09000 	.word	0x03d09000
 8011e90:	46000000 	.word	0x46000000
 8011e94:	4c742400 	.word	0x4c742400
 8011e98:	4a742400 	.word	0x4a742400
 8011e9c:	4bbebc20 	.word	0x4bbebc20

08011ea0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8011ea0:	b580      	push	{r7, lr}
 8011ea2:	b084      	sub	sp, #16
 8011ea4:	af00      	add	r7, sp, #0
 8011ea6:	6078      	str	r0, [r7, #4]
 8011ea8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011eaa:	2300      	movs	r3, #0
 8011eac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011eae:	4b53      	ldr	r3, [pc, #332]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011eb2:	f003 0303 	and.w	r3, r3, #3
 8011eb6:	2b03      	cmp	r3, #3
 8011eb8:	d101      	bne.n	8011ebe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8011eba:	2301      	movs	r3, #1
 8011ebc:	e099      	b.n	8011ff2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8011ebe:	4b4f      	ldr	r3, [pc, #316]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011ec0:	681b      	ldr	r3, [r3, #0]
 8011ec2:	4a4e      	ldr	r2, [pc, #312]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011ec4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011ec8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011eca:	f7f7 fea9 	bl	8009c20 <HAL_GetTick>
 8011ece:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011ed0:	e008      	b.n	8011ee4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011ed2:	f7f7 fea5 	bl	8009c20 <HAL_GetTick>
 8011ed6:	4602      	mov	r2, r0
 8011ed8:	68bb      	ldr	r3, [r7, #8]
 8011eda:	1ad3      	subs	r3, r2, r3
 8011edc:	2b02      	cmp	r3, #2
 8011ede:	d901      	bls.n	8011ee4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011ee0:	2303      	movs	r3, #3
 8011ee2:	e086      	b.n	8011ff2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011ee4:	4b45      	ldr	r3, [pc, #276]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d1f0      	bne.n	8011ed2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8011ef0:	4b42      	ldr	r3, [pc, #264]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ef4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	681b      	ldr	r3, [r3, #0]
 8011efc:	031b      	lsls	r3, r3, #12
 8011efe:	493f      	ldr	r1, [pc, #252]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f00:	4313      	orrs	r3, r2
 8011f02:	628b      	str	r3, [r1, #40]	@ 0x28
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	685b      	ldr	r3, [r3, #4]
 8011f08:	3b01      	subs	r3, #1
 8011f0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	689b      	ldr	r3, [r3, #8]
 8011f12:	3b01      	subs	r3, #1
 8011f14:	025b      	lsls	r3, r3, #9
 8011f16:	b29b      	uxth	r3, r3
 8011f18:	431a      	orrs	r2, r3
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	68db      	ldr	r3, [r3, #12]
 8011f1e:	3b01      	subs	r3, #1
 8011f20:	041b      	lsls	r3, r3, #16
 8011f22:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011f26:	431a      	orrs	r2, r3
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	691b      	ldr	r3, [r3, #16]
 8011f2c:	3b01      	subs	r3, #1
 8011f2e:	061b      	lsls	r3, r3, #24
 8011f30:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011f34:	4931      	ldr	r1, [pc, #196]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f36:	4313      	orrs	r3, r2
 8011f38:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011f3a:	4b30      	ldr	r3, [pc, #192]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f3e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	695b      	ldr	r3, [r3, #20]
 8011f46:	492d      	ldr	r1, [pc, #180]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f48:	4313      	orrs	r3, r2
 8011f4a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011f4c:	4b2b      	ldr	r3, [pc, #172]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f50:	f023 0220 	bic.w	r2, r3, #32
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	699b      	ldr	r3, [r3, #24]
 8011f58:	4928      	ldr	r1, [pc, #160]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f5a:	4313      	orrs	r3, r2
 8011f5c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8011f5e:	4b27      	ldr	r3, [pc, #156]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f62:	4a26      	ldr	r2, [pc, #152]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f64:	f023 0310 	bic.w	r3, r3, #16
 8011f68:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8011f6a:	4b24      	ldr	r3, [pc, #144]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011f6e:	4b24      	ldr	r3, [pc, #144]	@ (8012000 <RCCEx_PLL2_Config+0x160>)
 8011f70:	4013      	ands	r3, r2
 8011f72:	687a      	ldr	r2, [r7, #4]
 8011f74:	69d2      	ldr	r2, [r2, #28]
 8011f76:	00d2      	lsls	r2, r2, #3
 8011f78:	4920      	ldr	r1, [pc, #128]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f7a:	4313      	orrs	r3, r2
 8011f7c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8011f7e:	4b1f      	ldr	r3, [pc, #124]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f82:	4a1e      	ldr	r2, [pc, #120]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f84:	f043 0310 	orr.w	r3, r3, #16
 8011f88:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011f8a:	683b      	ldr	r3, [r7, #0]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d106      	bne.n	8011f9e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8011f90:	4b1a      	ldr	r3, [pc, #104]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f94:	4a19      	ldr	r2, [pc, #100]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011f96:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011f9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011f9c:	e00f      	b.n	8011fbe <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011f9e:	683b      	ldr	r3, [r7, #0]
 8011fa0:	2b01      	cmp	r3, #1
 8011fa2:	d106      	bne.n	8011fb2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8011fa4:	4b15      	ldr	r3, [pc, #84]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fa8:	4a14      	ldr	r2, [pc, #80]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011faa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011fae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011fb0:	e005      	b.n	8011fbe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8011fb2:	4b12      	ldr	r3, [pc, #72]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fb6:	4a11      	ldr	r2, [pc, #68]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011fb8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011fbc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8011fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	4a0e      	ldr	r2, [pc, #56]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011fc4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011fc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011fca:	f7f7 fe29 	bl	8009c20 <HAL_GetTick>
 8011fce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011fd0:	e008      	b.n	8011fe4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011fd2:	f7f7 fe25 	bl	8009c20 <HAL_GetTick>
 8011fd6:	4602      	mov	r2, r0
 8011fd8:	68bb      	ldr	r3, [r7, #8]
 8011fda:	1ad3      	subs	r3, r2, r3
 8011fdc:	2b02      	cmp	r3, #2
 8011fde:	d901      	bls.n	8011fe4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011fe0:	2303      	movs	r3, #3
 8011fe2:	e006      	b.n	8011ff2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011fe4:	4b05      	ldr	r3, [pc, #20]	@ (8011ffc <RCCEx_PLL2_Config+0x15c>)
 8011fe6:	681b      	ldr	r3, [r3, #0]
 8011fe8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011fec:	2b00      	cmp	r3, #0
 8011fee:	d0f0      	beq.n	8011fd2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8011ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ff2:	4618      	mov	r0, r3
 8011ff4:	3710      	adds	r7, #16
 8011ff6:	46bd      	mov	sp, r7
 8011ff8:	bd80      	pop	{r7, pc}
 8011ffa:	bf00      	nop
 8011ffc:	58024400 	.word	0x58024400
 8012000:	ffff0007 	.word	0xffff0007

08012004 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8012004:	b580      	push	{r7, lr}
 8012006:	b084      	sub	sp, #16
 8012008:	af00      	add	r7, sp, #0
 801200a:	6078      	str	r0, [r7, #4]
 801200c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801200e:	2300      	movs	r3, #0
 8012010:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8012012:	4b53      	ldr	r3, [pc, #332]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 8012014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012016:	f003 0303 	and.w	r3, r3, #3
 801201a:	2b03      	cmp	r3, #3
 801201c:	d101      	bne.n	8012022 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 801201e:	2301      	movs	r3, #1
 8012020:	e099      	b.n	8012156 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8012022:	4b4f      	ldr	r3, [pc, #316]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	4a4e      	ldr	r2, [pc, #312]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 8012028:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801202c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801202e:	f7f7 fdf7 	bl	8009c20 <HAL_GetTick>
 8012032:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8012034:	e008      	b.n	8012048 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8012036:	f7f7 fdf3 	bl	8009c20 <HAL_GetTick>
 801203a:	4602      	mov	r2, r0
 801203c:	68bb      	ldr	r3, [r7, #8]
 801203e:	1ad3      	subs	r3, r2, r3
 8012040:	2b02      	cmp	r3, #2
 8012042:	d901      	bls.n	8012048 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8012044:	2303      	movs	r3, #3
 8012046:	e086      	b.n	8012156 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8012048:	4b45      	ldr	r3, [pc, #276]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8012050:	2b00      	cmp	r3, #0
 8012052:	d1f0      	bne.n	8012036 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8012054:	4b42      	ldr	r3, [pc, #264]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 8012056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012058:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	051b      	lsls	r3, r3, #20
 8012062:	493f      	ldr	r1, [pc, #252]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 8012064:	4313      	orrs	r3, r2
 8012066:	628b      	str	r3, [r1, #40]	@ 0x28
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	685b      	ldr	r3, [r3, #4]
 801206c:	3b01      	subs	r3, #1
 801206e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	689b      	ldr	r3, [r3, #8]
 8012076:	3b01      	subs	r3, #1
 8012078:	025b      	lsls	r3, r3, #9
 801207a:	b29b      	uxth	r3, r3
 801207c:	431a      	orrs	r2, r3
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	68db      	ldr	r3, [r3, #12]
 8012082:	3b01      	subs	r3, #1
 8012084:	041b      	lsls	r3, r3, #16
 8012086:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801208a:	431a      	orrs	r2, r3
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	691b      	ldr	r3, [r3, #16]
 8012090:	3b01      	subs	r3, #1
 8012092:	061b      	lsls	r3, r3, #24
 8012094:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8012098:	4931      	ldr	r1, [pc, #196]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 801209a:	4313      	orrs	r3, r2
 801209c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 801209e:	4b30      	ldr	r3, [pc, #192]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120a2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	695b      	ldr	r3, [r3, #20]
 80120aa:	492d      	ldr	r1, [pc, #180]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120ac:	4313      	orrs	r3, r2
 80120ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80120b0:	4b2b      	ldr	r3, [pc, #172]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120b4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	699b      	ldr	r3, [r3, #24]
 80120bc:	4928      	ldr	r1, [pc, #160]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120be:	4313      	orrs	r3, r2
 80120c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80120c2:	4b27      	ldr	r3, [pc, #156]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120c6:	4a26      	ldr	r2, [pc, #152]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80120cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80120ce:	4b24      	ldr	r3, [pc, #144]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80120d2:	4b24      	ldr	r3, [pc, #144]	@ (8012164 <RCCEx_PLL3_Config+0x160>)
 80120d4:	4013      	ands	r3, r2
 80120d6:	687a      	ldr	r2, [r7, #4]
 80120d8:	69d2      	ldr	r2, [r2, #28]
 80120da:	00d2      	lsls	r2, r2, #3
 80120dc:	4920      	ldr	r1, [pc, #128]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120de:	4313      	orrs	r3, r2
 80120e0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80120e2:	4b1f      	ldr	r3, [pc, #124]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120e6:	4a1e      	ldr	r2, [pc, #120]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80120ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80120ee:	683b      	ldr	r3, [r7, #0]
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d106      	bne.n	8012102 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80120f4:	4b1a      	ldr	r3, [pc, #104]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120f8:	4a19      	ldr	r2, [pc, #100]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 80120fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80120fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8012100:	e00f      	b.n	8012122 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8012102:	683b      	ldr	r3, [r7, #0]
 8012104:	2b01      	cmp	r3, #1
 8012106:	d106      	bne.n	8012116 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8012108:	4b15      	ldr	r3, [pc, #84]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 801210a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801210c:	4a14      	ldr	r2, [pc, #80]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 801210e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8012112:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8012114:	e005      	b.n	8012122 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8012116:	4b12      	ldr	r3, [pc, #72]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 8012118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801211a:	4a11      	ldr	r2, [pc, #68]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 801211c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8012120:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8012122:	4b0f      	ldr	r3, [pc, #60]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	4a0e      	ldr	r2, [pc, #56]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 8012128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801212c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801212e:	f7f7 fd77 	bl	8009c20 <HAL_GetTick>
 8012132:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8012134:	e008      	b.n	8012148 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8012136:	f7f7 fd73 	bl	8009c20 <HAL_GetTick>
 801213a:	4602      	mov	r2, r0
 801213c:	68bb      	ldr	r3, [r7, #8]
 801213e:	1ad3      	subs	r3, r2, r3
 8012140:	2b02      	cmp	r3, #2
 8012142:	d901      	bls.n	8012148 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8012144:	2303      	movs	r3, #3
 8012146:	e006      	b.n	8012156 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8012148:	4b05      	ldr	r3, [pc, #20]	@ (8012160 <RCCEx_PLL3_Config+0x15c>)
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8012150:	2b00      	cmp	r3, #0
 8012152:	d0f0      	beq.n	8012136 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8012154:	7bfb      	ldrb	r3, [r7, #15]
}
 8012156:	4618      	mov	r0, r3
 8012158:	3710      	adds	r7, #16
 801215a:	46bd      	mov	sp, r7
 801215c:	bd80      	pop	{r7, pc}
 801215e:	bf00      	nop
 8012160:	58024400 	.word	0x58024400
 8012164:	ffff0007 	.word	0xffff0007

08012168 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8012168:	b580      	push	{r7, lr}
 801216a:	b084      	sub	sp, #16
 801216c:	af00      	add	r7, sp, #0
 801216e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	2b00      	cmp	r3, #0
 8012174:	d101      	bne.n	801217a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8012176:	2301      	movs	r3, #1
 8012178:	e10f      	b.n	801239a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	2200      	movs	r2, #0
 801217e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	681b      	ldr	r3, [r3, #0]
 8012184:	4a87      	ldr	r2, [pc, #540]	@ (80123a4 <HAL_SPI_Init+0x23c>)
 8012186:	4293      	cmp	r3, r2
 8012188:	d00f      	beq.n	80121aa <HAL_SPI_Init+0x42>
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	681b      	ldr	r3, [r3, #0]
 801218e:	4a86      	ldr	r2, [pc, #536]	@ (80123a8 <HAL_SPI_Init+0x240>)
 8012190:	4293      	cmp	r3, r2
 8012192:	d00a      	beq.n	80121aa <HAL_SPI_Init+0x42>
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	4a84      	ldr	r2, [pc, #528]	@ (80123ac <HAL_SPI_Init+0x244>)
 801219a:	4293      	cmp	r3, r2
 801219c:	d005      	beq.n	80121aa <HAL_SPI_Init+0x42>
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	68db      	ldr	r3, [r3, #12]
 80121a2:	2b0f      	cmp	r3, #15
 80121a4:	d901      	bls.n	80121aa <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80121a6:	2301      	movs	r3, #1
 80121a8:	e0f7      	b.n	801239a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80121aa:	6878      	ldr	r0, [r7, #4]
 80121ac:	f001 fd04 	bl	8013bb8 <SPI_GetPacketSize>
 80121b0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	4a7b      	ldr	r2, [pc, #492]	@ (80123a4 <HAL_SPI_Init+0x23c>)
 80121b8:	4293      	cmp	r3, r2
 80121ba:	d00c      	beq.n	80121d6 <HAL_SPI_Init+0x6e>
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	4a79      	ldr	r2, [pc, #484]	@ (80123a8 <HAL_SPI_Init+0x240>)
 80121c2:	4293      	cmp	r3, r2
 80121c4:	d007      	beq.n	80121d6 <HAL_SPI_Init+0x6e>
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	681b      	ldr	r3, [r3, #0]
 80121ca:	4a78      	ldr	r2, [pc, #480]	@ (80123ac <HAL_SPI_Init+0x244>)
 80121cc:	4293      	cmp	r3, r2
 80121ce:	d002      	beq.n	80121d6 <HAL_SPI_Init+0x6e>
 80121d0:	68fb      	ldr	r3, [r7, #12]
 80121d2:	2b08      	cmp	r3, #8
 80121d4:	d811      	bhi.n	80121fa <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80121da:	4a72      	ldr	r2, [pc, #456]	@ (80123a4 <HAL_SPI_Init+0x23c>)
 80121dc:	4293      	cmp	r3, r2
 80121de:	d009      	beq.n	80121f4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	4a70      	ldr	r2, [pc, #448]	@ (80123a8 <HAL_SPI_Init+0x240>)
 80121e6:	4293      	cmp	r3, r2
 80121e8:	d004      	beq.n	80121f4 <HAL_SPI_Init+0x8c>
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	681b      	ldr	r3, [r3, #0]
 80121ee:	4a6f      	ldr	r2, [pc, #444]	@ (80123ac <HAL_SPI_Init+0x244>)
 80121f0:	4293      	cmp	r3, r2
 80121f2:	d104      	bne.n	80121fe <HAL_SPI_Init+0x96>
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	2b10      	cmp	r3, #16
 80121f8:	d901      	bls.n	80121fe <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80121fa:	2301      	movs	r3, #1
 80121fc:	e0cd      	b.n	801239a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8012204:	b2db      	uxtb	r3, r3
 8012206:	2b00      	cmp	r3, #0
 8012208:	d106      	bne.n	8012218 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	2200      	movs	r2, #0
 801220e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8012212:	6878      	ldr	r0, [r7, #4]
 8012214:	f7f4 fbd6 	bl	80069c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	2202      	movs	r2, #2
 801221c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	681b      	ldr	r3, [r3, #0]
 8012224:	681a      	ldr	r2, [r3, #0]
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	681b      	ldr	r3, [r3, #0]
 801222a:	f022 0201 	bic.w	r2, r2, #1
 801222e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	681b      	ldr	r3, [r3, #0]
 8012234:	689b      	ldr	r3, [r3, #8]
 8012236:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 801223a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	699b      	ldr	r3, [r3, #24]
 8012240:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8012244:	d119      	bne.n	801227a <HAL_SPI_Init+0x112>
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	685b      	ldr	r3, [r3, #4]
 801224a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801224e:	d103      	bne.n	8012258 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8012254:	2b00      	cmp	r3, #0
 8012256:	d008      	beq.n	801226a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 801225c:	2b00      	cmp	r3, #0
 801225e:	d10c      	bne.n	801227a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8012264:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012268:	d107      	bne.n	801227a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	681b      	ldr	r3, [r3, #0]
 801226e:	681a      	ldr	r2, [r3, #0]
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8012278:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	685b      	ldr	r3, [r3, #4]
 801227e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012282:	2b00      	cmp	r3, #0
 8012284:	d00f      	beq.n	80122a6 <HAL_SPI_Init+0x13e>
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	68db      	ldr	r3, [r3, #12]
 801228a:	2b06      	cmp	r3, #6
 801228c:	d90b      	bls.n	80122a6 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	681b      	ldr	r3, [r3, #0]
 8012292:	681b      	ldr	r3, [r3, #0]
 8012294:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	681b      	ldr	r3, [r3, #0]
 80122a0:	430a      	orrs	r2, r1
 80122a2:	601a      	str	r2, [r3, #0]
 80122a4:	e007      	b.n	80122b6 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	681a      	ldr	r2, [r3, #0]
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80122b4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	69da      	ldr	r2, [r3, #28]
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80122be:	431a      	orrs	r2, r3
 80122c0:	68bb      	ldr	r3, [r7, #8]
 80122c2:	431a      	orrs	r2, r3
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80122c8:	ea42 0103 	orr.w	r1, r2, r3
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	68da      	ldr	r2, [r3, #12]
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	430a      	orrs	r2, r1
 80122d6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122e0:	431a      	orrs	r2, r3
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80122e6:	431a      	orrs	r2, r3
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	699b      	ldr	r3, [r3, #24]
 80122ec:	431a      	orrs	r2, r3
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	691b      	ldr	r3, [r3, #16]
 80122f2:	431a      	orrs	r2, r3
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	695b      	ldr	r3, [r3, #20]
 80122f8:	431a      	orrs	r2, r3
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	6a1b      	ldr	r3, [r3, #32]
 80122fe:	431a      	orrs	r2, r3
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	685b      	ldr	r3, [r3, #4]
 8012304:	431a      	orrs	r2, r3
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801230a:	431a      	orrs	r2, r3
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	689b      	ldr	r3, [r3, #8]
 8012310:	431a      	orrs	r2, r3
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012316:	ea42 0103 	orr.w	r1, r2, r3
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	430a      	orrs	r2, r1
 8012324:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	685b      	ldr	r3, [r3, #4]
 801232a:	2b00      	cmp	r3, #0
 801232c:	d113      	bne.n	8012356 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	681b      	ldr	r3, [r3, #0]
 8012332:	689b      	ldr	r3, [r3, #8]
 8012334:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012340:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	689b      	ldr	r3, [r3, #8]
 8012348:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8012354:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	681b      	ldr	r3, [r3, #0]
 801235a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	f022 0201 	bic.w	r2, r2, #1
 8012364:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	685b      	ldr	r3, [r3, #4]
 801236a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801236e:	2b00      	cmp	r3, #0
 8012370:	d00a      	beq.n	8012388 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	68db      	ldr	r3, [r3, #12]
 8012378:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	430a      	orrs	r2, r1
 8012386:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	2200      	movs	r2, #0
 801238c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	2201      	movs	r2, #1
 8012394:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8012398:	2300      	movs	r3, #0
}
 801239a:	4618      	mov	r0, r3
 801239c:	3710      	adds	r7, #16
 801239e:	46bd      	mov	sp, r7
 80123a0:	bd80      	pop	{r7, pc}
 80123a2:	bf00      	nop
 80123a4:	40013000 	.word	0x40013000
 80123a8:	40003800 	.word	0x40003800
 80123ac:	40003c00 	.word	0x40003c00

080123b0 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80123b0:	b580      	push	{r7, lr}
 80123b2:	b088      	sub	sp, #32
 80123b4:	af02      	add	r7, sp, #8
 80123b6:	60f8      	str	r0, [r7, #12]
 80123b8:	60b9      	str	r1, [r7, #8]
 80123ba:	603b      	str	r3, [r7, #0]
 80123bc:	4613      	mov	r3, r2
 80123be:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	681b      	ldr	r3, [r3, #0]
 80123c4:	3320      	adds	r3, #32
 80123c6:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80123c8:	f7f7 fc2a 	bl	8009c20 <HAL_GetTick>
 80123cc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80123ce:	68fb      	ldr	r3, [r7, #12]
 80123d0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80123d4:	b2db      	uxtb	r3, r3
 80123d6:	2b01      	cmp	r3, #1
 80123d8:	d001      	beq.n	80123de <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80123da:	2302      	movs	r3, #2
 80123dc:	e1d1      	b.n	8012782 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80123de:	68bb      	ldr	r3, [r7, #8]
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d002      	beq.n	80123ea <HAL_SPI_Transmit+0x3a>
 80123e4:	88fb      	ldrh	r3, [r7, #6]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d101      	bne.n	80123ee <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80123ea:	2301      	movs	r3, #1
 80123ec:	e1c9      	b.n	8012782 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80123ee:	68fb      	ldr	r3, [r7, #12]
 80123f0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80123f4:	2b01      	cmp	r3, #1
 80123f6:	d101      	bne.n	80123fc <HAL_SPI_Transmit+0x4c>
 80123f8:	2302      	movs	r3, #2
 80123fa:	e1c2      	b.n	8012782 <HAL_SPI_Transmit+0x3d2>
 80123fc:	68fb      	ldr	r3, [r7, #12]
 80123fe:	2201      	movs	r2, #1
 8012400:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	2203      	movs	r2, #3
 8012408:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801240c:	68fb      	ldr	r3, [r7, #12]
 801240e:	2200      	movs	r2, #0
 8012410:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	68ba      	ldr	r2, [r7, #8]
 8012418:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 801241a:	68fb      	ldr	r3, [r7, #12]
 801241c:	88fa      	ldrh	r2, [r7, #6]
 801241e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8012422:	68fb      	ldr	r3, [r7, #12]
 8012424:	88fa      	ldrh	r2, [r7, #6]
 8012426:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 801242a:	68fb      	ldr	r3, [r7, #12]
 801242c:	2200      	movs	r2, #0
 801242e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8012430:	68fb      	ldr	r3, [r7, #12]
 8012432:	2200      	movs	r2, #0
 8012434:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	2200      	movs	r2, #0
 801243c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	2200      	movs	r2, #0
 8012444:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8012446:	68fb      	ldr	r3, [r7, #12]
 8012448:	2200      	movs	r2, #0
 801244a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	689b      	ldr	r3, [r3, #8]
 8012450:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8012454:	d108      	bne.n	8012468 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8012456:	68fb      	ldr	r3, [r7, #12]
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	681a      	ldr	r2, [r3, #0]
 801245c:	68fb      	ldr	r3, [r7, #12]
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012464:	601a      	str	r2, [r3, #0]
 8012466:	e009      	b.n	801247c <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8012468:	68fb      	ldr	r3, [r7, #12]
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	68db      	ldr	r3, [r3, #12]
 801246e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8012472:	68fb      	ldr	r3, [r7, #12]
 8012474:	681b      	ldr	r3, [r3, #0]
 8012476:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 801247a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	685a      	ldr	r2, [r3, #4]
 8012482:	4b96      	ldr	r3, [pc, #600]	@ (80126dc <HAL_SPI_Transmit+0x32c>)
 8012484:	4013      	ands	r3, r2
 8012486:	88f9      	ldrh	r1, [r7, #6]
 8012488:	68fa      	ldr	r2, [r7, #12]
 801248a:	6812      	ldr	r2, [r2, #0]
 801248c:	430b      	orrs	r3, r1
 801248e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	681a      	ldr	r2, [r3, #0]
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	f042 0201 	orr.w	r2, r2, #1
 801249e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80124a0:	68fb      	ldr	r3, [r7, #12]
 80124a2:	685b      	ldr	r3, [r3, #4]
 80124a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80124a8:	d107      	bne.n	80124ba <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	681a      	ldr	r2, [r3, #0]
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80124b8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80124ba:	68fb      	ldr	r3, [r7, #12]
 80124bc:	68db      	ldr	r3, [r3, #12]
 80124be:	2b0f      	cmp	r3, #15
 80124c0:	d947      	bls.n	8012552 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80124c2:	e03f      	b.n	8012544 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80124c4:	68fb      	ldr	r3, [r7, #12]
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	695b      	ldr	r3, [r3, #20]
 80124ca:	f003 0302 	and.w	r3, r3, #2
 80124ce:	2b02      	cmp	r3, #2
 80124d0:	d114      	bne.n	80124fc <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80124d6:	68fb      	ldr	r3, [r7, #12]
 80124d8:	681b      	ldr	r3, [r3, #0]
 80124da:	6812      	ldr	r2, [r2, #0]
 80124dc:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80124de:	68fb      	ldr	r3, [r7, #12]
 80124e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80124e2:	1d1a      	adds	r2, r3, #4
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80124e8:	68fb      	ldr	r3, [r7, #12]
 80124ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80124ee:	b29b      	uxth	r3, r3
 80124f0:	3b01      	subs	r3, #1
 80124f2:	b29a      	uxth	r2, r3
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80124fa:	e023      	b.n	8012544 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80124fc:	f7f7 fb90 	bl	8009c20 <HAL_GetTick>
 8012500:	4602      	mov	r2, r0
 8012502:	693b      	ldr	r3, [r7, #16]
 8012504:	1ad3      	subs	r3, r2, r3
 8012506:	683a      	ldr	r2, [r7, #0]
 8012508:	429a      	cmp	r2, r3
 801250a:	d803      	bhi.n	8012514 <HAL_SPI_Transmit+0x164>
 801250c:	683b      	ldr	r3, [r7, #0]
 801250e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012512:	d102      	bne.n	801251a <HAL_SPI_Transmit+0x16a>
 8012514:	683b      	ldr	r3, [r7, #0]
 8012516:	2b00      	cmp	r3, #0
 8012518:	d114      	bne.n	8012544 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801251a:	68f8      	ldr	r0, [r7, #12]
 801251c:	f001 fa7e 	bl	8013a1c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8012520:	68fb      	ldr	r3, [r7, #12]
 8012522:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012526:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801252a:	68fb      	ldr	r3, [r7, #12]
 801252c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	2201      	movs	r2, #1
 8012534:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	2200      	movs	r2, #0
 801253c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8012540:	2303      	movs	r3, #3
 8012542:	e11e      	b.n	8012782 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801254a:	b29b      	uxth	r3, r3
 801254c:	2b00      	cmp	r3, #0
 801254e:	d1b9      	bne.n	80124c4 <HAL_SPI_Transmit+0x114>
 8012550:	e0f1      	b.n	8012736 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	68db      	ldr	r3, [r3, #12]
 8012556:	2b07      	cmp	r3, #7
 8012558:	f240 80e6 	bls.w	8012728 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 801255c:	e05d      	b.n	801261a <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801255e:	68fb      	ldr	r3, [r7, #12]
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	695b      	ldr	r3, [r3, #20]
 8012564:	f003 0302 	and.w	r3, r3, #2
 8012568:	2b02      	cmp	r3, #2
 801256a:	d132      	bne.n	80125d2 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012572:	b29b      	uxth	r3, r3
 8012574:	2b01      	cmp	r3, #1
 8012576:	d918      	bls.n	80125aa <HAL_SPI_Transmit+0x1fa>
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801257c:	2b00      	cmp	r3, #0
 801257e:	d014      	beq.n	80125aa <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8012580:	68fb      	ldr	r3, [r7, #12]
 8012582:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012584:	68fb      	ldr	r3, [r7, #12]
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	6812      	ldr	r2, [r2, #0]
 801258a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 801258c:	68fb      	ldr	r3, [r7, #12]
 801258e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012590:	1d1a      	adds	r2, r3, #4
 8012592:	68fb      	ldr	r3, [r7, #12]
 8012594:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801259c:	b29b      	uxth	r3, r3
 801259e:	3b02      	subs	r3, #2
 80125a0:	b29a      	uxth	r2, r3
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80125a8:	e037      	b.n	801261a <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80125aa:	68fb      	ldr	r3, [r7, #12]
 80125ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80125ae:	881a      	ldrh	r2, [r3, #0]
 80125b0:	697b      	ldr	r3, [r7, #20]
 80125b2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80125b8:	1c9a      	adds	r2, r3, #2
 80125ba:	68fb      	ldr	r3, [r7, #12]
 80125bc:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80125c4:	b29b      	uxth	r3, r3
 80125c6:	3b01      	subs	r3, #1
 80125c8:	b29a      	uxth	r2, r3
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80125d0:	e023      	b.n	801261a <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80125d2:	f7f7 fb25 	bl	8009c20 <HAL_GetTick>
 80125d6:	4602      	mov	r2, r0
 80125d8:	693b      	ldr	r3, [r7, #16]
 80125da:	1ad3      	subs	r3, r2, r3
 80125dc:	683a      	ldr	r2, [r7, #0]
 80125de:	429a      	cmp	r2, r3
 80125e0:	d803      	bhi.n	80125ea <HAL_SPI_Transmit+0x23a>
 80125e2:	683b      	ldr	r3, [r7, #0]
 80125e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80125e8:	d102      	bne.n	80125f0 <HAL_SPI_Transmit+0x240>
 80125ea:	683b      	ldr	r3, [r7, #0]
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	d114      	bne.n	801261a <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80125f0:	68f8      	ldr	r0, [r7, #12]
 80125f2:	f001 fa13 	bl	8013a1c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80125fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	2201      	movs	r2, #1
 801260a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801260e:	68fb      	ldr	r3, [r7, #12]
 8012610:	2200      	movs	r2, #0
 8012612:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8012616:	2303      	movs	r3, #3
 8012618:	e0b3      	b.n	8012782 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012620:	b29b      	uxth	r3, r3
 8012622:	2b00      	cmp	r3, #0
 8012624:	d19b      	bne.n	801255e <HAL_SPI_Transmit+0x1ae>
 8012626:	e086      	b.n	8012736 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8012628:	68fb      	ldr	r3, [r7, #12]
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	695b      	ldr	r3, [r3, #20]
 801262e:	f003 0302 	and.w	r3, r3, #2
 8012632:	2b02      	cmp	r3, #2
 8012634:	d154      	bne.n	80126e0 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8012636:	68fb      	ldr	r3, [r7, #12]
 8012638:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801263c:	b29b      	uxth	r3, r3
 801263e:	2b03      	cmp	r3, #3
 8012640:	d918      	bls.n	8012674 <HAL_SPI_Transmit+0x2c4>
 8012642:	68fb      	ldr	r3, [r7, #12]
 8012644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012646:	2b40      	cmp	r3, #64	@ 0x40
 8012648:	d914      	bls.n	8012674 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801264e:	68fb      	ldr	r3, [r7, #12]
 8012650:	681b      	ldr	r3, [r3, #0]
 8012652:	6812      	ldr	r2, [r2, #0]
 8012654:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8012656:	68fb      	ldr	r3, [r7, #12]
 8012658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801265a:	1d1a      	adds	r2, r3, #4
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8012660:	68fb      	ldr	r3, [r7, #12]
 8012662:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012666:	b29b      	uxth	r3, r3
 8012668:	3b04      	subs	r3, #4
 801266a:	b29a      	uxth	r2, r3
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8012672:	e059      	b.n	8012728 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8012674:	68fb      	ldr	r3, [r7, #12]
 8012676:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801267a:	b29b      	uxth	r3, r3
 801267c:	2b01      	cmp	r3, #1
 801267e:	d917      	bls.n	80126b0 <HAL_SPI_Transmit+0x300>
 8012680:	68fb      	ldr	r3, [r7, #12]
 8012682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012684:	2b00      	cmp	r3, #0
 8012686:	d013      	beq.n	80126b0 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8012688:	68fb      	ldr	r3, [r7, #12]
 801268a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801268c:	881a      	ldrh	r2, [r3, #0]
 801268e:	697b      	ldr	r3, [r7, #20]
 8012690:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012696:	1c9a      	adds	r2, r3, #2
 8012698:	68fb      	ldr	r3, [r7, #12]
 801269a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 801269c:	68fb      	ldr	r3, [r7, #12]
 801269e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80126a2:	b29b      	uxth	r3, r3
 80126a4:	3b02      	subs	r3, #2
 80126a6:	b29a      	uxth	r2, r3
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80126ae:	e03b      	b.n	8012728 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80126b0:	68fb      	ldr	r3, [r7, #12]
 80126b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80126b4:	68fb      	ldr	r3, [r7, #12]
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	3320      	adds	r3, #32
 80126ba:	7812      	ldrb	r2, [r2, #0]
 80126bc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80126be:	68fb      	ldr	r3, [r7, #12]
 80126c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80126c2:	1c5a      	adds	r2, r3, #1
 80126c4:	68fb      	ldr	r3, [r7, #12]
 80126c6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80126c8:	68fb      	ldr	r3, [r7, #12]
 80126ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80126ce:	b29b      	uxth	r3, r3
 80126d0:	3b01      	subs	r3, #1
 80126d2:	b29a      	uxth	r2, r3
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80126da:	e025      	b.n	8012728 <HAL_SPI_Transmit+0x378>
 80126dc:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80126e0:	f7f7 fa9e 	bl	8009c20 <HAL_GetTick>
 80126e4:	4602      	mov	r2, r0
 80126e6:	693b      	ldr	r3, [r7, #16]
 80126e8:	1ad3      	subs	r3, r2, r3
 80126ea:	683a      	ldr	r2, [r7, #0]
 80126ec:	429a      	cmp	r2, r3
 80126ee:	d803      	bhi.n	80126f8 <HAL_SPI_Transmit+0x348>
 80126f0:	683b      	ldr	r3, [r7, #0]
 80126f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80126f6:	d102      	bne.n	80126fe <HAL_SPI_Transmit+0x34e>
 80126f8:	683b      	ldr	r3, [r7, #0]
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d114      	bne.n	8012728 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80126fe:	68f8      	ldr	r0, [r7, #12]
 8012700:	f001 f98c 	bl	8013a1c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8012704:	68fb      	ldr	r3, [r7, #12]
 8012706:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801270a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801270e:	68fb      	ldr	r3, [r7, #12]
 8012710:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8012714:	68fb      	ldr	r3, [r7, #12]
 8012716:	2201      	movs	r2, #1
 8012718:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801271c:	68fb      	ldr	r3, [r7, #12]
 801271e:	2200      	movs	r2, #0
 8012720:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8012724:	2303      	movs	r3, #3
 8012726:	e02c      	b.n	8012782 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801272e:	b29b      	uxth	r3, r3
 8012730:	2b00      	cmp	r3, #0
 8012732:	f47f af79 	bne.w	8012628 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8012736:	693b      	ldr	r3, [r7, #16]
 8012738:	9300      	str	r3, [sp, #0]
 801273a:	683b      	ldr	r3, [r7, #0]
 801273c:	2200      	movs	r2, #0
 801273e:	2108      	movs	r1, #8
 8012740:	68f8      	ldr	r0, [r7, #12]
 8012742:	f001 fa0b 	bl	8013b5c <SPI_WaitOnFlagUntilTimeout>
 8012746:	4603      	mov	r3, r0
 8012748:	2b00      	cmp	r3, #0
 801274a:	d007      	beq.n	801275c <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801274c:	68fb      	ldr	r3, [r7, #12]
 801274e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012752:	f043 0220 	orr.w	r2, r3, #32
 8012756:	68fb      	ldr	r3, [r7, #12]
 8012758:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 801275c:	68f8      	ldr	r0, [r7, #12]
 801275e:	f001 f95d 	bl	8013a1c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8012762:	68fb      	ldr	r3, [r7, #12]
 8012764:	2201      	movs	r2, #1
 8012766:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801276a:	68fb      	ldr	r3, [r7, #12]
 801276c:	2200      	movs	r2, #0
 801276e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012772:	68fb      	ldr	r3, [r7, #12]
 8012774:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012778:	2b00      	cmp	r3, #0
 801277a:	d001      	beq.n	8012780 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 801277c:	2301      	movs	r3, #1
 801277e:	e000      	b.n	8012782 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8012780:	2300      	movs	r3, #0
  }
}
 8012782:	4618      	mov	r0, r3
 8012784:	3718      	adds	r7, #24
 8012786:	46bd      	mov	sp, r7
 8012788:	bd80      	pop	{r7, pc}
 801278a:	bf00      	nop

0801278c <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801278c:	b580      	push	{r7, lr}
 801278e:	b088      	sub	sp, #32
 8012790:	af00      	add	r7, sp, #0
 8012792:	60f8      	str	r0, [r7, #12]
 8012794:	60b9      	str	r1, [r7, #8]
 8012796:	603b      	str	r3, [r7, #0]
 8012798:	4613      	mov	r3, r2
 801279a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 801279c:	68fb      	ldr	r3, [r7, #12]
 801279e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80127a0:	095b      	lsrs	r3, r3, #5
 80127a2:	b29b      	uxth	r3, r3
 80127a4:	3301      	adds	r3, #1
 80127a6:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80127a8:	68fb      	ldr	r3, [r7, #12]
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	3330      	adds	r3, #48	@ 0x30
 80127ae:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80127b0:	f7f7 fa36 	bl	8009c20 <HAL_GetTick>
 80127b4:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80127bc:	b2db      	uxtb	r3, r3
 80127be:	2b01      	cmp	r3, #1
 80127c0:	d001      	beq.n	80127c6 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 80127c2:	2302      	movs	r3, #2
 80127c4:	e250      	b.n	8012c68 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 80127c6:	68bb      	ldr	r3, [r7, #8]
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	d002      	beq.n	80127d2 <HAL_SPI_Receive+0x46>
 80127cc:	88fb      	ldrh	r3, [r7, #6]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d101      	bne.n	80127d6 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 80127d2:	2301      	movs	r3, #1
 80127d4:	e248      	b.n	8012c68 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80127d6:	68fb      	ldr	r3, [r7, #12]
 80127d8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80127dc:	2b01      	cmp	r3, #1
 80127de:	d101      	bne.n	80127e4 <HAL_SPI_Receive+0x58>
 80127e0:	2302      	movs	r3, #2
 80127e2:	e241      	b.n	8012c68 <HAL_SPI_Receive+0x4dc>
 80127e4:	68fb      	ldr	r3, [r7, #12]
 80127e6:	2201      	movs	r2, #1
 80127e8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	2204      	movs	r2, #4
 80127f0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80127f4:	68fb      	ldr	r3, [r7, #12]
 80127f6:	2200      	movs	r2, #0
 80127f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80127fc:	68fb      	ldr	r3, [r7, #12]
 80127fe:	68ba      	ldr	r2, [r7, #8]
 8012800:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8012802:	68fb      	ldr	r3, [r7, #12]
 8012804:	88fa      	ldrh	r2, [r7, #6]
 8012806:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 801280a:	68fb      	ldr	r3, [r7, #12]
 801280c:	88fa      	ldrh	r2, [r7, #6]
 801280e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	2200      	movs	r2, #0
 8012816:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	2200      	movs	r2, #0
 801281c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	2200      	movs	r2, #0
 8012824:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8012828:	68fb      	ldr	r3, [r7, #12]
 801282a:	2200      	movs	r2, #0
 801282c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 801282e:	68fb      	ldr	r3, [r7, #12]
 8012830:	2200      	movs	r2, #0
 8012832:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012834:	68fb      	ldr	r3, [r7, #12]
 8012836:	689b      	ldr	r3, [r3, #8]
 8012838:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 801283c:	d108      	bne.n	8012850 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 801283e:	68fb      	ldr	r3, [r7, #12]
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	681a      	ldr	r2, [r3, #0]
 8012844:	68fb      	ldr	r3, [r7, #12]
 8012846:	681b      	ldr	r3, [r3, #0]
 8012848:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 801284c:	601a      	str	r2, [r3, #0]
 801284e:	e009      	b.n	8012864 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	681b      	ldr	r3, [r3, #0]
 8012854:	68db      	ldr	r3, [r3, #12]
 8012856:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	681b      	ldr	r3, [r3, #0]
 801285e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8012862:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8012864:	68fb      	ldr	r3, [r7, #12]
 8012866:	681b      	ldr	r3, [r3, #0]
 8012868:	685a      	ldr	r2, [r3, #4]
 801286a:	4b95      	ldr	r3, [pc, #596]	@ (8012ac0 <HAL_SPI_Receive+0x334>)
 801286c:	4013      	ands	r3, r2
 801286e:	88f9      	ldrh	r1, [r7, #6]
 8012870:	68fa      	ldr	r2, [r7, #12]
 8012872:	6812      	ldr	r2, [r2, #0]
 8012874:	430b      	orrs	r3, r1
 8012876:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	681b      	ldr	r3, [r3, #0]
 801287c:	681a      	ldr	r2, [r3, #0]
 801287e:	68fb      	ldr	r3, [r7, #12]
 8012880:	681b      	ldr	r3, [r3, #0]
 8012882:	f042 0201 	orr.w	r2, r2, #1
 8012886:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012888:	68fb      	ldr	r3, [r7, #12]
 801288a:	685b      	ldr	r3, [r3, #4]
 801288c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8012890:	d107      	bne.n	80128a2 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8012892:	68fb      	ldr	r3, [r7, #12]
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	681a      	ldr	r2, [r3, #0]
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80128a0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	68db      	ldr	r3, [r3, #12]
 80128a6:	2b0f      	cmp	r3, #15
 80128a8:	d96c      	bls.n	8012984 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80128aa:	e064      	b.n	8012976 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80128ac:	68fb      	ldr	r3, [r7, #12]
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	695b      	ldr	r3, [r3, #20]
 80128b2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80128b4:	68fb      	ldr	r3, [r7, #12]
 80128b6:	681b      	ldr	r3, [r3, #0]
 80128b8:	695b      	ldr	r3, [r3, #20]
 80128ba:	f003 0301 	and.w	r3, r3, #1
 80128be:	2b01      	cmp	r3, #1
 80128c0:	d114      	bne.n	80128ec <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	681a      	ldr	r2, [r3, #0]
 80128c6:	68fb      	ldr	r3, [r7, #12]
 80128c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80128ca:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80128cc:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80128d2:	1d1a      	adds	r2, r3, #4
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80128d8:	68fb      	ldr	r3, [r7, #12]
 80128da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80128de:	b29b      	uxth	r3, r3
 80128e0:	3b01      	subs	r3, #1
 80128e2:	b29a      	uxth	r2, r3
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80128ea:	e044      	b.n	8012976 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80128ec:	68fb      	ldr	r3, [r7, #12]
 80128ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80128f2:	b29b      	uxth	r3, r3
 80128f4:	8bfa      	ldrh	r2, [r7, #30]
 80128f6:	429a      	cmp	r2, r3
 80128f8:	d919      	bls.n	801292e <HAL_SPI_Receive+0x1a2>
 80128fa:	693b      	ldr	r3, [r7, #16]
 80128fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012900:	2b00      	cmp	r3, #0
 8012902:	d014      	beq.n	801292e <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	681a      	ldr	r2, [r3, #0]
 8012908:	68fb      	ldr	r3, [r7, #12]
 801290a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801290c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801290e:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8012910:	68fb      	ldr	r3, [r7, #12]
 8012912:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012914:	1d1a      	adds	r2, r3, #4
 8012916:	68fb      	ldr	r3, [r7, #12]
 8012918:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 801291a:	68fb      	ldr	r3, [r7, #12]
 801291c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012920:	b29b      	uxth	r3, r3
 8012922:	3b01      	subs	r3, #1
 8012924:	b29a      	uxth	r2, r3
 8012926:	68fb      	ldr	r3, [r7, #12]
 8012928:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801292c:	e023      	b.n	8012976 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801292e:	f7f7 f977 	bl	8009c20 <HAL_GetTick>
 8012932:	4602      	mov	r2, r0
 8012934:	697b      	ldr	r3, [r7, #20]
 8012936:	1ad3      	subs	r3, r2, r3
 8012938:	683a      	ldr	r2, [r7, #0]
 801293a:	429a      	cmp	r2, r3
 801293c:	d803      	bhi.n	8012946 <HAL_SPI_Receive+0x1ba>
 801293e:	683b      	ldr	r3, [r7, #0]
 8012940:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012944:	d102      	bne.n	801294c <HAL_SPI_Receive+0x1c0>
 8012946:	683b      	ldr	r3, [r7, #0]
 8012948:	2b00      	cmp	r3, #0
 801294a:	d114      	bne.n	8012976 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801294c:	68f8      	ldr	r0, [r7, #12]
 801294e:	f001 f865 	bl	8013a1c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8012952:	68fb      	ldr	r3, [r7, #12]
 8012954:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012958:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	2201      	movs	r2, #1
 8012966:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	2200      	movs	r2, #0
 801296e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8012972:	2303      	movs	r3, #3
 8012974:	e178      	b.n	8012c68 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8012976:	68fb      	ldr	r3, [r7, #12]
 8012978:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801297c:	b29b      	uxth	r3, r3
 801297e:	2b00      	cmp	r3, #0
 8012980:	d194      	bne.n	80128ac <HAL_SPI_Receive+0x120>
 8012982:	e15e      	b.n	8012c42 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	68db      	ldr	r3, [r3, #12]
 8012988:	2b07      	cmp	r3, #7
 801298a:	f240 8153 	bls.w	8012c34 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 801298e:	e08f      	b.n	8012ab0 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8012990:	68fb      	ldr	r3, [r7, #12]
 8012992:	681b      	ldr	r3, [r3, #0]
 8012994:	695b      	ldr	r3, [r3, #20]
 8012996:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	695b      	ldr	r3, [r3, #20]
 801299e:	f003 0301 	and.w	r3, r3, #1
 80129a2:	2b01      	cmp	r3, #1
 80129a4:	d114      	bne.n	80129d0 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80129aa:	69ba      	ldr	r2, [r7, #24]
 80129ac:	8812      	ldrh	r2, [r2, #0]
 80129ae:	b292      	uxth	r2, r2
 80129b0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80129b2:	68fb      	ldr	r3, [r7, #12]
 80129b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80129b6:	1c9a      	adds	r2, r3, #2
 80129b8:	68fb      	ldr	r3, [r7, #12]
 80129ba:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80129c2:	b29b      	uxth	r3, r3
 80129c4:	3b01      	subs	r3, #1
 80129c6:	b29a      	uxth	r2, r3
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80129ce:	e06f      	b.n	8012ab0 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80129d6:	b29b      	uxth	r3, r3
 80129d8:	8bfa      	ldrh	r2, [r7, #30]
 80129da:	429a      	cmp	r2, r3
 80129dc:	d924      	bls.n	8012a28 <HAL_SPI_Receive+0x29c>
 80129de:	693b      	ldr	r3, [r7, #16]
 80129e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d01f      	beq.n	8012a28 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80129e8:	68fb      	ldr	r3, [r7, #12]
 80129ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80129ec:	69ba      	ldr	r2, [r7, #24]
 80129ee:	8812      	ldrh	r2, [r2, #0]
 80129f0:	b292      	uxth	r2, r2
 80129f2:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80129f8:	1c9a      	adds	r2, r3, #2
 80129fa:	68fb      	ldr	r3, [r7, #12]
 80129fc:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012a02:	69ba      	ldr	r2, [r7, #24]
 8012a04:	8812      	ldrh	r2, [r2, #0]
 8012a06:	b292      	uxth	r2, r2
 8012a08:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012a0a:	68fb      	ldr	r3, [r7, #12]
 8012a0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012a0e:	1c9a      	adds	r2, r3, #2
 8012a10:	68fb      	ldr	r3, [r7, #12]
 8012a12:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8012a14:	68fb      	ldr	r3, [r7, #12]
 8012a16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012a1a:	b29b      	uxth	r3, r3
 8012a1c:	3b02      	subs	r3, #2
 8012a1e:	b29a      	uxth	r2, r3
 8012a20:	68fb      	ldr	r3, [r7, #12]
 8012a22:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8012a26:	e043      	b.n	8012ab0 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8012a28:	68fb      	ldr	r3, [r7, #12]
 8012a2a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012a2e:	b29b      	uxth	r3, r3
 8012a30:	2b01      	cmp	r3, #1
 8012a32:	d119      	bne.n	8012a68 <HAL_SPI_Receive+0x2dc>
 8012a34:	693b      	ldr	r3, [r7, #16]
 8012a36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d014      	beq.n	8012a68 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8012a3e:	68fb      	ldr	r3, [r7, #12]
 8012a40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012a42:	69ba      	ldr	r2, [r7, #24]
 8012a44:	8812      	ldrh	r2, [r2, #0]
 8012a46:	b292      	uxth	r2, r2
 8012a48:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012a4a:	68fb      	ldr	r3, [r7, #12]
 8012a4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012a4e:	1c9a      	adds	r2, r3, #2
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8012a54:	68fb      	ldr	r3, [r7, #12]
 8012a56:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012a5a:	b29b      	uxth	r3, r3
 8012a5c:	3b01      	subs	r3, #1
 8012a5e:	b29a      	uxth	r2, r3
 8012a60:	68fb      	ldr	r3, [r7, #12]
 8012a62:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8012a66:	e023      	b.n	8012ab0 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012a68:	f7f7 f8da 	bl	8009c20 <HAL_GetTick>
 8012a6c:	4602      	mov	r2, r0
 8012a6e:	697b      	ldr	r3, [r7, #20]
 8012a70:	1ad3      	subs	r3, r2, r3
 8012a72:	683a      	ldr	r2, [r7, #0]
 8012a74:	429a      	cmp	r2, r3
 8012a76:	d803      	bhi.n	8012a80 <HAL_SPI_Receive+0x2f4>
 8012a78:	683b      	ldr	r3, [r7, #0]
 8012a7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012a7e:	d102      	bne.n	8012a86 <HAL_SPI_Receive+0x2fa>
 8012a80:	683b      	ldr	r3, [r7, #0]
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d114      	bne.n	8012ab0 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8012a86:	68f8      	ldr	r0, [r7, #12]
 8012a88:	f000 ffc8 	bl	8013a1c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8012a8c:	68fb      	ldr	r3, [r7, #12]
 8012a8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a92:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8012a9c:	68fb      	ldr	r3, [r7, #12]
 8012a9e:	2201      	movs	r2, #1
 8012aa0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8012aa4:	68fb      	ldr	r3, [r7, #12]
 8012aa6:	2200      	movs	r2, #0
 8012aa8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8012aac:	2303      	movs	r3, #3
 8012aae:	e0db      	b.n	8012c68 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8012ab0:	68fb      	ldr	r3, [r7, #12]
 8012ab2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012ab6:	b29b      	uxth	r3, r3
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	f47f af69 	bne.w	8012990 <HAL_SPI_Receive+0x204>
 8012abe:	e0c0      	b.n	8012c42 <HAL_SPI_Receive+0x4b6>
 8012ac0:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8012ac4:	68fb      	ldr	r3, [r7, #12]
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	695b      	ldr	r3, [r3, #20]
 8012aca:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8012acc:	68fb      	ldr	r3, [r7, #12]
 8012ace:	681b      	ldr	r3, [r3, #0]
 8012ad0:	695b      	ldr	r3, [r3, #20]
 8012ad2:	f003 0301 	and.w	r3, r3, #1
 8012ad6:	2b01      	cmp	r3, #1
 8012ad8:	d117      	bne.n	8012b0a <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8012ada:	68fb      	ldr	r3, [r7, #12]
 8012adc:	681b      	ldr	r3, [r3, #0]
 8012ade:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012ae2:	68fb      	ldr	r3, [r7, #12]
 8012ae4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012ae6:	7812      	ldrb	r2, [r2, #0]
 8012ae8:	b2d2      	uxtb	r2, r2
 8012aea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012aec:	68fb      	ldr	r3, [r7, #12]
 8012aee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012af0:	1c5a      	adds	r2, r3, #1
 8012af2:	68fb      	ldr	r3, [r7, #12]
 8012af4:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8012af6:	68fb      	ldr	r3, [r7, #12]
 8012af8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012afc:	b29b      	uxth	r3, r3
 8012afe:	3b01      	subs	r3, #1
 8012b00:	b29a      	uxth	r2, r3
 8012b02:	68fb      	ldr	r3, [r7, #12]
 8012b04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8012b08:	e094      	b.n	8012c34 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8012b0a:	68fb      	ldr	r3, [r7, #12]
 8012b0c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012b10:	b29b      	uxth	r3, r3
 8012b12:	8bfa      	ldrh	r2, [r7, #30]
 8012b14:	429a      	cmp	r2, r3
 8012b16:	d946      	bls.n	8012ba6 <HAL_SPI_Receive+0x41a>
 8012b18:	693b      	ldr	r3, [r7, #16]
 8012b1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d041      	beq.n	8012ba6 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8012b22:	68fb      	ldr	r3, [r7, #12]
 8012b24:	681b      	ldr	r3, [r3, #0]
 8012b26:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012b2e:	7812      	ldrb	r2, [r2, #0]
 8012b30:	b2d2      	uxtb	r2, r2
 8012b32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012b34:	68fb      	ldr	r3, [r7, #12]
 8012b36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012b38:	1c5a      	adds	r2, r3, #1
 8012b3a:	68fb      	ldr	r3, [r7, #12]
 8012b3c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012b4a:	7812      	ldrb	r2, [r2, #0]
 8012b4c:	b2d2      	uxtb	r2, r2
 8012b4e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012b54:	1c5a      	adds	r2, r3, #1
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8012b5a:	68fb      	ldr	r3, [r7, #12]
 8012b5c:	681b      	ldr	r3, [r3, #0]
 8012b5e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012b62:	68fb      	ldr	r3, [r7, #12]
 8012b64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012b66:	7812      	ldrb	r2, [r2, #0]
 8012b68:	b2d2      	uxtb	r2, r2
 8012b6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012b70:	1c5a      	adds	r2, r3, #1
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8012b76:	68fb      	ldr	r3, [r7, #12]
 8012b78:	681b      	ldr	r3, [r3, #0]
 8012b7a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012b7e:	68fb      	ldr	r3, [r7, #12]
 8012b80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012b82:	7812      	ldrb	r2, [r2, #0]
 8012b84:	b2d2      	uxtb	r2, r2
 8012b86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012b88:	68fb      	ldr	r3, [r7, #12]
 8012b8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012b8c:	1c5a      	adds	r2, r3, #1
 8012b8e:	68fb      	ldr	r3, [r7, #12]
 8012b90:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8012b92:	68fb      	ldr	r3, [r7, #12]
 8012b94:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012b98:	b29b      	uxth	r3, r3
 8012b9a:	3b04      	subs	r3, #4
 8012b9c:	b29a      	uxth	r2, r3
 8012b9e:	68fb      	ldr	r3, [r7, #12]
 8012ba0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8012ba4:	e046      	b.n	8012c34 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8012ba6:	68fb      	ldr	r3, [r7, #12]
 8012ba8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012bac:	b29b      	uxth	r3, r3
 8012bae:	2b03      	cmp	r3, #3
 8012bb0:	d81c      	bhi.n	8012bec <HAL_SPI_Receive+0x460>
 8012bb2:	693b      	ldr	r3, [r7, #16]
 8012bb4:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	d017      	beq.n	8012bec <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8012bbc:	68fb      	ldr	r3, [r7, #12]
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012bc4:	68fb      	ldr	r3, [r7, #12]
 8012bc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012bc8:	7812      	ldrb	r2, [r2, #0]
 8012bca:	b2d2      	uxtb	r2, r2
 8012bcc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012bce:	68fb      	ldr	r3, [r7, #12]
 8012bd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012bd2:	1c5a      	adds	r2, r3, #1
 8012bd4:	68fb      	ldr	r3, [r7, #12]
 8012bd6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8012bd8:	68fb      	ldr	r3, [r7, #12]
 8012bda:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012bde:	b29b      	uxth	r3, r3
 8012be0:	3b01      	subs	r3, #1
 8012be2:	b29a      	uxth	r2, r3
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8012bea:	e023      	b.n	8012c34 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012bec:	f7f7 f818 	bl	8009c20 <HAL_GetTick>
 8012bf0:	4602      	mov	r2, r0
 8012bf2:	697b      	ldr	r3, [r7, #20]
 8012bf4:	1ad3      	subs	r3, r2, r3
 8012bf6:	683a      	ldr	r2, [r7, #0]
 8012bf8:	429a      	cmp	r2, r3
 8012bfa:	d803      	bhi.n	8012c04 <HAL_SPI_Receive+0x478>
 8012bfc:	683b      	ldr	r3, [r7, #0]
 8012bfe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012c02:	d102      	bne.n	8012c0a <HAL_SPI_Receive+0x47e>
 8012c04:	683b      	ldr	r3, [r7, #0]
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	d114      	bne.n	8012c34 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8012c0a:	68f8      	ldr	r0, [r7, #12]
 8012c0c:	f000 ff06 	bl	8013a1c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8012c10:	68fb      	ldr	r3, [r7, #12]
 8012c12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012c16:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8012c1a:	68fb      	ldr	r3, [r7, #12]
 8012c1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8012c20:	68fb      	ldr	r3, [r7, #12]
 8012c22:	2201      	movs	r2, #1
 8012c24:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8012c28:	68fb      	ldr	r3, [r7, #12]
 8012c2a:	2200      	movs	r2, #0
 8012c2c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8012c30:	2303      	movs	r3, #3
 8012c32:	e019      	b.n	8012c68 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8012c34:	68fb      	ldr	r3, [r7, #12]
 8012c36:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012c3a:	b29b      	uxth	r3, r3
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	f47f af41 	bne.w	8012ac4 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8012c42:	68f8      	ldr	r0, [r7, #12]
 8012c44:	f000 feea 	bl	8013a1c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	2201      	movs	r2, #1
 8012c4c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	2200      	movs	r2, #0
 8012c54:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d001      	beq.n	8012c66 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8012c62:	2301      	movs	r3, #1
 8012c64:	e000      	b.n	8012c68 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8012c66:	2300      	movs	r3, #0
  }
}
 8012c68:	4618      	mov	r0, r3
 8012c6a:	3720      	adds	r7, #32
 8012c6c:	46bd      	mov	sp, r7
 8012c6e:	bd80      	pop	{r7, pc}

08012c70 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8012c70:	b580      	push	{r7, lr}
 8012c72:	b08e      	sub	sp, #56	@ 0x38
 8012c74:	af02      	add	r7, sp, #8
 8012c76:	60f8      	str	r0, [r7, #12]
 8012c78:	60b9      	str	r1, [r7, #8]
 8012c7a:	607a      	str	r2, [r7, #4]
 8012c7c:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	3320      	adds	r3, #32
 8012c84:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8012c86:	68fb      	ldr	r3, [r7, #12]
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	3330      	adds	r3, #48	@ 0x30
 8012c8c:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8012c8e:	68fb      	ldr	r3, [r7, #12]
 8012c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012c92:	095b      	lsrs	r3, r3, #5
 8012c94:	b29b      	uxth	r3, r3
 8012c96:	3301      	adds	r3, #1
 8012c98:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012c9a:	f7f6 ffc1 	bl	8009c20 <HAL_GetTick>
 8012c9e:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8012ca0:	887b      	ldrh	r3, [r7, #2]
 8012ca2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8012ca4:	887b      	ldrh	r3, [r7, #2]
 8012ca6:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8012ca8:	68fb      	ldr	r3, [r7, #12]
 8012caa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8012cae:	b2db      	uxtb	r3, r3
 8012cb0:	2b01      	cmp	r3, #1
 8012cb2:	d001      	beq.n	8012cb8 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8012cb4:	2302      	movs	r3, #2
 8012cb6:	e310      	b.n	80132da <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8012cb8:	68bb      	ldr	r3, [r7, #8]
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d005      	beq.n	8012cca <HAL_SPI_TransmitReceive+0x5a>
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d002      	beq.n	8012cca <HAL_SPI_TransmitReceive+0x5a>
 8012cc4:	887b      	ldrh	r3, [r7, #2]
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d101      	bne.n	8012cce <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8012cca:	2301      	movs	r3, #1
 8012ccc:	e305      	b.n	80132da <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8012cce:	68fb      	ldr	r3, [r7, #12]
 8012cd0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8012cd4:	2b01      	cmp	r3, #1
 8012cd6:	d101      	bne.n	8012cdc <HAL_SPI_TransmitReceive+0x6c>
 8012cd8:	2302      	movs	r3, #2
 8012cda:	e2fe      	b.n	80132da <HAL_SPI_TransmitReceive+0x66a>
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	2201      	movs	r2, #1
 8012ce0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8012ce4:	68fb      	ldr	r3, [r7, #12]
 8012ce6:	2205      	movs	r2, #5
 8012ce8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012cec:	68fb      	ldr	r3, [r7, #12]
 8012cee:	2200      	movs	r2, #0
 8012cf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	687a      	ldr	r2, [r7, #4]
 8012cf8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8012cfa:	68fb      	ldr	r3, [r7, #12]
 8012cfc:	887a      	ldrh	r2, [r7, #2]
 8012cfe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8012d02:	68fb      	ldr	r3, [r7, #12]
 8012d04:	887a      	ldrh	r2, [r7, #2]
 8012d06:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	68ba      	ldr	r2, [r7, #8]
 8012d0e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8012d10:	68fb      	ldr	r3, [r7, #12]
 8012d12:	887a      	ldrh	r2, [r7, #2]
 8012d14:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	887a      	ldrh	r2, [r7, #2]
 8012d1c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8012d20:	68fb      	ldr	r3, [r7, #12]
 8012d22:	2200      	movs	r2, #0
 8012d24:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	2200      	movs	r2, #0
 8012d2a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8012d2c:	68fb      	ldr	r3, [r7, #12]
 8012d2e:	681b      	ldr	r3, [r3, #0]
 8012d30:	68da      	ldr	r2, [r3, #12]
 8012d32:	68fb      	ldr	r3, [r7, #12]
 8012d34:	681b      	ldr	r3, [r3, #0]
 8012d36:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8012d3a:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	4a70      	ldr	r2, [pc, #448]	@ (8012f04 <HAL_SPI_TransmitReceive+0x294>)
 8012d42:	4293      	cmp	r3, r2
 8012d44:	d009      	beq.n	8012d5a <HAL_SPI_TransmitReceive+0xea>
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	4a6f      	ldr	r2, [pc, #444]	@ (8012f08 <HAL_SPI_TransmitReceive+0x298>)
 8012d4c:	4293      	cmp	r3, r2
 8012d4e:	d004      	beq.n	8012d5a <HAL_SPI_TransmitReceive+0xea>
 8012d50:	68fb      	ldr	r3, [r7, #12]
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	4a6d      	ldr	r2, [pc, #436]	@ (8012f0c <HAL_SPI_TransmitReceive+0x29c>)
 8012d56:	4293      	cmp	r3, r2
 8012d58:	d102      	bne.n	8012d60 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8012d5a:	2310      	movs	r3, #16
 8012d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012d5e:	e001      	b.n	8012d64 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8012d60:	2308      	movs	r3, #8
 8012d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8012d64:	68fb      	ldr	r3, [r7, #12]
 8012d66:	681b      	ldr	r3, [r3, #0]
 8012d68:	685a      	ldr	r2, [r3, #4]
 8012d6a:	4b69      	ldr	r3, [pc, #420]	@ (8012f10 <HAL_SPI_TransmitReceive+0x2a0>)
 8012d6c:	4013      	ands	r3, r2
 8012d6e:	8879      	ldrh	r1, [r7, #2]
 8012d70:	68fa      	ldr	r2, [r7, #12]
 8012d72:	6812      	ldr	r2, [r2, #0]
 8012d74:	430b      	orrs	r3, r1
 8012d76:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8012d78:	68fb      	ldr	r3, [r7, #12]
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	681a      	ldr	r2, [r3, #0]
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	681b      	ldr	r3, [r3, #0]
 8012d82:	f042 0201 	orr.w	r2, r2, #1
 8012d86:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012d88:	68fb      	ldr	r3, [r7, #12]
 8012d8a:	685b      	ldr	r3, [r3, #4]
 8012d8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8012d90:	d107      	bne.n	8012da2 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8012d92:	68fb      	ldr	r3, [r7, #12]
 8012d94:	681b      	ldr	r3, [r3, #0]
 8012d96:	681a      	ldr	r2, [r3, #0]
 8012d98:	68fb      	ldr	r3, [r7, #12]
 8012d9a:	681b      	ldr	r3, [r3, #0]
 8012d9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012da0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8012da2:	68fb      	ldr	r3, [r7, #12]
 8012da4:	68db      	ldr	r3, [r3, #12]
 8012da6:	2b0f      	cmp	r3, #15
 8012da8:	f240 80a2 	bls.w	8012ef0 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8012dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012dae:	089b      	lsrs	r3, r3, #2
 8012db0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8012db2:	e094      	b.n	8012ede <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8012db4:	68fb      	ldr	r3, [r7, #12]
 8012db6:	681b      	ldr	r3, [r3, #0]
 8012db8:	695b      	ldr	r3, [r3, #20]
 8012dba:	f003 0302 	and.w	r3, r3, #2
 8012dbe:	2b02      	cmp	r3, #2
 8012dc0:	d120      	bne.n	8012e04 <HAL_SPI_TransmitReceive+0x194>
 8012dc2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d01d      	beq.n	8012e04 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8012dc8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8012dca:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8012dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012dce:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8012dd0:	429a      	cmp	r2, r3
 8012dd2:	d217      	bcs.n	8012e04 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8012dd4:	68fb      	ldr	r3, [r7, #12]
 8012dd6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012dd8:	68fb      	ldr	r3, [r7, #12]
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	6812      	ldr	r2, [r2, #0]
 8012dde:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8012de0:	68fb      	ldr	r3, [r7, #12]
 8012de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012de4:	1d1a      	adds	r2, r3, #4
 8012de6:	68fb      	ldr	r3, [r7, #12]
 8012de8:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8012dea:	68fb      	ldr	r3, [r7, #12]
 8012dec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012df0:	b29b      	uxth	r3, r3
 8012df2:	3b01      	subs	r3, #1
 8012df4:	b29a      	uxth	r2, r3
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8012dfc:	68fb      	ldr	r3, [r7, #12]
 8012dfe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012e02:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8012e04:	68fb      	ldr	r3, [r7, #12]
 8012e06:	681b      	ldr	r3, [r3, #0]
 8012e08:	695b      	ldr	r3, [r3, #20]
 8012e0a:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8012e0c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d065      	beq.n	8012ede <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8012e12:	68fb      	ldr	r3, [r7, #12]
 8012e14:	681b      	ldr	r3, [r3, #0]
 8012e16:	695b      	ldr	r3, [r3, #20]
 8012e18:	f003 0301 	and.w	r3, r3, #1
 8012e1c:	2b01      	cmp	r3, #1
 8012e1e:	d118      	bne.n	8012e52 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8012e20:	68fb      	ldr	r3, [r7, #12]
 8012e22:	681a      	ldr	r2, [r3, #0]
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012e28:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8012e2a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012e30:	1d1a      	adds	r2, r3, #4
 8012e32:	68fb      	ldr	r3, [r7, #12]
 8012e34:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8012e36:	68fb      	ldr	r3, [r7, #12]
 8012e38:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012e3c:	b29b      	uxth	r3, r3
 8012e3e:	3b01      	subs	r3, #1
 8012e40:	b29a      	uxth	r2, r3
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8012e48:	68fb      	ldr	r3, [r7, #12]
 8012e4a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012e4e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012e50:	e045      	b.n	8012ede <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8012e52:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8012e54:	8bfb      	ldrh	r3, [r7, #30]
 8012e56:	429a      	cmp	r2, r3
 8012e58:	d21d      	bcs.n	8012e96 <HAL_SPI_TransmitReceive+0x226>
 8012e5a:	697b      	ldr	r3, [r7, #20]
 8012e5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d018      	beq.n	8012e96 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8012e64:	68fb      	ldr	r3, [r7, #12]
 8012e66:	681a      	ldr	r2, [r3, #0]
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012e6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8012e6e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8012e70:	68fb      	ldr	r3, [r7, #12]
 8012e72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012e74:	1d1a      	adds	r2, r3, #4
 8012e76:	68fb      	ldr	r3, [r7, #12]
 8012e78:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8012e7a:	68fb      	ldr	r3, [r7, #12]
 8012e7c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012e80:	b29b      	uxth	r3, r3
 8012e82:	3b01      	subs	r3, #1
 8012e84:	b29a      	uxth	r2, r3
 8012e86:	68fb      	ldr	r3, [r7, #12]
 8012e88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8012e8c:	68fb      	ldr	r3, [r7, #12]
 8012e8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012e92:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012e94:	e023      	b.n	8012ede <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012e96:	f7f6 fec3 	bl	8009c20 <HAL_GetTick>
 8012e9a:	4602      	mov	r2, r0
 8012e9c:	69bb      	ldr	r3, [r7, #24]
 8012e9e:	1ad3      	subs	r3, r2, r3
 8012ea0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012ea2:	429a      	cmp	r2, r3
 8012ea4:	d803      	bhi.n	8012eae <HAL_SPI_TransmitReceive+0x23e>
 8012ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ea8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012eac:	d102      	bne.n	8012eb4 <HAL_SPI_TransmitReceive+0x244>
 8012eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	d114      	bne.n	8012ede <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8012eb4:	68f8      	ldr	r0, [r7, #12]
 8012eb6:	f000 fdb1 	bl	8013a1c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8012eba:	68fb      	ldr	r3, [r7, #12]
 8012ebc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012ec0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8012ec4:	68fb      	ldr	r3, [r7, #12]
 8012ec6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8012eca:	68fb      	ldr	r3, [r7, #12]
 8012ecc:	2201      	movs	r2, #1
 8012ece:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8012ed2:	68fb      	ldr	r3, [r7, #12]
 8012ed4:	2200      	movs	r2, #0
 8012ed6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8012eda:	2303      	movs	r3, #3
 8012edc:	e1fd      	b.n	80132da <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8012ede:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	f47f af67 	bne.w	8012db4 <HAL_SPI_TransmitReceive+0x144>
 8012ee6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	f47f af63 	bne.w	8012db4 <HAL_SPI_TransmitReceive+0x144>
 8012eee:	e1ce      	b.n	801328e <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012ef0:	68fb      	ldr	r3, [r7, #12]
 8012ef2:	68db      	ldr	r3, [r3, #12]
 8012ef4:	2b07      	cmp	r3, #7
 8012ef6:	f240 81c2 	bls.w	801327e <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8012efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012efc:	085b      	lsrs	r3, r3, #1
 8012efe:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8012f00:	e0c9      	b.n	8013096 <HAL_SPI_TransmitReceive+0x426>
 8012f02:	bf00      	nop
 8012f04:	40013000 	.word	0x40013000
 8012f08:	40003800 	.word	0x40003800
 8012f0c:	40003c00 	.word	0x40003c00
 8012f10:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	695b      	ldr	r3, [r3, #20]
 8012f1a:	f003 0302 	and.w	r3, r3, #2
 8012f1e:	2b02      	cmp	r3, #2
 8012f20:	d11f      	bne.n	8012f62 <HAL_SPI_TransmitReceive+0x2f2>
 8012f22:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d01c      	beq.n	8012f62 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8012f28:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8012f2a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8012f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f2e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8012f30:	429a      	cmp	r2, r3
 8012f32:	d216      	bcs.n	8012f62 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012f38:	881a      	ldrh	r2, [r3, #0]
 8012f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f3c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012f42:	1c9a      	adds	r2, r3, #2
 8012f44:	68fb      	ldr	r3, [r7, #12]
 8012f46:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012f4e:	b29b      	uxth	r3, r3
 8012f50:	3b01      	subs	r3, #1
 8012f52:	b29a      	uxth	r2, r3
 8012f54:	68fb      	ldr	r3, [r7, #12]
 8012f56:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8012f5a:	68fb      	ldr	r3, [r7, #12]
 8012f5c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012f60:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8012f62:	68fb      	ldr	r3, [r7, #12]
 8012f64:	681b      	ldr	r3, [r3, #0]
 8012f66:	695b      	ldr	r3, [r3, #20]
 8012f68:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8012f6a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	f000 8092 	beq.w	8013096 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8012f72:	68fb      	ldr	r3, [r7, #12]
 8012f74:	681b      	ldr	r3, [r3, #0]
 8012f76:	695b      	ldr	r3, [r3, #20]
 8012f78:	f003 0301 	and.w	r3, r3, #1
 8012f7c:	2b01      	cmp	r3, #1
 8012f7e:	d118      	bne.n	8012fb2 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012f84:	6a3a      	ldr	r2, [r7, #32]
 8012f86:	8812      	ldrh	r2, [r2, #0]
 8012f88:	b292      	uxth	r2, r2
 8012f8a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8012f8c:	68fb      	ldr	r3, [r7, #12]
 8012f8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012f90:	1c9a      	adds	r2, r3, #2
 8012f92:	68fb      	ldr	r3, [r7, #12]
 8012f94:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012f9c:	b29b      	uxth	r3, r3
 8012f9e:	3b01      	subs	r3, #1
 8012fa0:	b29a      	uxth	r2, r3
 8012fa2:	68fb      	ldr	r3, [r7, #12]
 8012fa4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012fae:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012fb0:	e071      	b.n	8013096 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8012fb2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8012fb4:	8bfb      	ldrh	r3, [r7, #30]
 8012fb6:	429a      	cmp	r2, r3
 8012fb8:	d228      	bcs.n	801300c <HAL_SPI_TransmitReceive+0x39c>
 8012fba:	697b      	ldr	r3, [r7, #20]
 8012fbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d023      	beq.n	801300c <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8012fc4:	68fb      	ldr	r3, [r7, #12]
 8012fc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012fc8:	6a3a      	ldr	r2, [r7, #32]
 8012fca:	8812      	ldrh	r2, [r2, #0]
 8012fcc:	b292      	uxth	r2, r2
 8012fce:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8012fd0:	68fb      	ldr	r3, [r7, #12]
 8012fd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012fd4:	1c9a      	adds	r2, r3, #2
 8012fd6:	68fb      	ldr	r3, [r7, #12]
 8012fd8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8012fda:	68fb      	ldr	r3, [r7, #12]
 8012fdc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012fde:	6a3a      	ldr	r2, [r7, #32]
 8012fe0:	8812      	ldrh	r2, [r2, #0]
 8012fe2:	b292      	uxth	r2, r2
 8012fe4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8012fe6:	68fb      	ldr	r3, [r7, #12]
 8012fe8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012fea:	1c9a      	adds	r2, r3, #2
 8012fec:	68fb      	ldr	r3, [r7, #12]
 8012fee:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8012ff0:	68fb      	ldr	r3, [r7, #12]
 8012ff2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8012ff6:	b29b      	uxth	r3, r3
 8012ff8:	3b02      	subs	r3, #2
 8012ffa:	b29a      	uxth	r2, r3
 8012ffc:	68fb      	ldr	r3, [r7, #12]
 8012ffe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8013008:	853b      	strh	r3, [r7, #40]	@ 0x28
 801300a:	e044      	b.n	8013096 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 801300c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801300e:	2b01      	cmp	r3, #1
 8013010:	d11d      	bne.n	801304e <HAL_SPI_TransmitReceive+0x3de>
 8013012:	697b      	ldr	r3, [r7, #20]
 8013014:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013018:	2b00      	cmp	r3, #0
 801301a:	d018      	beq.n	801304e <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013020:	6a3a      	ldr	r2, [r7, #32]
 8013022:	8812      	ldrh	r2, [r2, #0]
 8013024:	b292      	uxth	r2, r2
 8013026:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8013028:	68fb      	ldr	r3, [r7, #12]
 801302a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801302c:	1c9a      	adds	r2, r3, #2
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8013032:	68fb      	ldr	r3, [r7, #12]
 8013034:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8013038:	b29b      	uxth	r3, r3
 801303a:	3b01      	subs	r3, #1
 801303c:	b29a      	uxth	r2, r3
 801303e:	68fb      	ldr	r3, [r7, #12]
 8013040:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801304a:	853b      	strh	r3, [r7, #40]	@ 0x28
 801304c:	e023      	b.n	8013096 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801304e:	f7f6 fde7 	bl	8009c20 <HAL_GetTick>
 8013052:	4602      	mov	r2, r0
 8013054:	69bb      	ldr	r3, [r7, #24]
 8013056:	1ad3      	subs	r3, r2, r3
 8013058:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801305a:	429a      	cmp	r2, r3
 801305c:	d803      	bhi.n	8013066 <HAL_SPI_TransmitReceive+0x3f6>
 801305e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013060:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013064:	d102      	bne.n	801306c <HAL_SPI_TransmitReceive+0x3fc>
 8013066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013068:	2b00      	cmp	r3, #0
 801306a:	d114      	bne.n	8013096 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 801306c:	68f8      	ldr	r0, [r7, #12]
 801306e:	f000 fcd5 	bl	8013a1c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013078:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801307c:	68fb      	ldr	r3, [r7, #12]
 801307e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8013082:	68fb      	ldr	r3, [r7, #12]
 8013084:	2201      	movs	r2, #1
 8013086:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 801308a:	68fb      	ldr	r3, [r7, #12]
 801308c:	2200      	movs	r2, #0
 801308e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8013092:	2303      	movs	r3, #3
 8013094:	e121      	b.n	80132da <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8013096:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8013098:	2b00      	cmp	r3, #0
 801309a:	f47f af3b 	bne.w	8012f14 <HAL_SPI_TransmitReceive+0x2a4>
 801309e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	f47f af37 	bne.w	8012f14 <HAL_SPI_TransmitReceive+0x2a4>
 80130a6:	e0f2      	b.n	801328e <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	681b      	ldr	r3, [r3, #0]
 80130ac:	695b      	ldr	r3, [r3, #20]
 80130ae:	f003 0302 	and.w	r3, r3, #2
 80130b2:	2b02      	cmp	r3, #2
 80130b4:	d121      	bne.n	80130fa <HAL_SPI_TransmitReceive+0x48a>
 80130b6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d01e      	beq.n	80130fa <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80130bc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80130be:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80130c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80130c2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80130c4:	429a      	cmp	r2, r3
 80130c6:	d218      	bcs.n	80130fa <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80130cc:	68fb      	ldr	r3, [r7, #12]
 80130ce:	681b      	ldr	r3, [r3, #0]
 80130d0:	3320      	adds	r3, #32
 80130d2:	7812      	ldrb	r2, [r2, #0]
 80130d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80130d6:	68fb      	ldr	r3, [r7, #12]
 80130d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80130da:	1c5a      	adds	r2, r3, #1
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80130e6:	b29b      	uxth	r3, r3
 80130e8:	3b01      	subs	r3, #1
 80130ea:	b29a      	uxth	r2, r3
 80130ec:	68fb      	ldr	r3, [r7, #12]
 80130ee:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80130f8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80130fa:	68fb      	ldr	r3, [r7, #12]
 80130fc:	681b      	ldr	r3, [r3, #0]
 80130fe:	695b      	ldr	r3, [r3, #20]
 8013100:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8013102:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8013104:	2b00      	cmp	r3, #0
 8013106:	f000 80ba 	beq.w	801327e <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801310a:	68fb      	ldr	r3, [r7, #12]
 801310c:	681b      	ldr	r3, [r3, #0]
 801310e:	695b      	ldr	r3, [r3, #20]
 8013110:	f003 0301 	and.w	r3, r3, #1
 8013114:	2b01      	cmp	r3, #1
 8013116:	d11b      	bne.n	8013150 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8013118:	68fb      	ldr	r3, [r7, #12]
 801311a:	681b      	ldr	r3, [r3, #0]
 801311c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013120:	68fb      	ldr	r3, [r7, #12]
 8013122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013124:	7812      	ldrb	r2, [r2, #0]
 8013126:	b2d2      	uxtb	r2, r2
 8013128:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801312e:	1c5a      	adds	r2, r3, #1
 8013130:	68fb      	ldr	r3, [r7, #12]
 8013132:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8013134:	68fb      	ldr	r3, [r7, #12]
 8013136:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801313a:	b29b      	uxth	r3, r3
 801313c:	3b01      	subs	r3, #1
 801313e:	b29a      	uxth	r2, r3
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8013146:	68fb      	ldr	r3, [r7, #12]
 8013148:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801314c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801314e:	e096      	b.n	801327e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8013150:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8013152:	8bfb      	ldrh	r3, [r7, #30]
 8013154:	429a      	cmp	r2, r3
 8013156:	d24a      	bcs.n	80131ee <HAL_SPI_TransmitReceive+0x57e>
 8013158:	697b      	ldr	r3, [r7, #20]
 801315a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801315e:	2b00      	cmp	r3, #0
 8013160:	d045      	beq.n	80131ee <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801316a:	68fb      	ldr	r3, [r7, #12]
 801316c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801316e:	7812      	ldrb	r2, [r2, #0]
 8013170:	b2d2      	uxtb	r2, r2
 8013172:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8013174:	68fb      	ldr	r3, [r7, #12]
 8013176:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013178:	1c5a      	adds	r2, r3, #1
 801317a:	68fb      	ldr	r3, [r7, #12]
 801317c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801317e:	68fb      	ldr	r3, [r7, #12]
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013186:	68fb      	ldr	r3, [r7, #12]
 8013188:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801318a:	7812      	ldrb	r2, [r2, #0]
 801318c:	b2d2      	uxtb	r2, r2
 801318e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013194:	1c5a      	adds	r2, r3, #1
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801319a:	68fb      	ldr	r3, [r7, #12]
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80131a2:	68fb      	ldr	r3, [r7, #12]
 80131a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80131a6:	7812      	ldrb	r2, [r2, #0]
 80131a8:	b2d2      	uxtb	r2, r2
 80131aa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80131ac:	68fb      	ldr	r3, [r7, #12]
 80131ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80131b0:	1c5a      	adds	r2, r3, #1
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80131b6:	68fb      	ldr	r3, [r7, #12]
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80131c2:	7812      	ldrb	r2, [r2, #0]
 80131c4:	b2d2      	uxtb	r2, r2
 80131c6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80131c8:	68fb      	ldr	r3, [r7, #12]
 80131ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80131cc:	1c5a      	adds	r2, r3, #1
 80131ce:	68fb      	ldr	r3, [r7, #12]
 80131d0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80131d8:	b29b      	uxth	r3, r3
 80131da:	3b04      	subs	r3, #4
 80131dc:	b29a      	uxth	r2, r3
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80131e4:	68fb      	ldr	r3, [r7, #12]
 80131e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80131ea:	853b      	strh	r3, [r7, #40]	@ 0x28
 80131ec:	e047      	b.n	801327e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80131ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80131f0:	2b03      	cmp	r3, #3
 80131f2:	d820      	bhi.n	8013236 <HAL_SPI_TransmitReceive+0x5c6>
 80131f4:	697b      	ldr	r3, [r7, #20]
 80131f6:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80131fa:	2b00      	cmp	r3, #0
 80131fc:	d01b      	beq.n	8013236 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80131fe:	68fb      	ldr	r3, [r7, #12]
 8013200:	681b      	ldr	r3, [r3, #0]
 8013202:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801320a:	7812      	ldrb	r2, [r2, #0]
 801320c:	b2d2      	uxtb	r2, r2
 801320e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8013210:	68fb      	ldr	r3, [r7, #12]
 8013212:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013214:	1c5a      	adds	r2, r3, #1
 8013216:	68fb      	ldr	r3, [r7, #12]
 8013218:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 801321a:	68fb      	ldr	r3, [r7, #12]
 801321c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8013220:	b29b      	uxth	r3, r3
 8013222:	3b01      	subs	r3, #1
 8013224:	b29a      	uxth	r2, r3
 8013226:	68fb      	ldr	r3, [r7, #12]
 8013228:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 801322c:	68fb      	ldr	r3, [r7, #12]
 801322e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8013232:	853b      	strh	r3, [r7, #40]	@ 0x28
 8013234:	e023      	b.n	801327e <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013236:	f7f6 fcf3 	bl	8009c20 <HAL_GetTick>
 801323a:	4602      	mov	r2, r0
 801323c:	69bb      	ldr	r3, [r7, #24]
 801323e:	1ad3      	subs	r3, r2, r3
 8013240:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013242:	429a      	cmp	r2, r3
 8013244:	d803      	bhi.n	801324e <HAL_SPI_TransmitReceive+0x5de>
 8013246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013248:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801324c:	d102      	bne.n	8013254 <HAL_SPI_TransmitReceive+0x5e4>
 801324e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013250:	2b00      	cmp	r3, #0
 8013252:	d114      	bne.n	801327e <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8013254:	68f8      	ldr	r0, [r7, #12]
 8013256:	f000 fbe1 	bl	8013a1c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013260:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8013264:	68fb      	ldr	r3, [r7, #12]
 8013266:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 801326a:	68fb      	ldr	r3, [r7, #12]
 801326c:	2201      	movs	r2, #1
 801326e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8013272:	68fb      	ldr	r3, [r7, #12]
 8013274:	2200      	movs	r2, #0
 8013276:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 801327a:	2303      	movs	r3, #3
 801327c:	e02d      	b.n	80132da <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801327e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8013280:	2b00      	cmp	r3, #0
 8013282:	f47f af11 	bne.w	80130a8 <HAL_SPI_TransmitReceive+0x438>
 8013286:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8013288:	2b00      	cmp	r3, #0
 801328a:	f47f af0d 	bne.w	80130a8 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 801328e:	69bb      	ldr	r3, [r7, #24]
 8013290:	9300      	str	r3, [sp, #0]
 8013292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013294:	2200      	movs	r2, #0
 8013296:	2108      	movs	r1, #8
 8013298:	68f8      	ldr	r0, [r7, #12]
 801329a:	f000 fc5f 	bl	8013b5c <SPI_WaitOnFlagUntilTimeout>
 801329e:	4603      	mov	r3, r0
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d007      	beq.n	80132b4 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80132aa:	f043 0220 	orr.w	r2, r3, #32
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80132b4:	68f8      	ldr	r0, [r7, #12]
 80132b6:	f000 fbb1 	bl	8013a1c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80132ba:	68fb      	ldr	r3, [r7, #12]
 80132bc:	2201      	movs	r2, #1
 80132be:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	2200      	movs	r2, #0
 80132c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d001      	beq.n	80132d8 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 80132d4:	2301      	movs	r3, #1
 80132d6:	e000      	b.n	80132da <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 80132d8:	2300      	movs	r3, #0
  }
}
 80132da:	4618      	mov	r0, r3
 80132dc:	3730      	adds	r7, #48	@ 0x30
 80132de:	46bd      	mov	sp, r7
 80132e0:	bd80      	pop	{r7, pc}
 80132e2:	bf00      	nop

080132e4 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80132e4:	b580      	push	{r7, lr}
 80132e6:	b084      	sub	sp, #16
 80132e8:	af00      	add	r7, sp, #0
 80132ea:	60f8      	str	r0, [r7, #12]
 80132ec:	60b9      	str	r1, [r7, #8]
 80132ee:	4613      	mov	r3, r2
 80132f0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80132f2:	68fb      	ldr	r3, [r7, #12]
 80132f4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80132f8:	b2db      	uxtb	r3, r3
 80132fa:	2b01      	cmp	r3, #1
 80132fc:	d001      	beq.n	8013302 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80132fe:	2302      	movs	r3, #2
 8013300:	e126      	b.n	8013550 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8013302:	68bb      	ldr	r3, [r7, #8]
 8013304:	2b00      	cmp	r3, #0
 8013306:	d002      	beq.n	801330e <HAL_SPI_Transmit_DMA+0x2a>
 8013308:	88fb      	ldrh	r3, [r7, #6]
 801330a:	2b00      	cmp	r3, #0
 801330c:	d101      	bne.n	8013312 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 801330e:	2301      	movs	r3, #1
 8013310:	e11e      	b.n	8013550 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8013312:	68fb      	ldr	r3, [r7, #12]
 8013314:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8013318:	2b01      	cmp	r3, #1
 801331a:	d101      	bne.n	8013320 <HAL_SPI_Transmit_DMA+0x3c>
 801331c:	2302      	movs	r3, #2
 801331e:	e117      	b.n	8013550 <HAL_SPI_Transmit_DMA+0x26c>
 8013320:	68fb      	ldr	r3, [r7, #12]
 8013322:	2201      	movs	r2, #1
 8013324:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8013328:	68fb      	ldr	r3, [r7, #12]
 801332a:	2203      	movs	r2, #3
 801332c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	2200      	movs	r2, #0
 8013334:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8013338:	68fb      	ldr	r3, [r7, #12]
 801333a:	68ba      	ldr	r2, [r7, #8]
 801333c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 801333e:	68fb      	ldr	r3, [r7, #12]
 8013340:	88fa      	ldrh	r2, [r7, #6]
 8013342:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	88fa      	ldrh	r2, [r7, #6]
 801334a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	2200      	movs	r2, #0
 8013352:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8013354:	68fb      	ldr	r3, [r7, #12]
 8013356:	2200      	movs	r2, #0
 8013358:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 801335a:	68fb      	ldr	r3, [r7, #12]
 801335c:	2200      	movs	r2, #0
 801335e:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8013360:	68fb      	ldr	r3, [r7, #12]
 8013362:	2200      	movs	r2, #0
 8013364:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 8013368:	68fb      	ldr	r3, [r7, #12]
 801336a:	2200      	movs	r2, #0
 801336c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013370:	68fb      	ldr	r3, [r7, #12]
 8013372:	689b      	ldr	r3, [r3, #8]
 8013374:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8013378:	d108      	bne.n	801338c <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 801337a:	68fb      	ldr	r3, [r7, #12]
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	681a      	ldr	r2, [r3, #0]
 8013380:	68fb      	ldr	r3, [r7, #12]
 8013382:	681b      	ldr	r3, [r3, #0]
 8013384:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8013388:	601a      	str	r2, [r3, #0]
 801338a:	e009      	b.n	80133a0 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 801338c:	68fb      	ldr	r3, [r7, #12]
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	68db      	ldr	r3, [r3, #12]
 8013392:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8013396:	68fb      	ldr	r3, [r7, #12]
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 801339e:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80133a0:	68fb      	ldr	r3, [r7, #12]
 80133a2:	68db      	ldr	r3, [r3, #12]
 80133a4:	2b0f      	cmp	r3, #15
 80133a6:	d905      	bls.n	80133b4 <HAL_SPI_Transmit_DMA+0xd0>
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80133ac:	699b      	ldr	r3, [r3, #24]
 80133ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80133b2:	d10f      	bne.n	80133d4 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80133b4:	68fb      	ldr	r3, [r7, #12]
 80133b6:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80133b8:	2b07      	cmp	r3, #7
 80133ba:	d911      	bls.n	80133e0 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80133bc:	68fb      	ldr	r3, [r7, #12]
 80133be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80133c0:	699b      	ldr	r3, [r3, #24]
 80133c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80133c6:	d00b      	beq.n	80133e0 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 80133c8:	68fb      	ldr	r3, [r7, #12]
 80133ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80133cc:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80133ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80133d2:	d005      	beq.n	80133e0 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	2200      	movs	r2, #0
 80133d8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 80133dc:	2301      	movs	r3, #1
 80133de:	e0b7      	b.n	8013550 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80133e0:	68fb      	ldr	r3, [r7, #12]
 80133e2:	68db      	ldr	r3, [r3, #12]
 80133e4:	2b07      	cmp	r3, #7
 80133e6:	d820      	bhi.n	801342a <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80133e8:	68fb      	ldr	r3, [r7, #12]
 80133ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80133ec:	699b      	ldr	r3, [r3, #24]
 80133ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80133f2:	d109      	bne.n	8013408 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80133fa:	b29b      	uxth	r3, r3
 80133fc:	3301      	adds	r3, #1
 80133fe:	105b      	asrs	r3, r3, #1
 8013400:	b29a      	uxth	r2, r3
 8013402:	68fb      	ldr	r3, [r7, #12]
 8013404:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8013408:	68fb      	ldr	r3, [r7, #12]
 801340a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801340c:	699b      	ldr	r3, [r3, #24]
 801340e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8013412:	d11e      	bne.n	8013452 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801341a:	b29b      	uxth	r3, r3
 801341c:	3303      	adds	r3, #3
 801341e:	109b      	asrs	r3, r3, #2
 8013420:	b29a      	uxth	r2, r3
 8013422:	68fb      	ldr	r3, [r7, #12]
 8013424:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8013428:	e013      	b.n	8013452 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	68db      	ldr	r3, [r3, #12]
 801342e:	2b0f      	cmp	r3, #15
 8013430:	d80f      	bhi.n	8013452 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013436:	699b      	ldr	r3, [r3, #24]
 8013438:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801343c:	d109      	bne.n	8013452 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8013444:	b29b      	uxth	r3, r3
 8013446:	3301      	adds	r3, #1
 8013448:	105b      	asrs	r3, r3, #1
 801344a:	b29a      	uxth	r2, r3
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8013452:	68fb      	ldr	r3, [r7, #12]
 8013454:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013456:	4a40      	ldr	r2, [pc, #256]	@ (8013558 <HAL_SPI_Transmit_DMA+0x274>)
 8013458:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801345e:	4a3f      	ldr	r2, [pc, #252]	@ (801355c <HAL_SPI_Transmit_DMA+0x278>)
 8013460:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013466:	4a3e      	ldr	r2, [pc, #248]	@ (8013560 <HAL_SPI_Transmit_DMA+0x27c>)
 8013468:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 801346a:	68fb      	ldr	r3, [r7, #12]
 801346c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801346e:	2200      	movs	r2, #0
 8013470:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8013472:	68fb      	ldr	r3, [r7, #12]
 8013474:	681b      	ldr	r3, [r3, #0]
 8013476:	689a      	ldr	r2, [r3, #8]
 8013478:	68fb      	ldr	r3, [r7, #12]
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8013480:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801348a:	4619      	mov	r1, r3
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	3320      	adds	r3, #32
 8013492:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801349a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 801349c:	f7f9 f90c 	bl	800c6b8 <HAL_DMA_Start_IT>
 80134a0:	4603      	mov	r3, r0
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d011      	beq.n	80134ca <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80134a6:	68fb      	ldr	r3, [r7, #12]
 80134a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80134ac:	f043 0210 	orr.w	r2, r3, #16
 80134b0:	68fb      	ldr	r3, [r7, #12]
 80134b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	2201      	movs	r2, #1
 80134ba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	2200      	movs	r2, #0
 80134c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 80134c6:	2301      	movs	r3, #1
 80134c8:	e042      	b.n	8013550 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80134ca:	68fb      	ldr	r3, [r7, #12]
 80134cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80134ce:	69db      	ldr	r3, [r3, #28]
 80134d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80134d4:	d108      	bne.n	80134e8 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 80134d6:	68fb      	ldr	r3, [r7, #12]
 80134d8:	681b      	ldr	r3, [r3, #0]
 80134da:	6859      	ldr	r1, [r3, #4]
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	681a      	ldr	r2, [r3, #0]
 80134e0:	4b20      	ldr	r3, [pc, #128]	@ (8013564 <HAL_SPI_Transmit_DMA+0x280>)
 80134e2:	400b      	ands	r3, r1
 80134e4:	6053      	str	r3, [r2, #4]
 80134e6:	e009      	b.n	80134fc <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80134e8:	68fb      	ldr	r3, [r7, #12]
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	685a      	ldr	r2, [r3, #4]
 80134ee:	4b1d      	ldr	r3, [pc, #116]	@ (8013564 <HAL_SPI_Transmit_DMA+0x280>)
 80134f0:	4013      	ands	r3, r2
 80134f2:	88f9      	ldrh	r1, [r7, #6]
 80134f4:	68fa      	ldr	r2, [r7, #12]
 80134f6:	6812      	ldr	r2, [r2, #0]
 80134f8:	430b      	orrs	r3, r1
 80134fa:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80134fc:	68fb      	ldr	r3, [r7, #12]
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	689a      	ldr	r2, [r3, #8]
 8013502:	68fb      	ldr	r3, [r7, #12]
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801350a:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 801350c:	68fb      	ldr	r3, [r7, #12]
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	691a      	ldr	r2, [r3, #16]
 8013512:	68fb      	ldr	r3, [r7, #12]
 8013514:	681b      	ldr	r3, [r3, #0]
 8013516:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 801351a:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	681b      	ldr	r3, [r3, #0]
 8013520:	681a      	ldr	r2, [r3, #0]
 8013522:	68fb      	ldr	r3, [r7, #12]
 8013524:	681b      	ldr	r3, [r3, #0]
 8013526:	f042 0201 	orr.w	r2, r2, #1
 801352a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801352c:	68fb      	ldr	r3, [r7, #12]
 801352e:	685b      	ldr	r3, [r3, #4]
 8013530:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8013534:	d107      	bne.n	8013546 <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8013536:	68fb      	ldr	r3, [r7, #12]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	681a      	ldr	r2, [r3, #0]
 801353c:	68fb      	ldr	r3, [r7, #12]
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8013544:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8013546:	68fb      	ldr	r3, [r7, #12]
 8013548:	2200      	movs	r2, #0
 801354a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 801354e:	2300      	movs	r3, #0
}
 8013550:	4618      	mov	r0, r3
 8013552:	3710      	adds	r7, #16
 8013554:	46bd      	mov	sp, r7
 8013556:	bd80      	pop	{r7, pc}
 8013558:	08013987 	.word	0x08013987
 801355c:	08013941 	.word	0x08013941
 8013560:	080139a3 	.word	0x080139a3
 8013564:	ffff0000 	.word	0xffff0000

08013568 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8013568:	b580      	push	{r7, lr}
 801356a:	b08a      	sub	sp, #40	@ 0x28
 801356c:	af00      	add	r7, sp, #0
 801356e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	681b      	ldr	r3, [r3, #0]
 8013574:	691b      	ldr	r3, [r3, #16]
 8013576:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	681b      	ldr	r3, [r3, #0]
 801357c:	695b      	ldr	r3, [r3, #20]
 801357e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8013580:	6a3a      	ldr	r2, [r7, #32]
 8013582:	69fb      	ldr	r3, [r7, #28]
 8013584:	4013      	ands	r3, r2
 8013586:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	689b      	ldr	r3, [r3, #8]
 801358e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8013590:	2300      	movs	r3, #0
 8013592:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801359a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	3330      	adds	r3, #48	@ 0x30
 80135a2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80135a4:	69fb      	ldr	r3, [r7, #28]
 80135a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d010      	beq.n	80135d0 <HAL_SPI_IRQHandler+0x68>
 80135ae:	6a3b      	ldr	r3, [r7, #32]
 80135b0:	f003 0308 	and.w	r3, r3, #8
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d00b      	beq.n	80135d0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	699a      	ldr	r2, [r3, #24]
 80135be:	687b      	ldr	r3, [r7, #4]
 80135c0:	681b      	ldr	r3, [r3, #0]
 80135c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80135c6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 80135c8:	6878      	ldr	r0, [r7, #4]
 80135ca:	f000 f9af 	bl	801392c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80135ce:	e192      	b.n	80138f6 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80135d0:	69bb      	ldr	r3, [r7, #24]
 80135d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d113      	bne.n	8013602 <HAL_SPI_IRQHandler+0x9a>
 80135da:	69bb      	ldr	r3, [r7, #24]
 80135dc:	f003 0320 	and.w	r3, r3, #32
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d10e      	bne.n	8013602 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80135e4:	69bb      	ldr	r3, [r7, #24]
 80135e6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d009      	beq.n	8013602 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80135f2:	6878      	ldr	r0, [r7, #4]
 80135f4:	4798      	blx	r3
    hspi->RxISR(hspi);
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80135fa:	6878      	ldr	r0, [r7, #4]
 80135fc:	4798      	blx	r3
    handled = 1UL;
 80135fe:	2301      	movs	r3, #1
 8013600:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8013602:	69bb      	ldr	r3, [r7, #24]
 8013604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013608:	2b00      	cmp	r3, #0
 801360a:	d10f      	bne.n	801362c <HAL_SPI_IRQHandler+0xc4>
 801360c:	69bb      	ldr	r3, [r7, #24]
 801360e:	f003 0301 	and.w	r3, r3, #1
 8013612:	2b00      	cmp	r3, #0
 8013614:	d00a      	beq.n	801362c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8013616:	69bb      	ldr	r3, [r7, #24]
 8013618:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 801361c:	2b00      	cmp	r3, #0
 801361e:	d105      	bne.n	801362c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013624:	6878      	ldr	r0, [r7, #4]
 8013626:	4798      	blx	r3
    handled = 1UL;
 8013628:	2301      	movs	r3, #1
 801362a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 801362c:	69bb      	ldr	r3, [r7, #24]
 801362e:	f003 0320 	and.w	r3, r3, #32
 8013632:	2b00      	cmp	r3, #0
 8013634:	d10f      	bne.n	8013656 <HAL_SPI_IRQHandler+0xee>
 8013636:	69bb      	ldr	r3, [r7, #24]
 8013638:	f003 0302 	and.w	r3, r3, #2
 801363c:	2b00      	cmp	r3, #0
 801363e:	d00a      	beq.n	8013656 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8013640:	69bb      	ldr	r3, [r7, #24]
 8013642:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8013646:	2b00      	cmp	r3, #0
 8013648:	d105      	bne.n	8013656 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801364e:	6878      	ldr	r0, [r7, #4]
 8013650:	4798      	blx	r3
    handled = 1UL;
 8013652:	2301      	movs	r3, #1
 8013654:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8013656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013658:	2b00      	cmp	r3, #0
 801365a:	f040 8147 	bne.w	80138ec <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 801365e:	69bb      	ldr	r3, [r7, #24]
 8013660:	f003 0308 	and.w	r3, r3, #8
 8013664:	2b00      	cmp	r3, #0
 8013666:	f000 808b 	beq.w	8013780 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	681b      	ldr	r3, [r3, #0]
 801366e:	699a      	ldr	r2, [r3, #24]
 8013670:	687b      	ldr	r3, [r7, #4]
 8013672:	681b      	ldr	r3, [r3, #0]
 8013674:	f042 0208 	orr.w	r2, r2, #8
 8013678:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	699a      	ldr	r2, [r3, #24]
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	681b      	ldr	r3, [r3, #0]
 8013684:	f042 0210 	orr.w	r2, r2, #16
 8013688:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	681b      	ldr	r3, [r3, #0]
 801368e:	699a      	ldr	r2, [r3, #24]
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	681b      	ldr	r3, [r3, #0]
 8013694:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8013698:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	681b      	ldr	r3, [r3, #0]
 801369e:	691a      	ldr	r2, [r3, #16]
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	f022 0208 	bic.w	r2, r2, #8
 80136a8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	689b      	ldr	r3, [r3, #8]
 80136b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	d13d      	bne.n	8013734 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80136b8:	e036      	b.n	8013728 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	68db      	ldr	r3, [r3, #12]
 80136be:	2b0f      	cmp	r3, #15
 80136c0:	d90b      	bls.n	80136da <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	681a      	ldr	r2, [r3, #0]
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80136ca:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80136cc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80136d2:	1d1a      	adds	r2, r3, #4
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	665a      	str	r2, [r3, #100]	@ 0x64
 80136d8:	e01d      	b.n	8013716 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80136da:	687b      	ldr	r3, [r7, #4]
 80136dc:	68db      	ldr	r3, [r3, #12]
 80136de:	2b07      	cmp	r3, #7
 80136e0:	d90b      	bls.n	80136fa <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80136e6:	68fa      	ldr	r2, [r7, #12]
 80136e8:	8812      	ldrh	r2, [r2, #0]
 80136ea:	b292      	uxth	r2, r2
 80136ec:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80136f2:	1c9a      	adds	r2, r3, #2
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	665a      	str	r2, [r3, #100]	@ 0x64
 80136f8:	e00d      	b.n	8013716 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	681b      	ldr	r3, [r3, #0]
 80136fe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013706:	7812      	ldrb	r2, [r2, #0]
 8013708:	b2d2      	uxtb	r2, r2
 801370a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013710:	1c5a      	adds	r2, r3, #1
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801371c:	b29b      	uxth	r3, r3
 801371e:	3b01      	subs	r3, #1
 8013720:	b29a      	uxth	r2, r3
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801372e:	b29b      	uxth	r3, r3
 8013730:	2b00      	cmp	r3, #0
 8013732:	d1c2      	bne.n	80136ba <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8013734:	6878      	ldr	r0, [r7, #4]
 8013736:	f000 f971 	bl	8013a1c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	2201      	movs	r2, #1
 801373e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013748:	2b00      	cmp	r3, #0
 801374a:	d003      	beq.n	8013754 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 801374c:	6878      	ldr	r0, [r7, #4]
 801374e:	f7f0 faff 	bl	8003d50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8013752:	e0d0      	b.n	80138f6 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8013754:	7cfb      	ldrb	r3, [r7, #19]
 8013756:	2b05      	cmp	r3, #5
 8013758:	d103      	bne.n	8013762 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 801375a:	6878      	ldr	r0, [r7, #4]
 801375c:	f7f0 fb74 	bl	8003e48 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8013760:	e0c6      	b.n	80138f0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8013762:	7cfb      	ldrb	r3, [r7, #19]
 8013764:	2b04      	cmp	r3, #4
 8013766:	d103      	bne.n	8013770 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8013768:	6878      	ldr	r0, [r7, #4]
 801376a:	f000 f8cb 	bl	8013904 <HAL_SPI_RxCpltCallback>
    return;
 801376e:	e0bf      	b.n	80138f0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8013770:	7cfb      	ldrb	r3, [r7, #19]
 8013772:	2b03      	cmp	r3, #3
 8013774:	f040 80bc 	bne.w	80138f0 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8013778:	6878      	ldr	r0, [r7, #4]
 801377a:	f7f0 fb2d 	bl	8003dd8 <HAL_SPI_TxCpltCallback>
    return;
 801377e:	e0b7      	b.n	80138f0 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8013780:	69bb      	ldr	r3, [r7, #24]
 8013782:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8013786:	2b00      	cmp	r3, #0
 8013788:	f000 80b5 	beq.w	80138f6 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 801378c:	69bb      	ldr	r3, [r7, #24]
 801378e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013792:	2b00      	cmp	r3, #0
 8013794:	d00f      	beq.n	80137b6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801379c:	f043 0204 	orr.w	r2, r3, #4
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	699a      	ldr	r2, [r3, #24]
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80137b4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80137b6:	69bb      	ldr	r3, [r7, #24]
 80137b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d00f      	beq.n	80137e0 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80137c6:	f043 0201 	orr.w	r2, r3, #1
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	681b      	ldr	r3, [r3, #0]
 80137d4:	699a      	ldr	r2, [r3, #24]
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	681b      	ldr	r3, [r3, #0]
 80137da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80137de:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80137e0:	69bb      	ldr	r3, [r7, #24]
 80137e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d00f      	beq.n	801380a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80137f0:	f043 0208 	orr.w	r2, r3, #8
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	681b      	ldr	r3, [r3, #0]
 80137fe:	699a      	ldr	r2, [r3, #24]
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8013808:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 801380a:	69bb      	ldr	r3, [r7, #24]
 801380c:	f003 0320 	and.w	r3, r3, #32
 8013810:	2b00      	cmp	r3, #0
 8013812:	d00f      	beq.n	8013834 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8013814:	687b      	ldr	r3, [r7, #4]
 8013816:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801381a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	681b      	ldr	r3, [r3, #0]
 8013828:	699a      	ldr	r2, [r3, #24]
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	681b      	ldr	r3, [r3, #0]
 801382e:	f042 0220 	orr.w	r2, r2, #32
 8013832:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801383a:	2b00      	cmp	r3, #0
 801383c:	d05a      	beq.n	80138f4 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	681b      	ldr	r3, [r3, #0]
 8013842:	681a      	ldr	r2, [r3, #0]
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	681b      	ldr	r3, [r3, #0]
 8013848:	f022 0201 	bic.w	r2, r2, #1
 801384c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	681b      	ldr	r3, [r3, #0]
 8013852:	6919      	ldr	r1, [r3, #16]
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	681a      	ldr	r2, [r3, #0]
 8013858:	4b28      	ldr	r3, [pc, #160]	@ (80138fc <HAL_SPI_IRQHandler+0x394>)
 801385a:	400b      	ands	r3, r1
 801385c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 801385e:	697b      	ldr	r3, [r7, #20]
 8013860:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8013864:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8013868:	d138      	bne.n	80138dc <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	681b      	ldr	r3, [r3, #0]
 801386e:	689a      	ldr	r2, [r3, #8]
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	681b      	ldr	r3, [r3, #0]
 8013874:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8013878:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801387e:	2b00      	cmp	r3, #0
 8013880:	d013      	beq.n	80138aa <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013886:	4a1e      	ldr	r2, [pc, #120]	@ (8013900 <HAL_SPI_IRQHandler+0x398>)
 8013888:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801388e:	4618      	mov	r0, r3
 8013890:	f7f9 f97c 	bl	800cb8c <HAL_DMA_Abort_IT>
 8013894:	4603      	mov	r3, r0
 8013896:	2b00      	cmp	r3, #0
 8013898:	d007      	beq.n	80138aa <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80138a0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80138ae:	2b00      	cmp	r3, #0
 80138b0:	d020      	beq.n	80138f4 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80138b6:	4a12      	ldr	r2, [pc, #72]	@ (8013900 <HAL_SPI_IRQHandler+0x398>)
 80138b8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80138be:	4618      	mov	r0, r3
 80138c0:	f7f9 f964 	bl	800cb8c <HAL_DMA_Abort_IT>
 80138c4:	4603      	mov	r3, r0
 80138c6:	2b00      	cmp	r3, #0
 80138c8:	d014      	beq.n	80138f4 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80138d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80138da:	e00b      	b.n	80138f4 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	2201      	movs	r2, #1
 80138e0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 80138e4:	6878      	ldr	r0, [r7, #4]
 80138e6:	f7f0 fa33 	bl	8003d50 <HAL_SPI_ErrorCallback>
    return;
 80138ea:	e003      	b.n	80138f4 <HAL_SPI_IRQHandler+0x38c>
    return;
 80138ec:	bf00      	nop
 80138ee:	e002      	b.n	80138f6 <HAL_SPI_IRQHandler+0x38e>
    return;
 80138f0:	bf00      	nop
 80138f2:	e000      	b.n	80138f6 <HAL_SPI_IRQHandler+0x38e>
    return;
 80138f4:	bf00      	nop
  }
}
 80138f6:	3728      	adds	r7, #40	@ 0x28
 80138f8:	46bd      	mov	sp, r7
 80138fa:	bd80      	pop	{r7, pc}
 80138fc:	fffffc94 	.word	0xfffffc94
 8013900:	080139e9 	.word	0x080139e9

08013904 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8013904:	b480      	push	{r7}
 8013906:	b083      	sub	sp, #12
 8013908:	af00      	add	r7, sp, #0
 801390a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 801390c:	bf00      	nop
 801390e:	370c      	adds	r7, #12
 8013910:	46bd      	mov	sp, r7
 8013912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013916:	4770      	bx	lr

08013918 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8013918:	b480      	push	{r7}
 801391a:	b083      	sub	sp, #12
 801391c:	af00      	add	r7, sp, #0
 801391e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8013920:	bf00      	nop
 8013922:	370c      	adds	r7, #12
 8013924:	46bd      	mov	sp, r7
 8013926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801392a:	4770      	bx	lr

0801392c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801392c:	b480      	push	{r7}
 801392e:	b083      	sub	sp, #12
 8013930:	af00      	add	r7, sp, #0
 8013932:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8013934:	bf00      	nop
 8013936:	370c      	adds	r7, #12
 8013938:	46bd      	mov	sp, r7
 801393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801393e:	4770      	bx	lr

08013940 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8013940:	b580      	push	{r7, lr}
 8013942:	b084      	sub	sp, #16
 8013944:	af00      	add	r7, sp, #0
 8013946:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801394c:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 801394e:	68fb      	ldr	r3, [r7, #12]
 8013950:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8013954:	b2db      	uxtb	r3, r3
 8013956:	2b07      	cmp	r3, #7
 8013958:	d011      	beq.n	801397e <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 801395a:	68fb      	ldr	r3, [r7, #12]
 801395c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801395e:	69db      	ldr	r3, [r3, #28]
 8013960:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013964:	d103      	bne.n	801396e <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 8013966:	68f8      	ldr	r0, [r7, #12]
 8013968:	f7f0 fa36 	bl	8003dd8 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 801396c:	e007      	b.n	801397e <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	681b      	ldr	r3, [r3, #0]
 8013972:	691a      	ldr	r2, [r3, #16]
 8013974:	68fb      	ldr	r3, [r7, #12]
 8013976:	681b      	ldr	r3, [r3, #0]
 8013978:	f042 0208 	orr.w	r2, r2, #8
 801397c:	611a      	str	r2, [r3, #16]
}
 801397e:	bf00      	nop
 8013980:	3710      	adds	r7, #16
 8013982:	46bd      	mov	sp, r7
 8013984:	bd80      	pop	{r7, pc}

08013986 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 8013986:	b580      	push	{r7, lr}
 8013988:	b084      	sub	sp, #16
 801398a:	af00      	add	r7, sp, #0
 801398c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013992:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8013994:	68f8      	ldr	r0, [r7, #12]
 8013996:	f7ff ffbf 	bl	8013918 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801399a:	bf00      	nop
 801399c:	3710      	adds	r7, #16
 801399e:	46bd      	mov	sp, r7
 80139a0:	bd80      	pop	{r7, pc}

080139a2 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80139a2:	b580      	push	{r7, lr}
 80139a4:	b084      	sub	sp, #16
 80139a6:	af00      	add	r7, sp, #0
 80139a8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80139ae:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80139b0:	6878      	ldr	r0, [r7, #4]
 80139b2:	f7fa fa5b 	bl	800de6c <HAL_DMA_GetError>
 80139b6:	4603      	mov	r3, r0
 80139b8:	2b02      	cmp	r3, #2
 80139ba:	d011      	beq.n	80139e0 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 80139bc:	68f8      	ldr	r0, [r7, #12]
 80139be:	f000 f82d 	bl	8013a1c <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80139c8:	f043 0210 	orr.w	r2, r3, #16
 80139cc:	68fb      	ldr	r3, [r7, #12]
 80139ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 80139d2:	68fb      	ldr	r3, [r7, #12]
 80139d4:	2201      	movs	r2, #1
 80139d6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80139da:	68f8      	ldr	r0, [r7, #12]
 80139dc:	f7f0 f9b8 	bl	8003d50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80139e0:	bf00      	nop
 80139e2:	3710      	adds	r7, #16
 80139e4:	46bd      	mov	sp, r7
 80139e6:	bd80      	pop	{r7, pc}

080139e8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80139e8:	b580      	push	{r7, lr}
 80139ea:	b084      	sub	sp, #16
 80139ec:	af00      	add	r7, sp, #0
 80139ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80139f4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	2200      	movs	r2, #0
 80139fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 80139fe:	68fb      	ldr	r3, [r7, #12]
 8013a00:	2200      	movs	r2, #0
 8013a02:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8013a06:	68fb      	ldr	r3, [r7, #12]
 8013a08:	2201      	movs	r2, #1
 8013a0a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8013a0e:	68f8      	ldr	r0, [r7, #12]
 8013a10:	f7f0 f99e 	bl	8003d50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8013a14:	bf00      	nop
 8013a16:	3710      	adds	r7, #16
 8013a18:	46bd      	mov	sp, r7
 8013a1a:	bd80      	pop	{r7, pc}

08013a1c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8013a1c:	b480      	push	{r7}
 8013a1e:	b085      	sub	sp, #20
 8013a20:	af00      	add	r7, sp, #0
 8013a22:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	681b      	ldr	r3, [r3, #0]
 8013a28:	695b      	ldr	r3, [r3, #20]
 8013a2a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	681b      	ldr	r3, [r3, #0]
 8013a30:	699a      	ldr	r2, [r3, #24]
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	f042 0208 	orr.w	r2, r2, #8
 8013a3a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	681b      	ldr	r3, [r3, #0]
 8013a40:	699a      	ldr	r2, [r3, #24]
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	681b      	ldr	r3, [r3, #0]
 8013a46:	f042 0210 	orr.w	r2, r2, #16
 8013a4a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	681b      	ldr	r3, [r3, #0]
 8013a50:	681a      	ldr	r2, [r3, #0]
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	681b      	ldr	r3, [r3, #0]
 8013a56:	f022 0201 	bic.w	r2, r2, #1
 8013a5a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	6919      	ldr	r1, [r3, #16]
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	681a      	ldr	r2, [r3, #0]
 8013a66:	4b3c      	ldr	r3, [pc, #240]	@ (8013b58 <SPI_CloseTransfer+0x13c>)
 8013a68:	400b      	ands	r3, r1
 8013a6a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	681b      	ldr	r3, [r3, #0]
 8013a70:	689a      	ldr	r2, [r3, #8]
 8013a72:	687b      	ldr	r3, [r7, #4]
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8013a7a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8013a82:	b2db      	uxtb	r3, r3
 8013a84:	2b04      	cmp	r3, #4
 8013a86:	d014      	beq.n	8013ab2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8013a88:	68fb      	ldr	r3, [r7, #12]
 8013a8a:	f003 0320 	and.w	r3, r3, #32
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d00f      	beq.n	8013ab2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013a98:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	699a      	ldr	r2, [r3, #24]
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	f042 0220 	orr.w	r2, r2, #32
 8013ab0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8013ab8:	b2db      	uxtb	r3, r3
 8013aba:	2b03      	cmp	r3, #3
 8013abc:	d014      	beq.n	8013ae8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8013abe:	68fb      	ldr	r3, [r7, #12]
 8013ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d00f      	beq.n	8013ae8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013ace:	f043 0204 	orr.w	r2, r3, #4
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	681b      	ldr	r3, [r3, #0]
 8013adc:	699a      	ldr	r2, [r3, #24]
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	681b      	ldr	r3, [r3, #0]
 8013ae2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8013ae6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8013aee:	2b00      	cmp	r3, #0
 8013af0:	d00f      	beq.n	8013b12 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013af8:	f043 0201 	orr.w	r2, r3, #1
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	681b      	ldr	r3, [r3, #0]
 8013b06:	699a      	ldr	r2, [r3, #24]
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	681b      	ldr	r3, [r3, #0]
 8013b0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8013b10:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d00f      	beq.n	8013b3c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013b22:	f043 0208 	orr.w	r2, r3, #8
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	699a      	ldr	r2, [r3, #24]
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	681b      	ldr	r3, [r3, #0]
 8013b36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8013b3a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	2200      	movs	r2, #0
 8013b40:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	2200      	movs	r2, #0
 8013b48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8013b4c:	bf00      	nop
 8013b4e:	3714      	adds	r7, #20
 8013b50:	46bd      	mov	sp, r7
 8013b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b56:	4770      	bx	lr
 8013b58:	fffffc90 	.word	0xfffffc90

08013b5c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8013b5c:	b580      	push	{r7, lr}
 8013b5e:	b084      	sub	sp, #16
 8013b60:	af00      	add	r7, sp, #0
 8013b62:	60f8      	str	r0, [r7, #12]
 8013b64:	60b9      	str	r1, [r7, #8]
 8013b66:	603b      	str	r3, [r7, #0]
 8013b68:	4613      	mov	r3, r2
 8013b6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8013b6c:	e010      	b.n	8013b90 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013b6e:	f7f6 f857 	bl	8009c20 <HAL_GetTick>
 8013b72:	4602      	mov	r2, r0
 8013b74:	69bb      	ldr	r3, [r7, #24]
 8013b76:	1ad3      	subs	r3, r2, r3
 8013b78:	683a      	ldr	r2, [r7, #0]
 8013b7a:	429a      	cmp	r2, r3
 8013b7c:	d803      	bhi.n	8013b86 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8013b7e:	683b      	ldr	r3, [r7, #0]
 8013b80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013b84:	d102      	bne.n	8013b8c <SPI_WaitOnFlagUntilTimeout+0x30>
 8013b86:	683b      	ldr	r3, [r7, #0]
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d101      	bne.n	8013b90 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8013b8c:	2303      	movs	r3, #3
 8013b8e:	e00f      	b.n	8013bb0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8013b90:	68fb      	ldr	r3, [r7, #12]
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	695a      	ldr	r2, [r3, #20]
 8013b96:	68bb      	ldr	r3, [r7, #8]
 8013b98:	4013      	ands	r3, r2
 8013b9a:	68ba      	ldr	r2, [r7, #8]
 8013b9c:	429a      	cmp	r2, r3
 8013b9e:	bf0c      	ite	eq
 8013ba0:	2301      	moveq	r3, #1
 8013ba2:	2300      	movne	r3, #0
 8013ba4:	b2db      	uxtb	r3, r3
 8013ba6:	461a      	mov	r2, r3
 8013ba8:	79fb      	ldrb	r3, [r7, #7]
 8013baa:	429a      	cmp	r2, r3
 8013bac:	d0df      	beq.n	8013b6e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8013bae:	2300      	movs	r3, #0
}
 8013bb0:	4618      	mov	r0, r3
 8013bb2:	3710      	adds	r7, #16
 8013bb4:	46bd      	mov	sp, r7
 8013bb6:	bd80      	pop	{r7, pc}

08013bb8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8013bb8:	b480      	push	{r7}
 8013bba:	b085      	sub	sp, #20
 8013bbc:	af00      	add	r7, sp, #0
 8013bbe:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013bc4:	095b      	lsrs	r3, r3, #5
 8013bc6:	3301      	adds	r3, #1
 8013bc8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	68db      	ldr	r3, [r3, #12]
 8013bce:	3301      	adds	r3, #1
 8013bd0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8013bd2:	68bb      	ldr	r3, [r7, #8]
 8013bd4:	3307      	adds	r3, #7
 8013bd6:	08db      	lsrs	r3, r3, #3
 8013bd8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8013bda:	68bb      	ldr	r3, [r7, #8]
 8013bdc:	68fa      	ldr	r2, [r7, #12]
 8013bde:	fb02 f303 	mul.w	r3, r2, r3
}
 8013be2:	4618      	mov	r0, r3
 8013be4:	3714      	adds	r7, #20
 8013be6:	46bd      	mov	sp, r7
 8013be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bec:	4770      	bx	lr

08013bee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8013bee:	b580      	push	{r7, lr}
 8013bf0:	b082      	sub	sp, #8
 8013bf2:	af00      	add	r7, sp, #0
 8013bf4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d101      	bne.n	8013c00 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8013bfc:	2301      	movs	r3, #1
 8013bfe:	e049      	b.n	8013c94 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8013c06:	b2db      	uxtb	r3, r3
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	d106      	bne.n	8013c1a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	2200      	movs	r2, #0
 8013c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8013c14:	6878      	ldr	r0, [r7, #4]
 8013c16:	f7f3 f87d 	bl	8006d14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	2202      	movs	r2, #2
 8013c1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	681a      	ldr	r2, [r3, #0]
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	3304      	adds	r3, #4
 8013c2a:	4619      	mov	r1, r3
 8013c2c:	4610      	mov	r0, r2
 8013c2e:	f000 fae3 	bl	80141f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	2201      	movs	r2, #1
 8013c36:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	2201      	movs	r2, #1
 8013c3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	2201      	movs	r2, #1
 8013c46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	2201      	movs	r2, #1
 8013c4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	2201      	movs	r2, #1
 8013c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	2201      	movs	r2, #1
 8013c5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8013c62:	687b      	ldr	r3, [r7, #4]
 8013c64:	2201      	movs	r2, #1
 8013c66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	2201      	movs	r2, #1
 8013c6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	2201      	movs	r2, #1
 8013c76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	2201      	movs	r2, #1
 8013c7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	2201      	movs	r2, #1
 8013c86:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	2201      	movs	r2, #1
 8013c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8013c92:	2300      	movs	r3, #0
}
 8013c94:	4618      	mov	r0, r3
 8013c96:	3708      	adds	r7, #8
 8013c98:	46bd      	mov	sp, r7
 8013c9a:	bd80      	pop	{r7, pc}

08013c9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8013c9c:	b480      	push	{r7}
 8013c9e:	b085      	sub	sp, #20
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8013caa:	b2db      	uxtb	r3, r3
 8013cac:	2b01      	cmp	r3, #1
 8013cae:	d001      	beq.n	8013cb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8013cb0:	2301      	movs	r3, #1
 8013cb2:	e05e      	b.n	8013d72 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	2202      	movs	r2, #2
 8013cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	681b      	ldr	r3, [r3, #0]
 8013cc0:	68da      	ldr	r2, [r3, #12]
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	681b      	ldr	r3, [r3, #0]
 8013cc6:	f042 0201 	orr.w	r2, r2, #1
 8013cca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	681b      	ldr	r3, [r3, #0]
 8013cd0:	4a2b      	ldr	r2, [pc, #172]	@ (8013d80 <HAL_TIM_Base_Start_IT+0xe4>)
 8013cd2:	4293      	cmp	r3, r2
 8013cd4:	d02c      	beq.n	8013d30 <HAL_TIM_Base_Start_IT+0x94>
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	681b      	ldr	r3, [r3, #0]
 8013cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013cde:	d027      	beq.n	8013d30 <HAL_TIM_Base_Start_IT+0x94>
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	681b      	ldr	r3, [r3, #0]
 8013ce4:	4a27      	ldr	r2, [pc, #156]	@ (8013d84 <HAL_TIM_Base_Start_IT+0xe8>)
 8013ce6:	4293      	cmp	r3, r2
 8013ce8:	d022      	beq.n	8013d30 <HAL_TIM_Base_Start_IT+0x94>
 8013cea:	687b      	ldr	r3, [r7, #4]
 8013cec:	681b      	ldr	r3, [r3, #0]
 8013cee:	4a26      	ldr	r2, [pc, #152]	@ (8013d88 <HAL_TIM_Base_Start_IT+0xec>)
 8013cf0:	4293      	cmp	r3, r2
 8013cf2:	d01d      	beq.n	8013d30 <HAL_TIM_Base_Start_IT+0x94>
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	4a24      	ldr	r2, [pc, #144]	@ (8013d8c <HAL_TIM_Base_Start_IT+0xf0>)
 8013cfa:	4293      	cmp	r3, r2
 8013cfc:	d018      	beq.n	8013d30 <HAL_TIM_Base_Start_IT+0x94>
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	4a23      	ldr	r2, [pc, #140]	@ (8013d90 <HAL_TIM_Base_Start_IT+0xf4>)
 8013d04:	4293      	cmp	r3, r2
 8013d06:	d013      	beq.n	8013d30 <HAL_TIM_Base_Start_IT+0x94>
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	4a21      	ldr	r2, [pc, #132]	@ (8013d94 <HAL_TIM_Base_Start_IT+0xf8>)
 8013d0e:	4293      	cmp	r3, r2
 8013d10:	d00e      	beq.n	8013d30 <HAL_TIM_Base_Start_IT+0x94>
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	4a20      	ldr	r2, [pc, #128]	@ (8013d98 <HAL_TIM_Base_Start_IT+0xfc>)
 8013d18:	4293      	cmp	r3, r2
 8013d1a:	d009      	beq.n	8013d30 <HAL_TIM_Base_Start_IT+0x94>
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	4a1e      	ldr	r2, [pc, #120]	@ (8013d9c <HAL_TIM_Base_Start_IT+0x100>)
 8013d22:	4293      	cmp	r3, r2
 8013d24:	d004      	beq.n	8013d30 <HAL_TIM_Base_Start_IT+0x94>
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	681b      	ldr	r3, [r3, #0]
 8013d2a:	4a1d      	ldr	r2, [pc, #116]	@ (8013da0 <HAL_TIM_Base_Start_IT+0x104>)
 8013d2c:	4293      	cmp	r3, r2
 8013d2e:	d115      	bne.n	8013d5c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	689a      	ldr	r2, [r3, #8]
 8013d36:	4b1b      	ldr	r3, [pc, #108]	@ (8013da4 <HAL_TIM_Base_Start_IT+0x108>)
 8013d38:	4013      	ands	r3, r2
 8013d3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013d3c:	68fb      	ldr	r3, [r7, #12]
 8013d3e:	2b06      	cmp	r3, #6
 8013d40:	d015      	beq.n	8013d6e <HAL_TIM_Base_Start_IT+0xd2>
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013d48:	d011      	beq.n	8013d6e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	681b      	ldr	r3, [r3, #0]
 8013d4e:	681a      	ldr	r2, [r3, #0]
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	681b      	ldr	r3, [r3, #0]
 8013d54:	f042 0201 	orr.w	r2, r2, #1
 8013d58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013d5a:	e008      	b.n	8013d6e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8013d5c:	687b      	ldr	r3, [r7, #4]
 8013d5e:	681b      	ldr	r3, [r3, #0]
 8013d60:	681a      	ldr	r2, [r3, #0]
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	f042 0201 	orr.w	r2, r2, #1
 8013d6a:	601a      	str	r2, [r3, #0]
 8013d6c:	e000      	b.n	8013d70 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013d6e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8013d70:	2300      	movs	r3, #0
}
 8013d72:	4618      	mov	r0, r3
 8013d74:	3714      	adds	r7, #20
 8013d76:	46bd      	mov	sp, r7
 8013d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d7c:	4770      	bx	lr
 8013d7e:	bf00      	nop
 8013d80:	40010000 	.word	0x40010000
 8013d84:	40000400 	.word	0x40000400
 8013d88:	40000800 	.word	0x40000800
 8013d8c:	40000c00 	.word	0x40000c00
 8013d90:	40010400 	.word	0x40010400
 8013d94:	40001800 	.word	0x40001800
 8013d98:	40014000 	.word	0x40014000
 8013d9c:	4000e000 	.word	0x4000e000
 8013da0:	4000e400 	.word	0x4000e400
 8013da4:	00010007 	.word	0x00010007

08013da8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8013da8:	b580      	push	{r7, lr}
 8013daa:	b084      	sub	sp, #16
 8013dac:	af00      	add	r7, sp, #0
 8013dae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	68db      	ldr	r3, [r3, #12]
 8013db6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	681b      	ldr	r3, [r3, #0]
 8013dbc:	691b      	ldr	r3, [r3, #16]
 8013dbe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8013dc0:	68bb      	ldr	r3, [r7, #8]
 8013dc2:	f003 0302 	and.w	r3, r3, #2
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	d020      	beq.n	8013e0c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8013dca:	68fb      	ldr	r3, [r7, #12]
 8013dcc:	f003 0302 	and.w	r3, r3, #2
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d01b      	beq.n	8013e0c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	681b      	ldr	r3, [r3, #0]
 8013dd8:	f06f 0202 	mvn.w	r2, #2
 8013ddc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	2201      	movs	r2, #1
 8013de2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	681b      	ldr	r3, [r3, #0]
 8013de8:	699b      	ldr	r3, [r3, #24]
 8013dea:	f003 0303 	and.w	r3, r3, #3
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d003      	beq.n	8013dfa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8013df2:	6878      	ldr	r0, [r7, #4]
 8013df4:	f000 f9e2 	bl	80141bc <HAL_TIM_IC_CaptureCallback>
 8013df8:	e005      	b.n	8013e06 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8013dfa:	6878      	ldr	r0, [r7, #4]
 8013dfc:	f000 f9d4 	bl	80141a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013e00:	6878      	ldr	r0, [r7, #4]
 8013e02:	f000 f9e5 	bl	80141d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	2200      	movs	r2, #0
 8013e0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8013e0c:	68bb      	ldr	r3, [r7, #8]
 8013e0e:	f003 0304 	and.w	r3, r3, #4
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	d020      	beq.n	8013e58 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	f003 0304 	and.w	r3, r3, #4
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	d01b      	beq.n	8013e58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	681b      	ldr	r3, [r3, #0]
 8013e24:	f06f 0204 	mvn.w	r2, #4
 8013e28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	2202      	movs	r2, #2
 8013e2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8013e30:	687b      	ldr	r3, [r7, #4]
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	699b      	ldr	r3, [r3, #24]
 8013e36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d003      	beq.n	8013e46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013e3e:	6878      	ldr	r0, [r7, #4]
 8013e40:	f000 f9bc 	bl	80141bc <HAL_TIM_IC_CaptureCallback>
 8013e44:	e005      	b.n	8013e52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013e46:	6878      	ldr	r0, [r7, #4]
 8013e48:	f000 f9ae 	bl	80141a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013e4c:	6878      	ldr	r0, [r7, #4]
 8013e4e:	f000 f9bf 	bl	80141d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	2200      	movs	r2, #0
 8013e56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8013e58:	68bb      	ldr	r3, [r7, #8]
 8013e5a:	f003 0308 	and.w	r3, r3, #8
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	d020      	beq.n	8013ea4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8013e62:	68fb      	ldr	r3, [r7, #12]
 8013e64:	f003 0308 	and.w	r3, r3, #8
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d01b      	beq.n	8013ea4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	f06f 0208 	mvn.w	r2, #8
 8013e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	2204      	movs	r2, #4
 8013e7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	681b      	ldr	r3, [r3, #0]
 8013e80:	69db      	ldr	r3, [r3, #28]
 8013e82:	f003 0303 	and.w	r3, r3, #3
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	d003      	beq.n	8013e92 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013e8a:	6878      	ldr	r0, [r7, #4]
 8013e8c:	f000 f996 	bl	80141bc <HAL_TIM_IC_CaptureCallback>
 8013e90:	e005      	b.n	8013e9e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013e92:	6878      	ldr	r0, [r7, #4]
 8013e94:	f000 f988 	bl	80141a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013e98:	6878      	ldr	r0, [r7, #4]
 8013e9a:	f000 f999 	bl	80141d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	2200      	movs	r2, #0
 8013ea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8013ea4:	68bb      	ldr	r3, [r7, #8]
 8013ea6:	f003 0310 	and.w	r3, r3, #16
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	d020      	beq.n	8013ef0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8013eae:	68fb      	ldr	r3, [r7, #12]
 8013eb0:	f003 0310 	and.w	r3, r3, #16
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d01b      	beq.n	8013ef0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	681b      	ldr	r3, [r3, #0]
 8013ebc:	f06f 0210 	mvn.w	r2, #16
 8013ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	2208      	movs	r2, #8
 8013ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	681b      	ldr	r3, [r3, #0]
 8013ecc:	69db      	ldr	r3, [r3, #28]
 8013ece:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	d003      	beq.n	8013ede <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013ed6:	6878      	ldr	r0, [r7, #4]
 8013ed8:	f000 f970 	bl	80141bc <HAL_TIM_IC_CaptureCallback>
 8013edc:	e005      	b.n	8013eea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013ede:	6878      	ldr	r0, [r7, #4]
 8013ee0:	f000 f962 	bl	80141a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013ee4:	6878      	ldr	r0, [r7, #4]
 8013ee6:	f000 f973 	bl	80141d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	2200      	movs	r2, #0
 8013eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8013ef0:	68bb      	ldr	r3, [r7, #8]
 8013ef2:	f003 0301 	and.w	r3, r3, #1
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d00c      	beq.n	8013f14 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8013efa:	68fb      	ldr	r3, [r7, #12]
 8013efc:	f003 0301 	and.w	r3, r3, #1
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	d007      	beq.n	8013f14 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	681b      	ldr	r3, [r3, #0]
 8013f08:	f06f 0201 	mvn.w	r2, #1
 8013f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8013f0e:	6878      	ldr	r0, [r7, #4]
 8013f10:	f7f2 fc4e 	bl	80067b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8013f14:	68bb      	ldr	r3, [r7, #8]
 8013f16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	d104      	bne.n	8013f28 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8013f1e:	68bb      	ldr	r3, [r7, #8]
 8013f20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d00c      	beq.n	8013f42 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8013f28:	68fb      	ldr	r3, [r7, #12]
 8013f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d007      	beq.n	8013f42 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	681b      	ldr	r3, [r3, #0]
 8013f36:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8013f3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8013f3c:	6878      	ldr	r0, [r7, #4]
 8013f3e:	f000 fb4b 	bl	80145d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8013f42:	68bb      	ldr	r3, [r7, #8]
 8013f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d00c      	beq.n	8013f66 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8013f4c:	68fb      	ldr	r3, [r7, #12]
 8013f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d007      	beq.n	8013f66 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8013f56:	687b      	ldr	r3, [r7, #4]
 8013f58:	681b      	ldr	r3, [r3, #0]
 8013f5a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8013f5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8013f60:	6878      	ldr	r0, [r7, #4]
 8013f62:	f000 fb43 	bl	80145ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8013f66:	68bb      	ldr	r3, [r7, #8]
 8013f68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d00c      	beq.n	8013f8a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8013f70:	68fb      	ldr	r3, [r7, #12]
 8013f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	d007      	beq.n	8013f8a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	681b      	ldr	r3, [r3, #0]
 8013f7e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8013f82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8013f84:	6878      	ldr	r0, [r7, #4]
 8013f86:	f000 f92d 	bl	80141e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8013f8a:	68bb      	ldr	r3, [r7, #8]
 8013f8c:	f003 0320 	and.w	r3, r3, #32
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	d00c      	beq.n	8013fae <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8013f94:	68fb      	ldr	r3, [r7, #12]
 8013f96:	f003 0320 	and.w	r3, r3, #32
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d007      	beq.n	8013fae <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	681b      	ldr	r3, [r3, #0]
 8013fa2:	f06f 0220 	mvn.w	r2, #32
 8013fa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8013fa8:	6878      	ldr	r0, [r7, #4]
 8013faa:	f000 fb0b 	bl	80145c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8013fae:	bf00      	nop
 8013fb0:	3710      	adds	r7, #16
 8013fb2:	46bd      	mov	sp, r7
 8013fb4:	bd80      	pop	{r7, pc}
	...

08013fb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8013fb8:	b580      	push	{r7, lr}
 8013fba:	b084      	sub	sp, #16
 8013fbc:	af00      	add	r7, sp, #0
 8013fbe:	6078      	str	r0, [r7, #4]
 8013fc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8013fc2:	2300      	movs	r3, #0
 8013fc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013fcc:	2b01      	cmp	r3, #1
 8013fce:	d101      	bne.n	8013fd4 <HAL_TIM_ConfigClockSource+0x1c>
 8013fd0:	2302      	movs	r3, #2
 8013fd2:	e0dc      	b.n	801418e <HAL_TIM_ConfigClockSource+0x1d6>
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	2201      	movs	r2, #1
 8013fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	2202      	movs	r2, #2
 8013fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	681b      	ldr	r3, [r3, #0]
 8013fe8:	689b      	ldr	r3, [r3, #8]
 8013fea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8013fec:	68ba      	ldr	r2, [r7, #8]
 8013fee:	4b6a      	ldr	r3, [pc, #424]	@ (8014198 <HAL_TIM_ConfigClockSource+0x1e0>)
 8013ff0:	4013      	ands	r3, r2
 8013ff2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013ff4:	68bb      	ldr	r3, [r7, #8]
 8013ff6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8013ffa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	681b      	ldr	r3, [r3, #0]
 8014000:	68ba      	ldr	r2, [r7, #8]
 8014002:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8014004:	683b      	ldr	r3, [r7, #0]
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	4a64      	ldr	r2, [pc, #400]	@ (801419c <HAL_TIM_ConfigClockSource+0x1e4>)
 801400a:	4293      	cmp	r3, r2
 801400c:	f000 80a9 	beq.w	8014162 <HAL_TIM_ConfigClockSource+0x1aa>
 8014010:	4a62      	ldr	r2, [pc, #392]	@ (801419c <HAL_TIM_ConfigClockSource+0x1e4>)
 8014012:	4293      	cmp	r3, r2
 8014014:	f200 80ae 	bhi.w	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 8014018:	4a61      	ldr	r2, [pc, #388]	@ (80141a0 <HAL_TIM_ConfigClockSource+0x1e8>)
 801401a:	4293      	cmp	r3, r2
 801401c:	f000 80a1 	beq.w	8014162 <HAL_TIM_ConfigClockSource+0x1aa>
 8014020:	4a5f      	ldr	r2, [pc, #380]	@ (80141a0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8014022:	4293      	cmp	r3, r2
 8014024:	f200 80a6 	bhi.w	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 8014028:	4a5e      	ldr	r2, [pc, #376]	@ (80141a4 <HAL_TIM_ConfigClockSource+0x1ec>)
 801402a:	4293      	cmp	r3, r2
 801402c:	f000 8099 	beq.w	8014162 <HAL_TIM_ConfigClockSource+0x1aa>
 8014030:	4a5c      	ldr	r2, [pc, #368]	@ (80141a4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8014032:	4293      	cmp	r3, r2
 8014034:	f200 809e 	bhi.w	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 8014038:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801403c:	f000 8091 	beq.w	8014162 <HAL_TIM_ConfigClockSource+0x1aa>
 8014040:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8014044:	f200 8096 	bhi.w	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 8014048:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801404c:	f000 8089 	beq.w	8014162 <HAL_TIM_ConfigClockSource+0x1aa>
 8014050:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014054:	f200 808e 	bhi.w	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 8014058:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801405c:	d03e      	beq.n	80140dc <HAL_TIM_ConfigClockSource+0x124>
 801405e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014062:	f200 8087 	bhi.w	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 8014066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801406a:	f000 8086 	beq.w	801417a <HAL_TIM_ConfigClockSource+0x1c2>
 801406e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014072:	d87f      	bhi.n	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 8014074:	2b70      	cmp	r3, #112	@ 0x70
 8014076:	d01a      	beq.n	80140ae <HAL_TIM_ConfigClockSource+0xf6>
 8014078:	2b70      	cmp	r3, #112	@ 0x70
 801407a:	d87b      	bhi.n	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 801407c:	2b60      	cmp	r3, #96	@ 0x60
 801407e:	d050      	beq.n	8014122 <HAL_TIM_ConfigClockSource+0x16a>
 8014080:	2b60      	cmp	r3, #96	@ 0x60
 8014082:	d877      	bhi.n	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 8014084:	2b50      	cmp	r3, #80	@ 0x50
 8014086:	d03c      	beq.n	8014102 <HAL_TIM_ConfigClockSource+0x14a>
 8014088:	2b50      	cmp	r3, #80	@ 0x50
 801408a:	d873      	bhi.n	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 801408c:	2b40      	cmp	r3, #64	@ 0x40
 801408e:	d058      	beq.n	8014142 <HAL_TIM_ConfigClockSource+0x18a>
 8014090:	2b40      	cmp	r3, #64	@ 0x40
 8014092:	d86f      	bhi.n	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 8014094:	2b30      	cmp	r3, #48	@ 0x30
 8014096:	d064      	beq.n	8014162 <HAL_TIM_ConfigClockSource+0x1aa>
 8014098:	2b30      	cmp	r3, #48	@ 0x30
 801409a:	d86b      	bhi.n	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 801409c:	2b20      	cmp	r3, #32
 801409e:	d060      	beq.n	8014162 <HAL_TIM_ConfigClockSource+0x1aa>
 80140a0:	2b20      	cmp	r3, #32
 80140a2:	d867      	bhi.n	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d05c      	beq.n	8014162 <HAL_TIM_ConfigClockSource+0x1aa>
 80140a8:	2b10      	cmp	r3, #16
 80140aa:	d05a      	beq.n	8014162 <HAL_TIM_ConfigClockSource+0x1aa>
 80140ac:	e062      	b.n	8014174 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80140b2:	683b      	ldr	r3, [r7, #0]
 80140b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80140b6:	683b      	ldr	r3, [r7, #0]
 80140b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80140ba:	683b      	ldr	r3, [r7, #0]
 80140bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80140be:	f000 f9c5 	bl	801444c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	689b      	ldr	r3, [r3, #8]
 80140c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80140ca:	68bb      	ldr	r3, [r7, #8]
 80140cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80140d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	681b      	ldr	r3, [r3, #0]
 80140d6:	68ba      	ldr	r2, [r7, #8]
 80140d8:	609a      	str	r2, [r3, #8]
      break;
 80140da:	e04f      	b.n	801417c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80140e0:	683b      	ldr	r3, [r7, #0]
 80140e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80140e4:	683b      	ldr	r3, [r7, #0]
 80140e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80140e8:	683b      	ldr	r3, [r7, #0]
 80140ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80140ec:	f000 f9ae 	bl	801444c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	681b      	ldr	r3, [r3, #0]
 80140f4:	689a      	ldr	r2, [r3, #8]
 80140f6:	687b      	ldr	r3, [r7, #4]
 80140f8:	681b      	ldr	r3, [r3, #0]
 80140fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80140fe:	609a      	str	r2, [r3, #8]
      break;
 8014100:	e03c      	b.n	801417c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8014106:	683b      	ldr	r3, [r7, #0]
 8014108:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801410a:	683b      	ldr	r3, [r7, #0]
 801410c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801410e:	461a      	mov	r2, r3
 8014110:	f000 f91e 	bl	8014350 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	681b      	ldr	r3, [r3, #0]
 8014118:	2150      	movs	r1, #80	@ 0x50
 801411a:	4618      	mov	r0, r3
 801411c:	f000 f978 	bl	8014410 <TIM_ITRx_SetConfig>
      break;
 8014120:	e02c      	b.n	801417c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8014126:	683b      	ldr	r3, [r7, #0]
 8014128:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801412a:	683b      	ldr	r3, [r7, #0]
 801412c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801412e:	461a      	mov	r2, r3
 8014130:	f000 f93d 	bl	80143ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	2160      	movs	r1, #96	@ 0x60
 801413a:	4618      	mov	r0, r3
 801413c:	f000 f968 	bl	8014410 <TIM_ITRx_SetConfig>
      break;
 8014140:	e01c      	b.n	801417c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8014142:	687b      	ldr	r3, [r7, #4]
 8014144:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8014146:	683b      	ldr	r3, [r7, #0]
 8014148:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801414a:	683b      	ldr	r3, [r7, #0]
 801414c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801414e:	461a      	mov	r2, r3
 8014150:	f000 f8fe 	bl	8014350 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8014154:	687b      	ldr	r3, [r7, #4]
 8014156:	681b      	ldr	r3, [r3, #0]
 8014158:	2140      	movs	r1, #64	@ 0x40
 801415a:	4618      	mov	r0, r3
 801415c:	f000 f958 	bl	8014410 <TIM_ITRx_SetConfig>
      break;
 8014160:	e00c      	b.n	801417c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	681a      	ldr	r2, [r3, #0]
 8014166:	683b      	ldr	r3, [r7, #0]
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	4619      	mov	r1, r3
 801416c:	4610      	mov	r0, r2
 801416e:	f000 f94f 	bl	8014410 <TIM_ITRx_SetConfig>
      break;
 8014172:	e003      	b.n	801417c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8014174:	2301      	movs	r3, #1
 8014176:	73fb      	strb	r3, [r7, #15]
      break;
 8014178:	e000      	b.n	801417c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 801417a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	2201      	movs	r2, #1
 8014180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	2200      	movs	r2, #0
 8014188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801418c:	7bfb      	ldrb	r3, [r7, #15]
}
 801418e:	4618      	mov	r0, r3
 8014190:	3710      	adds	r7, #16
 8014192:	46bd      	mov	sp, r7
 8014194:	bd80      	pop	{r7, pc}
 8014196:	bf00      	nop
 8014198:	ffceff88 	.word	0xffceff88
 801419c:	00100040 	.word	0x00100040
 80141a0:	00100030 	.word	0x00100030
 80141a4:	00100020 	.word	0x00100020

080141a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80141a8:	b480      	push	{r7}
 80141aa:	b083      	sub	sp, #12
 80141ac:	af00      	add	r7, sp, #0
 80141ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80141b0:	bf00      	nop
 80141b2:	370c      	adds	r7, #12
 80141b4:	46bd      	mov	sp, r7
 80141b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ba:	4770      	bx	lr

080141bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80141bc:	b480      	push	{r7}
 80141be:	b083      	sub	sp, #12
 80141c0:	af00      	add	r7, sp, #0
 80141c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80141c4:	bf00      	nop
 80141c6:	370c      	adds	r7, #12
 80141c8:	46bd      	mov	sp, r7
 80141ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ce:	4770      	bx	lr

080141d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80141d0:	b480      	push	{r7}
 80141d2:	b083      	sub	sp, #12
 80141d4:	af00      	add	r7, sp, #0
 80141d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80141d8:	bf00      	nop
 80141da:	370c      	adds	r7, #12
 80141dc:	46bd      	mov	sp, r7
 80141de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141e2:	4770      	bx	lr

080141e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80141e4:	b480      	push	{r7}
 80141e6:	b083      	sub	sp, #12
 80141e8:	af00      	add	r7, sp, #0
 80141ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80141ec:	bf00      	nop
 80141ee:	370c      	adds	r7, #12
 80141f0:	46bd      	mov	sp, r7
 80141f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141f6:	4770      	bx	lr

080141f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80141f8:	b480      	push	{r7}
 80141fa:	b085      	sub	sp, #20
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	6078      	str	r0, [r7, #4]
 8014200:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	681b      	ldr	r3, [r3, #0]
 8014206:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	4a47      	ldr	r2, [pc, #284]	@ (8014328 <TIM_Base_SetConfig+0x130>)
 801420c:	4293      	cmp	r3, r2
 801420e:	d013      	beq.n	8014238 <TIM_Base_SetConfig+0x40>
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014216:	d00f      	beq.n	8014238 <TIM_Base_SetConfig+0x40>
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	4a44      	ldr	r2, [pc, #272]	@ (801432c <TIM_Base_SetConfig+0x134>)
 801421c:	4293      	cmp	r3, r2
 801421e:	d00b      	beq.n	8014238 <TIM_Base_SetConfig+0x40>
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	4a43      	ldr	r2, [pc, #268]	@ (8014330 <TIM_Base_SetConfig+0x138>)
 8014224:	4293      	cmp	r3, r2
 8014226:	d007      	beq.n	8014238 <TIM_Base_SetConfig+0x40>
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	4a42      	ldr	r2, [pc, #264]	@ (8014334 <TIM_Base_SetConfig+0x13c>)
 801422c:	4293      	cmp	r3, r2
 801422e:	d003      	beq.n	8014238 <TIM_Base_SetConfig+0x40>
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	4a41      	ldr	r2, [pc, #260]	@ (8014338 <TIM_Base_SetConfig+0x140>)
 8014234:	4293      	cmp	r3, r2
 8014236:	d108      	bne.n	801424a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801423e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8014240:	683b      	ldr	r3, [r7, #0]
 8014242:	685b      	ldr	r3, [r3, #4]
 8014244:	68fa      	ldr	r2, [r7, #12]
 8014246:	4313      	orrs	r3, r2
 8014248:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	4a36      	ldr	r2, [pc, #216]	@ (8014328 <TIM_Base_SetConfig+0x130>)
 801424e:	4293      	cmp	r3, r2
 8014250:	d027      	beq.n	80142a2 <TIM_Base_SetConfig+0xaa>
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014258:	d023      	beq.n	80142a2 <TIM_Base_SetConfig+0xaa>
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	4a33      	ldr	r2, [pc, #204]	@ (801432c <TIM_Base_SetConfig+0x134>)
 801425e:	4293      	cmp	r3, r2
 8014260:	d01f      	beq.n	80142a2 <TIM_Base_SetConfig+0xaa>
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	4a32      	ldr	r2, [pc, #200]	@ (8014330 <TIM_Base_SetConfig+0x138>)
 8014266:	4293      	cmp	r3, r2
 8014268:	d01b      	beq.n	80142a2 <TIM_Base_SetConfig+0xaa>
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	4a31      	ldr	r2, [pc, #196]	@ (8014334 <TIM_Base_SetConfig+0x13c>)
 801426e:	4293      	cmp	r3, r2
 8014270:	d017      	beq.n	80142a2 <TIM_Base_SetConfig+0xaa>
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	4a30      	ldr	r2, [pc, #192]	@ (8014338 <TIM_Base_SetConfig+0x140>)
 8014276:	4293      	cmp	r3, r2
 8014278:	d013      	beq.n	80142a2 <TIM_Base_SetConfig+0xaa>
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	4a2f      	ldr	r2, [pc, #188]	@ (801433c <TIM_Base_SetConfig+0x144>)
 801427e:	4293      	cmp	r3, r2
 8014280:	d00f      	beq.n	80142a2 <TIM_Base_SetConfig+0xaa>
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	4a2e      	ldr	r2, [pc, #184]	@ (8014340 <TIM_Base_SetConfig+0x148>)
 8014286:	4293      	cmp	r3, r2
 8014288:	d00b      	beq.n	80142a2 <TIM_Base_SetConfig+0xaa>
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	4a2d      	ldr	r2, [pc, #180]	@ (8014344 <TIM_Base_SetConfig+0x14c>)
 801428e:	4293      	cmp	r3, r2
 8014290:	d007      	beq.n	80142a2 <TIM_Base_SetConfig+0xaa>
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	4a2c      	ldr	r2, [pc, #176]	@ (8014348 <TIM_Base_SetConfig+0x150>)
 8014296:	4293      	cmp	r3, r2
 8014298:	d003      	beq.n	80142a2 <TIM_Base_SetConfig+0xaa>
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	4a2b      	ldr	r2, [pc, #172]	@ (801434c <TIM_Base_SetConfig+0x154>)
 801429e:	4293      	cmp	r3, r2
 80142a0:	d108      	bne.n	80142b4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80142a2:	68fb      	ldr	r3, [r7, #12]
 80142a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80142a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80142aa:	683b      	ldr	r3, [r7, #0]
 80142ac:	68db      	ldr	r3, [r3, #12]
 80142ae:	68fa      	ldr	r2, [r7, #12]
 80142b0:	4313      	orrs	r3, r2
 80142b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80142b4:	68fb      	ldr	r3, [r7, #12]
 80142b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80142ba:	683b      	ldr	r3, [r7, #0]
 80142bc:	695b      	ldr	r3, [r3, #20]
 80142be:	4313      	orrs	r3, r2
 80142c0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80142c2:	683b      	ldr	r3, [r7, #0]
 80142c4:	689a      	ldr	r2, [r3, #8]
 80142c6:	687b      	ldr	r3, [r7, #4]
 80142c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80142ca:	683b      	ldr	r3, [r7, #0]
 80142cc:	681a      	ldr	r2, [r3, #0]
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	4a14      	ldr	r2, [pc, #80]	@ (8014328 <TIM_Base_SetConfig+0x130>)
 80142d6:	4293      	cmp	r3, r2
 80142d8:	d00f      	beq.n	80142fa <TIM_Base_SetConfig+0x102>
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	4a16      	ldr	r2, [pc, #88]	@ (8014338 <TIM_Base_SetConfig+0x140>)
 80142de:	4293      	cmp	r3, r2
 80142e0:	d00b      	beq.n	80142fa <TIM_Base_SetConfig+0x102>
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	4a15      	ldr	r2, [pc, #84]	@ (801433c <TIM_Base_SetConfig+0x144>)
 80142e6:	4293      	cmp	r3, r2
 80142e8:	d007      	beq.n	80142fa <TIM_Base_SetConfig+0x102>
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	4a14      	ldr	r2, [pc, #80]	@ (8014340 <TIM_Base_SetConfig+0x148>)
 80142ee:	4293      	cmp	r3, r2
 80142f0:	d003      	beq.n	80142fa <TIM_Base_SetConfig+0x102>
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	4a13      	ldr	r2, [pc, #76]	@ (8014344 <TIM_Base_SetConfig+0x14c>)
 80142f6:	4293      	cmp	r3, r2
 80142f8:	d103      	bne.n	8014302 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80142fa:	683b      	ldr	r3, [r7, #0]
 80142fc:	691a      	ldr	r2, [r3, #16]
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8014302:	687b      	ldr	r3, [r7, #4]
 8014304:	681b      	ldr	r3, [r3, #0]
 8014306:	f043 0204 	orr.w	r2, r3, #4
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	2201      	movs	r2, #1
 8014312:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	68fa      	ldr	r2, [r7, #12]
 8014318:	601a      	str	r2, [r3, #0]
}
 801431a:	bf00      	nop
 801431c:	3714      	adds	r7, #20
 801431e:	46bd      	mov	sp, r7
 8014320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014324:	4770      	bx	lr
 8014326:	bf00      	nop
 8014328:	40010000 	.word	0x40010000
 801432c:	40000400 	.word	0x40000400
 8014330:	40000800 	.word	0x40000800
 8014334:	40000c00 	.word	0x40000c00
 8014338:	40010400 	.word	0x40010400
 801433c:	40014000 	.word	0x40014000
 8014340:	40014400 	.word	0x40014400
 8014344:	40014800 	.word	0x40014800
 8014348:	4000e000 	.word	0x4000e000
 801434c:	4000e400 	.word	0x4000e400

08014350 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8014350:	b480      	push	{r7}
 8014352:	b087      	sub	sp, #28
 8014354:	af00      	add	r7, sp, #0
 8014356:	60f8      	str	r0, [r7, #12]
 8014358:	60b9      	str	r1, [r7, #8]
 801435a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	6a1b      	ldr	r3, [r3, #32]
 8014360:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8014362:	68fb      	ldr	r3, [r7, #12]
 8014364:	6a1b      	ldr	r3, [r3, #32]
 8014366:	f023 0201 	bic.w	r2, r3, #1
 801436a:	68fb      	ldr	r3, [r7, #12]
 801436c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801436e:	68fb      	ldr	r3, [r7, #12]
 8014370:	699b      	ldr	r3, [r3, #24]
 8014372:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8014374:	693b      	ldr	r3, [r7, #16]
 8014376:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801437a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	011b      	lsls	r3, r3, #4
 8014380:	693a      	ldr	r2, [r7, #16]
 8014382:	4313      	orrs	r3, r2
 8014384:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8014386:	697b      	ldr	r3, [r7, #20]
 8014388:	f023 030a 	bic.w	r3, r3, #10
 801438c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801438e:	697a      	ldr	r2, [r7, #20]
 8014390:	68bb      	ldr	r3, [r7, #8]
 8014392:	4313      	orrs	r3, r2
 8014394:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8014396:	68fb      	ldr	r3, [r7, #12]
 8014398:	693a      	ldr	r2, [r7, #16]
 801439a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801439c:	68fb      	ldr	r3, [r7, #12]
 801439e:	697a      	ldr	r2, [r7, #20]
 80143a0:	621a      	str	r2, [r3, #32]
}
 80143a2:	bf00      	nop
 80143a4:	371c      	adds	r7, #28
 80143a6:	46bd      	mov	sp, r7
 80143a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143ac:	4770      	bx	lr

080143ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80143ae:	b480      	push	{r7}
 80143b0:	b087      	sub	sp, #28
 80143b2:	af00      	add	r7, sp, #0
 80143b4:	60f8      	str	r0, [r7, #12]
 80143b6:	60b9      	str	r1, [r7, #8]
 80143b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80143ba:	68fb      	ldr	r3, [r7, #12]
 80143bc:	6a1b      	ldr	r3, [r3, #32]
 80143be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80143c0:	68fb      	ldr	r3, [r7, #12]
 80143c2:	6a1b      	ldr	r3, [r3, #32]
 80143c4:	f023 0210 	bic.w	r2, r3, #16
 80143c8:	68fb      	ldr	r3, [r7, #12]
 80143ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80143cc:	68fb      	ldr	r3, [r7, #12]
 80143ce:	699b      	ldr	r3, [r3, #24]
 80143d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80143d2:	693b      	ldr	r3, [r7, #16]
 80143d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80143d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	031b      	lsls	r3, r3, #12
 80143de:	693a      	ldr	r2, [r7, #16]
 80143e0:	4313      	orrs	r3, r2
 80143e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80143e4:	697b      	ldr	r3, [r7, #20]
 80143e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80143ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80143ec:	68bb      	ldr	r3, [r7, #8]
 80143ee:	011b      	lsls	r3, r3, #4
 80143f0:	697a      	ldr	r2, [r7, #20]
 80143f2:	4313      	orrs	r3, r2
 80143f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80143f6:	68fb      	ldr	r3, [r7, #12]
 80143f8:	693a      	ldr	r2, [r7, #16]
 80143fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80143fc:	68fb      	ldr	r3, [r7, #12]
 80143fe:	697a      	ldr	r2, [r7, #20]
 8014400:	621a      	str	r2, [r3, #32]
}
 8014402:	bf00      	nop
 8014404:	371c      	adds	r7, #28
 8014406:	46bd      	mov	sp, r7
 8014408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801440c:	4770      	bx	lr
	...

08014410 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8014410:	b480      	push	{r7}
 8014412:	b085      	sub	sp, #20
 8014414:	af00      	add	r7, sp, #0
 8014416:	6078      	str	r0, [r7, #4]
 8014418:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801441a:	687b      	ldr	r3, [r7, #4]
 801441c:	689b      	ldr	r3, [r3, #8]
 801441e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8014420:	68fa      	ldr	r2, [r7, #12]
 8014422:	4b09      	ldr	r3, [pc, #36]	@ (8014448 <TIM_ITRx_SetConfig+0x38>)
 8014424:	4013      	ands	r3, r2
 8014426:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8014428:	683a      	ldr	r2, [r7, #0]
 801442a:	68fb      	ldr	r3, [r7, #12]
 801442c:	4313      	orrs	r3, r2
 801442e:	f043 0307 	orr.w	r3, r3, #7
 8014432:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	68fa      	ldr	r2, [r7, #12]
 8014438:	609a      	str	r2, [r3, #8]
}
 801443a:	bf00      	nop
 801443c:	3714      	adds	r7, #20
 801443e:	46bd      	mov	sp, r7
 8014440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014444:	4770      	bx	lr
 8014446:	bf00      	nop
 8014448:	ffcfff8f 	.word	0xffcfff8f

0801444c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801444c:	b480      	push	{r7}
 801444e:	b087      	sub	sp, #28
 8014450:	af00      	add	r7, sp, #0
 8014452:	60f8      	str	r0, [r7, #12]
 8014454:	60b9      	str	r1, [r7, #8]
 8014456:	607a      	str	r2, [r7, #4]
 8014458:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801445a:	68fb      	ldr	r3, [r7, #12]
 801445c:	689b      	ldr	r3, [r3, #8]
 801445e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8014460:	697b      	ldr	r3, [r7, #20]
 8014462:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8014466:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8014468:	683b      	ldr	r3, [r7, #0]
 801446a:	021a      	lsls	r2, r3, #8
 801446c:	687b      	ldr	r3, [r7, #4]
 801446e:	431a      	orrs	r2, r3
 8014470:	68bb      	ldr	r3, [r7, #8]
 8014472:	4313      	orrs	r3, r2
 8014474:	697a      	ldr	r2, [r7, #20]
 8014476:	4313      	orrs	r3, r2
 8014478:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	697a      	ldr	r2, [r7, #20]
 801447e:	609a      	str	r2, [r3, #8]
}
 8014480:	bf00      	nop
 8014482:	371c      	adds	r7, #28
 8014484:	46bd      	mov	sp, r7
 8014486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801448a:	4770      	bx	lr

0801448c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801448c:	b480      	push	{r7}
 801448e:	b085      	sub	sp, #20
 8014490:	af00      	add	r7, sp, #0
 8014492:	6078      	str	r0, [r7, #4]
 8014494:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801449c:	2b01      	cmp	r3, #1
 801449e:	d101      	bne.n	80144a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80144a0:	2302      	movs	r3, #2
 80144a2:	e077      	b.n	8014594 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	2201      	movs	r2, #1
 80144a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	2202      	movs	r2, #2
 80144b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	681b      	ldr	r3, [r3, #0]
 80144b8:	685b      	ldr	r3, [r3, #4]
 80144ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	681b      	ldr	r3, [r3, #0]
 80144c0:	689b      	ldr	r3, [r3, #8]
 80144c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	681b      	ldr	r3, [r3, #0]
 80144c8:	4a35      	ldr	r2, [pc, #212]	@ (80145a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80144ca:	4293      	cmp	r3, r2
 80144cc:	d004      	beq.n	80144d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	681b      	ldr	r3, [r3, #0]
 80144d2:	4a34      	ldr	r2, [pc, #208]	@ (80145a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80144d4:	4293      	cmp	r3, r2
 80144d6:	d108      	bne.n	80144ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80144de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80144e0:	683b      	ldr	r3, [r7, #0]
 80144e2:	685b      	ldr	r3, [r3, #4]
 80144e4:	68fa      	ldr	r2, [r7, #12]
 80144e6:	4313      	orrs	r3, r2
 80144e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80144ea:	68fb      	ldr	r3, [r7, #12]
 80144ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80144f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80144f2:	683b      	ldr	r3, [r7, #0]
 80144f4:	681b      	ldr	r3, [r3, #0]
 80144f6:	68fa      	ldr	r2, [r7, #12]
 80144f8:	4313      	orrs	r3, r2
 80144fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	681b      	ldr	r3, [r3, #0]
 8014500:	68fa      	ldr	r2, [r7, #12]
 8014502:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	681b      	ldr	r3, [r3, #0]
 8014508:	4a25      	ldr	r2, [pc, #148]	@ (80145a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801450a:	4293      	cmp	r3, r2
 801450c:	d02c      	beq.n	8014568 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	681b      	ldr	r3, [r3, #0]
 8014512:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014516:	d027      	beq.n	8014568 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	4a22      	ldr	r2, [pc, #136]	@ (80145a8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 801451e:	4293      	cmp	r3, r2
 8014520:	d022      	beq.n	8014568 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	681b      	ldr	r3, [r3, #0]
 8014526:	4a21      	ldr	r2, [pc, #132]	@ (80145ac <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8014528:	4293      	cmp	r3, r2
 801452a:	d01d      	beq.n	8014568 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	681b      	ldr	r3, [r3, #0]
 8014530:	4a1f      	ldr	r2, [pc, #124]	@ (80145b0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8014532:	4293      	cmp	r3, r2
 8014534:	d018      	beq.n	8014568 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8014536:	687b      	ldr	r3, [r7, #4]
 8014538:	681b      	ldr	r3, [r3, #0]
 801453a:	4a1a      	ldr	r2, [pc, #104]	@ (80145a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 801453c:	4293      	cmp	r3, r2
 801453e:	d013      	beq.n	8014568 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	681b      	ldr	r3, [r3, #0]
 8014544:	4a1b      	ldr	r2, [pc, #108]	@ (80145b4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8014546:	4293      	cmp	r3, r2
 8014548:	d00e      	beq.n	8014568 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	681b      	ldr	r3, [r3, #0]
 801454e:	4a1a      	ldr	r2, [pc, #104]	@ (80145b8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8014550:	4293      	cmp	r3, r2
 8014552:	d009      	beq.n	8014568 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8014554:	687b      	ldr	r3, [r7, #4]
 8014556:	681b      	ldr	r3, [r3, #0]
 8014558:	4a18      	ldr	r2, [pc, #96]	@ (80145bc <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 801455a:	4293      	cmp	r3, r2
 801455c:	d004      	beq.n	8014568 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801455e:	687b      	ldr	r3, [r7, #4]
 8014560:	681b      	ldr	r3, [r3, #0]
 8014562:	4a17      	ldr	r2, [pc, #92]	@ (80145c0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8014564:	4293      	cmp	r3, r2
 8014566:	d10c      	bne.n	8014582 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8014568:	68bb      	ldr	r3, [r7, #8]
 801456a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801456e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8014570:	683b      	ldr	r3, [r7, #0]
 8014572:	689b      	ldr	r3, [r3, #8]
 8014574:	68ba      	ldr	r2, [r7, #8]
 8014576:	4313      	orrs	r3, r2
 8014578:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	681b      	ldr	r3, [r3, #0]
 801457e:	68ba      	ldr	r2, [r7, #8]
 8014580:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	2201      	movs	r2, #1
 8014586:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	2200      	movs	r2, #0
 801458e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8014592:	2300      	movs	r3, #0
}
 8014594:	4618      	mov	r0, r3
 8014596:	3714      	adds	r7, #20
 8014598:	46bd      	mov	sp, r7
 801459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801459e:	4770      	bx	lr
 80145a0:	40010000 	.word	0x40010000
 80145a4:	40010400 	.word	0x40010400
 80145a8:	40000400 	.word	0x40000400
 80145ac:	40000800 	.word	0x40000800
 80145b0:	40000c00 	.word	0x40000c00
 80145b4:	40001800 	.word	0x40001800
 80145b8:	40014000 	.word	0x40014000
 80145bc:	4000e000 	.word	0x4000e000
 80145c0:	4000e400 	.word	0x4000e400

080145c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80145c4:	b480      	push	{r7}
 80145c6:	b083      	sub	sp, #12
 80145c8:	af00      	add	r7, sp, #0
 80145ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80145cc:	bf00      	nop
 80145ce:	370c      	adds	r7, #12
 80145d0:	46bd      	mov	sp, r7
 80145d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145d6:	4770      	bx	lr

080145d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80145d8:	b480      	push	{r7}
 80145da:	b083      	sub	sp, #12
 80145dc:	af00      	add	r7, sp, #0
 80145de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80145e0:	bf00      	nop
 80145e2:	370c      	adds	r7, #12
 80145e4:	46bd      	mov	sp, r7
 80145e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145ea:	4770      	bx	lr

080145ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80145ec:	b480      	push	{r7}
 80145ee:	b083      	sub	sp, #12
 80145f0:	af00      	add	r7, sp, #0
 80145f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80145f4:	bf00      	nop
 80145f6:	370c      	adds	r7, #12
 80145f8:	46bd      	mov	sp, r7
 80145fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145fe:	4770      	bx	lr

08014600 <__NVIC_SetPriority>:
{
 8014600:	b480      	push	{r7}
 8014602:	b083      	sub	sp, #12
 8014604:	af00      	add	r7, sp, #0
 8014606:	4603      	mov	r3, r0
 8014608:	6039      	str	r1, [r7, #0]
 801460a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 801460c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014610:	2b00      	cmp	r3, #0
 8014612:	db0a      	blt.n	801462a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8014614:	683b      	ldr	r3, [r7, #0]
 8014616:	b2da      	uxtb	r2, r3
 8014618:	490c      	ldr	r1, [pc, #48]	@ (801464c <__NVIC_SetPriority+0x4c>)
 801461a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801461e:	0112      	lsls	r2, r2, #4
 8014620:	b2d2      	uxtb	r2, r2
 8014622:	440b      	add	r3, r1
 8014624:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8014628:	e00a      	b.n	8014640 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801462a:	683b      	ldr	r3, [r7, #0]
 801462c:	b2da      	uxtb	r2, r3
 801462e:	4908      	ldr	r1, [pc, #32]	@ (8014650 <__NVIC_SetPriority+0x50>)
 8014630:	88fb      	ldrh	r3, [r7, #6]
 8014632:	f003 030f 	and.w	r3, r3, #15
 8014636:	3b04      	subs	r3, #4
 8014638:	0112      	lsls	r2, r2, #4
 801463a:	b2d2      	uxtb	r2, r2
 801463c:	440b      	add	r3, r1
 801463e:	761a      	strb	r2, [r3, #24]
}
 8014640:	bf00      	nop
 8014642:	370c      	adds	r7, #12
 8014644:	46bd      	mov	sp, r7
 8014646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801464a:	4770      	bx	lr
 801464c:	e000e100 	.word	0xe000e100
 8014650:	e000ed00 	.word	0xe000ed00

08014654 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8014654:	b580      	push	{r7, lr}
 8014656:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8014658:	4b05      	ldr	r3, [pc, #20]	@ (8014670 <SysTick_Handler+0x1c>)
 801465a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 801465c:	f001 ff3a 	bl	80164d4 <xTaskGetSchedulerState>
 8014660:	4603      	mov	r3, r0
 8014662:	2b01      	cmp	r3, #1
 8014664:	d001      	beq.n	801466a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8014666:	f002 fe2f 	bl	80172c8 <xPortSysTickHandler>
  }
}
 801466a:	bf00      	nop
 801466c:	bd80      	pop	{r7, pc}
 801466e:	bf00      	nop
 8014670:	e000e010 	.word	0xe000e010

08014674 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8014674:	b580      	push	{r7, lr}
 8014676:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8014678:	2100      	movs	r1, #0
 801467a:	f06f 0004 	mvn.w	r0, #4
 801467e:	f7ff ffbf 	bl	8014600 <__NVIC_SetPriority>
#endif
}
 8014682:	bf00      	nop
 8014684:	bd80      	pop	{r7, pc}
	...

08014688 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8014688:	b480      	push	{r7}
 801468a:	b083      	sub	sp, #12
 801468c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801468e:	f3ef 8305 	mrs	r3, IPSR
 8014692:	603b      	str	r3, [r7, #0]
  return(result);
 8014694:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014696:	2b00      	cmp	r3, #0
 8014698:	d003      	beq.n	80146a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801469a:	f06f 0305 	mvn.w	r3, #5
 801469e:	607b      	str	r3, [r7, #4]
 80146a0:	e00c      	b.n	80146bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80146a2:	4b0a      	ldr	r3, [pc, #40]	@ (80146cc <osKernelInitialize+0x44>)
 80146a4:	681b      	ldr	r3, [r3, #0]
 80146a6:	2b00      	cmp	r3, #0
 80146a8:	d105      	bne.n	80146b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80146aa:	4b08      	ldr	r3, [pc, #32]	@ (80146cc <osKernelInitialize+0x44>)
 80146ac:	2201      	movs	r2, #1
 80146ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80146b0:	2300      	movs	r3, #0
 80146b2:	607b      	str	r3, [r7, #4]
 80146b4:	e002      	b.n	80146bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80146b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80146ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80146bc:	687b      	ldr	r3, [r7, #4]
}
 80146be:	4618      	mov	r0, r3
 80146c0:	370c      	adds	r7, #12
 80146c2:	46bd      	mov	sp, r7
 80146c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146c8:	4770      	bx	lr
 80146ca:	bf00      	nop
 80146cc:	240019e4 	.word	0x240019e4

080146d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80146d0:	b580      	push	{r7, lr}
 80146d2:	b082      	sub	sp, #8
 80146d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80146d6:	f3ef 8305 	mrs	r3, IPSR
 80146da:	603b      	str	r3, [r7, #0]
  return(result);
 80146dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d003      	beq.n	80146ea <osKernelStart+0x1a>
    stat = osErrorISR;
 80146e2:	f06f 0305 	mvn.w	r3, #5
 80146e6:	607b      	str	r3, [r7, #4]
 80146e8:	e010      	b.n	801470c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80146ea:	4b0b      	ldr	r3, [pc, #44]	@ (8014718 <osKernelStart+0x48>)
 80146ec:	681b      	ldr	r3, [r3, #0]
 80146ee:	2b01      	cmp	r3, #1
 80146f0:	d109      	bne.n	8014706 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80146f2:	f7ff ffbf 	bl	8014674 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80146f6:	4b08      	ldr	r3, [pc, #32]	@ (8014718 <osKernelStart+0x48>)
 80146f8:	2202      	movs	r2, #2
 80146fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80146fc:	f001 fa86 	bl	8015c0c <vTaskStartScheduler>
      stat = osOK;
 8014700:	2300      	movs	r3, #0
 8014702:	607b      	str	r3, [r7, #4]
 8014704:	e002      	b.n	801470c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8014706:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801470a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801470c:	687b      	ldr	r3, [r7, #4]
}
 801470e:	4618      	mov	r0, r3
 8014710:	3708      	adds	r7, #8
 8014712:	46bd      	mov	sp, r7
 8014714:	bd80      	pop	{r7, pc}
 8014716:	bf00      	nop
 8014718:	240019e4 	.word	0x240019e4

0801471c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801471c:	b580      	push	{r7, lr}
 801471e:	b08e      	sub	sp, #56	@ 0x38
 8014720:	af04      	add	r7, sp, #16
 8014722:	60f8      	str	r0, [r7, #12]
 8014724:	60b9      	str	r1, [r7, #8]
 8014726:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8014728:	2300      	movs	r3, #0
 801472a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801472c:	f3ef 8305 	mrs	r3, IPSR
 8014730:	617b      	str	r3, [r7, #20]
  return(result);
 8014732:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8014734:	2b00      	cmp	r3, #0
 8014736:	d17e      	bne.n	8014836 <osThreadNew+0x11a>
 8014738:	68fb      	ldr	r3, [r7, #12]
 801473a:	2b00      	cmp	r3, #0
 801473c:	d07b      	beq.n	8014836 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 801473e:	2380      	movs	r3, #128	@ 0x80
 8014740:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8014742:	2318      	movs	r3, #24
 8014744:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8014746:	2300      	movs	r3, #0
 8014748:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801474a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801474e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8014750:	687b      	ldr	r3, [r7, #4]
 8014752:	2b00      	cmp	r3, #0
 8014754:	d045      	beq.n	80147e2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	681b      	ldr	r3, [r3, #0]
 801475a:	2b00      	cmp	r3, #0
 801475c:	d002      	beq.n	8014764 <osThreadNew+0x48>
        name = attr->name;
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	681b      	ldr	r3, [r3, #0]
 8014762:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8014764:	687b      	ldr	r3, [r7, #4]
 8014766:	699b      	ldr	r3, [r3, #24]
 8014768:	2b00      	cmp	r3, #0
 801476a:	d002      	beq.n	8014772 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801476c:	687b      	ldr	r3, [r7, #4]
 801476e:	699b      	ldr	r3, [r3, #24]
 8014770:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8014772:	69fb      	ldr	r3, [r7, #28]
 8014774:	2b00      	cmp	r3, #0
 8014776:	d008      	beq.n	801478a <osThreadNew+0x6e>
 8014778:	69fb      	ldr	r3, [r7, #28]
 801477a:	2b38      	cmp	r3, #56	@ 0x38
 801477c:	d805      	bhi.n	801478a <osThreadNew+0x6e>
 801477e:	687b      	ldr	r3, [r7, #4]
 8014780:	685b      	ldr	r3, [r3, #4]
 8014782:	f003 0301 	and.w	r3, r3, #1
 8014786:	2b00      	cmp	r3, #0
 8014788:	d001      	beq.n	801478e <osThreadNew+0x72>
        return (NULL);
 801478a:	2300      	movs	r3, #0
 801478c:	e054      	b.n	8014838 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	695b      	ldr	r3, [r3, #20]
 8014792:	2b00      	cmp	r3, #0
 8014794:	d003      	beq.n	801479e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	695b      	ldr	r3, [r3, #20]
 801479a:	089b      	lsrs	r3, r3, #2
 801479c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801479e:	687b      	ldr	r3, [r7, #4]
 80147a0:	689b      	ldr	r3, [r3, #8]
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d00e      	beq.n	80147c4 <osThreadNew+0xa8>
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	68db      	ldr	r3, [r3, #12]
 80147aa:	2ba7      	cmp	r3, #167	@ 0xa7
 80147ac:	d90a      	bls.n	80147c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	d006      	beq.n	80147c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80147b6:	687b      	ldr	r3, [r7, #4]
 80147b8:	695b      	ldr	r3, [r3, #20]
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d002      	beq.n	80147c4 <osThreadNew+0xa8>
        mem = 1;
 80147be:	2301      	movs	r3, #1
 80147c0:	61bb      	str	r3, [r7, #24]
 80147c2:	e010      	b.n	80147e6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80147c4:	687b      	ldr	r3, [r7, #4]
 80147c6:	689b      	ldr	r3, [r3, #8]
 80147c8:	2b00      	cmp	r3, #0
 80147ca:	d10c      	bne.n	80147e6 <osThreadNew+0xca>
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	68db      	ldr	r3, [r3, #12]
 80147d0:	2b00      	cmp	r3, #0
 80147d2:	d108      	bne.n	80147e6 <osThreadNew+0xca>
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	691b      	ldr	r3, [r3, #16]
 80147d8:	2b00      	cmp	r3, #0
 80147da:	d104      	bne.n	80147e6 <osThreadNew+0xca>
          mem = 0;
 80147dc:	2300      	movs	r3, #0
 80147de:	61bb      	str	r3, [r7, #24]
 80147e0:	e001      	b.n	80147e6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80147e2:	2300      	movs	r3, #0
 80147e4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80147e6:	69bb      	ldr	r3, [r7, #24]
 80147e8:	2b01      	cmp	r3, #1
 80147ea:	d110      	bne.n	801480e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80147ec:	687b      	ldr	r3, [r7, #4]
 80147ee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80147f0:	687a      	ldr	r2, [r7, #4]
 80147f2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80147f4:	9202      	str	r2, [sp, #8]
 80147f6:	9301      	str	r3, [sp, #4]
 80147f8:	69fb      	ldr	r3, [r7, #28]
 80147fa:	9300      	str	r3, [sp, #0]
 80147fc:	68bb      	ldr	r3, [r7, #8]
 80147fe:	6a3a      	ldr	r2, [r7, #32]
 8014800:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014802:	68f8      	ldr	r0, [r7, #12]
 8014804:	f001 f80e 	bl	8015824 <xTaskCreateStatic>
 8014808:	4603      	mov	r3, r0
 801480a:	613b      	str	r3, [r7, #16]
 801480c:	e013      	b.n	8014836 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 801480e:	69bb      	ldr	r3, [r7, #24]
 8014810:	2b00      	cmp	r3, #0
 8014812:	d110      	bne.n	8014836 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8014814:	6a3b      	ldr	r3, [r7, #32]
 8014816:	b29a      	uxth	r2, r3
 8014818:	f107 0310 	add.w	r3, r7, #16
 801481c:	9301      	str	r3, [sp, #4]
 801481e:	69fb      	ldr	r3, [r7, #28]
 8014820:	9300      	str	r3, [sp, #0]
 8014822:	68bb      	ldr	r3, [r7, #8]
 8014824:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014826:	68f8      	ldr	r0, [r7, #12]
 8014828:	f001 f85c 	bl	80158e4 <xTaskCreate>
 801482c:	4603      	mov	r3, r0
 801482e:	2b01      	cmp	r3, #1
 8014830:	d001      	beq.n	8014836 <osThreadNew+0x11a>
            hTask = NULL;
 8014832:	2300      	movs	r3, #0
 8014834:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8014836:	693b      	ldr	r3, [r7, #16]
}
 8014838:	4618      	mov	r0, r3
 801483a:	3728      	adds	r7, #40	@ 0x28
 801483c:	46bd      	mov	sp, r7
 801483e:	bd80      	pop	{r7, pc}

08014840 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8014840:	b580      	push	{r7, lr}
 8014842:	b084      	sub	sp, #16
 8014844:	af00      	add	r7, sp, #0
 8014846:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014848:	f3ef 8305 	mrs	r3, IPSR
 801484c:	60bb      	str	r3, [r7, #8]
  return(result);
 801484e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014850:	2b00      	cmp	r3, #0
 8014852:	d003      	beq.n	801485c <osDelay+0x1c>
    stat = osErrorISR;
 8014854:	f06f 0305 	mvn.w	r3, #5
 8014858:	60fb      	str	r3, [r7, #12]
 801485a:	e007      	b.n	801486c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 801485c:	2300      	movs	r3, #0
 801485e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8014860:	687b      	ldr	r3, [r7, #4]
 8014862:	2b00      	cmp	r3, #0
 8014864:	d002      	beq.n	801486c <osDelay+0x2c>
      vTaskDelay(ticks);
 8014866:	6878      	ldr	r0, [r7, #4]
 8014868:	f001 f99a 	bl	8015ba0 <vTaskDelay>
    }
  }

  return (stat);
 801486c:	68fb      	ldr	r3, [r7, #12]
}
 801486e:	4618      	mov	r0, r3
 8014870:	3710      	adds	r7, #16
 8014872:	46bd      	mov	sp, r7
 8014874:	bd80      	pop	{r7, pc}
	...

08014878 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8014878:	b480      	push	{r7}
 801487a:	b085      	sub	sp, #20
 801487c:	af00      	add	r7, sp, #0
 801487e:	60f8      	str	r0, [r7, #12]
 8014880:	60b9      	str	r1, [r7, #8]
 8014882:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8014884:	68fb      	ldr	r3, [r7, #12]
 8014886:	4a07      	ldr	r2, [pc, #28]	@ (80148a4 <vApplicationGetIdleTaskMemory+0x2c>)
 8014888:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801488a:	68bb      	ldr	r3, [r7, #8]
 801488c:	4a06      	ldr	r2, [pc, #24]	@ (80148a8 <vApplicationGetIdleTaskMemory+0x30>)
 801488e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	2280      	movs	r2, #128	@ 0x80
 8014894:	601a      	str	r2, [r3, #0]
}
 8014896:	bf00      	nop
 8014898:	3714      	adds	r7, #20
 801489a:	46bd      	mov	sp, r7
 801489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148a0:	4770      	bx	lr
 80148a2:	bf00      	nop
 80148a4:	240019e8 	.word	0x240019e8
 80148a8:	24001a90 	.word	0x24001a90

080148ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80148ac:	b480      	push	{r7}
 80148ae:	b085      	sub	sp, #20
 80148b0:	af00      	add	r7, sp, #0
 80148b2:	60f8      	str	r0, [r7, #12]
 80148b4:	60b9      	str	r1, [r7, #8]
 80148b6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80148b8:	68fb      	ldr	r3, [r7, #12]
 80148ba:	4a07      	ldr	r2, [pc, #28]	@ (80148d8 <vApplicationGetTimerTaskMemory+0x2c>)
 80148bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80148be:	68bb      	ldr	r3, [r7, #8]
 80148c0:	4a06      	ldr	r2, [pc, #24]	@ (80148dc <vApplicationGetTimerTaskMemory+0x30>)
 80148c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80148ca:	601a      	str	r2, [r3, #0]
}
 80148cc:	bf00      	nop
 80148ce:	3714      	adds	r7, #20
 80148d0:	46bd      	mov	sp, r7
 80148d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148d6:	4770      	bx	lr
 80148d8:	24001c90 	.word	0x24001c90
 80148dc:	24001d38 	.word	0x24001d38

080148e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80148e0:	b480      	push	{r7}
 80148e2:	b083      	sub	sp, #12
 80148e4:	af00      	add	r7, sp, #0
 80148e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	f103 0208 	add.w	r2, r3, #8
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80148f2:	687b      	ldr	r3, [r7, #4]
 80148f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80148f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80148fa:	687b      	ldr	r3, [r7, #4]
 80148fc:	f103 0208 	add.w	r2, r3, #8
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	f103 0208 	add.w	r2, r3, #8
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	2200      	movs	r2, #0
 8014912:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8014914:	bf00      	nop
 8014916:	370c      	adds	r7, #12
 8014918:	46bd      	mov	sp, r7
 801491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801491e:	4770      	bx	lr

08014920 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8014920:	b480      	push	{r7}
 8014922:	b083      	sub	sp, #12
 8014924:	af00      	add	r7, sp, #0
 8014926:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8014928:	687b      	ldr	r3, [r7, #4]
 801492a:	2200      	movs	r2, #0
 801492c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801492e:	bf00      	nop
 8014930:	370c      	adds	r7, #12
 8014932:	46bd      	mov	sp, r7
 8014934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014938:	4770      	bx	lr

0801493a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801493a:	b480      	push	{r7}
 801493c:	b085      	sub	sp, #20
 801493e:	af00      	add	r7, sp, #0
 8014940:	6078      	str	r0, [r7, #4]
 8014942:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	685b      	ldr	r3, [r3, #4]
 8014948:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801494a:	683b      	ldr	r3, [r7, #0]
 801494c:	68fa      	ldr	r2, [r7, #12]
 801494e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	689a      	ldr	r2, [r3, #8]
 8014954:	683b      	ldr	r3, [r7, #0]
 8014956:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8014958:	68fb      	ldr	r3, [r7, #12]
 801495a:	689b      	ldr	r3, [r3, #8]
 801495c:	683a      	ldr	r2, [r7, #0]
 801495e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014960:	68fb      	ldr	r3, [r7, #12]
 8014962:	683a      	ldr	r2, [r7, #0]
 8014964:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8014966:	683b      	ldr	r3, [r7, #0]
 8014968:	687a      	ldr	r2, [r7, #4]
 801496a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801496c:	687b      	ldr	r3, [r7, #4]
 801496e:	681b      	ldr	r3, [r3, #0]
 8014970:	1c5a      	adds	r2, r3, #1
 8014972:	687b      	ldr	r3, [r7, #4]
 8014974:	601a      	str	r2, [r3, #0]
}
 8014976:	bf00      	nop
 8014978:	3714      	adds	r7, #20
 801497a:	46bd      	mov	sp, r7
 801497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014980:	4770      	bx	lr

08014982 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014982:	b480      	push	{r7}
 8014984:	b085      	sub	sp, #20
 8014986:	af00      	add	r7, sp, #0
 8014988:	6078      	str	r0, [r7, #4]
 801498a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801498c:	683b      	ldr	r3, [r7, #0]
 801498e:	681b      	ldr	r3, [r3, #0]
 8014990:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014992:	68bb      	ldr	r3, [r7, #8]
 8014994:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014998:	d103      	bne.n	80149a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	691b      	ldr	r3, [r3, #16]
 801499e:	60fb      	str	r3, [r7, #12]
 80149a0:	e00c      	b.n	80149bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	3308      	adds	r3, #8
 80149a6:	60fb      	str	r3, [r7, #12]
 80149a8:	e002      	b.n	80149b0 <vListInsert+0x2e>
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	685b      	ldr	r3, [r3, #4]
 80149ae:	60fb      	str	r3, [r7, #12]
 80149b0:	68fb      	ldr	r3, [r7, #12]
 80149b2:	685b      	ldr	r3, [r3, #4]
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	68ba      	ldr	r2, [r7, #8]
 80149b8:	429a      	cmp	r2, r3
 80149ba:	d2f6      	bcs.n	80149aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80149bc:	68fb      	ldr	r3, [r7, #12]
 80149be:	685a      	ldr	r2, [r3, #4]
 80149c0:	683b      	ldr	r3, [r7, #0]
 80149c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80149c4:	683b      	ldr	r3, [r7, #0]
 80149c6:	685b      	ldr	r3, [r3, #4]
 80149c8:	683a      	ldr	r2, [r7, #0]
 80149ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80149cc:	683b      	ldr	r3, [r7, #0]
 80149ce:	68fa      	ldr	r2, [r7, #12]
 80149d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80149d2:	68fb      	ldr	r3, [r7, #12]
 80149d4:	683a      	ldr	r2, [r7, #0]
 80149d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80149d8:	683b      	ldr	r3, [r7, #0]
 80149da:	687a      	ldr	r2, [r7, #4]
 80149dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	681b      	ldr	r3, [r3, #0]
 80149e2:	1c5a      	adds	r2, r3, #1
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	601a      	str	r2, [r3, #0]
}
 80149e8:	bf00      	nop
 80149ea:	3714      	adds	r7, #20
 80149ec:	46bd      	mov	sp, r7
 80149ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149f2:	4770      	bx	lr

080149f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80149f4:	b480      	push	{r7}
 80149f6:	b085      	sub	sp, #20
 80149f8:	af00      	add	r7, sp, #0
 80149fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	691b      	ldr	r3, [r3, #16]
 8014a00:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	685b      	ldr	r3, [r3, #4]
 8014a06:	687a      	ldr	r2, [r7, #4]
 8014a08:	6892      	ldr	r2, [r2, #8]
 8014a0a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	689b      	ldr	r3, [r3, #8]
 8014a10:	687a      	ldr	r2, [r7, #4]
 8014a12:	6852      	ldr	r2, [r2, #4]
 8014a14:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8014a16:	68fb      	ldr	r3, [r7, #12]
 8014a18:	685b      	ldr	r3, [r3, #4]
 8014a1a:	687a      	ldr	r2, [r7, #4]
 8014a1c:	429a      	cmp	r2, r3
 8014a1e:	d103      	bne.n	8014a28 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	689a      	ldr	r2, [r3, #8]
 8014a24:	68fb      	ldr	r3, [r7, #12]
 8014a26:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	2200      	movs	r2, #0
 8014a2c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014a2e:	68fb      	ldr	r3, [r7, #12]
 8014a30:	681b      	ldr	r3, [r3, #0]
 8014a32:	1e5a      	subs	r2, r3, #1
 8014a34:	68fb      	ldr	r3, [r7, #12]
 8014a36:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014a38:	68fb      	ldr	r3, [r7, #12]
 8014a3a:	681b      	ldr	r3, [r3, #0]
}
 8014a3c:	4618      	mov	r0, r3
 8014a3e:	3714      	adds	r7, #20
 8014a40:	46bd      	mov	sp, r7
 8014a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a46:	4770      	bx	lr

08014a48 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8014a48:	b580      	push	{r7, lr}
 8014a4a:	b084      	sub	sp, #16
 8014a4c:	af00      	add	r7, sp, #0
 8014a4e:	6078      	str	r0, [r7, #4]
 8014a50:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8014a52:	687b      	ldr	r3, [r7, #4]
 8014a54:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014a56:	68fb      	ldr	r3, [r7, #12]
 8014a58:	2b00      	cmp	r3, #0
 8014a5a:	d10b      	bne.n	8014a74 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a60:	f383 8811 	msr	BASEPRI, r3
 8014a64:	f3bf 8f6f 	isb	sy
 8014a68:	f3bf 8f4f 	dsb	sy
 8014a6c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8014a6e:	bf00      	nop
 8014a70:	bf00      	nop
 8014a72:	e7fd      	b.n	8014a70 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8014a74:	f002 fb98 	bl	80171a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014a78:	68fb      	ldr	r3, [r7, #12]
 8014a7a:	681a      	ldr	r2, [r3, #0]
 8014a7c:	68fb      	ldr	r3, [r7, #12]
 8014a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014a80:	68f9      	ldr	r1, [r7, #12]
 8014a82:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014a84:	fb01 f303 	mul.w	r3, r1, r3
 8014a88:	441a      	add	r2, r3
 8014a8a:	68fb      	ldr	r3, [r7, #12]
 8014a8c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014a8e:	68fb      	ldr	r3, [r7, #12]
 8014a90:	2200      	movs	r2, #0
 8014a92:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014a94:	68fb      	ldr	r3, [r7, #12]
 8014a96:	681a      	ldr	r2, [r3, #0]
 8014a98:	68fb      	ldr	r3, [r7, #12]
 8014a9a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014a9c:	68fb      	ldr	r3, [r7, #12]
 8014a9e:	681a      	ldr	r2, [r3, #0]
 8014aa0:	68fb      	ldr	r3, [r7, #12]
 8014aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014aa4:	3b01      	subs	r3, #1
 8014aa6:	68f9      	ldr	r1, [r7, #12]
 8014aa8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014aaa:	fb01 f303 	mul.w	r3, r1, r3
 8014aae:	441a      	add	r2, r3
 8014ab0:	68fb      	ldr	r3, [r7, #12]
 8014ab2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014ab4:	68fb      	ldr	r3, [r7, #12]
 8014ab6:	22ff      	movs	r2, #255	@ 0xff
 8014ab8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8014abc:	68fb      	ldr	r3, [r7, #12]
 8014abe:	22ff      	movs	r2, #255	@ 0xff
 8014ac0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8014ac4:	683b      	ldr	r3, [r7, #0]
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d114      	bne.n	8014af4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014aca:	68fb      	ldr	r3, [r7, #12]
 8014acc:	691b      	ldr	r3, [r3, #16]
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d01a      	beq.n	8014b08 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014ad2:	68fb      	ldr	r3, [r7, #12]
 8014ad4:	3310      	adds	r3, #16
 8014ad6:	4618      	mov	r0, r3
 8014ad8:	f001 fb36 	bl	8016148 <xTaskRemoveFromEventList>
 8014adc:	4603      	mov	r3, r0
 8014ade:	2b00      	cmp	r3, #0
 8014ae0:	d012      	beq.n	8014b08 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8014ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8014b18 <xQueueGenericReset+0xd0>)
 8014ae4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014ae8:	601a      	str	r2, [r3, #0]
 8014aea:	f3bf 8f4f 	dsb	sy
 8014aee:	f3bf 8f6f 	isb	sy
 8014af2:	e009      	b.n	8014b08 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8014af4:	68fb      	ldr	r3, [r7, #12]
 8014af6:	3310      	adds	r3, #16
 8014af8:	4618      	mov	r0, r3
 8014afa:	f7ff fef1 	bl	80148e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8014afe:	68fb      	ldr	r3, [r7, #12]
 8014b00:	3324      	adds	r3, #36	@ 0x24
 8014b02:	4618      	mov	r0, r3
 8014b04:	f7ff feec 	bl	80148e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8014b08:	f002 fb80 	bl	801720c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8014b0c:	2301      	movs	r3, #1
}
 8014b0e:	4618      	mov	r0, r3
 8014b10:	3710      	adds	r7, #16
 8014b12:	46bd      	mov	sp, r7
 8014b14:	bd80      	pop	{r7, pc}
 8014b16:	bf00      	nop
 8014b18:	e000ed04 	.word	0xe000ed04

08014b1c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8014b1c:	b580      	push	{r7, lr}
 8014b1e:	b08e      	sub	sp, #56	@ 0x38
 8014b20:	af02      	add	r7, sp, #8
 8014b22:	60f8      	str	r0, [r7, #12]
 8014b24:	60b9      	str	r1, [r7, #8]
 8014b26:	607a      	str	r2, [r7, #4]
 8014b28:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014b2a:	68fb      	ldr	r3, [r7, #12]
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	d10b      	bne.n	8014b48 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8014b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b34:	f383 8811 	msr	BASEPRI, r3
 8014b38:	f3bf 8f6f 	isb	sy
 8014b3c:	f3bf 8f4f 	dsb	sy
 8014b40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014b42:	bf00      	nop
 8014b44:	bf00      	nop
 8014b46:	e7fd      	b.n	8014b44 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8014b48:	683b      	ldr	r3, [r7, #0]
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d10b      	bne.n	8014b66 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8014b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b52:	f383 8811 	msr	BASEPRI, r3
 8014b56:	f3bf 8f6f 	isb	sy
 8014b5a:	f3bf 8f4f 	dsb	sy
 8014b5e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014b60:	bf00      	nop
 8014b62:	bf00      	nop
 8014b64:	e7fd      	b.n	8014b62 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	d002      	beq.n	8014b72 <xQueueGenericCreateStatic+0x56>
 8014b6c:	68bb      	ldr	r3, [r7, #8]
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	d001      	beq.n	8014b76 <xQueueGenericCreateStatic+0x5a>
 8014b72:	2301      	movs	r3, #1
 8014b74:	e000      	b.n	8014b78 <xQueueGenericCreateStatic+0x5c>
 8014b76:	2300      	movs	r3, #0
 8014b78:	2b00      	cmp	r3, #0
 8014b7a:	d10b      	bne.n	8014b94 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8014b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b80:	f383 8811 	msr	BASEPRI, r3
 8014b84:	f3bf 8f6f 	isb	sy
 8014b88:	f3bf 8f4f 	dsb	sy
 8014b8c:	623b      	str	r3, [r7, #32]
}
 8014b8e:	bf00      	nop
 8014b90:	bf00      	nop
 8014b92:	e7fd      	b.n	8014b90 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014b94:	687b      	ldr	r3, [r7, #4]
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	d102      	bne.n	8014ba0 <xQueueGenericCreateStatic+0x84>
 8014b9a:	68bb      	ldr	r3, [r7, #8]
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	d101      	bne.n	8014ba4 <xQueueGenericCreateStatic+0x88>
 8014ba0:	2301      	movs	r3, #1
 8014ba2:	e000      	b.n	8014ba6 <xQueueGenericCreateStatic+0x8a>
 8014ba4:	2300      	movs	r3, #0
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d10b      	bne.n	8014bc2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8014baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bae:	f383 8811 	msr	BASEPRI, r3
 8014bb2:	f3bf 8f6f 	isb	sy
 8014bb6:	f3bf 8f4f 	dsb	sy
 8014bba:	61fb      	str	r3, [r7, #28]
}
 8014bbc:	bf00      	nop
 8014bbe:	bf00      	nop
 8014bc0:	e7fd      	b.n	8014bbe <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8014bc2:	2350      	movs	r3, #80	@ 0x50
 8014bc4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8014bc6:	697b      	ldr	r3, [r7, #20]
 8014bc8:	2b50      	cmp	r3, #80	@ 0x50
 8014bca:	d00b      	beq.n	8014be4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8014bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bd0:	f383 8811 	msr	BASEPRI, r3
 8014bd4:	f3bf 8f6f 	isb	sy
 8014bd8:	f3bf 8f4f 	dsb	sy
 8014bdc:	61bb      	str	r3, [r7, #24]
}
 8014bde:	bf00      	nop
 8014be0:	bf00      	nop
 8014be2:	e7fd      	b.n	8014be0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8014be4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014be6:	683b      	ldr	r3, [r7, #0]
 8014be8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8014bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d00d      	beq.n	8014c0c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8014bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bf2:	2201      	movs	r2, #1
 8014bf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014bf8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8014bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bfe:	9300      	str	r3, [sp, #0]
 8014c00:	4613      	mov	r3, r2
 8014c02:	687a      	ldr	r2, [r7, #4]
 8014c04:	68b9      	ldr	r1, [r7, #8]
 8014c06:	68f8      	ldr	r0, [r7, #12]
 8014c08:	f000 f840 	bl	8014c8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8014c0e:	4618      	mov	r0, r3
 8014c10:	3730      	adds	r7, #48	@ 0x30
 8014c12:	46bd      	mov	sp, r7
 8014c14:	bd80      	pop	{r7, pc}

08014c16 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8014c16:	b580      	push	{r7, lr}
 8014c18:	b08a      	sub	sp, #40	@ 0x28
 8014c1a:	af02      	add	r7, sp, #8
 8014c1c:	60f8      	str	r0, [r7, #12]
 8014c1e:	60b9      	str	r1, [r7, #8]
 8014c20:	4613      	mov	r3, r2
 8014c22:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014c24:	68fb      	ldr	r3, [r7, #12]
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d10b      	bne.n	8014c42 <xQueueGenericCreate+0x2c>
	__asm volatile
 8014c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c2e:	f383 8811 	msr	BASEPRI, r3
 8014c32:	f3bf 8f6f 	isb	sy
 8014c36:	f3bf 8f4f 	dsb	sy
 8014c3a:	613b      	str	r3, [r7, #16]
}
 8014c3c:	bf00      	nop
 8014c3e:	bf00      	nop
 8014c40:	e7fd      	b.n	8014c3e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014c42:	68fb      	ldr	r3, [r7, #12]
 8014c44:	68ba      	ldr	r2, [r7, #8]
 8014c46:	fb02 f303 	mul.w	r3, r2, r3
 8014c4a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8014c4c:	69fb      	ldr	r3, [r7, #28]
 8014c4e:	3350      	adds	r3, #80	@ 0x50
 8014c50:	4618      	mov	r0, r3
 8014c52:	f002 fbcb 	bl	80173ec <pvPortMalloc>
 8014c56:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8014c58:	69bb      	ldr	r3, [r7, #24]
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	d011      	beq.n	8014c82 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8014c5e:	69bb      	ldr	r3, [r7, #24]
 8014c60:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014c62:	697b      	ldr	r3, [r7, #20]
 8014c64:	3350      	adds	r3, #80	@ 0x50
 8014c66:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8014c68:	69bb      	ldr	r3, [r7, #24]
 8014c6a:	2200      	movs	r2, #0
 8014c6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014c70:	79fa      	ldrb	r2, [r7, #7]
 8014c72:	69bb      	ldr	r3, [r7, #24]
 8014c74:	9300      	str	r3, [sp, #0]
 8014c76:	4613      	mov	r3, r2
 8014c78:	697a      	ldr	r2, [r7, #20]
 8014c7a:	68b9      	ldr	r1, [r7, #8]
 8014c7c:	68f8      	ldr	r0, [r7, #12]
 8014c7e:	f000 f805 	bl	8014c8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014c82:	69bb      	ldr	r3, [r7, #24]
	}
 8014c84:	4618      	mov	r0, r3
 8014c86:	3720      	adds	r7, #32
 8014c88:	46bd      	mov	sp, r7
 8014c8a:	bd80      	pop	{r7, pc}

08014c8c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014c8c:	b580      	push	{r7, lr}
 8014c8e:	b084      	sub	sp, #16
 8014c90:	af00      	add	r7, sp, #0
 8014c92:	60f8      	str	r0, [r7, #12]
 8014c94:	60b9      	str	r1, [r7, #8]
 8014c96:	607a      	str	r2, [r7, #4]
 8014c98:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014c9a:	68bb      	ldr	r3, [r7, #8]
 8014c9c:	2b00      	cmp	r3, #0
 8014c9e:	d103      	bne.n	8014ca8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8014ca0:	69bb      	ldr	r3, [r7, #24]
 8014ca2:	69ba      	ldr	r2, [r7, #24]
 8014ca4:	601a      	str	r2, [r3, #0]
 8014ca6:	e002      	b.n	8014cae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014ca8:	69bb      	ldr	r3, [r7, #24]
 8014caa:	687a      	ldr	r2, [r7, #4]
 8014cac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8014cae:	69bb      	ldr	r3, [r7, #24]
 8014cb0:	68fa      	ldr	r2, [r7, #12]
 8014cb2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8014cb4:	69bb      	ldr	r3, [r7, #24]
 8014cb6:	68ba      	ldr	r2, [r7, #8]
 8014cb8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8014cba:	2101      	movs	r1, #1
 8014cbc:	69b8      	ldr	r0, [r7, #24]
 8014cbe:	f7ff fec3 	bl	8014a48 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8014cc2:	69bb      	ldr	r3, [r7, #24]
 8014cc4:	78fa      	ldrb	r2, [r7, #3]
 8014cc6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8014cca:	bf00      	nop
 8014ccc:	3710      	adds	r7, #16
 8014cce:	46bd      	mov	sp, r7
 8014cd0:	bd80      	pop	{r7, pc}
	...

08014cd4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8014cd4:	b580      	push	{r7, lr}
 8014cd6:	b08e      	sub	sp, #56	@ 0x38
 8014cd8:	af00      	add	r7, sp, #0
 8014cda:	60f8      	str	r0, [r7, #12]
 8014cdc:	60b9      	str	r1, [r7, #8]
 8014cde:	607a      	str	r2, [r7, #4]
 8014ce0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8014ce2:	2300      	movs	r3, #0
 8014ce4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014ce6:	68fb      	ldr	r3, [r7, #12]
 8014ce8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8014cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	d10b      	bne.n	8014d08 <xQueueGenericSend+0x34>
	__asm volatile
 8014cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cf4:	f383 8811 	msr	BASEPRI, r3
 8014cf8:	f3bf 8f6f 	isb	sy
 8014cfc:	f3bf 8f4f 	dsb	sy
 8014d00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014d02:	bf00      	nop
 8014d04:	bf00      	nop
 8014d06:	e7fd      	b.n	8014d04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014d08:	68bb      	ldr	r3, [r7, #8]
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	d103      	bne.n	8014d16 <xQueueGenericSend+0x42>
 8014d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014d12:	2b00      	cmp	r3, #0
 8014d14:	d101      	bne.n	8014d1a <xQueueGenericSend+0x46>
 8014d16:	2301      	movs	r3, #1
 8014d18:	e000      	b.n	8014d1c <xQueueGenericSend+0x48>
 8014d1a:	2300      	movs	r3, #0
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	d10b      	bne.n	8014d38 <xQueueGenericSend+0x64>
	__asm volatile
 8014d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d24:	f383 8811 	msr	BASEPRI, r3
 8014d28:	f3bf 8f6f 	isb	sy
 8014d2c:	f3bf 8f4f 	dsb	sy
 8014d30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014d32:	bf00      	nop
 8014d34:	bf00      	nop
 8014d36:	e7fd      	b.n	8014d34 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014d38:	683b      	ldr	r3, [r7, #0]
 8014d3a:	2b02      	cmp	r3, #2
 8014d3c:	d103      	bne.n	8014d46 <xQueueGenericSend+0x72>
 8014d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014d42:	2b01      	cmp	r3, #1
 8014d44:	d101      	bne.n	8014d4a <xQueueGenericSend+0x76>
 8014d46:	2301      	movs	r3, #1
 8014d48:	e000      	b.n	8014d4c <xQueueGenericSend+0x78>
 8014d4a:	2300      	movs	r3, #0
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d10b      	bne.n	8014d68 <xQueueGenericSend+0x94>
	__asm volatile
 8014d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d54:	f383 8811 	msr	BASEPRI, r3
 8014d58:	f3bf 8f6f 	isb	sy
 8014d5c:	f3bf 8f4f 	dsb	sy
 8014d60:	623b      	str	r3, [r7, #32]
}
 8014d62:	bf00      	nop
 8014d64:	bf00      	nop
 8014d66:	e7fd      	b.n	8014d64 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014d68:	f001 fbb4 	bl	80164d4 <xTaskGetSchedulerState>
 8014d6c:	4603      	mov	r3, r0
 8014d6e:	2b00      	cmp	r3, #0
 8014d70:	d102      	bne.n	8014d78 <xQueueGenericSend+0xa4>
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	2b00      	cmp	r3, #0
 8014d76:	d101      	bne.n	8014d7c <xQueueGenericSend+0xa8>
 8014d78:	2301      	movs	r3, #1
 8014d7a:	e000      	b.n	8014d7e <xQueueGenericSend+0xaa>
 8014d7c:	2300      	movs	r3, #0
 8014d7e:	2b00      	cmp	r3, #0
 8014d80:	d10b      	bne.n	8014d9a <xQueueGenericSend+0xc6>
	__asm volatile
 8014d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d86:	f383 8811 	msr	BASEPRI, r3
 8014d8a:	f3bf 8f6f 	isb	sy
 8014d8e:	f3bf 8f4f 	dsb	sy
 8014d92:	61fb      	str	r3, [r7, #28]
}
 8014d94:	bf00      	nop
 8014d96:	bf00      	nop
 8014d98:	e7fd      	b.n	8014d96 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014d9a:	f002 fa05 	bl	80171a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014da0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014da4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014da6:	429a      	cmp	r2, r3
 8014da8:	d302      	bcc.n	8014db0 <xQueueGenericSend+0xdc>
 8014daa:	683b      	ldr	r3, [r7, #0]
 8014dac:	2b02      	cmp	r3, #2
 8014dae:	d129      	bne.n	8014e04 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014db0:	683a      	ldr	r2, [r7, #0]
 8014db2:	68b9      	ldr	r1, [r7, #8]
 8014db4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014db6:	f000 fbc7 	bl	8015548 <prvCopyDataToQueue>
 8014dba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014dc0:	2b00      	cmp	r3, #0
 8014dc2:	d010      	beq.n	8014de6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dc6:	3324      	adds	r3, #36	@ 0x24
 8014dc8:	4618      	mov	r0, r3
 8014dca:	f001 f9bd 	bl	8016148 <xTaskRemoveFromEventList>
 8014dce:	4603      	mov	r3, r0
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d013      	beq.n	8014dfc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8014dd4:	4b3f      	ldr	r3, [pc, #252]	@ (8014ed4 <xQueueGenericSend+0x200>)
 8014dd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014dda:	601a      	str	r2, [r3, #0]
 8014ddc:	f3bf 8f4f 	dsb	sy
 8014de0:	f3bf 8f6f 	isb	sy
 8014de4:	e00a      	b.n	8014dfc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8014de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d007      	beq.n	8014dfc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8014dec:	4b39      	ldr	r3, [pc, #228]	@ (8014ed4 <xQueueGenericSend+0x200>)
 8014dee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014df2:	601a      	str	r2, [r3, #0]
 8014df4:	f3bf 8f4f 	dsb	sy
 8014df8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8014dfc:	f002 fa06 	bl	801720c <vPortExitCritical>
				return pdPASS;
 8014e00:	2301      	movs	r3, #1
 8014e02:	e063      	b.n	8014ecc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	2b00      	cmp	r3, #0
 8014e08:	d103      	bne.n	8014e12 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8014e0a:	f002 f9ff 	bl	801720c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8014e0e:	2300      	movs	r3, #0
 8014e10:	e05c      	b.n	8014ecc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014e12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014e14:	2b00      	cmp	r3, #0
 8014e16:	d106      	bne.n	8014e26 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014e18:	f107 0314 	add.w	r3, r7, #20
 8014e1c:	4618      	mov	r0, r3
 8014e1e:	f001 f9f7 	bl	8016210 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014e22:	2301      	movs	r3, #1
 8014e24:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014e26:	f002 f9f1 	bl	801720c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014e2a:	f000 ff5f 	bl	8015cec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014e2e:	f002 f9bb 	bl	80171a8 <vPortEnterCritical>
 8014e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014e38:	b25b      	sxtb	r3, r3
 8014e3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014e3e:	d103      	bne.n	8014e48 <xQueueGenericSend+0x174>
 8014e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e42:	2200      	movs	r2, #0
 8014e44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014e4e:	b25b      	sxtb	r3, r3
 8014e50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014e54:	d103      	bne.n	8014e5e <xQueueGenericSend+0x18a>
 8014e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e58:	2200      	movs	r2, #0
 8014e5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014e5e:	f002 f9d5 	bl	801720c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014e62:	1d3a      	adds	r2, r7, #4
 8014e64:	f107 0314 	add.w	r3, r7, #20
 8014e68:	4611      	mov	r1, r2
 8014e6a:	4618      	mov	r0, r3
 8014e6c:	f001 f9e6 	bl	801623c <xTaskCheckForTimeOut>
 8014e70:	4603      	mov	r3, r0
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d124      	bne.n	8014ec0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014e76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014e78:	f000 fc5e 	bl	8015738 <prvIsQueueFull>
 8014e7c:	4603      	mov	r3, r0
 8014e7e:	2b00      	cmp	r3, #0
 8014e80:	d018      	beq.n	8014eb4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e84:	3310      	adds	r3, #16
 8014e86:	687a      	ldr	r2, [r7, #4]
 8014e88:	4611      	mov	r1, r2
 8014e8a:	4618      	mov	r0, r3
 8014e8c:	f001 f90a 	bl	80160a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8014e90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014e92:	f000 fbe9 	bl	8015668 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014e96:	f000 ff37 	bl	8015d08 <xTaskResumeAll>
 8014e9a:	4603      	mov	r3, r0
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	f47f af7c 	bne.w	8014d9a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8014ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8014ed4 <xQueueGenericSend+0x200>)
 8014ea4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014ea8:	601a      	str	r2, [r3, #0]
 8014eaa:	f3bf 8f4f 	dsb	sy
 8014eae:	f3bf 8f6f 	isb	sy
 8014eb2:	e772      	b.n	8014d9a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8014eb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014eb6:	f000 fbd7 	bl	8015668 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014eba:	f000 ff25 	bl	8015d08 <xTaskResumeAll>
 8014ebe:	e76c      	b.n	8014d9a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8014ec0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014ec2:	f000 fbd1 	bl	8015668 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014ec6:	f000 ff1f 	bl	8015d08 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8014eca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8014ecc:	4618      	mov	r0, r3
 8014ece:	3738      	adds	r7, #56	@ 0x38
 8014ed0:	46bd      	mov	sp, r7
 8014ed2:	bd80      	pop	{r7, pc}
 8014ed4:	e000ed04 	.word	0xe000ed04

08014ed8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8014ed8:	b580      	push	{r7, lr}
 8014eda:	b090      	sub	sp, #64	@ 0x40
 8014edc:	af00      	add	r7, sp, #0
 8014ede:	60f8      	str	r0, [r7, #12]
 8014ee0:	60b9      	str	r1, [r7, #8]
 8014ee2:	607a      	str	r2, [r7, #4]
 8014ee4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014ee6:	68fb      	ldr	r3, [r7, #12]
 8014ee8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8014eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d10b      	bne.n	8014f08 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8014ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ef4:	f383 8811 	msr	BASEPRI, r3
 8014ef8:	f3bf 8f6f 	isb	sy
 8014efc:	f3bf 8f4f 	dsb	sy
 8014f00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014f02:	bf00      	nop
 8014f04:	bf00      	nop
 8014f06:	e7fd      	b.n	8014f04 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014f08:	68bb      	ldr	r3, [r7, #8]
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	d103      	bne.n	8014f16 <xQueueGenericSendFromISR+0x3e>
 8014f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	d101      	bne.n	8014f1a <xQueueGenericSendFromISR+0x42>
 8014f16:	2301      	movs	r3, #1
 8014f18:	e000      	b.n	8014f1c <xQueueGenericSendFromISR+0x44>
 8014f1a:	2300      	movs	r3, #0
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	d10b      	bne.n	8014f38 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8014f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f24:	f383 8811 	msr	BASEPRI, r3
 8014f28:	f3bf 8f6f 	isb	sy
 8014f2c:	f3bf 8f4f 	dsb	sy
 8014f30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014f32:	bf00      	nop
 8014f34:	bf00      	nop
 8014f36:	e7fd      	b.n	8014f34 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014f38:	683b      	ldr	r3, [r7, #0]
 8014f3a:	2b02      	cmp	r3, #2
 8014f3c:	d103      	bne.n	8014f46 <xQueueGenericSendFromISR+0x6e>
 8014f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014f42:	2b01      	cmp	r3, #1
 8014f44:	d101      	bne.n	8014f4a <xQueueGenericSendFromISR+0x72>
 8014f46:	2301      	movs	r3, #1
 8014f48:	e000      	b.n	8014f4c <xQueueGenericSendFromISR+0x74>
 8014f4a:	2300      	movs	r3, #0
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d10b      	bne.n	8014f68 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8014f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f54:	f383 8811 	msr	BASEPRI, r3
 8014f58:	f3bf 8f6f 	isb	sy
 8014f5c:	f3bf 8f4f 	dsb	sy
 8014f60:	623b      	str	r3, [r7, #32]
}
 8014f62:	bf00      	nop
 8014f64:	bf00      	nop
 8014f66:	e7fd      	b.n	8014f64 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014f68:	f002 f9fe 	bl	8017368 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8014f6c:	f3ef 8211 	mrs	r2, BASEPRI
 8014f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f74:	f383 8811 	msr	BASEPRI, r3
 8014f78:	f3bf 8f6f 	isb	sy
 8014f7c:	f3bf 8f4f 	dsb	sy
 8014f80:	61fa      	str	r2, [r7, #28]
 8014f82:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8014f84:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014f86:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014f90:	429a      	cmp	r2, r3
 8014f92:	d302      	bcc.n	8014f9a <xQueueGenericSendFromISR+0xc2>
 8014f94:	683b      	ldr	r3, [r7, #0]
 8014f96:	2b02      	cmp	r3, #2
 8014f98:	d12f      	bne.n	8014ffa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014fa0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014faa:	683a      	ldr	r2, [r7, #0]
 8014fac:	68b9      	ldr	r1, [r7, #8]
 8014fae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8014fb0:	f000 faca 	bl	8015548 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014fb4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8014fb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014fbc:	d112      	bne.n	8014fe4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014fc2:	2b00      	cmp	r3, #0
 8014fc4:	d016      	beq.n	8014ff4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014fc8:	3324      	adds	r3, #36	@ 0x24
 8014fca:	4618      	mov	r0, r3
 8014fcc:	f001 f8bc 	bl	8016148 <xTaskRemoveFromEventList>
 8014fd0:	4603      	mov	r3, r0
 8014fd2:	2b00      	cmp	r3, #0
 8014fd4:	d00e      	beq.n	8014ff4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d00b      	beq.n	8014ff4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	2201      	movs	r2, #1
 8014fe0:	601a      	str	r2, [r3, #0]
 8014fe2:	e007      	b.n	8014ff4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014fe4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014fe8:	3301      	adds	r3, #1
 8014fea:	b2db      	uxtb	r3, r3
 8014fec:	b25a      	sxtb	r2, r3
 8014fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ff0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8014ff4:	2301      	movs	r3, #1
 8014ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8014ff8:	e001      	b.n	8014ffe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8014ffa:	2300      	movs	r3, #0
 8014ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014ffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015000:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015002:	697b      	ldr	r3, [r7, #20]
 8015004:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8015008:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801500a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801500c:	4618      	mov	r0, r3
 801500e:	3740      	adds	r7, #64	@ 0x40
 8015010:	46bd      	mov	sp, r7
 8015012:	bd80      	pop	{r7, pc}

08015014 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015014:	b580      	push	{r7, lr}
 8015016:	b08e      	sub	sp, #56	@ 0x38
 8015018:	af00      	add	r7, sp, #0
 801501a:	6078      	str	r0, [r7, #4]
 801501c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8015022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015024:	2b00      	cmp	r3, #0
 8015026:	d10b      	bne.n	8015040 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8015028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801502c:	f383 8811 	msr	BASEPRI, r3
 8015030:	f3bf 8f6f 	isb	sy
 8015034:	f3bf 8f4f 	dsb	sy
 8015038:	623b      	str	r3, [r7, #32]
}
 801503a:	bf00      	nop
 801503c:	bf00      	nop
 801503e:	e7fd      	b.n	801503c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8015040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015044:	2b00      	cmp	r3, #0
 8015046:	d00b      	beq.n	8015060 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8015048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801504c:	f383 8811 	msr	BASEPRI, r3
 8015050:	f3bf 8f6f 	isb	sy
 8015054:	f3bf 8f4f 	dsb	sy
 8015058:	61fb      	str	r3, [r7, #28]
}
 801505a:	bf00      	nop
 801505c:	bf00      	nop
 801505e:	e7fd      	b.n	801505c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8015060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015062:	681b      	ldr	r3, [r3, #0]
 8015064:	2b00      	cmp	r3, #0
 8015066:	d103      	bne.n	8015070 <xQueueGiveFromISR+0x5c>
 8015068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801506a:	689b      	ldr	r3, [r3, #8]
 801506c:	2b00      	cmp	r3, #0
 801506e:	d101      	bne.n	8015074 <xQueueGiveFromISR+0x60>
 8015070:	2301      	movs	r3, #1
 8015072:	e000      	b.n	8015076 <xQueueGiveFromISR+0x62>
 8015074:	2300      	movs	r3, #0
 8015076:	2b00      	cmp	r3, #0
 8015078:	d10b      	bne.n	8015092 <xQueueGiveFromISR+0x7e>
	__asm volatile
 801507a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801507e:	f383 8811 	msr	BASEPRI, r3
 8015082:	f3bf 8f6f 	isb	sy
 8015086:	f3bf 8f4f 	dsb	sy
 801508a:	61bb      	str	r3, [r7, #24]
}
 801508c:	bf00      	nop
 801508e:	bf00      	nop
 8015090:	e7fd      	b.n	801508e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015092:	f002 f969 	bl	8017368 <vPortValidateInterruptPriority>
	__asm volatile
 8015096:	f3ef 8211 	mrs	r2, BASEPRI
 801509a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801509e:	f383 8811 	msr	BASEPRI, r3
 80150a2:	f3bf 8f6f 	isb	sy
 80150a6:	f3bf 8f4f 	dsb	sy
 80150aa:	617a      	str	r2, [r7, #20]
 80150ac:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80150ae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80150b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80150b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80150b6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80150b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80150bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80150be:	429a      	cmp	r2, r3
 80150c0:	d22b      	bcs.n	801511a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80150c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80150c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80150cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80150ce:	1c5a      	adds	r2, r3, #1
 80150d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150d2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80150d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80150d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80150dc:	d112      	bne.n	8015104 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80150de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d016      	beq.n	8015114 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80150e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80150e8:	3324      	adds	r3, #36	@ 0x24
 80150ea:	4618      	mov	r0, r3
 80150ec:	f001 f82c 	bl	8016148 <xTaskRemoveFromEventList>
 80150f0:	4603      	mov	r3, r0
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d00e      	beq.n	8015114 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80150f6:	683b      	ldr	r3, [r7, #0]
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	d00b      	beq.n	8015114 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80150fc:	683b      	ldr	r3, [r7, #0]
 80150fe:	2201      	movs	r2, #1
 8015100:	601a      	str	r2, [r3, #0]
 8015102:	e007      	b.n	8015114 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015104:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015108:	3301      	adds	r3, #1
 801510a:	b2db      	uxtb	r3, r3
 801510c:	b25a      	sxtb	r2, r3
 801510e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015110:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8015114:	2301      	movs	r3, #1
 8015116:	637b      	str	r3, [r7, #52]	@ 0x34
 8015118:	e001      	b.n	801511e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801511a:	2300      	movs	r3, #0
 801511c:	637b      	str	r3, [r7, #52]	@ 0x34
 801511e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015120:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8015122:	68fb      	ldr	r3, [r7, #12]
 8015124:	f383 8811 	msr	BASEPRI, r3
}
 8015128:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801512a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801512c:	4618      	mov	r0, r3
 801512e:	3738      	adds	r7, #56	@ 0x38
 8015130:	46bd      	mov	sp, r7
 8015132:	bd80      	pop	{r7, pc}

08015134 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015134:	b580      	push	{r7, lr}
 8015136:	b08c      	sub	sp, #48	@ 0x30
 8015138:	af00      	add	r7, sp, #0
 801513a:	60f8      	str	r0, [r7, #12]
 801513c:	60b9      	str	r1, [r7, #8]
 801513e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8015140:	2300      	movs	r3, #0
 8015142:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015144:	68fb      	ldr	r3, [r7, #12]
 8015146:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801514a:	2b00      	cmp	r3, #0
 801514c:	d10b      	bne.n	8015166 <xQueueReceive+0x32>
	__asm volatile
 801514e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015152:	f383 8811 	msr	BASEPRI, r3
 8015156:	f3bf 8f6f 	isb	sy
 801515a:	f3bf 8f4f 	dsb	sy
 801515e:	623b      	str	r3, [r7, #32]
}
 8015160:	bf00      	nop
 8015162:	bf00      	nop
 8015164:	e7fd      	b.n	8015162 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015166:	68bb      	ldr	r3, [r7, #8]
 8015168:	2b00      	cmp	r3, #0
 801516a:	d103      	bne.n	8015174 <xQueueReceive+0x40>
 801516c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801516e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015170:	2b00      	cmp	r3, #0
 8015172:	d101      	bne.n	8015178 <xQueueReceive+0x44>
 8015174:	2301      	movs	r3, #1
 8015176:	e000      	b.n	801517a <xQueueReceive+0x46>
 8015178:	2300      	movs	r3, #0
 801517a:	2b00      	cmp	r3, #0
 801517c:	d10b      	bne.n	8015196 <xQueueReceive+0x62>
	__asm volatile
 801517e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015182:	f383 8811 	msr	BASEPRI, r3
 8015186:	f3bf 8f6f 	isb	sy
 801518a:	f3bf 8f4f 	dsb	sy
 801518e:	61fb      	str	r3, [r7, #28]
}
 8015190:	bf00      	nop
 8015192:	bf00      	nop
 8015194:	e7fd      	b.n	8015192 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015196:	f001 f99d 	bl	80164d4 <xTaskGetSchedulerState>
 801519a:	4603      	mov	r3, r0
 801519c:	2b00      	cmp	r3, #0
 801519e:	d102      	bne.n	80151a6 <xQueueReceive+0x72>
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d101      	bne.n	80151aa <xQueueReceive+0x76>
 80151a6:	2301      	movs	r3, #1
 80151a8:	e000      	b.n	80151ac <xQueueReceive+0x78>
 80151aa:	2300      	movs	r3, #0
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	d10b      	bne.n	80151c8 <xQueueReceive+0x94>
	__asm volatile
 80151b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151b4:	f383 8811 	msr	BASEPRI, r3
 80151b8:	f3bf 8f6f 	isb	sy
 80151bc:	f3bf 8f4f 	dsb	sy
 80151c0:	61bb      	str	r3, [r7, #24]
}
 80151c2:	bf00      	nop
 80151c4:	bf00      	nop
 80151c6:	e7fd      	b.n	80151c4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80151c8:	f001 ffee 	bl	80171a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80151cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80151ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80151d0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80151d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151d4:	2b00      	cmp	r3, #0
 80151d6:	d01f      	beq.n	8015218 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80151d8:	68b9      	ldr	r1, [r7, #8]
 80151da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80151dc:	f000 fa1e 	bl	801561c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80151e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151e2:	1e5a      	subs	r2, r3, #1
 80151e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80151e6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80151e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80151ea:	691b      	ldr	r3, [r3, #16]
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d00f      	beq.n	8015210 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80151f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80151f2:	3310      	adds	r3, #16
 80151f4:	4618      	mov	r0, r3
 80151f6:	f000 ffa7 	bl	8016148 <xTaskRemoveFromEventList>
 80151fa:	4603      	mov	r3, r0
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	d007      	beq.n	8015210 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015200:	4b3c      	ldr	r3, [pc, #240]	@ (80152f4 <xQueueReceive+0x1c0>)
 8015202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015206:	601a      	str	r2, [r3, #0]
 8015208:	f3bf 8f4f 	dsb	sy
 801520c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015210:	f001 fffc 	bl	801720c <vPortExitCritical>
				return pdPASS;
 8015214:	2301      	movs	r3, #1
 8015216:	e069      	b.n	80152ec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015218:	687b      	ldr	r3, [r7, #4]
 801521a:	2b00      	cmp	r3, #0
 801521c:	d103      	bne.n	8015226 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801521e:	f001 fff5 	bl	801720c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015222:	2300      	movs	r3, #0
 8015224:	e062      	b.n	80152ec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015228:	2b00      	cmp	r3, #0
 801522a:	d106      	bne.n	801523a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801522c:	f107 0310 	add.w	r3, r7, #16
 8015230:	4618      	mov	r0, r3
 8015232:	f000 ffed 	bl	8016210 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015236:	2301      	movs	r3, #1
 8015238:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801523a:	f001 ffe7 	bl	801720c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801523e:	f000 fd55 	bl	8015cec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015242:	f001 ffb1 	bl	80171a8 <vPortEnterCritical>
 8015246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015248:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801524c:	b25b      	sxtb	r3, r3
 801524e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015252:	d103      	bne.n	801525c <xQueueReceive+0x128>
 8015254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015256:	2200      	movs	r2, #0
 8015258:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801525c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801525e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015262:	b25b      	sxtb	r3, r3
 8015264:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015268:	d103      	bne.n	8015272 <xQueueReceive+0x13e>
 801526a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801526c:	2200      	movs	r2, #0
 801526e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015272:	f001 ffcb 	bl	801720c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015276:	1d3a      	adds	r2, r7, #4
 8015278:	f107 0310 	add.w	r3, r7, #16
 801527c:	4611      	mov	r1, r2
 801527e:	4618      	mov	r0, r3
 8015280:	f000 ffdc 	bl	801623c <xTaskCheckForTimeOut>
 8015284:	4603      	mov	r3, r0
 8015286:	2b00      	cmp	r3, #0
 8015288:	d123      	bne.n	80152d2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801528a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801528c:	f000 fa3e 	bl	801570c <prvIsQueueEmpty>
 8015290:	4603      	mov	r3, r0
 8015292:	2b00      	cmp	r3, #0
 8015294:	d017      	beq.n	80152c6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015298:	3324      	adds	r3, #36	@ 0x24
 801529a:	687a      	ldr	r2, [r7, #4]
 801529c:	4611      	mov	r1, r2
 801529e:	4618      	mov	r0, r3
 80152a0:	f000 ff00 	bl	80160a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80152a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80152a6:	f000 f9df 	bl	8015668 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80152aa:	f000 fd2d 	bl	8015d08 <xTaskResumeAll>
 80152ae:	4603      	mov	r3, r0
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d189      	bne.n	80151c8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80152b4:	4b0f      	ldr	r3, [pc, #60]	@ (80152f4 <xQueueReceive+0x1c0>)
 80152b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80152ba:	601a      	str	r2, [r3, #0]
 80152bc:	f3bf 8f4f 	dsb	sy
 80152c0:	f3bf 8f6f 	isb	sy
 80152c4:	e780      	b.n	80151c8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80152c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80152c8:	f000 f9ce 	bl	8015668 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80152cc:	f000 fd1c 	bl	8015d08 <xTaskResumeAll>
 80152d0:	e77a      	b.n	80151c8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80152d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80152d4:	f000 f9c8 	bl	8015668 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80152d8:	f000 fd16 	bl	8015d08 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80152dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80152de:	f000 fa15 	bl	801570c <prvIsQueueEmpty>
 80152e2:	4603      	mov	r3, r0
 80152e4:	2b00      	cmp	r3, #0
 80152e6:	f43f af6f 	beq.w	80151c8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80152ea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80152ec:	4618      	mov	r0, r3
 80152ee:	3730      	adds	r7, #48	@ 0x30
 80152f0:	46bd      	mov	sp, r7
 80152f2:	bd80      	pop	{r7, pc}
 80152f4:	e000ed04 	.word	0xe000ed04

080152f8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80152f8:	b580      	push	{r7, lr}
 80152fa:	b08e      	sub	sp, #56	@ 0x38
 80152fc:	af00      	add	r7, sp, #0
 80152fe:	6078      	str	r0, [r7, #4]
 8015300:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8015302:	2300      	movs	r3, #0
 8015304:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801530a:	2300      	movs	r3, #0
 801530c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801530e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015310:	2b00      	cmp	r3, #0
 8015312:	d10b      	bne.n	801532c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8015314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015318:	f383 8811 	msr	BASEPRI, r3
 801531c:	f3bf 8f6f 	isb	sy
 8015320:	f3bf 8f4f 	dsb	sy
 8015324:	623b      	str	r3, [r7, #32]
}
 8015326:	bf00      	nop
 8015328:	bf00      	nop
 801532a:	e7fd      	b.n	8015328 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801532c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801532e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015330:	2b00      	cmp	r3, #0
 8015332:	d00b      	beq.n	801534c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8015334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015338:	f383 8811 	msr	BASEPRI, r3
 801533c:	f3bf 8f6f 	isb	sy
 8015340:	f3bf 8f4f 	dsb	sy
 8015344:	61fb      	str	r3, [r7, #28]
}
 8015346:	bf00      	nop
 8015348:	bf00      	nop
 801534a:	e7fd      	b.n	8015348 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801534c:	f001 f8c2 	bl	80164d4 <xTaskGetSchedulerState>
 8015350:	4603      	mov	r3, r0
 8015352:	2b00      	cmp	r3, #0
 8015354:	d102      	bne.n	801535c <xQueueSemaphoreTake+0x64>
 8015356:	683b      	ldr	r3, [r7, #0]
 8015358:	2b00      	cmp	r3, #0
 801535a:	d101      	bne.n	8015360 <xQueueSemaphoreTake+0x68>
 801535c:	2301      	movs	r3, #1
 801535e:	e000      	b.n	8015362 <xQueueSemaphoreTake+0x6a>
 8015360:	2300      	movs	r3, #0
 8015362:	2b00      	cmp	r3, #0
 8015364:	d10b      	bne.n	801537e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8015366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801536a:	f383 8811 	msr	BASEPRI, r3
 801536e:	f3bf 8f6f 	isb	sy
 8015372:	f3bf 8f4f 	dsb	sy
 8015376:	61bb      	str	r3, [r7, #24]
}
 8015378:	bf00      	nop
 801537a:	bf00      	nop
 801537c:	e7fd      	b.n	801537a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801537e:	f001 ff13 	bl	80171a8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8015382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015386:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8015388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801538a:	2b00      	cmp	r3, #0
 801538c:	d024      	beq.n	80153d8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801538e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015390:	1e5a      	subs	r2, r3, #1
 8015392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015394:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015398:	681b      	ldr	r3, [r3, #0]
 801539a:	2b00      	cmp	r3, #0
 801539c:	d104      	bne.n	80153a8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801539e:	f001 fa13 	bl	80167c8 <pvTaskIncrementMutexHeldCount>
 80153a2:	4602      	mov	r2, r0
 80153a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153a6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80153a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153aa:	691b      	ldr	r3, [r3, #16]
 80153ac:	2b00      	cmp	r3, #0
 80153ae:	d00f      	beq.n	80153d0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80153b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153b2:	3310      	adds	r3, #16
 80153b4:	4618      	mov	r0, r3
 80153b6:	f000 fec7 	bl	8016148 <xTaskRemoveFromEventList>
 80153ba:	4603      	mov	r3, r0
 80153bc:	2b00      	cmp	r3, #0
 80153be:	d007      	beq.n	80153d0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80153c0:	4b54      	ldr	r3, [pc, #336]	@ (8015514 <xQueueSemaphoreTake+0x21c>)
 80153c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80153c6:	601a      	str	r2, [r3, #0]
 80153c8:	f3bf 8f4f 	dsb	sy
 80153cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80153d0:	f001 ff1c 	bl	801720c <vPortExitCritical>
				return pdPASS;
 80153d4:	2301      	movs	r3, #1
 80153d6:	e098      	b.n	801550a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80153d8:	683b      	ldr	r3, [r7, #0]
 80153da:	2b00      	cmp	r3, #0
 80153dc:	d112      	bne.n	8015404 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80153de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d00b      	beq.n	80153fc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80153e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153e8:	f383 8811 	msr	BASEPRI, r3
 80153ec:	f3bf 8f6f 	isb	sy
 80153f0:	f3bf 8f4f 	dsb	sy
 80153f4:	617b      	str	r3, [r7, #20]
}
 80153f6:	bf00      	nop
 80153f8:	bf00      	nop
 80153fa:	e7fd      	b.n	80153f8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80153fc:	f001 ff06 	bl	801720c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015400:	2300      	movs	r3, #0
 8015402:	e082      	b.n	801550a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015406:	2b00      	cmp	r3, #0
 8015408:	d106      	bne.n	8015418 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801540a:	f107 030c 	add.w	r3, r7, #12
 801540e:	4618      	mov	r0, r3
 8015410:	f000 fefe 	bl	8016210 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015414:	2301      	movs	r3, #1
 8015416:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015418:	f001 fef8 	bl	801720c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 801541c:	f000 fc66 	bl	8015cec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015420:	f001 fec2 	bl	80171a8 <vPortEnterCritical>
 8015424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015426:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801542a:	b25b      	sxtb	r3, r3
 801542c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015430:	d103      	bne.n	801543a <xQueueSemaphoreTake+0x142>
 8015432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015434:	2200      	movs	r2, #0
 8015436:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801543a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801543c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015440:	b25b      	sxtb	r3, r3
 8015442:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015446:	d103      	bne.n	8015450 <xQueueSemaphoreTake+0x158>
 8015448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801544a:	2200      	movs	r2, #0
 801544c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015450:	f001 fedc 	bl	801720c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015454:	463a      	mov	r2, r7
 8015456:	f107 030c 	add.w	r3, r7, #12
 801545a:	4611      	mov	r1, r2
 801545c:	4618      	mov	r0, r3
 801545e:	f000 feed 	bl	801623c <xTaskCheckForTimeOut>
 8015462:	4603      	mov	r3, r0
 8015464:	2b00      	cmp	r3, #0
 8015466:	d132      	bne.n	80154ce <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015468:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801546a:	f000 f94f 	bl	801570c <prvIsQueueEmpty>
 801546e:	4603      	mov	r3, r0
 8015470:	2b00      	cmp	r3, #0
 8015472:	d026      	beq.n	80154c2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015476:	681b      	ldr	r3, [r3, #0]
 8015478:	2b00      	cmp	r3, #0
 801547a:	d109      	bne.n	8015490 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 801547c:	f001 fe94 	bl	80171a8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015482:	689b      	ldr	r3, [r3, #8]
 8015484:	4618      	mov	r0, r3
 8015486:	f001 f843 	bl	8016510 <xTaskPriorityInherit>
 801548a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 801548c:	f001 febe 	bl	801720c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015492:	3324      	adds	r3, #36	@ 0x24
 8015494:	683a      	ldr	r2, [r7, #0]
 8015496:	4611      	mov	r1, r2
 8015498:	4618      	mov	r0, r3
 801549a:	f000 fe03 	bl	80160a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801549e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80154a0:	f000 f8e2 	bl	8015668 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80154a4:	f000 fc30 	bl	8015d08 <xTaskResumeAll>
 80154a8:	4603      	mov	r3, r0
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	f47f af67 	bne.w	801537e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80154b0:	4b18      	ldr	r3, [pc, #96]	@ (8015514 <xQueueSemaphoreTake+0x21c>)
 80154b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80154b6:	601a      	str	r2, [r3, #0]
 80154b8:	f3bf 8f4f 	dsb	sy
 80154bc:	f3bf 8f6f 	isb	sy
 80154c0:	e75d      	b.n	801537e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80154c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80154c4:	f000 f8d0 	bl	8015668 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80154c8:	f000 fc1e 	bl	8015d08 <xTaskResumeAll>
 80154cc:	e757      	b.n	801537e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80154ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80154d0:	f000 f8ca 	bl	8015668 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80154d4:	f000 fc18 	bl	8015d08 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80154d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80154da:	f000 f917 	bl	801570c <prvIsQueueEmpty>
 80154de:	4603      	mov	r3, r0
 80154e0:	2b00      	cmp	r3, #0
 80154e2:	f43f af4c 	beq.w	801537e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80154e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80154e8:	2b00      	cmp	r3, #0
 80154ea:	d00d      	beq.n	8015508 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80154ec:	f001 fe5c 	bl	80171a8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80154f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80154f2:	f000 f811 	bl	8015518 <prvGetDisinheritPriorityAfterTimeout>
 80154f6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80154f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154fa:	689b      	ldr	r3, [r3, #8]
 80154fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80154fe:	4618      	mov	r0, r3
 8015500:	f001 f8de 	bl	80166c0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8015504:	f001 fe82 	bl	801720c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015508:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801550a:	4618      	mov	r0, r3
 801550c:	3738      	adds	r7, #56	@ 0x38
 801550e:	46bd      	mov	sp, r7
 8015510:	bd80      	pop	{r7, pc}
 8015512:	bf00      	nop
 8015514:	e000ed04 	.word	0xe000ed04

08015518 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8015518:	b480      	push	{r7}
 801551a:	b085      	sub	sp, #20
 801551c:	af00      	add	r7, sp, #0
 801551e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8015520:	687b      	ldr	r3, [r7, #4]
 8015522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015524:	2b00      	cmp	r3, #0
 8015526:	d006      	beq.n	8015536 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801552c:	681b      	ldr	r3, [r3, #0]
 801552e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8015532:	60fb      	str	r3, [r7, #12]
 8015534:	e001      	b.n	801553a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8015536:	2300      	movs	r3, #0
 8015538:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801553a:	68fb      	ldr	r3, [r7, #12]
	}
 801553c:	4618      	mov	r0, r3
 801553e:	3714      	adds	r7, #20
 8015540:	46bd      	mov	sp, r7
 8015542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015546:	4770      	bx	lr

08015548 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015548:	b580      	push	{r7, lr}
 801554a:	b086      	sub	sp, #24
 801554c:	af00      	add	r7, sp, #0
 801554e:	60f8      	str	r0, [r7, #12]
 8015550:	60b9      	str	r1, [r7, #8]
 8015552:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015554:	2300      	movs	r3, #0
 8015556:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015558:	68fb      	ldr	r3, [r7, #12]
 801555a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801555c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801555e:	68fb      	ldr	r3, [r7, #12]
 8015560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015562:	2b00      	cmp	r3, #0
 8015564:	d10d      	bne.n	8015582 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	681b      	ldr	r3, [r3, #0]
 801556a:	2b00      	cmp	r3, #0
 801556c:	d14d      	bne.n	801560a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801556e:	68fb      	ldr	r3, [r7, #12]
 8015570:	689b      	ldr	r3, [r3, #8]
 8015572:	4618      	mov	r0, r3
 8015574:	f001 f834 	bl	80165e0 <xTaskPriorityDisinherit>
 8015578:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801557a:	68fb      	ldr	r3, [r7, #12]
 801557c:	2200      	movs	r2, #0
 801557e:	609a      	str	r2, [r3, #8]
 8015580:	e043      	b.n	801560a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	2b00      	cmp	r3, #0
 8015586:	d119      	bne.n	80155bc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	6858      	ldr	r0, [r3, #4]
 801558c:	68fb      	ldr	r3, [r7, #12]
 801558e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015590:	461a      	mov	r2, r3
 8015592:	68b9      	ldr	r1, [r7, #8]
 8015594:	f004 f90e 	bl	80197b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015598:	68fb      	ldr	r3, [r7, #12]
 801559a:	685a      	ldr	r2, [r3, #4]
 801559c:	68fb      	ldr	r3, [r7, #12]
 801559e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80155a0:	441a      	add	r2, r3
 80155a2:	68fb      	ldr	r3, [r7, #12]
 80155a4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80155a6:	68fb      	ldr	r3, [r7, #12]
 80155a8:	685a      	ldr	r2, [r3, #4]
 80155aa:	68fb      	ldr	r3, [r7, #12]
 80155ac:	689b      	ldr	r3, [r3, #8]
 80155ae:	429a      	cmp	r2, r3
 80155b0:	d32b      	bcc.n	801560a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80155b2:	68fb      	ldr	r3, [r7, #12]
 80155b4:	681a      	ldr	r2, [r3, #0]
 80155b6:	68fb      	ldr	r3, [r7, #12]
 80155b8:	605a      	str	r2, [r3, #4]
 80155ba:	e026      	b.n	801560a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80155bc:	68fb      	ldr	r3, [r7, #12]
 80155be:	68d8      	ldr	r0, [r3, #12]
 80155c0:	68fb      	ldr	r3, [r7, #12]
 80155c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80155c4:	461a      	mov	r2, r3
 80155c6:	68b9      	ldr	r1, [r7, #8]
 80155c8:	f004 f8f4 	bl	80197b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80155cc:	68fb      	ldr	r3, [r7, #12]
 80155ce:	68da      	ldr	r2, [r3, #12]
 80155d0:	68fb      	ldr	r3, [r7, #12]
 80155d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80155d4:	425b      	negs	r3, r3
 80155d6:	441a      	add	r2, r3
 80155d8:	68fb      	ldr	r3, [r7, #12]
 80155da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80155dc:	68fb      	ldr	r3, [r7, #12]
 80155de:	68da      	ldr	r2, [r3, #12]
 80155e0:	68fb      	ldr	r3, [r7, #12]
 80155e2:	681b      	ldr	r3, [r3, #0]
 80155e4:	429a      	cmp	r2, r3
 80155e6:	d207      	bcs.n	80155f8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80155e8:	68fb      	ldr	r3, [r7, #12]
 80155ea:	689a      	ldr	r2, [r3, #8]
 80155ec:	68fb      	ldr	r3, [r7, #12]
 80155ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80155f0:	425b      	negs	r3, r3
 80155f2:	441a      	add	r2, r3
 80155f4:	68fb      	ldr	r3, [r7, #12]
 80155f6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	2b02      	cmp	r3, #2
 80155fc:	d105      	bne.n	801560a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80155fe:	693b      	ldr	r3, [r7, #16]
 8015600:	2b00      	cmp	r3, #0
 8015602:	d002      	beq.n	801560a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8015604:	693b      	ldr	r3, [r7, #16]
 8015606:	3b01      	subs	r3, #1
 8015608:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801560a:	693b      	ldr	r3, [r7, #16]
 801560c:	1c5a      	adds	r2, r3, #1
 801560e:	68fb      	ldr	r3, [r7, #12]
 8015610:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8015612:	697b      	ldr	r3, [r7, #20]
}
 8015614:	4618      	mov	r0, r3
 8015616:	3718      	adds	r7, #24
 8015618:	46bd      	mov	sp, r7
 801561a:	bd80      	pop	{r7, pc}

0801561c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801561c:	b580      	push	{r7, lr}
 801561e:	b082      	sub	sp, #8
 8015620:	af00      	add	r7, sp, #0
 8015622:	6078      	str	r0, [r7, #4]
 8015624:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801562a:	2b00      	cmp	r3, #0
 801562c:	d018      	beq.n	8015660 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801562e:	687b      	ldr	r3, [r7, #4]
 8015630:	68da      	ldr	r2, [r3, #12]
 8015632:	687b      	ldr	r3, [r7, #4]
 8015634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015636:	441a      	add	r2, r3
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	68da      	ldr	r2, [r3, #12]
 8015640:	687b      	ldr	r3, [r7, #4]
 8015642:	689b      	ldr	r3, [r3, #8]
 8015644:	429a      	cmp	r2, r3
 8015646:	d303      	bcc.n	8015650 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	681a      	ldr	r2, [r3, #0]
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	68d9      	ldr	r1, [r3, #12]
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015658:	461a      	mov	r2, r3
 801565a:	6838      	ldr	r0, [r7, #0]
 801565c:	f004 f8aa 	bl	80197b4 <memcpy>
	}
}
 8015660:	bf00      	nop
 8015662:	3708      	adds	r7, #8
 8015664:	46bd      	mov	sp, r7
 8015666:	bd80      	pop	{r7, pc}

08015668 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015668:	b580      	push	{r7, lr}
 801566a:	b084      	sub	sp, #16
 801566c:	af00      	add	r7, sp, #0
 801566e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015670:	f001 fd9a 	bl	80171a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015674:	687b      	ldr	r3, [r7, #4]
 8015676:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801567a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801567c:	e011      	b.n	80156a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015682:	2b00      	cmp	r3, #0
 8015684:	d012      	beq.n	80156ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015686:	687b      	ldr	r3, [r7, #4]
 8015688:	3324      	adds	r3, #36	@ 0x24
 801568a:	4618      	mov	r0, r3
 801568c:	f000 fd5c 	bl	8016148 <xTaskRemoveFromEventList>
 8015690:	4603      	mov	r3, r0
 8015692:	2b00      	cmp	r3, #0
 8015694:	d001      	beq.n	801569a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015696:	f000 fe35 	bl	8016304 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801569a:	7bfb      	ldrb	r3, [r7, #15]
 801569c:	3b01      	subs	r3, #1
 801569e:	b2db      	uxtb	r3, r3
 80156a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80156a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	dce9      	bgt.n	801567e <prvUnlockQueue+0x16>
 80156aa:	e000      	b.n	80156ae <prvUnlockQueue+0x46>
					break;
 80156ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80156ae:	687b      	ldr	r3, [r7, #4]
 80156b0:	22ff      	movs	r2, #255	@ 0xff
 80156b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80156b6:	f001 fda9 	bl	801720c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80156ba:	f001 fd75 	bl	80171a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80156c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80156c6:	e011      	b.n	80156ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80156c8:	687b      	ldr	r3, [r7, #4]
 80156ca:	691b      	ldr	r3, [r3, #16]
 80156cc:	2b00      	cmp	r3, #0
 80156ce:	d012      	beq.n	80156f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	3310      	adds	r3, #16
 80156d4:	4618      	mov	r0, r3
 80156d6:	f000 fd37 	bl	8016148 <xTaskRemoveFromEventList>
 80156da:	4603      	mov	r3, r0
 80156dc:	2b00      	cmp	r3, #0
 80156de:	d001      	beq.n	80156e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80156e0:	f000 fe10 	bl	8016304 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80156e4:	7bbb      	ldrb	r3, [r7, #14]
 80156e6:	3b01      	subs	r3, #1
 80156e8:	b2db      	uxtb	r3, r3
 80156ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80156ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	dce9      	bgt.n	80156c8 <prvUnlockQueue+0x60>
 80156f4:	e000      	b.n	80156f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80156f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	22ff      	movs	r2, #255	@ 0xff
 80156fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8015700:	f001 fd84 	bl	801720c <vPortExitCritical>
}
 8015704:	bf00      	nop
 8015706:	3710      	adds	r7, #16
 8015708:	46bd      	mov	sp, r7
 801570a:	bd80      	pop	{r7, pc}

0801570c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801570c:	b580      	push	{r7, lr}
 801570e:	b084      	sub	sp, #16
 8015710:	af00      	add	r7, sp, #0
 8015712:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015714:	f001 fd48 	bl	80171a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801571c:	2b00      	cmp	r3, #0
 801571e:	d102      	bne.n	8015726 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015720:	2301      	movs	r3, #1
 8015722:	60fb      	str	r3, [r7, #12]
 8015724:	e001      	b.n	801572a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015726:	2300      	movs	r3, #0
 8015728:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801572a:	f001 fd6f 	bl	801720c <vPortExitCritical>

	return xReturn;
 801572e:	68fb      	ldr	r3, [r7, #12]
}
 8015730:	4618      	mov	r0, r3
 8015732:	3710      	adds	r7, #16
 8015734:	46bd      	mov	sp, r7
 8015736:	bd80      	pop	{r7, pc}

08015738 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015738:	b580      	push	{r7, lr}
 801573a:	b084      	sub	sp, #16
 801573c:	af00      	add	r7, sp, #0
 801573e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015740:	f001 fd32 	bl	80171a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015744:	687b      	ldr	r3, [r7, #4]
 8015746:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801574c:	429a      	cmp	r2, r3
 801574e:	d102      	bne.n	8015756 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015750:	2301      	movs	r3, #1
 8015752:	60fb      	str	r3, [r7, #12]
 8015754:	e001      	b.n	801575a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015756:	2300      	movs	r3, #0
 8015758:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801575a:	f001 fd57 	bl	801720c <vPortExitCritical>

	return xReturn;
 801575e:	68fb      	ldr	r3, [r7, #12]
}
 8015760:	4618      	mov	r0, r3
 8015762:	3710      	adds	r7, #16
 8015764:	46bd      	mov	sp, r7
 8015766:	bd80      	pop	{r7, pc}

08015768 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8015768:	b480      	push	{r7}
 801576a:	b085      	sub	sp, #20
 801576c:	af00      	add	r7, sp, #0
 801576e:	6078      	str	r0, [r7, #4]
 8015770:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015772:	2300      	movs	r3, #0
 8015774:	60fb      	str	r3, [r7, #12]
 8015776:	e014      	b.n	80157a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8015778:	4a0f      	ldr	r2, [pc, #60]	@ (80157b8 <vQueueAddToRegistry+0x50>)
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8015780:	2b00      	cmp	r3, #0
 8015782:	d10b      	bne.n	801579c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8015784:	490c      	ldr	r1, [pc, #48]	@ (80157b8 <vQueueAddToRegistry+0x50>)
 8015786:	68fb      	ldr	r3, [r7, #12]
 8015788:	683a      	ldr	r2, [r7, #0]
 801578a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801578e:	4a0a      	ldr	r2, [pc, #40]	@ (80157b8 <vQueueAddToRegistry+0x50>)
 8015790:	68fb      	ldr	r3, [r7, #12]
 8015792:	00db      	lsls	r3, r3, #3
 8015794:	4413      	add	r3, r2
 8015796:	687a      	ldr	r2, [r7, #4]
 8015798:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801579a:	e006      	b.n	80157aa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	3301      	adds	r3, #1
 80157a0:	60fb      	str	r3, [r7, #12]
 80157a2:	68fb      	ldr	r3, [r7, #12]
 80157a4:	2b07      	cmp	r3, #7
 80157a6:	d9e7      	bls.n	8015778 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80157a8:	bf00      	nop
 80157aa:	bf00      	nop
 80157ac:	3714      	adds	r7, #20
 80157ae:	46bd      	mov	sp, r7
 80157b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157b4:	4770      	bx	lr
 80157b6:	bf00      	nop
 80157b8:	24002138 	.word	0x24002138

080157bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80157bc:	b580      	push	{r7, lr}
 80157be:	b086      	sub	sp, #24
 80157c0:	af00      	add	r7, sp, #0
 80157c2:	60f8      	str	r0, [r7, #12]
 80157c4:	60b9      	str	r1, [r7, #8]
 80157c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80157c8:	68fb      	ldr	r3, [r7, #12]
 80157ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80157cc:	f001 fcec 	bl	80171a8 <vPortEnterCritical>
 80157d0:	697b      	ldr	r3, [r7, #20]
 80157d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80157d6:	b25b      	sxtb	r3, r3
 80157d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80157dc:	d103      	bne.n	80157e6 <vQueueWaitForMessageRestricted+0x2a>
 80157de:	697b      	ldr	r3, [r7, #20]
 80157e0:	2200      	movs	r2, #0
 80157e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80157e6:	697b      	ldr	r3, [r7, #20]
 80157e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80157ec:	b25b      	sxtb	r3, r3
 80157ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80157f2:	d103      	bne.n	80157fc <vQueueWaitForMessageRestricted+0x40>
 80157f4:	697b      	ldr	r3, [r7, #20]
 80157f6:	2200      	movs	r2, #0
 80157f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80157fc:	f001 fd06 	bl	801720c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8015800:	697b      	ldr	r3, [r7, #20]
 8015802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015804:	2b00      	cmp	r3, #0
 8015806:	d106      	bne.n	8015816 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8015808:	697b      	ldr	r3, [r7, #20]
 801580a:	3324      	adds	r3, #36	@ 0x24
 801580c:	687a      	ldr	r2, [r7, #4]
 801580e:	68b9      	ldr	r1, [r7, #8]
 8015810:	4618      	mov	r0, r3
 8015812:	f000 fc6d 	bl	80160f0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8015816:	6978      	ldr	r0, [r7, #20]
 8015818:	f7ff ff26 	bl	8015668 <prvUnlockQueue>
	}
 801581c:	bf00      	nop
 801581e:	3718      	adds	r7, #24
 8015820:	46bd      	mov	sp, r7
 8015822:	bd80      	pop	{r7, pc}

08015824 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015824:	b580      	push	{r7, lr}
 8015826:	b08e      	sub	sp, #56	@ 0x38
 8015828:	af04      	add	r7, sp, #16
 801582a:	60f8      	str	r0, [r7, #12]
 801582c:	60b9      	str	r1, [r7, #8]
 801582e:	607a      	str	r2, [r7, #4]
 8015830:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015834:	2b00      	cmp	r3, #0
 8015836:	d10b      	bne.n	8015850 <xTaskCreateStatic+0x2c>
	__asm volatile
 8015838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801583c:	f383 8811 	msr	BASEPRI, r3
 8015840:	f3bf 8f6f 	isb	sy
 8015844:	f3bf 8f4f 	dsb	sy
 8015848:	623b      	str	r3, [r7, #32]
}
 801584a:	bf00      	nop
 801584c:	bf00      	nop
 801584e:	e7fd      	b.n	801584c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8015850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015852:	2b00      	cmp	r3, #0
 8015854:	d10b      	bne.n	801586e <xTaskCreateStatic+0x4a>
	__asm volatile
 8015856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801585a:	f383 8811 	msr	BASEPRI, r3
 801585e:	f3bf 8f6f 	isb	sy
 8015862:	f3bf 8f4f 	dsb	sy
 8015866:	61fb      	str	r3, [r7, #28]
}
 8015868:	bf00      	nop
 801586a:	bf00      	nop
 801586c:	e7fd      	b.n	801586a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801586e:	23a8      	movs	r3, #168	@ 0xa8
 8015870:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015872:	693b      	ldr	r3, [r7, #16]
 8015874:	2ba8      	cmp	r3, #168	@ 0xa8
 8015876:	d00b      	beq.n	8015890 <xTaskCreateStatic+0x6c>
	__asm volatile
 8015878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801587c:	f383 8811 	msr	BASEPRI, r3
 8015880:	f3bf 8f6f 	isb	sy
 8015884:	f3bf 8f4f 	dsb	sy
 8015888:	61bb      	str	r3, [r7, #24]
}
 801588a:	bf00      	nop
 801588c:	bf00      	nop
 801588e:	e7fd      	b.n	801588c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015890:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015894:	2b00      	cmp	r3, #0
 8015896:	d01e      	beq.n	80158d6 <xTaskCreateStatic+0xb2>
 8015898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801589a:	2b00      	cmp	r3, #0
 801589c:	d01b      	beq.n	80158d6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801589e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158a0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80158a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80158a6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80158a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158aa:	2202      	movs	r2, #2
 80158ac:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80158b0:	2300      	movs	r3, #0
 80158b2:	9303      	str	r3, [sp, #12]
 80158b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158b6:	9302      	str	r3, [sp, #8]
 80158b8:	f107 0314 	add.w	r3, r7, #20
 80158bc:	9301      	str	r3, [sp, #4]
 80158be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158c0:	9300      	str	r3, [sp, #0]
 80158c2:	683b      	ldr	r3, [r7, #0]
 80158c4:	687a      	ldr	r2, [r7, #4]
 80158c6:	68b9      	ldr	r1, [r7, #8]
 80158c8:	68f8      	ldr	r0, [r7, #12]
 80158ca:	f000 f851 	bl	8015970 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80158ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80158d0:	f000 f8f6 	bl	8015ac0 <prvAddNewTaskToReadyList>
 80158d4:	e001      	b.n	80158da <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80158d6:	2300      	movs	r3, #0
 80158d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80158da:	697b      	ldr	r3, [r7, #20]
	}
 80158dc:	4618      	mov	r0, r3
 80158de:	3728      	adds	r7, #40	@ 0x28
 80158e0:	46bd      	mov	sp, r7
 80158e2:	bd80      	pop	{r7, pc}

080158e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80158e4:	b580      	push	{r7, lr}
 80158e6:	b08c      	sub	sp, #48	@ 0x30
 80158e8:	af04      	add	r7, sp, #16
 80158ea:	60f8      	str	r0, [r7, #12]
 80158ec:	60b9      	str	r1, [r7, #8]
 80158ee:	603b      	str	r3, [r7, #0]
 80158f0:	4613      	mov	r3, r2
 80158f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80158f4:	88fb      	ldrh	r3, [r7, #6]
 80158f6:	009b      	lsls	r3, r3, #2
 80158f8:	4618      	mov	r0, r3
 80158fa:	f001 fd77 	bl	80173ec <pvPortMalloc>
 80158fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015900:	697b      	ldr	r3, [r7, #20]
 8015902:	2b00      	cmp	r3, #0
 8015904:	d00e      	beq.n	8015924 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8015906:	20a8      	movs	r0, #168	@ 0xa8
 8015908:	f001 fd70 	bl	80173ec <pvPortMalloc>
 801590c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801590e:	69fb      	ldr	r3, [r7, #28]
 8015910:	2b00      	cmp	r3, #0
 8015912:	d003      	beq.n	801591c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015914:	69fb      	ldr	r3, [r7, #28]
 8015916:	697a      	ldr	r2, [r7, #20]
 8015918:	631a      	str	r2, [r3, #48]	@ 0x30
 801591a:	e005      	b.n	8015928 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801591c:	6978      	ldr	r0, [r7, #20]
 801591e:	f001 fe33 	bl	8017588 <vPortFree>
 8015922:	e001      	b.n	8015928 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015924:	2300      	movs	r3, #0
 8015926:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8015928:	69fb      	ldr	r3, [r7, #28]
 801592a:	2b00      	cmp	r3, #0
 801592c:	d017      	beq.n	801595e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801592e:	69fb      	ldr	r3, [r7, #28]
 8015930:	2200      	movs	r2, #0
 8015932:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8015936:	88fa      	ldrh	r2, [r7, #6]
 8015938:	2300      	movs	r3, #0
 801593a:	9303      	str	r3, [sp, #12]
 801593c:	69fb      	ldr	r3, [r7, #28]
 801593e:	9302      	str	r3, [sp, #8]
 8015940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015942:	9301      	str	r3, [sp, #4]
 8015944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015946:	9300      	str	r3, [sp, #0]
 8015948:	683b      	ldr	r3, [r7, #0]
 801594a:	68b9      	ldr	r1, [r7, #8]
 801594c:	68f8      	ldr	r0, [r7, #12]
 801594e:	f000 f80f 	bl	8015970 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015952:	69f8      	ldr	r0, [r7, #28]
 8015954:	f000 f8b4 	bl	8015ac0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8015958:	2301      	movs	r3, #1
 801595a:	61bb      	str	r3, [r7, #24]
 801595c:	e002      	b.n	8015964 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801595e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015962:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015964:	69bb      	ldr	r3, [r7, #24]
	}
 8015966:	4618      	mov	r0, r3
 8015968:	3720      	adds	r7, #32
 801596a:	46bd      	mov	sp, r7
 801596c:	bd80      	pop	{r7, pc}
	...

08015970 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8015970:	b580      	push	{r7, lr}
 8015972:	b088      	sub	sp, #32
 8015974:	af00      	add	r7, sp, #0
 8015976:	60f8      	str	r0, [r7, #12]
 8015978:	60b9      	str	r1, [r7, #8]
 801597a:	607a      	str	r2, [r7, #4]
 801597c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801597e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015980:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	009b      	lsls	r3, r3, #2
 8015986:	461a      	mov	r2, r3
 8015988:	21a5      	movs	r1, #165	@ 0xa5
 801598a:	f003 fe15 	bl	80195b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801598e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015990:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015992:	6879      	ldr	r1, [r7, #4]
 8015994:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8015998:	440b      	add	r3, r1
 801599a:	009b      	lsls	r3, r3, #2
 801599c:	4413      	add	r3, r2
 801599e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80159a0:	69bb      	ldr	r3, [r7, #24]
 80159a2:	f023 0307 	bic.w	r3, r3, #7
 80159a6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80159a8:	69bb      	ldr	r3, [r7, #24]
 80159aa:	f003 0307 	and.w	r3, r3, #7
 80159ae:	2b00      	cmp	r3, #0
 80159b0:	d00b      	beq.n	80159ca <prvInitialiseNewTask+0x5a>
	__asm volatile
 80159b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159b6:	f383 8811 	msr	BASEPRI, r3
 80159ba:	f3bf 8f6f 	isb	sy
 80159be:	f3bf 8f4f 	dsb	sy
 80159c2:	617b      	str	r3, [r7, #20]
}
 80159c4:	bf00      	nop
 80159c6:	bf00      	nop
 80159c8:	e7fd      	b.n	80159c6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80159ca:	68bb      	ldr	r3, [r7, #8]
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d01f      	beq.n	8015a10 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80159d0:	2300      	movs	r3, #0
 80159d2:	61fb      	str	r3, [r7, #28]
 80159d4:	e012      	b.n	80159fc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80159d6:	68ba      	ldr	r2, [r7, #8]
 80159d8:	69fb      	ldr	r3, [r7, #28]
 80159da:	4413      	add	r3, r2
 80159dc:	7819      	ldrb	r1, [r3, #0]
 80159de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80159e0:	69fb      	ldr	r3, [r7, #28]
 80159e2:	4413      	add	r3, r2
 80159e4:	3334      	adds	r3, #52	@ 0x34
 80159e6:	460a      	mov	r2, r1
 80159e8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80159ea:	68ba      	ldr	r2, [r7, #8]
 80159ec:	69fb      	ldr	r3, [r7, #28]
 80159ee:	4413      	add	r3, r2
 80159f0:	781b      	ldrb	r3, [r3, #0]
 80159f2:	2b00      	cmp	r3, #0
 80159f4:	d006      	beq.n	8015a04 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80159f6:	69fb      	ldr	r3, [r7, #28]
 80159f8:	3301      	adds	r3, #1
 80159fa:	61fb      	str	r3, [r7, #28]
 80159fc:	69fb      	ldr	r3, [r7, #28]
 80159fe:	2b0f      	cmp	r3, #15
 8015a00:	d9e9      	bls.n	80159d6 <prvInitialiseNewTask+0x66>
 8015a02:	e000      	b.n	8015a06 <prvInitialiseNewTask+0x96>
			{
				break;
 8015a04:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8015a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a08:	2200      	movs	r2, #0
 8015a0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8015a0e:	e003      	b.n	8015a18 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8015a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a12:	2200      	movs	r2, #0
 8015a14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8015a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a1a:	2b37      	cmp	r3, #55	@ 0x37
 8015a1c:	d901      	bls.n	8015a22 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015a1e:	2337      	movs	r3, #55	@ 0x37
 8015a20:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015a26:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8015a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015a2c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8015a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a30:	2200      	movs	r2, #0
 8015a32:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a36:	3304      	adds	r3, #4
 8015a38:	4618      	mov	r0, r3
 8015a3a:	f7fe ff71 	bl	8014920 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a40:	3318      	adds	r3, #24
 8015a42:	4618      	mov	r0, r3
 8015a44:	f7fe ff6c 	bl	8014920 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8015a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015a4c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a50:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a56:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8015a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015a5c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a60:	2200      	movs	r2, #0
 8015a62:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a68:	2200      	movs	r2, #0
 8015a6a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8015a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a70:	3354      	adds	r3, #84	@ 0x54
 8015a72:	224c      	movs	r2, #76	@ 0x4c
 8015a74:	2100      	movs	r1, #0
 8015a76:	4618      	mov	r0, r3
 8015a78:	f003 fd9e 	bl	80195b8 <memset>
 8015a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a7e:	4a0d      	ldr	r2, [pc, #52]	@ (8015ab4 <prvInitialiseNewTask+0x144>)
 8015a80:	659a      	str	r2, [r3, #88]	@ 0x58
 8015a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a84:	4a0c      	ldr	r2, [pc, #48]	@ (8015ab8 <prvInitialiseNewTask+0x148>)
 8015a86:	65da      	str	r2, [r3, #92]	@ 0x5c
 8015a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a8a:	4a0c      	ldr	r2, [pc, #48]	@ (8015abc <prvInitialiseNewTask+0x14c>)
 8015a8c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8015a8e:	683a      	ldr	r2, [r7, #0]
 8015a90:	68f9      	ldr	r1, [r7, #12]
 8015a92:	69b8      	ldr	r0, [r7, #24]
 8015a94:	f001 fa5a 	bl	8016f4c <pxPortInitialiseStack>
 8015a98:	4602      	mov	r2, r0
 8015a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a9c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8015a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015aa0:	2b00      	cmp	r3, #0
 8015aa2:	d002      	beq.n	8015aaa <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8015aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015aa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015aa8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015aaa:	bf00      	nop
 8015aac:	3720      	adds	r7, #32
 8015aae:	46bd      	mov	sp, r7
 8015ab0:	bd80      	pop	{r7, pc}
 8015ab2:	bf00      	nop
 8015ab4:	240063d8 	.word	0x240063d8
 8015ab8:	24006440 	.word	0x24006440
 8015abc:	240064a8 	.word	0x240064a8

08015ac0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8015ac0:	b580      	push	{r7, lr}
 8015ac2:	b082      	sub	sp, #8
 8015ac4:	af00      	add	r7, sp, #0
 8015ac6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8015ac8:	f001 fb6e 	bl	80171a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8015acc:	4b2d      	ldr	r3, [pc, #180]	@ (8015b84 <prvAddNewTaskToReadyList+0xc4>)
 8015ace:	681b      	ldr	r3, [r3, #0]
 8015ad0:	3301      	adds	r3, #1
 8015ad2:	4a2c      	ldr	r2, [pc, #176]	@ (8015b84 <prvAddNewTaskToReadyList+0xc4>)
 8015ad4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8015ad6:	4b2c      	ldr	r3, [pc, #176]	@ (8015b88 <prvAddNewTaskToReadyList+0xc8>)
 8015ad8:	681b      	ldr	r3, [r3, #0]
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	d109      	bne.n	8015af2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8015ade:	4a2a      	ldr	r2, [pc, #168]	@ (8015b88 <prvAddNewTaskToReadyList+0xc8>)
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8015ae4:	4b27      	ldr	r3, [pc, #156]	@ (8015b84 <prvAddNewTaskToReadyList+0xc4>)
 8015ae6:	681b      	ldr	r3, [r3, #0]
 8015ae8:	2b01      	cmp	r3, #1
 8015aea:	d110      	bne.n	8015b0e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8015aec:	f000 fc2e 	bl	801634c <prvInitialiseTaskLists>
 8015af0:	e00d      	b.n	8015b0e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8015af2:	4b26      	ldr	r3, [pc, #152]	@ (8015b8c <prvAddNewTaskToReadyList+0xcc>)
 8015af4:	681b      	ldr	r3, [r3, #0]
 8015af6:	2b00      	cmp	r3, #0
 8015af8:	d109      	bne.n	8015b0e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8015afa:	4b23      	ldr	r3, [pc, #140]	@ (8015b88 <prvAddNewTaskToReadyList+0xc8>)
 8015afc:	681b      	ldr	r3, [r3, #0]
 8015afe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b00:	687b      	ldr	r3, [r7, #4]
 8015b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b04:	429a      	cmp	r2, r3
 8015b06:	d802      	bhi.n	8015b0e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8015b08:	4a1f      	ldr	r2, [pc, #124]	@ (8015b88 <prvAddNewTaskToReadyList+0xc8>)
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8015b0e:	4b20      	ldr	r3, [pc, #128]	@ (8015b90 <prvAddNewTaskToReadyList+0xd0>)
 8015b10:	681b      	ldr	r3, [r3, #0]
 8015b12:	3301      	adds	r3, #1
 8015b14:	4a1e      	ldr	r2, [pc, #120]	@ (8015b90 <prvAddNewTaskToReadyList+0xd0>)
 8015b16:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8015b18:	4b1d      	ldr	r3, [pc, #116]	@ (8015b90 <prvAddNewTaskToReadyList+0xd0>)
 8015b1a:	681a      	ldr	r2, [r3, #0]
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b24:	4b1b      	ldr	r3, [pc, #108]	@ (8015b94 <prvAddNewTaskToReadyList+0xd4>)
 8015b26:	681b      	ldr	r3, [r3, #0]
 8015b28:	429a      	cmp	r2, r3
 8015b2a:	d903      	bls.n	8015b34 <prvAddNewTaskToReadyList+0x74>
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b30:	4a18      	ldr	r2, [pc, #96]	@ (8015b94 <prvAddNewTaskToReadyList+0xd4>)
 8015b32:	6013      	str	r3, [r2, #0]
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b38:	4613      	mov	r3, r2
 8015b3a:	009b      	lsls	r3, r3, #2
 8015b3c:	4413      	add	r3, r2
 8015b3e:	009b      	lsls	r3, r3, #2
 8015b40:	4a15      	ldr	r2, [pc, #84]	@ (8015b98 <prvAddNewTaskToReadyList+0xd8>)
 8015b42:	441a      	add	r2, r3
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	3304      	adds	r3, #4
 8015b48:	4619      	mov	r1, r3
 8015b4a:	4610      	mov	r0, r2
 8015b4c:	f7fe fef5 	bl	801493a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015b50:	f001 fb5c 	bl	801720c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015b54:	4b0d      	ldr	r3, [pc, #52]	@ (8015b8c <prvAddNewTaskToReadyList+0xcc>)
 8015b56:	681b      	ldr	r3, [r3, #0]
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d00e      	beq.n	8015b7a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8015b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8015b88 <prvAddNewTaskToReadyList+0xc8>)
 8015b5e:	681b      	ldr	r3, [r3, #0]
 8015b60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b62:	687b      	ldr	r3, [r7, #4]
 8015b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b66:	429a      	cmp	r2, r3
 8015b68:	d207      	bcs.n	8015b7a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8015b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8015b9c <prvAddNewTaskToReadyList+0xdc>)
 8015b6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015b70:	601a      	str	r2, [r3, #0]
 8015b72:	f3bf 8f4f 	dsb	sy
 8015b76:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015b7a:	bf00      	nop
 8015b7c:	3708      	adds	r7, #8
 8015b7e:	46bd      	mov	sp, r7
 8015b80:	bd80      	pop	{r7, pc}
 8015b82:	bf00      	nop
 8015b84:	2400264c 	.word	0x2400264c
 8015b88:	24002178 	.word	0x24002178
 8015b8c:	24002658 	.word	0x24002658
 8015b90:	24002668 	.word	0x24002668
 8015b94:	24002654 	.word	0x24002654
 8015b98:	2400217c 	.word	0x2400217c
 8015b9c:	e000ed04 	.word	0xe000ed04

08015ba0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015ba0:	b580      	push	{r7, lr}
 8015ba2:	b084      	sub	sp, #16
 8015ba4:	af00      	add	r7, sp, #0
 8015ba6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015ba8:	2300      	movs	r3, #0
 8015baa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015bac:	687b      	ldr	r3, [r7, #4]
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d018      	beq.n	8015be4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8015bb2:	4b14      	ldr	r3, [pc, #80]	@ (8015c04 <vTaskDelay+0x64>)
 8015bb4:	681b      	ldr	r3, [r3, #0]
 8015bb6:	2b00      	cmp	r3, #0
 8015bb8:	d00b      	beq.n	8015bd2 <vTaskDelay+0x32>
	__asm volatile
 8015bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bbe:	f383 8811 	msr	BASEPRI, r3
 8015bc2:	f3bf 8f6f 	isb	sy
 8015bc6:	f3bf 8f4f 	dsb	sy
 8015bca:	60bb      	str	r3, [r7, #8]
}
 8015bcc:	bf00      	nop
 8015bce:	bf00      	nop
 8015bd0:	e7fd      	b.n	8015bce <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8015bd2:	f000 f88b 	bl	8015cec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8015bd6:	2100      	movs	r1, #0
 8015bd8:	6878      	ldr	r0, [r7, #4]
 8015bda:	f000 fe09 	bl	80167f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015bde:	f000 f893 	bl	8015d08 <xTaskResumeAll>
 8015be2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015be4:	68fb      	ldr	r3, [r7, #12]
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	d107      	bne.n	8015bfa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8015bea:	4b07      	ldr	r3, [pc, #28]	@ (8015c08 <vTaskDelay+0x68>)
 8015bec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015bf0:	601a      	str	r2, [r3, #0]
 8015bf2:	f3bf 8f4f 	dsb	sy
 8015bf6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015bfa:	bf00      	nop
 8015bfc:	3710      	adds	r7, #16
 8015bfe:	46bd      	mov	sp, r7
 8015c00:	bd80      	pop	{r7, pc}
 8015c02:	bf00      	nop
 8015c04:	24002674 	.word	0x24002674
 8015c08:	e000ed04 	.word	0xe000ed04

08015c0c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015c0c:	b580      	push	{r7, lr}
 8015c0e:	b08a      	sub	sp, #40	@ 0x28
 8015c10:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8015c12:	2300      	movs	r3, #0
 8015c14:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8015c16:	2300      	movs	r3, #0
 8015c18:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015c1a:	463a      	mov	r2, r7
 8015c1c:	1d39      	adds	r1, r7, #4
 8015c1e:	f107 0308 	add.w	r3, r7, #8
 8015c22:	4618      	mov	r0, r3
 8015c24:	f7fe fe28 	bl	8014878 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015c28:	6839      	ldr	r1, [r7, #0]
 8015c2a:	687b      	ldr	r3, [r7, #4]
 8015c2c:	68ba      	ldr	r2, [r7, #8]
 8015c2e:	9202      	str	r2, [sp, #8]
 8015c30:	9301      	str	r3, [sp, #4]
 8015c32:	2300      	movs	r3, #0
 8015c34:	9300      	str	r3, [sp, #0]
 8015c36:	2300      	movs	r3, #0
 8015c38:	460a      	mov	r2, r1
 8015c3a:	4924      	ldr	r1, [pc, #144]	@ (8015ccc <vTaskStartScheduler+0xc0>)
 8015c3c:	4824      	ldr	r0, [pc, #144]	@ (8015cd0 <vTaskStartScheduler+0xc4>)
 8015c3e:	f7ff fdf1 	bl	8015824 <xTaskCreateStatic>
 8015c42:	4603      	mov	r3, r0
 8015c44:	4a23      	ldr	r2, [pc, #140]	@ (8015cd4 <vTaskStartScheduler+0xc8>)
 8015c46:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015c48:	4b22      	ldr	r3, [pc, #136]	@ (8015cd4 <vTaskStartScheduler+0xc8>)
 8015c4a:	681b      	ldr	r3, [r3, #0]
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d002      	beq.n	8015c56 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015c50:	2301      	movs	r3, #1
 8015c52:	617b      	str	r3, [r7, #20]
 8015c54:	e001      	b.n	8015c5a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8015c56:	2300      	movs	r3, #0
 8015c58:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8015c5a:	697b      	ldr	r3, [r7, #20]
 8015c5c:	2b01      	cmp	r3, #1
 8015c5e:	d102      	bne.n	8015c66 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8015c60:	f000 fe1a 	bl	8016898 <xTimerCreateTimerTask>
 8015c64:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015c66:	697b      	ldr	r3, [r7, #20]
 8015c68:	2b01      	cmp	r3, #1
 8015c6a:	d11b      	bne.n	8015ca4 <vTaskStartScheduler+0x98>
	__asm volatile
 8015c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c70:	f383 8811 	msr	BASEPRI, r3
 8015c74:	f3bf 8f6f 	isb	sy
 8015c78:	f3bf 8f4f 	dsb	sy
 8015c7c:	613b      	str	r3, [r7, #16]
}
 8015c7e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015c80:	4b15      	ldr	r3, [pc, #84]	@ (8015cd8 <vTaskStartScheduler+0xcc>)
 8015c82:	681b      	ldr	r3, [r3, #0]
 8015c84:	3354      	adds	r3, #84	@ 0x54
 8015c86:	4a15      	ldr	r2, [pc, #84]	@ (8015cdc <vTaskStartScheduler+0xd0>)
 8015c88:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015c8a:	4b15      	ldr	r3, [pc, #84]	@ (8015ce0 <vTaskStartScheduler+0xd4>)
 8015c8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015c90:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015c92:	4b14      	ldr	r3, [pc, #80]	@ (8015ce4 <vTaskStartScheduler+0xd8>)
 8015c94:	2201      	movs	r2, #1
 8015c96:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015c98:	4b13      	ldr	r3, [pc, #76]	@ (8015ce8 <vTaskStartScheduler+0xdc>)
 8015c9a:	2200      	movs	r2, #0
 8015c9c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015c9e:	f001 f9df 	bl	8017060 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015ca2:	e00f      	b.n	8015cc4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015ca4:	697b      	ldr	r3, [r7, #20]
 8015ca6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015caa:	d10b      	bne.n	8015cc4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8015cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015cb0:	f383 8811 	msr	BASEPRI, r3
 8015cb4:	f3bf 8f6f 	isb	sy
 8015cb8:	f3bf 8f4f 	dsb	sy
 8015cbc:	60fb      	str	r3, [r7, #12]
}
 8015cbe:	bf00      	nop
 8015cc0:	bf00      	nop
 8015cc2:	e7fd      	b.n	8015cc0 <vTaskStartScheduler+0xb4>
}
 8015cc4:	bf00      	nop
 8015cc6:	3718      	adds	r7, #24
 8015cc8:	46bd      	mov	sp, r7
 8015cca:	bd80      	pop	{r7, pc}
 8015ccc:	0801c0b4 	.word	0x0801c0b4
 8015cd0:	0801631d 	.word	0x0801631d
 8015cd4:	24002670 	.word	0x24002670
 8015cd8:	24002178 	.word	0x24002178
 8015cdc:	2400018c 	.word	0x2400018c
 8015ce0:	2400266c 	.word	0x2400266c
 8015ce4:	24002658 	.word	0x24002658
 8015ce8:	24002650 	.word	0x24002650

08015cec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015cec:	b480      	push	{r7}
 8015cee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8015cf0:	4b04      	ldr	r3, [pc, #16]	@ (8015d04 <vTaskSuspendAll+0x18>)
 8015cf2:	681b      	ldr	r3, [r3, #0]
 8015cf4:	3301      	adds	r3, #1
 8015cf6:	4a03      	ldr	r2, [pc, #12]	@ (8015d04 <vTaskSuspendAll+0x18>)
 8015cf8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8015cfa:	bf00      	nop
 8015cfc:	46bd      	mov	sp, r7
 8015cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d02:	4770      	bx	lr
 8015d04:	24002674 	.word	0x24002674

08015d08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015d08:	b580      	push	{r7, lr}
 8015d0a:	b084      	sub	sp, #16
 8015d0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015d0e:	2300      	movs	r3, #0
 8015d10:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015d12:	2300      	movs	r3, #0
 8015d14:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015d16:	4b42      	ldr	r3, [pc, #264]	@ (8015e20 <xTaskResumeAll+0x118>)
 8015d18:	681b      	ldr	r3, [r3, #0]
 8015d1a:	2b00      	cmp	r3, #0
 8015d1c:	d10b      	bne.n	8015d36 <xTaskResumeAll+0x2e>
	__asm volatile
 8015d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d22:	f383 8811 	msr	BASEPRI, r3
 8015d26:	f3bf 8f6f 	isb	sy
 8015d2a:	f3bf 8f4f 	dsb	sy
 8015d2e:	603b      	str	r3, [r7, #0]
}
 8015d30:	bf00      	nop
 8015d32:	bf00      	nop
 8015d34:	e7fd      	b.n	8015d32 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015d36:	f001 fa37 	bl	80171a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015d3a:	4b39      	ldr	r3, [pc, #228]	@ (8015e20 <xTaskResumeAll+0x118>)
 8015d3c:	681b      	ldr	r3, [r3, #0]
 8015d3e:	3b01      	subs	r3, #1
 8015d40:	4a37      	ldr	r2, [pc, #220]	@ (8015e20 <xTaskResumeAll+0x118>)
 8015d42:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015d44:	4b36      	ldr	r3, [pc, #216]	@ (8015e20 <xTaskResumeAll+0x118>)
 8015d46:	681b      	ldr	r3, [r3, #0]
 8015d48:	2b00      	cmp	r3, #0
 8015d4a:	d162      	bne.n	8015e12 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015d4c:	4b35      	ldr	r3, [pc, #212]	@ (8015e24 <xTaskResumeAll+0x11c>)
 8015d4e:	681b      	ldr	r3, [r3, #0]
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d05e      	beq.n	8015e12 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015d54:	e02f      	b.n	8015db6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015d56:	4b34      	ldr	r3, [pc, #208]	@ (8015e28 <xTaskResumeAll+0x120>)
 8015d58:	68db      	ldr	r3, [r3, #12]
 8015d5a:	68db      	ldr	r3, [r3, #12]
 8015d5c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015d5e:	68fb      	ldr	r3, [r7, #12]
 8015d60:	3318      	adds	r3, #24
 8015d62:	4618      	mov	r0, r3
 8015d64:	f7fe fe46 	bl	80149f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	3304      	adds	r3, #4
 8015d6c:	4618      	mov	r0, r3
 8015d6e:	f7fe fe41 	bl	80149f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d76:	4b2d      	ldr	r3, [pc, #180]	@ (8015e2c <xTaskResumeAll+0x124>)
 8015d78:	681b      	ldr	r3, [r3, #0]
 8015d7a:	429a      	cmp	r2, r3
 8015d7c:	d903      	bls.n	8015d86 <xTaskResumeAll+0x7e>
 8015d7e:	68fb      	ldr	r3, [r7, #12]
 8015d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d82:	4a2a      	ldr	r2, [pc, #168]	@ (8015e2c <xTaskResumeAll+0x124>)
 8015d84:	6013      	str	r3, [r2, #0]
 8015d86:	68fb      	ldr	r3, [r7, #12]
 8015d88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d8a:	4613      	mov	r3, r2
 8015d8c:	009b      	lsls	r3, r3, #2
 8015d8e:	4413      	add	r3, r2
 8015d90:	009b      	lsls	r3, r3, #2
 8015d92:	4a27      	ldr	r2, [pc, #156]	@ (8015e30 <xTaskResumeAll+0x128>)
 8015d94:	441a      	add	r2, r3
 8015d96:	68fb      	ldr	r3, [r7, #12]
 8015d98:	3304      	adds	r3, #4
 8015d9a:	4619      	mov	r1, r3
 8015d9c:	4610      	mov	r0, r2
 8015d9e:	f7fe fdcc 	bl	801493a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015da2:	68fb      	ldr	r3, [r7, #12]
 8015da4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015da6:	4b23      	ldr	r3, [pc, #140]	@ (8015e34 <xTaskResumeAll+0x12c>)
 8015da8:	681b      	ldr	r3, [r3, #0]
 8015daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015dac:	429a      	cmp	r2, r3
 8015dae:	d302      	bcc.n	8015db6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8015db0:	4b21      	ldr	r3, [pc, #132]	@ (8015e38 <xTaskResumeAll+0x130>)
 8015db2:	2201      	movs	r2, #1
 8015db4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015db6:	4b1c      	ldr	r3, [pc, #112]	@ (8015e28 <xTaskResumeAll+0x120>)
 8015db8:	681b      	ldr	r3, [r3, #0]
 8015dba:	2b00      	cmp	r3, #0
 8015dbc:	d1cb      	bne.n	8015d56 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8015dbe:	68fb      	ldr	r3, [r7, #12]
 8015dc0:	2b00      	cmp	r3, #0
 8015dc2:	d001      	beq.n	8015dc8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015dc4:	f000 fb66 	bl	8016494 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8015dc8:	4b1c      	ldr	r3, [pc, #112]	@ (8015e3c <xTaskResumeAll+0x134>)
 8015dca:	681b      	ldr	r3, [r3, #0]
 8015dcc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d010      	beq.n	8015df6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8015dd4:	f000 f846 	bl	8015e64 <xTaskIncrementTick>
 8015dd8:	4603      	mov	r3, r0
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d002      	beq.n	8015de4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8015dde:	4b16      	ldr	r3, [pc, #88]	@ (8015e38 <xTaskResumeAll+0x130>)
 8015de0:	2201      	movs	r2, #1
 8015de2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	3b01      	subs	r3, #1
 8015de8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	d1f1      	bne.n	8015dd4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8015df0:	4b12      	ldr	r3, [pc, #72]	@ (8015e3c <xTaskResumeAll+0x134>)
 8015df2:	2200      	movs	r2, #0
 8015df4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8015df6:	4b10      	ldr	r3, [pc, #64]	@ (8015e38 <xTaskResumeAll+0x130>)
 8015df8:	681b      	ldr	r3, [r3, #0]
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	d009      	beq.n	8015e12 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8015dfe:	2301      	movs	r3, #1
 8015e00:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8015e02:	4b0f      	ldr	r3, [pc, #60]	@ (8015e40 <xTaskResumeAll+0x138>)
 8015e04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015e08:	601a      	str	r2, [r3, #0]
 8015e0a:	f3bf 8f4f 	dsb	sy
 8015e0e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015e12:	f001 f9fb 	bl	801720c <vPortExitCritical>

	return xAlreadyYielded;
 8015e16:	68bb      	ldr	r3, [r7, #8]
}
 8015e18:	4618      	mov	r0, r3
 8015e1a:	3710      	adds	r7, #16
 8015e1c:	46bd      	mov	sp, r7
 8015e1e:	bd80      	pop	{r7, pc}
 8015e20:	24002674 	.word	0x24002674
 8015e24:	2400264c 	.word	0x2400264c
 8015e28:	2400260c 	.word	0x2400260c
 8015e2c:	24002654 	.word	0x24002654
 8015e30:	2400217c 	.word	0x2400217c
 8015e34:	24002178 	.word	0x24002178
 8015e38:	24002660 	.word	0x24002660
 8015e3c:	2400265c 	.word	0x2400265c
 8015e40:	e000ed04 	.word	0xe000ed04

08015e44 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8015e44:	b480      	push	{r7}
 8015e46:	b083      	sub	sp, #12
 8015e48:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8015e4a:	4b05      	ldr	r3, [pc, #20]	@ (8015e60 <xTaskGetTickCount+0x1c>)
 8015e4c:	681b      	ldr	r3, [r3, #0]
 8015e4e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8015e50:	687b      	ldr	r3, [r7, #4]
}
 8015e52:	4618      	mov	r0, r3
 8015e54:	370c      	adds	r7, #12
 8015e56:	46bd      	mov	sp, r7
 8015e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e5c:	4770      	bx	lr
 8015e5e:	bf00      	nop
 8015e60:	24002650 	.word	0x24002650

08015e64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8015e64:	b580      	push	{r7, lr}
 8015e66:	b086      	sub	sp, #24
 8015e68:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8015e6a:	2300      	movs	r3, #0
 8015e6c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015e6e:	4b4f      	ldr	r3, [pc, #316]	@ (8015fac <xTaskIncrementTick+0x148>)
 8015e70:	681b      	ldr	r3, [r3, #0]
 8015e72:	2b00      	cmp	r3, #0
 8015e74:	f040 8090 	bne.w	8015f98 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8015e78:	4b4d      	ldr	r3, [pc, #308]	@ (8015fb0 <xTaskIncrementTick+0x14c>)
 8015e7a:	681b      	ldr	r3, [r3, #0]
 8015e7c:	3301      	adds	r3, #1
 8015e7e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015e80:	4a4b      	ldr	r2, [pc, #300]	@ (8015fb0 <xTaskIncrementTick+0x14c>)
 8015e82:	693b      	ldr	r3, [r7, #16]
 8015e84:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8015e86:	693b      	ldr	r3, [r7, #16]
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d121      	bne.n	8015ed0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8015e8c:	4b49      	ldr	r3, [pc, #292]	@ (8015fb4 <xTaskIncrementTick+0x150>)
 8015e8e:	681b      	ldr	r3, [r3, #0]
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	d00b      	beq.n	8015eae <xTaskIncrementTick+0x4a>
	__asm volatile
 8015e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e9a:	f383 8811 	msr	BASEPRI, r3
 8015e9e:	f3bf 8f6f 	isb	sy
 8015ea2:	f3bf 8f4f 	dsb	sy
 8015ea6:	603b      	str	r3, [r7, #0]
}
 8015ea8:	bf00      	nop
 8015eaa:	bf00      	nop
 8015eac:	e7fd      	b.n	8015eaa <xTaskIncrementTick+0x46>
 8015eae:	4b41      	ldr	r3, [pc, #260]	@ (8015fb4 <xTaskIncrementTick+0x150>)
 8015eb0:	681b      	ldr	r3, [r3, #0]
 8015eb2:	60fb      	str	r3, [r7, #12]
 8015eb4:	4b40      	ldr	r3, [pc, #256]	@ (8015fb8 <xTaskIncrementTick+0x154>)
 8015eb6:	681b      	ldr	r3, [r3, #0]
 8015eb8:	4a3e      	ldr	r2, [pc, #248]	@ (8015fb4 <xTaskIncrementTick+0x150>)
 8015eba:	6013      	str	r3, [r2, #0]
 8015ebc:	4a3e      	ldr	r2, [pc, #248]	@ (8015fb8 <xTaskIncrementTick+0x154>)
 8015ebe:	68fb      	ldr	r3, [r7, #12]
 8015ec0:	6013      	str	r3, [r2, #0]
 8015ec2:	4b3e      	ldr	r3, [pc, #248]	@ (8015fbc <xTaskIncrementTick+0x158>)
 8015ec4:	681b      	ldr	r3, [r3, #0]
 8015ec6:	3301      	adds	r3, #1
 8015ec8:	4a3c      	ldr	r2, [pc, #240]	@ (8015fbc <xTaskIncrementTick+0x158>)
 8015eca:	6013      	str	r3, [r2, #0]
 8015ecc:	f000 fae2 	bl	8016494 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8015ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8015fc0 <xTaskIncrementTick+0x15c>)
 8015ed2:	681b      	ldr	r3, [r3, #0]
 8015ed4:	693a      	ldr	r2, [r7, #16]
 8015ed6:	429a      	cmp	r2, r3
 8015ed8:	d349      	bcc.n	8015f6e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015eda:	4b36      	ldr	r3, [pc, #216]	@ (8015fb4 <xTaskIncrementTick+0x150>)
 8015edc:	681b      	ldr	r3, [r3, #0]
 8015ede:	681b      	ldr	r3, [r3, #0]
 8015ee0:	2b00      	cmp	r3, #0
 8015ee2:	d104      	bne.n	8015eee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015ee4:	4b36      	ldr	r3, [pc, #216]	@ (8015fc0 <xTaskIncrementTick+0x15c>)
 8015ee6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015eea:	601a      	str	r2, [r3, #0]
					break;
 8015eec:	e03f      	b.n	8015f6e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015eee:	4b31      	ldr	r3, [pc, #196]	@ (8015fb4 <xTaskIncrementTick+0x150>)
 8015ef0:	681b      	ldr	r3, [r3, #0]
 8015ef2:	68db      	ldr	r3, [r3, #12]
 8015ef4:	68db      	ldr	r3, [r3, #12]
 8015ef6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8015ef8:	68bb      	ldr	r3, [r7, #8]
 8015efa:	685b      	ldr	r3, [r3, #4]
 8015efc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8015efe:	693a      	ldr	r2, [r7, #16]
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	429a      	cmp	r2, r3
 8015f04:	d203      	bcs.n	8015f0e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8015f06:	4a2e      	ldr	r2, [pc, #184]	@ (8015fc0 <xTaskIncrementTick+0x15c>)
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8015f0c:	e02f      	b.n	8015f6e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015f0e:	68bb      	ldr	r3, [r7, #8]
 8015f10:	3304      	adds	r3, #4
 8015f12:	4618      	mov	r0, r3
 8015f14:	f7fe fd6e 	bl	80149f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015f18:	68bb      	ldr	r3, [r7, #8]
 8015f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	d004      	beq.n	8015f2a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015f20:	68bb      	ldr	r3, [r7, #8]
 8015f22:	3318      	adds	r3, #24
 8015f24:	4618      	mov	r0, r3
 8015f26:	f7fe fd65 	bl	80149f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8015f2a:	68bb      	ldr	r3, [r7, #8]
 8015f2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015f2e:	4b25      	ldr	r3, [pc, #148]	@ (8015fc4 <xTaskIncrementTick+0x160>)
 8015f30:	681b      	ldr	r3, [r3, #0]
 8015f32:	429a      	cmp	r2, r3
 8015f34:	d903      	bls.n	8015f3e <xTaskIncrementTick+0xda>
 8015f36:	68bb      	ldr	r3, [r7, #8]
 8015f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015f3a:	4a22      	ldr	r2, [pc, #136]	@ (8015fc4 <xTaskIncrementTick+0x160>)
 8015f3c:	6013      	str	r3, [r2, #0]
 8015f3e:	68bb      	ldr	r3, [r7, #8]
 8015f40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015f42:	4613      	mov	r3, r2
 8015f44:	009b      	lsls	r3, r3, #2
 8015f46:	4413      	add	r3, r2
 8015f48:	009b      	lsls	r3, r3, #2
 8015f4a:	4a1f      	ldr	r2, [pc, #124]	@ (8015fc8 <xTaskIncrementTick+0x164>)
 8015f4c:	441a      	add	r2, r3
 8015f4e:	68bb      	ldr	r3, [r7, #8]
 8015f50:	3304      	adds	r3, #4
 8015f52:	4619      	mov	r1, r3
 8015f54:	4610      	mov	r0, r2
 8015f56:	f7fe fcf0 	bl	801493a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015f5a:	68bb      	ldr	r3, [r7, #8]
 8015f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8015fcc <xTaskIncrementTick+0x168>)
 8015f60:	681b      	ldr	r3, [r3, #0]
 8015f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015f64:	429a      	cmp	r2, r3
 8015f66:	d3b8      	bcc.n	8015eda <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8015f68:	2301      	movs	r3, #1
 8015f6a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015f6c:	e7b5      	b.n	8015eda <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8015f6e:	4b17      	ldr	r3, [pc, #92]	@ (8015fcc <xTaskIncrementTick+0x168>)
 8015f70:	681b      	ldr	r3, [r3, #0]
 8015f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015f74:	4914      	ldr	r1, [pc, #80]	@ (8015fc8 <xTaskIncrementTick+0x164>)
 8015f76:	4613      	mov	r3, r2
 8015f78:	009b      	lsls	r3, r3, #2
 8015f7a:	4413      	add	r3, r2
 8015f7c:	009b      	lsls	r3, r3, #2
 8015f7e:	440b      	add	r3, r1
 8015f80:	681b      	ldr	r3, [r3, #0]
 8015f82:	2b01      	cmp	r3, #1
 8015f84:	d901      	bls.n	8015f8a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8015f86:	2301      	movs	r3, #1
 8015f88:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8015f8a:	4b11      	ldr	r3, [pc, #68]	@ (8015fd0 <xTaskIncrementTick+0x16c>)
 8015f8c:	681b      	ldr	r3, [r3, #0]
 8015f8e:	2b00      	cmp	r3, #0
 8015f90:	d007      	beq.n	8015fa2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8015f92:	2301      	movs	r3, #1
 8015f94:	617b      	str	r3, [r7, #20]
 8015f96:	e004      	b.n	8015fa2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8015f98:	4b0e      	ldr	r3, [pc, #56]	@ (8015fd4 <xTaskIncrementTick+0x170>)
 8015f9a:	681b      	ldr	r3, [r3, #0]
 8015f9c:	3301      	adds	r3, #1
 8015f9e:	4a0d      	ldr	r2, [pc, #52]	@ (8015fd4 <xTaskIncrementTick+0x170>)
 8015fa0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8015fa2:	697b      	ldr	r3, [r7, #20]
}
 8015fa4:	4618      	mov	r0, r3
 8015fa6:	3718      	adds	r7, #24
 8015fa8:	46bd      	mov	sp, r7
 8015faa:	bd80      	pop	{r7, pc}
 8015fac:	24002674 	.word	0x24002674
 8015fb0:	24002650 	.word	0x24002650
 8015fb4:	24002604 	.word	0x24002604
 8015fb8:	24002608 	.word	0x24002608
 8015fbc:	24002664 	.word	0x24002664
 8015fc0:	2400266c 	.word	0x2400266c
 8015fc4:	24002654 	.word	0x24002654
 8015fc8:	2400217c 	.word	0x2400217c
 8015fcc:	24002178 	.word	0x24002178
 8015fd0:	24002660 	.word	0x24002660
 8015fd4:	2400265c 	.word	0x2400265c

08015fd8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8015fd8:	b480      	push	{r7}
 8015fda:	b085      	sub	sp, #20
 8015fdc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8015fde:	4b2b      	ldr	r3, [pc, #172]	@ (801608c <vTaskSwitchContext+0xb4>)
 8015fe0:	681b      	ldr	r3, [r3, #0]
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	d003      	beq.n	8015fee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8015fe6:	4b2a      	ldr	r3, [pc, #168]	@ (8016090 <vTaskSwitchContext+0xb8>)
 8015fe8:	2201      	movs	r2, #1
 8015fea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8015fec:	e047      	b.n	801607e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8015fee:	4b28      	ldr	r3, [pc, #160]	@ (8016090 <vTaskSwitchContext+0xb8>)
 8015ff0:	2200      	movs	r2, #0
 8015ff2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015ff4:	4b27      	ldr	r3, [pc, #156]	@ (8016094 <vTaskSwitchContext+0xbc>)
 8015ff6:	681b      	ldr	r3, [r3, #0]
 8015ff8:	60fb      	str	r3, [r7, #12]
 8015ffa:	e011      	b.n	8016020 <vTaskSwitchContext+0x48>
 8015ffc:	68fb      	ldr	r3, [r7, #12]
 8015ffe:	2b00      	cmp	r3, #0
 8016000:	d10b      	bne.n	801601a <vTaskSwitchContext+0x42>
	__asm volatile
 8016002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016006:	f383 8811 	msr	BASEPRI, r3
 801600a:	f3bf 8f6f 	isb	sy
 801600e:	f3bf 8f4f 	dsb	sy
 8016012:	607b      	str	r3, [r7, #4]
}
 8016014:	bf00      	nop
 8016016:	bf00      	nop
 8016018:	e7fd      	b.n	8016016 <vTaskSwitchContext+0x3e>
 801601a:	68fb      	ldr	r3, [r7, #12]
 801601c:	3b01      	subs	r3, #1
 801601e:	60fb      	str	r3, [r7, #12]
 8016020:	491d      	ldr	r1, [pc, #116]	@ (8016098 <vTaskSwitchContext+0xc0>)
 8016022:	68fa      	ldr	r2, [r7, #12]
 8016024:	4613      	mov	r3, r2
 8016026:	009b      	lsls	r3, r3, #2
 8016028:	4413      	add	r3, r2
 801602a:	009b      	lsls	r3, r3, #2
 801602c:	440b      	add	r3, r1
 801602e:	681b      	ldr	r3, [r3, #0]
 8016030:	2b00      	cmp	r3, #0
 8016032:	d0e3      	beq.n	8015ffc <vTaskSwitchContext+0x24>
 8016034:	68fa      	ldr	r2, [r7, #12]
 8016036:	4613      	mov	r3, r2
 8016038:	009b      	lsls	r3, r3, #2
 801603a:	4413      	add	r3, r2
 801603c:	009b      	lsls	r3, r3, #2
 801603e:	4a16      	ldr	r2, [pc, #88]	@ (8016098 <vTaskSwitchContext+0xc0>)
 8016040:	4413      	add	r3, r2
 8016042:	60bb      	str	r3, [r7, #8]
 8016044:	68bb      	ldr	r3, [r7, #8]
 8016046:	685b      	ldr	r3, [r3, #4]
 8016048:	685a      	ldr	r2, [r3, #4]
 801604a:	68bb      	ldr	r3, [r7, #8]
 801604c:	605a      	str	r2, [r3, #4]
 801604e:	68bb      	ldr	r3, [r7, #8]
 8016050:	685a      	ldr	r2, [r3, #4]
 8016052:	68bb      	ldr	r3, [r7, #8]
 8016054:	3308      	adds	r3, #8
 8016056:	429a      	cmp	r2, r3
 8016058:	d104      	bne.n	8016064 <vTaskSwitchContext+0x8c>
 801605a:	68bb      	ldr	r3, [r7, #8]
 801605c:	685b      	ldr	r3, [r3, #4]
 801605e:	685a      	ldr	r2, [r3, #4]
 8016060:	68bb      	ldr	r3, [r7, #8]
 8016062:	605a      	str	r2, [r3, #4]
 8016064:	68bb      	ldr	r3, [r7, #8]
 8016066:	685b      	ldr	r3, [r3, #4]
 8016068:	68db      	ldr	r3, [r3, #12]
 801606a:	4a0c      	ldr	r2, [pc, #48]	@ (801609c <vTaskSwitchContext+0xc4>)
 801606c:	6013      	str	r3, [r2, #0]
 801606e:	4a09      	ldr	r2, [pc, #36]	@ (8016094 <vTaskSwitchContext+0xbc>)
 8016070:	68fb      	ldr	r3, [r7, #12]
 8016072:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8016074:	4b09      	ldr	r3, [pc, #36]	@ (801609c <vTaskSwitchContext+0xc4>)
 8016076:	681b      	ldr	r3, [r3, #0]
 8016078:	3354      	adds	r3, #84	@ 0x54
 801607a:	4a09      	ldr	r2, [pc, #36]	@ (80160a0 <vTaskSwitchContext+0xc8>)
 801607c:	6013      	str	r3, [r2, #0]
}
 801607e:	bf00      	nop
 8016080:	3714      	adds	r7, #20
 8016082:	46bd      	mov	sp, r7
 8016084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016088:	4770      	bx	lr
 801608a:	bf00      	nop
 801608c:	24002674 	.word	0x24002674
 8016090:	24002660 	.word	0x24002660
 8016094:	24002654 	.word	0x24002654
 8016098:	2400217c 	.word	0x2400217c
 801609c:	24002178 	.word	0x24002178
 80160a0:	2400018c 	.word	0x2400018c

080160a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80160a4:	b580      	push	{r7, lr}
 80160a6:	b084      	sub	sp, #16
 80160a8:	af00      	add	r7, sp, #0
 80160aa:	6078      	str	r0, [r7, #4]
 80160ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80160ae:	687b      	ldr	r3, [r7, #4]
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	d10b      	bne.n	80160cc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80160b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160b8:	f383 8811 	msr	BASEPRI, r3
 80160bc:	f3bf 8f6f 	isb	sy
 80160c0:	f3bf 8f4f 	dsb	sy
 80160c4:	60fb      	str	r3, [r7, #12]
}
 80160c6:	bf00      	nop
 80160c8:	bf00      	nop
 80160ca:	e7fd      	b.n	80160c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80160cc:	4b07      	ldr	r3, [pc, #28]	@ (80160ec <vTaskPlaceOnEventList+0x48>)
 80160ce:	681b      	ldr	r3, [r3, #0]
 80160d0:	3318      	adds	r3, #24
 80160d2:	4619      	mov	r1, r3
 80160d4:	6878      	ldr	r0, [r7, #4]
 80160d6:	f7fe fc54 	bl	8014982 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80160da:	2101      	movs	r1, #1
 80160dc:	6838      	ldr	r0, [r7, #0]
 80160de:	f000 fb87 	bl	80167f0 <prvAddCurrentTaskToDelayedList>
}
 80160e2:	bf00      	nop
 80160e4:	3710      	adds	r7, #16
 80160e6:	46bd      	mov	sp, r7
 80160e8:	bd80      	pop	{r7, pc}
 80160ea:	bf00      	nop
 80160ec:	24002178 	.word	0x24002178

080160f0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80160f0:	b580      	push	{r7, lr}
 80160f2:	b086      	sub	sp, #24
 80160f4:	af00      	add	r7, sp, #0
 80160f6:	60f8      	str	r0, [r7, #12]
 80160f8:	60b9      	str	r1, [r7, #8]
 80160fa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80160fc:	68fb      	ldr	r3, [r7, #12]
 80160fe:	2b00      	cmp	r3, #0
 8016100:	d10b      	bne.n	801611a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8016102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016106:	f383 8811 	msr	BASEPRI, r3
 801610a:	f3bf 8f6f 	isb	sy
 801610e:	f3bf 8f4f 	dsb	sy
 8016112:	617b      	str	r3, [r7, #20]
}
 8016114:	bf00      	nop
 8016116:	bf00      	nop
 8016118:	e7fd      	b.n	8016116 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801611a:	4b0a      	ldr	r3, [pc, #40]	@ (8016144 <vTaskPlaceOnEventListRestricted+0x54>)
 801611c:	681b      	ldr	r3, [r3, #0]
 801611e:	3318      	adds	r3, #24
 8016120:	4619      	mov	r1, r3
 8016122:	68f8      	ldr	r0, [r7, #12]
 8016124:	f7fe fc09 	bl	801493a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8016128:	687b      	ldr	r3, [r7, #4]
 801612a:	2b00      	cmp	r3, #0
 801612c:	d002      	beq.n	8016134 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801612e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016132:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8016134:	6879      	ldr	r1, [r7, #4]
 8016136:	68b8      	ldr	r0, [r7, #8]
 8016138:	f000 fb5a 	bl	80167f0 <prvAddCurrentTaskToDelayedList>
	}
 801613c:	bf00      	nop
 801613e:	3718      	adds	r7, #24
 8016140:	46bd      	mov	sp, r7
 8016142:	bd80      	pop	{r7, pc}
 8016144:	24002178 	.word	0x24002178

08016148 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016148:	b580      	push	{r7, lr}
 801614a:	b086      	sub	sp, #24
 801614c:	af00      	add	r7, sp, #0
 801614e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016150:	687b      	ldr	r3, [r7, #4]
 8016152:	68db      	ldr	r3, [r3, #12]
 8016154:	68db      	ldr	r3, [r3, #12]
 8016156:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016158:	693b      	ldr	r3, [r7, #16]
 801615a:	2b00      	cmp	r3, #0
 801615c:	d10b      	bne.n	8016176 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801615e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016162:	f383 8811 	msr	BASEPRI, r3
 8016166:	f3bf 8f6f 	isb	sy
 801616a:	f3bf 8f4f 	dsb	sy
 801616e:	60fb      	str	r3, [r7, #12]
}
 8016170:	bf00      	nop
 8016172:	bf00      	nop
 8016174:	e7fd      	b.n	8016172 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016176:	693b      	ldr	r3, [r7, #16]
 8016178:	3318      	adds	r3, #24
 801617a:	4618      	mov	r0, r3
 801617c:	f7fe fc3a 	bl	80149f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016180:	4b1d      	ldr	r3, [pc, #116]	@ (80161f8 <xTaskRemoveFromEventList+0xb0>)
 8016182:	681b      	ldr	r3, [r3, #0]
 8016184:	2b00      	cmp	r3, #0
 8016186:	d11d      	bne.n	80161c4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016188:	693b      	ldr	r3, [r7, #16]
 801618a:	3304      	adds	r3, #4
 801618c:	4618      	mov	r0, r3
 801618e:	f7fe fc31 	bl	80149f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016192:	693b      	ldr	r3, [r7, #16]
 8016194:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016196:	4b19      	ldr	r3, [pc, #100]	@ (80161fc <xTaskRemoveFromEventList+0xb4>)
 8016198:	681b      	ldr	r3, [r3, #0]
 801619a:	429a      	cmp	r2, r3
 801619c:	d903      	bls.n	80161a6 <xTaskRemoveFromEventList+0x5e>
 801619e:	693b      	ldr	r3, [r7, #16]
 80161a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161a2:	4a16      	ldr	r2, [pc, #88]	@ (80161fc <xTaskRemoveFromEventList+0xb4>)
 80161a4:	6013      	str	r3, [r2, #0]
 80161a6:	693b      	ldr	r3, [r7, #16]
 80161a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161aa:	4613      	mov	r3, r2
 80161ac:	009b      	lsls	r3, r3, #2
 80161ae:	4413      	add	r3, r2
 80161b0:	009b      	lsls	r3, r3, #2
 80161b2:	4a13      	ldr	r2, [pc, #76]	@ (8016200 <xTaskRemoveFromEventList+0xb8>)
 80161b4:	441a      	add	r2, r3
 80161b6:	693b      	ldr	r3, [r7, #16]
 80161b8:	3304      	adds	r3, #4
 80161ba:	4619      	mov	r1, r3
 80161bc:	4610      	mov	r0, r2
 80161be:	f7fe fbbc 	bl	801493a <vListInsertEnd>
 80161c2:	e005      	b.n	80161d0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80161c4:	693b      	ldr	r3, [r7, #16]
 80161c6:	3318      	adds	r3, #24
 80161c8:	4619      	mov	r1, r3
 80161ca:	480e      	ldr	r0, [pc, #56]	@ (8016204 <xTaskRemoveFromEventList+0xbc>)
 80161cc:	f7fe fbb5 	bl	801493a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80161d0:	693b      	ldr	r3, [r7, #16]
 80161d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161d4:	4b0c      	ldr	r3, [pc, #48]	@ (8016208 <xTaskRemoveFromEventList+0xc0>)
 80161d6:	681b      	ldr	r3, [r3, #0]
 80161d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161da:	429a      	cmp	r2, r3
 80161dc:	d905      	bls.n	80161ea <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80161de:	2301      	movs	r3, #1
 80161e0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80161e2:	4b0a      	ldr	r3, [pc, #40]	@ (801620c <xTaskRemoveFromEventList+0xc4>)
 80161e4:	2201      	movs	r2, #1
 80161e6:	601a      	str	r2, [r3, #0]
 80161e8:	e001      	b.n	80161ee <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80161ea:	2300      	movs	r3, #0
 80161ec:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80161ee:	697b      	ldr	r3, [r7, #20]
}
 80161f0:	4618      	mov	r0, r3
 80161f2:	3718      	adds	r7, #24
 80161f4:	46bd      	mov	sp, r7
 80161f6:	bd80      	pop	{r7, pc}
 80161f8:	24002674 	.word	0x24002674
 80161fc:	24002654 	.word	0x24002654
 8016200:	2400217c 	.word	0x2400217c
 8016204:	2400260c 	.word	0x2400260c
 8016208:	24002178 	.word	0x24002178
 801620c:	24002660 	.word	0x24002660

08016210 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016210:	b480      	push	{r7}
 8016212:	b083      	sub	sp, #12
 8016214:	af00      	add	r7, sp, #0
 8016216:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016218:	4b06      	ldr	r3, [pc, #24]	@ (8016234 <vTaskInternalSetTimeOutState+0x24>)
 801621a:	681a      	ldr	r2, [r3, #0]
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016220:	4b05      	ldr	r3, [pc, #20]	@ (8016238 <vTaskInternalSetTimeOutState+0x28>)
 8016222:	681a      	ldr	r2, [r3, #0]
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	605a      	str	r2, [r3, #4]
}
 8016228:	bf00      	nop
 801622a:	370c      	adds	r7, #12
 801622c:	46bd      	mov	sp, r7
 801622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016232:	4770      	bx	lr
 8016234:	24002664 	.word	0x24002664
 8016238:	24002650 	.word	0x24002650

0801623c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801623c:	b580      	push	{r7, lr}
 801623e:	b088      	sub	sp, #32
 8016240:	af00      	add	r7, sp, #0
 8016242:	6078      	str	r0, [r7, #4]
 8016244:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8016246:	687b      	ldr	r3, [r7, #4]
 8016248:	2b00      	cmp	r3, #0
 801624a:	d10b      	bne.n	8016264 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801624c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016250:	f383 8811 	msr	BASEPRI, r3
 8016254:	f3bf 8f6f 	isb	sy
 8016258:	f3bf 8f4f 	dsb	sy
 801625c:	613b      	str	r3, [r7, #16]
}
 801625e:	bf00      	nop
 8016260:	bf00      	nop
 8016262:	e7fd      	b.n	8016260 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8016264:	683b      	ldr	r3, [r7, #0]
 8016266:	2b00      	cmp	r3, #0
 8016268:	d10b      	bne.n	8016282 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801626a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801626e:	f383 8811 	msr	BASEPRI, r3
 8016272:	f3bf 8f6f 	isb	sy
 8016276:	f3bf 8f4f 	dsb	sy
 801627a:	60fb      	str	r3, [r7, #12]
}
 801627c:	bf00      	nop
 801627e:	bf00      	nop
 8016280:	e7fd      	b.n	801627e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8016282:	f000 ff91 	bl	80171a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016286:	4b1d      	ldr	r3, [pc, #116]	@ (80162fc <xTaskCheckForTimeOut+0xc0>)
 8016288:	681b      	ldr	r3, [r3, #0]
 801628a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801628c:	687b      	ldr	r3, [r7, #4]
 801628e:	685b      	ldr	r3, [r3, #4]
 8016290:	69ba      	ldr	r2, [r7, #24]
 8016292:	1ad3      	subs	r3, r2, r3
 8016294:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016296:	683b      	ldr	r3, [r7, #0]
 8016298:	681b      	ldr	r3, [r3, #0]
 801629a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801629e:	d102      	bne.n	80162a6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80162a0:	2300      	movs	r3, #0
 80162a2:	61fb      	str	r3, [r7, #28]
 80162a4:	e023      	b.n	80162ee <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	681a      	ldr	r2, [r3, #0]
 80162aa:	4b15      	ldr	r3, [pc, #84]	@ (8016300 <xTaskCheckForTimeOut+0xc4>)
 80162ac:	681b      	ldr	r3, [r3, #0]
 80162ae:	429a      	cmp	r2, r3
 80162b0:	d007      	beq.n	80162c2 <xTaskCheckForTimeOut+0x86>
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	685b      	ldr	r3, [r3, #4]
 80162b6:	69ba      	ldr	r2, [r7, #24]
 80162b8:	429a      	cmp	r2, r3
 80162ba:	d302      	bcc.n	80162c2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80162bc:	2301      	movs	r3, #1
 80162be:	61fb      	str	r3, [r7, #28]
 80162c0:	e015      	b.n	80162ee <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80162c2:	683b      	ldr	r3, [r7, #0]
 80162c4:	681b      	ldr	r3, [r3, #0]
 80162c6:	697a      	ldr	r2, [r7, #20]
 80162c8:	429a      	cmp	r2, r3
 80162ca:	d20b      	bcs.n	80162e4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80162cc:	683b      	ldr	r3, [r7, #0]
 80162ce:	681a      	ldr	r2, [r3, #0]
 80162d0:	697b      	ldr	r3, [r7, #20]
 80162d2:	1ad2      	subs	r2, r2, r3
 80162d4:	683b      	ldr	r3, [r7, #0]
 80162d6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80162d8:	6878      	ldr	r0, [r7, #4]
 80162da:	f7ff ff99 	bl	8016210 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80162de:	2300      	movs	r3, #0
 80162e0:	61fb      	str	r3, [r7, #28]
 80162e2:	e004      	b.n	80162ee <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80162e4:	683b      	ldr	r3, [r7, #0]
 80162e6:	2200      	movs	r2, #0
 80162e8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80162ea:	2301      	movs	r3, #1
 80162ec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80162ee:	f000 ff8d 	bl	801720c <vPortExitCritical>

	return xReturn;
 80162f2:	69fb      	ldr	r3, [r7, #28]
}
 80162f4:	4618      	mov	r0, r3
 80162f6:	3720      	adds	r7, #32
 80162f8:	46bd      	mov	sp, r7
 80162fa:	bd80      	pop	{r7, pc}
 80162fc:	24002650 	.word	0x24002650
 8016300:	24002664 	.word	0x24002664

08016304 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016304:	b480      	push	{r7}
 8016306:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016308:	4b03      	ldr	r3, [pc, #12]	@ (8016318 <vTaskMissedYield+0x14>)
 801630a:	2201      	movs	r2, #1
 801630c:	601a      	str	r2, [r3, #0]
}
 801630e:	bf00      	nop
 8016310:	46bd      	mov	sp, r7
 8016312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016316:	4770      	bx	lr
 8016318:	24002660 	.word	0x24002660

0801631c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801631c:	b580      	push	{r7, lr}
 801631e:	b082      	sub	sp, #8
 8016320:	af00      	add	r7, sp, #0
 8016322:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016324:	f000 f852 	bl	80163cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016328:	4b06      	ldr	r3, [pc, #24]	@ (8016344 <prvIdleTask+0x28>)
 801632a:	681b      	ldr	r3, [r3, #0]
 801632c:	2b01      	cmp	r3, #1
 801632e:	d9f9      	bls.n	8016324 <prvIdleTask+0x8>
			{
				taskYIELD();
 8016330:	4b05      	ldr	r3, [pc, #20]	@ (8016348 <prvIdleTask+0x2c>)
 8016332:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016336:	601a      	str	r2, [r3, #0]
 8016338:	f3bf 8f4f 	dsb	sy
 801633c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8016340:	e7f0      	b.n	8016324 <prvIdleTask+0x8>
 8016342:	bf00      	nop
 8016344:	2400217c 	.word	0x2400217c
 8016348:	e000ed04 	.word	0xe000ed04

0801634c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801634c:	b580      	push	{r7, lr}
 801634e:	b082      	sub	sp, #8
 8016350:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016352:	2300      	movs	r3, #0
 8016354:	607b      	str	r3, [r7, #4]
 8016356:	e00c      	b.n	8016372 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016358:	687a      	ldr	r2, [r7, #4]
 801635a:	4613      	mov	r3, r2
 801635c:	009b      	lsls	r3, r3, #2
 801635e:	4413      	add	r3, r2
 8016360:	009b      	lsls	r3, r3, #2
 8016362:	4a12      	ldr	r2, [pc, #72]	@ (80163ac <prvInitialiseTaskLists+0x60>)
 8016364:	4413      	add	r3, r2
 8016366:	4618      	mov	r0, r3
 8016368:	f7fe faba 	bl	80148e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	3301      	adds	r3, #1
 8016370:	607b      	str	r3, [r7, #4]
 8016372:	687b      	ldr	r3, [r7, #4]
 8016374:	2b37      	cmp	r3, #55	@ 0x37
 8016376:	d9ef      	bls.n	8016358 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016378:	480d      	ldr	r0, [pc, #52]	@ (80163b0 <prvInitialiseTaskLists+0x64>)
 801637a:	f7fe fab1 	bl	80148e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801637e:	480d      	ldr	r0, [pc, #52]	@ (80163b4 <prvInitialiseTaskLists+0x68>)
 8016380:	f7fe faae 	bl	80148e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016384:	480c      	ldr	r0, [pc, #48]	@ (80163b8 <prvInitialiseTaskLists+0x6c>)
 8016386:	f7fe faab 	bl	80148e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801638a:	480c      	ldr	r0, [pc, #48]	@ (80163bc <prvInitialiseTaskLists+0x70>)
 801638c:	f7fe faa8 	bl	80148e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016390:	480b      	ldr	r0, [pc, #44]	@ (80163c0 <prvInitialiseTaskLists+0x74>)
 8016392:	f7fe faa5 	bl	80148e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016396:	4b0b      	ldr	r3, [pc, #44]	@ (80163c4 <prvInitialiseTaskLists+0x78>)
 8016398:	4a05      	ldr	r2, [pc, #20]	@ (80163b0 <prvInitialiseTaskLists+0x64>)
 801639a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801639c:	4b0a      	ldr	r3, [pc, #40]	@ (80163c8 <prvInitialiseTaskLists+0x7c>)
 801639e:	4a05      	ldr	r2, [pc, #20]	@ (80163b4 <prvInitialiseTaskLists+0x68>)
 80163a0:	601a      	str	r2, [r3, #0]
}
 80163a2:	bf00      	nop
 80163a4:	3708      	adds	r7, #8
 80163a6:	46bd      	mov	sp, r7
 80163a8:	bd80      	pop	{r7, pc}
 80163aa:	bf00      	nop
 80163ac:	2400217c 	.word	0x2400217c
 80163b0:	240025dc 	.word	0x240025dc
 80163b4:	240025f0 	.word	0x240025f0
 80163b8:	2400260c 	.word	0x2400260c
 80163bc:	24002620 	.word	0x24002620
 80163c0:	24002638 	.word	0x24002638
 80163c4:	24002604 	.word	0x24002604
 80163c8:	24002608 	.word	0x24002608

080163cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80163cc:	b580      	push	{r7, lr}
 80163ce:	b082      	sub	sp, #8
 80163d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80163d2:	e019      	b.n	8016408 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80163d4:	f000 fee8 	bl	80171a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80163d8:	4b10      	ldr	r3, [pc, #64]	@ (801641c <prvCheckTasksWaitingTermination+0x50>)
 80163da:	68db      	ldr	r3, [r3, #12]
 80163dc:	68db      	ldr	r3, [r3, #12]
 80163de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	3304      	adds	r3, #4
 80163e4:	4618      	mov	r0, r3
 80163e6:	f7fe fb05 	bl	80149f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80163ea:	4b0d      	ldr	r3, [pc, #52]	@ (8016420 <prvCheckTasksWaitingTermination+0x54>)
 80163ec:	681b      	ldr	r3, [r3, #0]
 80163ee:	3b01      	subs	r3, #1
 80163f0:	4a0b      	ldr	r2, [pc, #44]	@ (8016420 <prvCheckTasksWaitingTermination+0x54>)
 80163f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80163f4:	4b0b      	ldr	r3, [pc, #44]	@ (8016424 <prvCheckTasksWaitingTermination+0x58>)
 80163f6:	681b      	ldr	r3, [r3, #0]
 80163f8:	3b01      	subs	r3, #1
 80163fa:	4a0a      	ldr	r2, [pc, #40]	@ (8016424 <prvCheckTasksWaitingTermination+0x58>)
 80163fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80163fe:	f000 ff05 	bl	801720c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016402:	6878      	ldr	r0, [r7, #4]
 8016404:	f000 f810 	bl	8016428 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016408:	4b06      	ldr	r3, [pc, #24]	@ (8016424 <prvCheckTasksWaitingTermination+0x58>)
 801640a:	681b      	ldr	r3, [r3, #0]
 801640c:	2b00      	cmp	r3, #0
 801640e:	d1e1      	bne.n	80163d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016410:	bf00      	nop
 8016412:	bf00      	nop
 8016414:	3708      	adds	r7, #8
 8016416:	46bd      	mov	sp, r7
 8016418:	bd80      	pop	{r7, pc}
 801641a:	bf00      	nop
 801641c:	24002620 	.word	0x24002620
 8016420:	2400264c 	.word	0x2400264c
 8016424:	24002634 	.word	0x24002634

08016428 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016428:	b580      	push	{r7, lr}
 801642a:	b084      	sub	sp, #16
 801642c:	af00      	add	r7, sp, #0
 801642e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	3354      	adds	r3, #84	@ 0x54
 8016434:	4618      	mov	r0, r3
 8016436:	f003 f95f 	bl	80196f8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8016440:	2b00      	cmp	r3, #0
 8016442:	d108      	bne.n	8016456 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016448:	4618      	mov	r0, r3
 801644a:	f001 f89d 	bl	8017588 <vPortFree>
				vPortFree( pxTCB );
 801644e:	6878      	ldr	r0, [r7, #4]
 8016450:	f001 f89a 	bl	8017588 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016454:	e019      	b.n	801648a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801645c:	2b01      	cmp	r3, #1
 801645e:	d103      	bne.n	8016468 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8016460:	6878      	ldr	r0, [r7, #4]
 8016462:	f001 f891 	bl	8017588 <vPortFree>
	}
 8016466:	e010      	b.n	801648a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801646e:	2b02      	cmp	r3, #2
 8016470:	d00b      	beq.n	801648a <prvDeleteTCB+0x62>
	__asm volatile
 8016472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016476:	f383 8811 	msr	BASEPRI, r3
 801647a:	f3bf 8f6f 	isb	sy
 801647e:	f3bf 8f4f 	dsb	sy
 8016482:	60fb      	str	r3, [r7, #12]
}
 8016484:	bf00      	nop
 8016486:	bf00      	nop
 8016488:	e7fd      	b.n	8016486 <prvDeleteTCB+0x5e>
	}
 801648a:	bf00      	nop
 801648c:	3710      	adds	r7, #16
 801648e:	46bd      	mov	sp, r7
 8016490:	bd80      	pop	{r7, pc}
	...

08016494 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016494:	b480      	push	{r7}
 8016496:	b083      	sub	sp, #12
 8016498:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801649a:	4b0c      	ldr	r3, [pc, #48]	@ (80164cc <prvResetNextTaskUnblockTime+0x38>)
 801649c:	681b      	ldr	r3, [r3, #0]
 801649e:	681b      	ldr	r3, [r3, #0]
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	d104      	bne.n	80164ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80164a4:	4b0a      	ldr	r3, [pc, #40]	@ (80164d0 <prvResetNextTaskUnblockTime+0x3c>)
 80164a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80164aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80164ac:	e008      	b.n	80164c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80164ae:	4b07      	ldr	r3, [pc, #28]	@ (80164cc <prvResetNextTaskUnblockTime+0x38>)
 80164b0:	681b      	ldr	r3, [r3, #0]
 80164b2:	68db      	ldr	r3, [r3, #12]
 80164b4:	68db      	ldr	r3, [r3, #12]
 80164b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80164b8:	687b      	ldr	r3, [r7, #4]
 80164ba:	685b      	ldr	r3, [r3, #4]
 80164bc:	4a04      	ldr	r2, [pc, #16]	@ (80164d0 <prvResetNextTaskUnblockTime+0x3c>)
 80164be:	6013      	str	r3, [r2, #0]
}
 80164c0:	bf00      	nop
 80164c2:	370c      	adds	r7, #12
 80164c4:	46bd      	mov	sp, r7
 80164c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164ca:	4770      	bx	lr
 80164cc:	24002604 	.word	0x24002604
 80164d0:	2400266c 	.word	0x2400266c

080164d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80164d4:	b480      	push	{r7}
 80164d6:	b083      	sub	sp, #12
 80164d8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80164da:	4b0b      	ldr	r3, [pc, #44]	@ (8016508 <xTaskGetSchedulerState+0x34>)
 80164dc:	681b      	ldr	r3, [r3, #0]
 80164de:	2b00      	cmp	r3, #0
 80164e0:	d102      	bne.n	80164e8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80164e2:	2301      	movs	r3, #1
 80164e4:	607b      	str	r3, [r7, #4]
 80164e6:	e008      	b.n	80164fa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80164e8:	4b08      	ldr	r3, [pc, #32]	@ (801650c <xTaskGetSchedulerState+0x38>)
 80164ea:	681b      	ldr	r3, [r3, #0]
 80164ec:	2b00      	cmp	r3, #0
 80164ee:	d102      	bne.n	80164f6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80164f0:	2302      	movs	r3, #2
 80164f2:	607b      	str	r3, [r7, #4]
 80164f4:	e001      	b.n	80164fa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80164f6:	2300      	movs	r3, #0
 80164f8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80164fa:	687b      	ldr	r3, [r7, #4]
	}
 80164fc:	4618      	mov	r0, r3
 80164fe:	370c      	adds	r7, #12
 8016500:	46bd      	mov	sp, r7
 8016502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016506:	4770      	bx	lr
 8016508:	24002658 	.word	0x24002658
 801650c:	24002674 	.word	0x24002674

08016510 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8016510:	b580      	push	{r7, lr}
 8016512:	b084      	sub	sp, #16
 8016514:	af00      	add	r7, sp, #0
 8016516:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801651c:	2300      	movs	r3, #0
 801651e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	2b00      	cmp	r3, #0
 8016524:	d051      	beq.n	80165ca <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8016526:	68bb      	ldr	r3, [r7, #8]
 8016528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801652a:	4b2a      	ldr	r3, [pc, #168]	@ (80165d4 <xTaskPriorityInherit+0xc4>)
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016530:	429a      	cmp	r2, r3
 8016532:	d241      	bcs.n	80165b8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016534:	68bb      	ldr	r3, [r7, #8]
 8016536:	699b      	ldr	r3, [r3, #24]
 8016538:	2b00      	cmp	r3, #0
 801653a:	db06      	blt.n	801654a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801653c:	4b25      	ldr	r3, [pc, #148]	@ (80165d4 <xTaskPriorityInherit+0xc4>)
 801653e:	681b      	ldr	r3, [r3, #0]
 8016540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016542:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016546:	68bb      	ldr	r3, [r7, #8]
 8016548:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801654a:	68bb      	ldr	r3, [r7, #8]
 801654c:	6959      	ldr	r1, [r3, #20]
 801654e:	68bb      	ldr	r3, [r7, #8]
 8016550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016552:	4613      	mov	r3, r2
 8016554:	009b      	lsls	r3, r3, #2
 8016556:	4413      	add	r3, r2
 8016558:	009b      	lsls	r3, r3, #2
 801655a:	4a1f      	ldr	r2, [pc, #124]	@ (80165d8 <xTaskPriorityInherit+0xc8>)
 801655c:	4413      	add	r3, r2
 801655e:	4299      	cmp	r1, r3
 8016560:	d122      	bne.n	80165a8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016562:	68bb      	ldr	r3, [r7, #8]
 8016564:	3304      	adds	r3, #4
 8016566:	4618      	mov	r0, r3
 8016568:	f7fe fa44 	bl	80149f4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801656c:	4b19      	ldr	r3, [pc, #100]	@ (80165d4 <xTaskPriorityInherit+0xc4>)
 801656e:	681b      	ldr	r3, [r3, #0]
 8016570:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016572:	68bb      	ldr	r3, [r7, #8]
 8016574:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8016576:	68bb      	ldr	r3, [r7, #8]
 8016578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801657a:	4b18      	ldr	r3, [pc, #96]	@ (80165dc <xTaskPriorityInherit+0xcc>)
 801657c:	681b      	ldr	r3, [r3, #0]
 801657e:	429a      	cmp	r2, r3
 8016580:	d903      	bls.n	801658a <xTaskPriorityInherit+0x7a>
 8016582:	68bb      	ldr	r3, [r7, #8]
 8016584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016586:	4a15      	ldr	r2, [pc, #84]	@ (80165dc <xTaskPriorityInherit+0xcc>)
 8016588:	6013      	str	r3, [r2, #0]
 801658a:	68bb      	ldr	r3, [r7, #8]
 801658c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801658e:	4613      	mov	r3, r2
 8016590:	009b      	lsls	r3, r3, #2
 8016592:	4413      	add	r3, r2
 8016594:	009b      	lsls	r3, r3, #2
 8016596:	4a10      	ldr	r2, [pc, #64]	@ (80165d8 <xTaskPriorityInherit+0xc8>)
 8016598:	441a      	add	r2, r3
 801659a:	68bb      	ldr	r3, [r7, #8]
 801659c:	3304      	adds	r3, #4
 801659e:	4619      	mov	r1, r3
 80165a0:	4610      	mov	r0, r2
 80165a2:	f7fe f9ca 	bl	801493a <vListInsertEnd>
 80165a6:	e004      	b.n	80165b2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80165a8:	4b0a      	ldr	r3, [pc, #40]	@ (80165d4 <xTaskPriorityInherit+0xc4>)
 80165aa:	681b      	ldr	r3, [r3, #0]
 80165ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80165ae:	68bb      	ldr	r3, [r7, #8]
 80165b0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80165b2:	2301      	movs	r3, #1
 80165b4:	60fb      	str	r3, [r7, #12]
 80165b6:	e008      	b.n	80165ca <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80165b8:	68bb      	ldr	r3, [r7, #8]
 80165ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80165bc:	4b05      	ldr	r3, [pc, #20]	@ (80165d4 <xTaskPriorityInherit+0xc4>)
 80165be:	681b      	ldr	r3, [r3, #0]
 80165c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80165c2:	429a      	cmp	r2, r3
 80165c4:	d201      	bcs.n	80165ca <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80165c6:	2301      	movs	r3, #1
 80165c8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80165ca:	68fb      	ldr	r3, [r7, #12]
	}
 80165cc:	4618      	mov	r0, r3
 80165ce:	3710      	adds	r7, #16
 80165d0:	46bd      	mov	sp, r7
 80165d2:	bd80      	pop	{r7, pc}
 80165d4:	24002178 	.word	0x24002178
 80165d8:	2400217c 	.word	0x2400217c
 80165dc:	24002654 	.word	0x24002654

080165e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80165e0:	b580      	push	{r7, lr}
 80165e2:	b086      	sub	sp, #24
 80165e4:	af00      	add	r7, sp, #0
 80165e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80165e8:	687b      	ldr	r3, [r7, #4]
 80165ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80165ec:	2300      	movs	r3, #0
 80165ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80165f0:	687b      	ldr	r3, [r7, #4]
 80165f2:	2b00      	cmp	r3, #0
 80165f4:	d058      	beq.n	80166a8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80165f6:	4b2f      	ldr	r3, [pc, #188]	@ (80166b4 <xTaskPriorityDisinherit+0xd4>)
 80165f8:	681b      	ldr	r3, [r3, #0]
 80165fa:	693a      	ldr	r2, [r7, #16]
 80165fc:	429a      	cmp	r2, r3
 80165fe:	d00b      	beq.n	8016618 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8016600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016604:	f383 8811 	msr	BASEPRI, r3
 8016608:	f3bf 8f6f 	isb	sy
 801660c:	f3bf 8f4f 	dsb	sy
 8016610:	60fb      	str	r3, [r7, #12]
}
 8016612:	bf00      	nop
 8016614:	bf00      	nop
 8016616:	e7fd      	b.n	8016614 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8016618:	693b      	ldr	r3, [r7, #16]
 801661a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801661c:	2b00      	cmp	r3, #0
 801661e:	d10b      	bne.n	8016638 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8016620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016624:	f383 8811 	msr	BASEPRI, r3
 8016628:	f3bf 8f6f 	isb	sy
 801662c:	f3bf 8f4f 	dsb	sy
 8016630:	60bb      	str	r3, [r7, #8]
}
 8016632:	bf00      	nop
 8016634:	bf00      	nop
 8016636:	e7fd      	b.n	8016634 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8016638:	693b      	ldr	r3, [r7, #16]
 801663a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801663c:	1e5a      	subs	r2, r3, #1
 801663e:	693b      	ldr	r3, [r7, #16]
 8016640:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016642:	693b      	ldr	r3, [r7, #16]
 8016644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016646:	693b      	ldr	r3, [r7, #16]
 8016648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801664a:	429a      	cmp	r2, r3
 801664c:	d02c      	beq.n	80166a8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801664e:	693b      	ldr	r3, [r7, #16]
 8016650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016652:	2b00      	cmp	r3, #0
 8016654:	d128      	bne.n	80166a8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016656:	693b      	ldr	r3, [r7, #16]
 8016658:	3304      	adds	r3, #4
 801665a:	4618      	mov	r0, r3
 801665c:	f7fe f9ca 	bl	80149f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016660:	693b      	ldr	r3, [r7, #16]
 8016662:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016664:	693b      	ldr	r3, [r7, #16]
 8016666:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016668:	693b      	ldr	r3, [r7, #16]
 801666a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801666c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016670:	693b      	ldr	r3, [r7, #16]
 8016672:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016674:	693b      	ldr	r3, [r7, #16]
 8016676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016678:	4b0f      	ldr	r3, [pc, #60]	@ (80166b8 <xTaskPriorityDisinherit+0xd8>)
 801667a:	681b      	ldr	r3, [r3, #0]
 801667c:	429a      	cmp	r2, r3
 801667e:	d903      	bls.n	8016688 <xTaskPriorityDisinherit+0xa8>
 8016680:	693b      	ldr	r3, [r7, #16]
 8016682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016684:	4a0c      	ldr	r2, [pc, #48]	@ (80166b8 <xTaskPriorityDisinherit+0xd8>)
 8016686:	6013      	str	r3, [r2, #0]
 8016688:	693b      	ldr	r3, [r7, #16]
 801668a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801668c:	4613      	mov	r3, r2
 801668e:	009b      	lsls	r3, r3, #2
 8016690:	4413      	add	r3, r2
 8016692:	009b      	lsls	r3, r3, #2
 8016694:	4a09      	ldr	r2, [pc, #36]	@ (80166bc <xTaskPriorityDisinherit+0xdc>)
 8016696:	441a      	add	r2, r3
 8016698:	693b      	ldr	r3, [r7, #16]
 801669a:	3304      	adds	r3, #4
 801669c:	4619      	mov	r1, r3
 801669e:	4610      	mov	r0, r2
 80166a0:	f7fe f94b 	bl	801493a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80166a4:	2301      	movs	r3, #1
 80166a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80166a8:	697b      	ldr	r3, [r7, #20]
	}
 80166aa:	4618      	mov	r0, r3
 80166ac:	3718      	adds	r7, #24
 80166ae:	46bd      	mov	sp, r7
 80166b0:	bd80      	pop	{r7, pc}
 80166b2:	bf00      	nop
 80166b4:	24002178 	.word	0x24002178
 80166b8:	24002654 	.word	0x24002654
 80166bc:	2400217c 	.word	0x2400217c

080166c0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80166c0:	b580      	push	{r7, lr}
 80166c2:	b088      	sub	sp, #32
 80166c4:	af00      	add	r7, sp, #0
 80166c6:	6078      	str	r0, [r7, #4]
 80166c8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80166ca:	687b      	ldr	r3, [r7, #4]
 80166cc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80166ce:	2301      	movs	r3, #1
 80166d0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	d06c      	beq.n	80167b2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80166d8:	69bb      	ldr	r3, [r7, #24]
 80166da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d10b      	bne.n	80166f8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80166e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166e4:	f383 8811 	msr	BASEPRI, r3
 80166e8:	f3bf 8f6f 	isb	sy
 80166ec:	f3bf 8f4f 	dsb	sy
 80166f0:	60fb      	str	r3, [r7, #12]
}
 80166f2:	bf00      	nop
 80166f4:	bf00      	nop
 80166f6:	e7fd      	b.n	80166f4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80166f8:	69bb      	ldr	r3, [r7, #24]
 80166fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80166fc:	683a      	ldr	r2, [r7, #0]
 80166fe:	429a      	cmp	r2, r3
 8016700:	d902      	bls.n	8016708 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8016702:	683b      	ldr	r3, [r7, #0]
 8016704:	61fb      	str	r3, [r7, #28]
 8016706:	e002      	b.n	801670e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8016708:	69bb      	ldr	r3, [r7, #24]
 801670a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801670c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801670e:	69bb      	ldr	r3, [r7, #24]
 8016710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016712:	69fa      	ldr	r2, [r7, #28]
 8016714:	429a      	cmp	r2, r3
 8016716:	d04c      	beq.n	80167b2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8016718:	69bb      	ldr	r3, [r7, #24]
 801671a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801671c:	697a      	ldr	r2, [r7, #20]
 801671e:	429a      	cmp	r2, r3
 8016720:	d147      	bne.n	80167b2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8016722:	4b26      	ldr	r3, [pc, #152]	@ (80167bc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8016724:	681b      	ldr	r3, [r3, #0]
 8016726:	69ba      	ldr	r2, [r7, #24]
 8016728:	429a      	cmp	r2, r3
 801672a:	d10b      	bne.n	8016744 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 801672c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016730:	f383 8811 	msr	BASEPRI, r3
 8016734:	f3bf 8f6f 	isb	sy
 8016738:	f3bf 8f4f 	dsb	sy
 801673c:	60bb      	str	r3, [r7, #8]
}
 801673e:	bf00      	nop
 8016740:	bf00      	nop
 8016742:	e7fd      	b.n	8016740 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8016744:	69bb      	ldr	r3, [r7, #24]
 8016746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016748:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801674a:	69bb      	ldr	r3, [r7, #24]
 801674c:	69fa      	ldr	r2, [r7, #28]
 801674e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016750:	69bb      	ldr	r3, [r7, #24]
 8016752:	699b      	ldr	r3, [r3, #24]
 8016754:	2b00      	cmp	r3, #0
 8016756:	db04      	blt.n	8016762 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016758:	69fb      	ldr	r3, [r7, #28]
 801675a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801675e:	69bb      	ldr	r3, [r7, #24]
 8016760:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8016762:	69bb      	ldr	r3, [r7, #24]
 8016764:	6959      	ldr	r1, [r3, #20]
 8016766:	693a      	ldr	r2, [r7, #16]
 8016768:	4613      	mov	r3, r2
 801676a:	009b      	lsls	r3, r3, #2
 801676c:	4413      	add	r3, r2
 801676e:	009b      	lsls	r3, r3, #2
 8016770:	4a13      	ldr	r2, [pc, #76]	@ (80167c0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8016772:	4413      	add	r3, r2
 8016774:	4299      	cmp	r1, r3
 8016776:	d11c      	bne.n	80167b2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016778:	69bb      	ldr	r3, [r7, #24]
 801677a:	3304      	adds	r3, #4
 801677c:	4618      	mov	r0, r3
 801677e:	f7fe f939 	bl	80149f4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8016782:	69bb      	ldr	r3, [r7, #24]
 8016784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016786:	4b0f      	ldr	r3, [pc, #60]	@ (80167c4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8016788:	681b      	ldr	r3, [r3, #0]
 801678a:	429a      	cmp	r2, r3
 801678c:	d903      	bls.n	8016796 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 801678e:	69bb      	ldr	r3, [r7, #24]
 8016790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016792:	4a0c      	ldr	r2, [pc, #48]	@ (80167c4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8016794:	6013      	str	r3, [r2, #0]
 8016796:	69bb      	ldr	r3, [r7, #24]
 8016798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801679a:	4613      	mov	r3, r2
 801679c:	009b      	lsls	r3, r3, #2
 801679e:	4413      	add	r3, r2
 80167a0:	009b      	lsls	r3, r3, #2
 80167a2:	4a07      	ldr	r2, [pc, #28]	@ (80167c0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80167a4:	441a      	add	r2, r3
 80167a6:	69bb      	ldr	r3, [r7, #24]
 80167a8:	3304      	adds	r3, #4
 80167aa:	4619      	mov	r1, r3
 80167ac:	4610      	mov	r0, r2
 80167ae:	f7fe f8c4 	bl	801493a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80167b2:	bf00      	nop
 80167b4:	3720      	adds	r7, #32
 80167b6:	46bd      	mov	sp, r7
 80167b8:	bd80      	pop	{r7, pc}
 80167ba:	bf00      	nop
 80167bc:	24002178 	.word	0x24002178
 80167c0:	2400217c 	.word	0x2400217c
 80167c4:	24002654 	.word	0x24002654

080167c8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80167c8:	b480      	push	{r7}
 80167ca:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80167cc:	4b07      	ldr	r3, [pc, #28]	@ (80167ec <pvTaskIncrementMutexHeldCount+0x24>)
 80167ce:	681b      	ldr	r3, [r3, #0]
 80167d0:	2b00      	cmp	r3, #0
 80167d2:	d004      	beq.n	80167de <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80167d4:	4b05      	ldr	r3, [pc, #20]	@ (80167ec <pvTaskIncrementMutexHeldCount+0x24>)
 80167d6:	681b      	ldr	r3, [r3, #0]
 80167d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80167da:	3201      	adds	r2, #1
 80167dc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80167de:	4b03      	ldr	r3, [pc, #12]	@ (80167ec <pvTaskIncrementMutexHeldCount+0x24>)
 80167e0:	681b      	ldr	r3, [r3, #0]
	}
 80167e2:	4618      	mov	r0, r3
 80167e4:	46bd      	mov	sp, r7
 80167e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167ea:	4770      	bx	lr
 80167ec:	24002178 	.word	0x24002178

080167f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80167f0:	b580      	push	{r7, lr}
 80167f2:	b084      	sub	sp, #16
 80167f4:	af00      	add	r7, sp, #0
 80167f6:	6078      	str	r0, [r7, #4]
 80167f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80167fa:	4b21      	ldr	r3, [pc, #132]	@ (8016880 <prvAddCurrentTaskToDelayedList+0x90>)
 80167fc:	681b      	ldr	r3, [r3, #0]
 80167fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016800:	4b20      	ldr	r3, [pc, #128]	@ (8016884 <prvAddCurrentTaskToDelayedList+0x94>)
 8016802:	681b      	ldr	r3, [r3, #0]
 8016804:	3304      	adds	r3, #4
 8016806:	4618      	mov	r0, r3
 8016808:	f7fe f8f4 	bl	80149f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801680c:	687b      	ldr	r3, [r7, #4]
 801680e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016812:	d10a      	bne.n	801682a <prvAddCurrentTaskToDelayedList+0x3a>
 8016814:	683b      	ldr	r3, [r7, #0]
 8016816:	2b00      	cmp	r3, #0
 8016818:	d007      	beq.n	801682a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801681a:	4b1a      	ldr	r3, [pc, #104]	@ (8016884 <prvAddCurrentTaskToDelayedList+0x94>)
 801681c:	681b      	ldr	r3, [r3, #0]
 801681e:	3304      	adds	r3, #4
 8016820:	4619      	mov	r1, r3
 8016822:	4819      	ldr	r0, [pc, #100]	@ (8016888 <prvAddCurrentTaskToDelayedList+0x98>)
 8016824:	f7fe f889 	bl	801493a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016828:	e026      	b.n	8016878 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801682a:	68fa      	ldr	r2, [r7, #12]
 801682c:	687b      	ldr	r3, [r7, #4]
 801682e:	4413      	add	r3, r2
 8016830:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016832:	4b14      	ldr	r3, [pc, #80]	@ (8016884 <prvAddCurrentTaskToDelayedList+0x94>)
 8016834:	681b      	ldr	r3, [r3, #0]
 8016836:	68ba      	ldr	r2, [r7, #8]
 8016838:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801683a:	68ba      	ldr	r2, [r7, #8]
 801683c:	68fb      	ldr	r3, [r7, #12]
 801683e:	429a      	cmp	r2, r3
 8016840:	d209      	bcs.n	8016856 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016842:	4b12      	ldr	r3, [pc, #72]	@ (801688c <prvAddCurrentTaskToDelayedList+0x9c>)
 8016844:	681a      	ldr	r2, [r3, #0]
 8016846:	4b0f      	ldr	r3, [pc, #60]	@ (8016884 <prvAddCurrentTaskToDelayedList+0x94>)
 8016848:	681b      	ldr	r3, [r3, #0]
 801684a:	3304      	adds	r3, #4
 801684c:	4619      	mov	r1, r3
 801684e:	4610      	mov	r0, r2
 8016850:	f7fe f897 	bl	8014982 <vListInsert>
}
 8016854:	e010      	b.n	8016878 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016856:	4b0e      	ldr	r3, [pc, #56]	@ (8016890 <prvAddCurrentTaskToDelayedList+0xa0>)
 8016858:	681a      	ldr	r2, [r3, #0]
 801685a:	4b0a      	ldr	r3, [pc, #40]	@ (8016884 <prvAddCurrentTaskToDelayedList+0x94>)
 801685c:	681b      	ldr	r3, [r3, #0]
 801685e:	3304      	adds	r3, #4
 8016860:	4619      	mov	r1, r3
 8016862:	4610      	mov	r0, r2
 8016864:	f7fe f88d 	bl	8014982 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016868:	4b0a      	ldr	r3, [pc, #40]	@ (8016894 <prvAddCurrentTaskToDelayedList+0xa4>)
 801686a:	681b      	ldr	r3, [r3, #0]
 801686c:	68ba      	ldr	r2, [r7, #8]
 801686e:	429a      	cmp	r2, r3
 8016870:	d202      	bcs.n	8016878 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8016872:	4a08      	ldr	r2, [pc, #32]	@ (8016894 <prvAddCurrentTaskToDelayedList+0xa4>)
 8016874:	68bb      	ldr	r3, [r7, #8]
 8016876:	6013      	str	r3, [r2, #0]
}
 8016878:	bf00      	nop
 801687a:	3710      	adds	r7, #16
 801687c:	46bd      	mov	sp, r7
 801687e:	bd80      	pop	{r7, pc}
 8016880:	24002650 	.word	0x24002650
 8016884:	24002178 	.word	0x24002178
 8016888:	24002638 	.word	0x24002638
 801688c:	24002608 	.word	0x24002608
 8016890:	24002604 	.word	0x24002604
 8016894:	2400266c 	.word	0x2400266c

08016898 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8016898:	b580      	push	{r7, lr}
 801689a:	b08a      	sub	sp, #40	@ 0x28
 801689c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801689e:	2300      	movs	r3, #0
 80168a0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80168a2:	f000 fb13 	bl	8016ecc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80168a6:	4b1d      	ldr	r3, [pc, #116]	@ (801691c <xTimerCreateTimerTask+0x84>)
 80168a8:	681b      	ldr	r3, [r3, #0]
 80168aa:	2b00      	cmp	r3, #0
 80168ac:	d021      	beq.n	80168f2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80168ae:	2300      	movs	r3, #0
 80168b0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80168b2:	2300      	movs	r3, #0
 80168b4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80168b6:	1d3a      	adds	r2, r7, #4
 80168b8:	f107 0108 	add.w	r1, r7, #8
 80168bc:	f107 030c 	add.w	r3, r7, #12
 80168c0:	4618      	mov	r0, r3
 80168c2:	f7fd fff3 	bl	80148ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80168c6:	6879      	ldr	r1, [r7, #4]
 80168c8:	68bb      	ldr	r3, [r7, #8]
 80168ca:	68fa      	ldr	r2, [r7, #12]
 80168cc:	9202      	str	r2, [sp, #8]
 80168ce:	9301      	str	r3, [sp, #4]
 80168d0:	2302      	movs	r3, #2
 80168d2:	9300      	str	r3, [sp, #0]
 80168d4:	2300      	movs	r3, #0
 80168d6:	460a      	mov	r2, r1
 80168d8:	4911      	ldr	r1, [pc, #68]	@ (8016920 <xTimerCreateTimerTask+0x88>)
 80168da:	4812      	ldr	r0, [pc, #72]	@ (8016924 <xTimerCreateTimerTask+0x8c>)
 80168dc:	f7fe ffa2 	bl	8015824 <xTaskCreateStatic>
 80168e0:	4603      	mov	r3, r0
 80168e2:	4a11      	ldr	r2, [pc, #68]	@ (8016928 <xTimerCreateTimerTask+0x90>)
 80168e4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80168e6:	4b10      	ldr	r3, [pc, #64]	@ (8016928 <xTimerCreateTimerTask+0x90>)
 80168e8:	681b      	ldr	r3, [r3, #0]
 80168ea:	2b00      	cmp	r3, #0
 80168ec:	d001      	beq.n	80168f2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80168ee:	2301      	movs	r3, #1
 80168f0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80168f2:	697b      	ldr	r3, [r7, #20]
 80168f4:	2b00      	cmp	r3, #0
 80168f6:	d10b      	bne.n	8016910 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80168f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168fc:	f383 8811 	msr	BASEPRI, r3
 8016900:	f3bf 8f6f 	isb	sy
 8016904:	f3bf 8f4f 	dsb	sy
 8016908:	613b      	str	r3, [r7, #16]
}
 801690a:	bf00      	nop
 801690c:	bf00      	nop
 801690e:	e7fd      	b.n	801690c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8016910:	697b      	ldr	r3, [r7, #20]
}
 8016912:	4618      	mov	r0, r3
 8016914:	3718      	adds	r7, #24
 8016916:	46bd      	mov	sp, r7
 8016918:	bd80      	pop	{r7, pc}
 801691a:	bf00      	nop
 801691c:	240026a8 	.word	0x240026a8
 8016920:	0801c0bc 	.word	0x0801c0bc
 8016924:	08016a65 	.word	0x08016a65
 8016928:	240026ac 	.word	0x240026ac

0801692c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801692c:	b580      	push	{r7, lr}
 801692e:	b08a      	sub	sp, #40	@ 0x28
 8016930:	af00      	add	r7, sp, #0
 8016932:	60f8      	str	r0, [r7, #12]
 8016934:	60b9      	str	r1, [r7, #8]
 8016936:	607a      	str	r2, [r7, #4]
 8016938:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801693a:	2300      	movs	r3, #0
 801693c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801693e:	68fb      	ldr	r3, [r7, #12]
 8016940:	2b00      	cmp	r3, #0
 8016942:	d10b      	bne.n	801695c <xTimerGenericCommand+0x30>
	__asm volatile
 8016944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016948:	f383 8811 	msr	BASEPRI, r3
 801694c:	f3bf 8f6f 	isb	sy
 8016950:	f3bf 8f4f 	dsb	sy
 8016954:	623b      	str	r3, [r7, #32]
}
 8016956:	bf00      	nop
 8016958:	bf00      	nop
 801695a:	e7fd      	b.n	8016958 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801695c:	4b19      	ldr	r3, [pc, #100]	@ (80169c4 <xTimerGenericCommand+0x98>)
 801695e:	681b      	ldr	r3, [r3, #0]
 8016960:	2b00      	cmp	r3, #0
 8016962:	d02a      	beq.n	80169ba <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8016964:	68bb      	ldr	r3, [r7, #8]
 8016966:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8016968:	687b      	ldr	r3, [r7, #4]
 801696a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801696c:	68fb      	ldr	r3, [r7, #12]
 801696e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8016970:	68bb      	ldr	r3, [r7, #8]
 8016972:	2b05      	cmp	r3, #5
 8016974:	dc18      	bgt.n	80169a8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8016976:	f7ff fdad 	bl	80164d4 <xTaskGetSchedulerState>
 801697a:	4603      	mov	r3, r0
 801697c:	2b02      	cmp	r3, #2
 801697e:	d109      	bne.n	8016994 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8016980:	4b10      	ldr	r3, [pc, #64]	@ (80169c4 <xTimerGenericCommand+0x98>)
 8016982:	6818      	ldr	r0, [r3, #0]
 8016984:	f107 0110 	add.w	r1, r7, #16
 8016988:	2300      	movs	r3, #0
 801698a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801698c:	f7fe f9a2 	bl	8014cd4 <xQueueGenericSend>
 8016990:	6278      	str	r0, [r7, #36]	@ 0x24
 8016992:	e012      	b.n	80169ba <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8016994:	4b0b      	ldr	r3, [pc, #44]	@ (80169c4 <xTimerGenericCommand+0x98>)
 8016996:	6818      	ldr	r0, [r3, #0]
 8016998:	f107 0110 	add.w	r1, r7, #16
 801699c:	2300      	movs	r3, #0
 801699e:	2200      	movs	r2, #0
 80169a0:	f7fe f998 	bl	8014cd4 <xQueueGenericSend>
 80169a4:	6278      	str	r0, [r7, #36]	@ 0x24
 80169a6:	e008      	b.n	80169ba <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80169a8:	4b06      	ldr	r3, [pc, #24]	@ (80169c4 <xTimerGenericCommand+0x98>)
 80169aa:	6818      	ldr	r0, [r3, #0]
 80169ac:	f107 0110 	add.w	r1, r7, #16
 80169b0:	2300      	movs	r3, #0
 80169b2:	683a      	ldr	r2, [r7, #0]
 80169b4:	f7fe fa90 	bl	8014ed8 <xQueueGenericSendFromISR>
 80169b8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80169ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80169bc:	4618      	mov	r0, r3
 80169be:	3728      	adds	r7, #40	@ 0x28
 80169c0:	46bd      	mov	sp, r7
 80169c2:	bd80      	pop	{r7, pc}
 80169c4:	240026a8 	.word	0x240026a8

080169c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80169c8:	b580      	push	{r7, lr}
 80169ca:	b088      	sub	sp, #32
 80169cc:	af02      	add	r7, sp, #8
 80169ce:	6078      	str	r0, [r7, #4]
 80169d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80169d2:	4b23      	ldr	r3, [pc, #140]	@ (8016a60 <prvProcessExpiredTimer+0x98>)
 80169d4:	681b      	ldr	r3, [r3, #0]
 80169d6:	68db      	ldr	r3, [r3, #12]
 80169d8:	68db      	ldr	r3, [r3, #12]
 80169da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80169dc:	697b      	ldr	r3, [r7, #20]
 80169de:	3304      	adds	r3, #4
 80169e0:	4618      	mov	r0, r3
 80169e2:	f7fe f807 	bl	80149f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80169e6:	697b      	ldr	r3, [r7, #20]
 80169e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80169ec:	f003 0304 	and.w	r3, r3, #4
 80169f0:	2b00      	cmp	r3, #0
 80169f2:	d023      	beq.n	8016a3c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80169f4:	697b      	ldr	r3, [r7, #20]
 80169f6:	699a      	ldr	r2, [r3, #24]
 80169f8:	687b      	ldr	r3, [r7, #4]
 80169fa:	18d1      	adds	r1, r2, r3
 80169fc:	687b      	ldr	r3, [r7, #4]
 80169fe:	683a      	ldr	r2, [r7, #0]
 8016a00:	6978      	ldr	r0, [r7, #20]
 8016a02:	f000 f8d5 	bl	8016bb0 <prvInsertTimerInActiveList>
 8016a06:	4603      	mov	r3, r0
 8016a08:	2b00      	cmp	r3, #0
 8016a0a:	d020      	beq.n	8016a4e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8016a0c:	2300      	movs	r3, #0
 8016a0e:	9300      	str	r3, [sp, #0]
 8016a10:	2300      	movs	r3, #0
 8016a12:	687a      	ldr	r2, [r7, #4]
 8016a14:	2100      	movs	r1, #0
 8016a16:	6978      	ldr	r0, [r7, #20]
 8016a18:	f7ff ff88 	bl	801692c <xTimerGenericCommand>
 8016a1c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8016a1e:	693b      	ldr	r3, [r7, #16]
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	d114      	bne.n	8016a4e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8016a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a28:	f383 8811 	msr	BASEPRI, r3
 8016a2c:	f3bf 8f6f 	isb	sy
 8016a30:	f3bf 8f4f 	dsb	sy
 8016a34:	60fb      	str	r3, [r7, #12]
}
 8016a36:	bf00      	nop
 8016a38:	bf00      	nop
 8016a3a:	e7fd      	b.n	8016a38 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016a3c:	697b      	ldr	r3, [r7, #20]
 8016a3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016a42:	f023 0301 	bic.w	r3, r3, #1
 8016a46:	b2da      	uxtb	r2, r3
 8016a48:	697b      	ldr	r3, [r7, #20]
 8016a4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016a4e:	697b      	ldr	r3, [r7, #20]
 8016a50:	6a1b      	ldr	r3, [r3, #32]
 8016a52:	6978      	ldr	r0, [r7, #20]
 8016a54:	4798      	blx	r3
}
 8016a56:	bf00      	nop
 8016a58:	3718      	adds	r7, #24
 8016a5a:	46bd      	mov	sp, r7
 8016a5c:	bd80      	pop	{r7, pc}
 8016a5e:	bf00      	nop
 8016a60:	240026a0 	.word	0x240026a0

08016a64 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8016a64:	b580      	push	{r7, lr}
 8016a66:	b084      	sub	sp, #16
 8016a68:	af00      	add	r7, sp, #0
 8016a6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8016a6c:	f107 0308 	add.w	r3, r7, #8
 8016a70:	4618      	mov	r0, r3
 8016a72:	f000 f859 	bl	8016b28 <prvGetNextExpireTime>
 8016a76:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8016a78:	68bb      	ldr	r3, [r7, #8]
 8016a7a:	4619      	mov	r1, r3
 8016a7c:	68f8      	ldr	r0, [r7, #12]
 8016a7e:	f000 f805 	bl	8016a8c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8016a82:	f000 f8d7 	bl	8016c34 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8016a86:	bf00      	nop
 8016a88:	e7f0      	b.n	8016a6c <prvTimerTask+0x8>
	...

08016a8c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8016a8c:	b580      	push	{r7, lr}
 8016a8e:	b084      	sub	sp, #16
 8016a90:	af00      	add	r7, sp, #0
 8016a92:	6078      	str	r0, [r7, #4]
 8016a94:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8016a96:	f7ff f929 	bl	8015cec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8016a9a:	f107 0308 	add.w	r3, r7, #8
 8016a9e:	4618      	mov	r0, r3
 8016aa0:	f000 f866 	bl	8016b70 <prvSampleTimeNow>
 8016aa4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8016aa6:	68bb      	ldr	r3, [r7, #8]
 8016aa8:	2b00      	cmp	r3, #0
 8016aaa:	d130      	bne.n	8016b0e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8016aac:	683b      	ldr	r3, [r7, #0]
 8016aae:	2b00      	cmp	r3, #0
 8016ab0:	d10a      	bne.n	8016ac8 <prvProcessTimerOrBlockTask+0x3c>
 8016ab2:	687a      	ldr	r2, [r7, #4]
 8016ab4:	68fb      	ldr	r3, [r7, #12]
 8016ab6:	429a      	cmp	r2, r3
 8016ab8:	d806      	bhi.n	8016ac8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8016aba:	f7ff f925 	bl	8015d08 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8016abe:	68f9      	ldr	r1, [r7, #12]
 8016ac0:	6878      	ldr	r0, [r7, #4]
 8016ac2:	f7ff ff81 	bl	80169c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8016ac6:	e024      	b.n	8016b12 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8016ac8:	683b      	ldr	r3, [r7, #0]
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	d008      	beq.n	8016ae0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8016ace:	4b13      	ldr	r3, [pc, #76]	@ (8016b1c <prvProcessTimerOrBlockTask+0x90>)
 8016ad0:	681b      	ldr	r3, [r3, #0]
 8016ad2:	681b      	ldr	r3, [r3, #0]
 8016ad4:	2b00      	cmp	r3, #0
 8016ad6:	d101      	bne.n	8016adc <prvProcessTimerOrBlockTask+0x50>
 8016ad8:	2301      	movs	r3, #1
 8016ada:	e000      	b.n	8016ade <prvProcessTimerOrBlockTask+0x52>
 8016adc:	2300      	movs	r3, #0
 8016ade:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8016ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8016b20 <prvProcessTimerOrBlockTask+0x94>)
 8016ae2:	6818      	ldr	r0, [r3, #0]
 8016ae4:	687a      	ldr	r2, [r7, #4]
 8016ae6:	68fb      	ldr	r3, [r7, #12]
 8016ae8:	1ad3      	subs	r3, r2, r3
 8016aea:	683a      	ldr	r2, [r7, #0]
 8016aec:	4619      	mov	r1, r3
 8016aee:	f7fe fe65 	bl	80157bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8016af2:	f7ff f909 	bl	8015d08 <xTaskResumeAll>
 8016af6:	4603      	mov	r3, r0
 8016af8:	2b00      	cmp	r3, #0
 8016afa:	d10a      	bne.n	8016b12 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8016afc:	4b09      	ldr	r3, [pc, #36]	@ (8016b24 <prvProcessTimerOrBlockTask+0x98>)
 8016afe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016b02:	601a      	str	r2, [r3, #0]
 8016b04:	f3bf 8f4f 	dsb	sy
 8016b08:	f3bf 8f6f 	isb	sy
}
 8016b0c:	e001      	b.n	8016b12 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8016b0e:	f7ff f8fb 	bl	8015d08 <xTaskResumeAll>
}
 8016b12:	bf00      	nop
 8016b14:	3710      	adds	r7, #16
 8016b16:	46bd      	mov	sp, r7
 8016b18:	bd80      	pop	{r7, pc}
 8016b1a:	bf00      	nop
 8016b1c:	240026a4 	.word	0x240026a4
 8016b20:	240026a8 	.word	0x240026a8
 8016b24:	e000ed04 	.word	0xe000ed04

08016b28 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8016b28:	b480      	push	{r7}
 8016b2a:	b085      	sub	sp, #20
 8016b2c:	af00      	add	r7, sp, #0
 8016b2e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8016b30:	4b0e      	ldr	r3, [pc, #56]	@ (8016b6c <prvGetNextExpireTime+0x44>)
 8016b32:	681b      	ldr	r3, [r3, #0]
 8016b34:	681b      	ldr	r3, [r3, #0]
 8016b36:	2b00      	cmp	r3, #0
 8016b38:	d101      	bne.n	8016b3e <prvGetNextExpireTime+0x16>
 8016b3a:	2201      	movs	r2, #1
 8016b3c:	e000      	b.n	8016b40 <prvGetNextExpireTime+0x18>
 8016b3e:	2200      	movs	r2, #0
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	681b      	ldr	r3, [r3, #0]
 8016b48:	2b00      	cmp	r3, #0
 8016b4a:	d105      	bne.n	8016b58 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016b4c:	4b07      	ldr	r3, [pc, #28]	@ (8016b6c <prvGetNextExpireTime+0x44>)
 8016b4e:	681b      	ldr	r3, [r3, #0]
 8016b50:	68db      	ldr	r3, [r3, #12]
 8016b52:	681b      	ldr	r3, [r3, #0]
 8016b54:	60fb      	str	r3, [r7, #12]
 8016b56:	e001      	b.n	8016b5c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8016b58:	2300      	movs	r3, #0
 8016b5a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8016b5c:	68fb      	ldr	r3, [r7, #12]
}
 8016b5e:	4618      	mov	r0, r3
 8016b60:	3714      	adds	r7, #20
 8016b62:	46bd      	mov	sp, r7
 8016b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b68:	4770      	bx	lr
 8016b6a:	bf00      	nop
 8016b6c:	240026a0 	.word	0x240026a0

08016b70 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8016b70:	b580      	push	{r7, lr}
 8016b72:	b084      	sub	sp, #16
 8016b74:	af00      	add	r7, sp, #0
 8016b76:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8016b78:	f7ff f964 	bl	8015e44 <xTaskGetTickCount>
 8016b7c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8016b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8016bac <prvSampleTimeNow+0x3c>)
 8016b80:	681b      	ldr	r3, [r3, #0]
 8016b82:	68fa      	ldr	r2, [r7, #12]
 8016b84:	429a      	cmp	r2, r3
 8016b86:	d205      	bcs.n	8016b94 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8016b88:	f000 f93a 	bl	8016e00 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8016b8c:	687b      	ldr	r3, [r7, #4]
 8016b8e:	2201      	movs	r2, #1
 8016b90:	601a      	str	r2, [r3, #0]
 8016b92:	e002      	b.n	8016b9a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	2200      	movs	r2, #0
 8016b98:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8016b9a:	4a04      	ldr	r2, [pc, #16]	@ (8016bac <prvSampleTimeNow+0x3c>)
 8016b9c:	68fb      	ldr	r3, [r7, #12]
 8016b9e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8016ba0:	68fb      	ldr	r3, [r7, #12]
}
 8016ba2:	4618      	mov	r0, r3
 8016ba4:	3710      	adds	r7, #16
 8016ba6:	46bd      	mov	sp, r7
 8016ba8:	bd80      	pop	{r7, pc}
 8016baa:	bf00      	nop
 8016bac:	240026b0 	.word	0x240026b0

08016bb0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8016bb0:	b580      	push	{r7, lr}
 8016bb2:	b086      	sub	sp, #24
 8016bb4:	af00      	add	r7, sp, #0
 8016bb6:	60f8      	str	r0, [r7, #12]
 8016bb8:	60b9      	str	r1, [r7, #8]
 8016bba:	607a      	str	r2, [r7, #4]
 8016bbc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8016bbe:	2300      	movs	r3, #0
 8016bc0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8016bc2:	68fb      	ldr	r3, [r7, #12]
 8016bc4:	68ba      	ldr	r2, [r7, #8]
 8016bc6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016bc8:	68fb      	ldr	r3, [r7, #12]
 8016bca:	68fa      	ldr	r2, [r7, #12]
 8016bcc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8016bce:	68ba      	ldr	r2, [r7, #8]
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	429a      	cmp	r2, r3
 8016bd4:	d812      	bhi.n	8016bfc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016bd6:	687a      	ldr	r2, [r7, #4]
 8016bd8:	683b      	ldr	r3, [r7, #0]
 8016bda:	1ad2      	subs	r2, r2, r3
 8016bdc:	68fb      	ldr	r3, [r7, #12]
 8016bde:	699b      	ldr	r3, [r3, #24]
 8016be0:	429a      	cmp	r2, r3
 8016be2:	d302      	bcc.n	8016bea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8016be4:	2301      	movs	r3, #1
 8016be6:	617b      	str	r3, [r7, #20]
 8016be8:	e01b      	b.n	8016c22 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8016bea:	4b10      	ldr	r3, [pc, #64]	@ (8016c2c <prvInsertTimerInActiveList+0x7c>)
 8016bec:	681a      	ldr	r2, [r3, #0]
 8016bee:	68fb      	ldr	r3, [r7, #12]
 8016bf0:	3304      	adds	r3, #4
 8016bf2:	4619      	mov	r1, r3
 8016bf4:	4610      	mov	r0, r2
 8016bf6:	f7fd fec4 	bl	8014982 <vListInsert>
 8016bfa:	e012      	b.n	8016c22 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8016bfc:	687a      	ldr	r2, [r7, #4]
 8016bfe:	683b      	ldr	r3, [r7, #0]
 8016c00:	429a      	cmp	r2, r3
 8016c02:	d206      	bcs.n	8016c12 <prvInsertTimerInActiveList+0x62>
 8016c04:	68ba      	ldr	r2, [r7, #8]
 8016c06:	683b      	ldr	r3, [r7, #0]
 8016c08:	429a      	cmp	r2, r3
 8016c0a:	d302      	bcc.n	8016c12 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8016c0c:	2301      	movs	r3, #1
 8016c0e:	617b      	str	r3, [r7, #20]
 8016c10:	e007      	b.n	8016c22 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016c12:	4b07      	ldr	r3, [pc, #28]	@ (8016c30 <prvInsertTimerInActiveList+0x80>)
 8016c14:	681a      	ldr	r2, [r3, #0]
 8016c16:	68fb      	ldr	r3, [r7, #12]
 8016c18:	3304      	adds	r3, #4
 8016c1a:	4619      	mov	r1, r3
 8016c1c:	4610      	mov	r0, r2
 8016c1e:	f7fd feb0 	bl	8014982 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8016c22:	697b      	ldr	r3, [r7, #20]
}
 8016c24:	4618      	mov	r0, r3
 8016c26:	3718      	adds	r7, #24
 8016c28:	46bd      	mov	sp, r7
 8016c2a:	bd80      	pop	{r7, pc}
 8016c2c:	240026a4 	.word	0x240026a4
 8016c30:	240026a0 	.word	0x240026a0

08016c34 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8016c34:	b580      	push	{r7, lr}
 8016c36:	b08e      	sub	sp, #56	@ 0x38
 8016c38:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016c3a:	e0ce      	b.n	8016dda <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	da19      	bge.n	8016c76 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8016c42:	1d3b      	adds	r3, r7, #4
 8016c44:	3304      	adds	r3, #4
 8016c46:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8016c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016c4a:	2b00      	cmp	r3, #0
 8016c4c:	d10b      	bne.n	8016c66 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8016c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c52:	f383 8811 	msr	BASEPRI, r3
 8016c56:	f3bf 8f6f 	isb	sy
 8016c5a:	f3bf 8f4f 	dsb	sy
 8016c5e:	61fb      	str	r3, [r7, #28]
}
 8016c60:	bf00      	nop
 8016c62:	bf00      	nop
 8016c64:	e7fd      	b.n	8016c62 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8016c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016c68:	681b      	ldr	r3, [r3, #0]
 8016c6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016c6c:	6850      	ldr	r0, [r2, #4]
 8016c6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016c70:	6892      	ldr	r2, [r2, #8]
 8016c72:	4611      	mov	r1, r2
 8016c74:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	f2c0 80ae 	blt.w	8016dda <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8016c7e:	68fb      	ldr	r3, [r7, #12]
 8016c80:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8016c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c84:	695b      	ldr	r3, [r3, #20]
 8016c86:	2b00      	cmp	r3, #0
 8016c88:	d004      	beq.n	8016c94 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c8c:	3304      	adds	r3, #4
 8016c8e:	4618      	mov	r0, r3
 8016c90:	f7fd feb0 	bl	80149f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8016c94:	463b      	mov	r3, r7
 8016c96:	4618      	mov	r0, r3
 8016c98:	f7ff ff6a 	bl	8016b70 <prvSampleTimeNow>
 8016c9c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	2b09      	cmp	r3, #9
 8016ca2:	f200 8097 	bhi.w	8016dd4 <prvProcessReceivedCommands+0x1a0>
 8016ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8016cac <prvProcessReceivedCommands+0x78>)
 8016ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016cac:	08016cd5 	.word	0x08016cd5
 8016cb0:	08016cd5 	.word	0x08016cd5
 8016cb4:	08016cd5 	.word	0x08016cd5
 8016cb8:	08016d4b 	.word	0x08016d4b
 8016cbc:	08016d5f 	.word	0x08016d5f
 8016cc0:	08016dab 	.word	0x08016dab
 8016cc4:	08016cd5 	.word	0x08016cd5
 8016cc8:	08016cd5 	.word	0x08016cd5
 8016ccc:	08016d4b 	.word	0x08016d4b
 8016cd0:	08016d5f 	.word	0x08016d5f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8016cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016cd6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016cda:	f043 0301 	orr.w	r3, r3, #1
 8016cde:	b2da      	uxtb	r2, r3
 8016ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ce2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8016ce6:	68ba      	ldr	r2, [r7, #8]
 8016ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016cea:	699b      	ldr	r3, [r3, #24]
 8016cec:	18d1      	adds	r1, r2, r3
 8016cee:	68bb      	ldr	r3, [r7, #8]
 8016cf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016cf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016cf4:	f7ff ff5c 	bl	8016bb0 <prvInsertTimerInActiveList>
 8016cf8:	4603      	mov	r3, r0
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	d06c      	beq.n	8016dd8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d00:	6a1b      	ldr	r3, [r3, #32]
 8016d02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016d04:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016d0c:	f003 0304 	and.w	r3, r3, #4
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	d061      	beq.n	8016dd8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8016d14:	68ba      	ldr	r2, [r7, #8]
 8016d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d18:	699b      	ldr	r3, [r3, #24]
 8016d1a:	441a      	add	r2, r3
 8016d1c:	2300      	movs	r3, #0
 8016d1e:	9300      	str	r3, [sp, #0]
 8016d20:	2300      	movs	r3, #0
 8016d22:	2100      	movs	r1, #0
 8016d24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016d26:	f7ff fe01 	bl	801692c <xTimerGenericCommand>
 8016d2a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8016d2c:	6a3b      	ldr	r3, [r7, #32]
 8016d2e:	2b00      	cmp	r3, #0
 8016d30:	d152      	bne.n	8016dd8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8016d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d36:	f383 8811 	msr	BASEPRI, r3
 8016d3a:	f3bf 8f6f 	isb	sy
 8016d3e:	f3bf 8f4f 	dsb	sy
 8016d42:	61bb      	str	r3, [r7, #24]
}
 8016d44:	bf00      	nop
 8016d46:	bf00      	nop
 8016d48:	e7fd      	b.n	8016d46 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016d50:	f023 0301 	bic.w	r3, r3, #1
 8016d54:	b2da      	uxtb	r2, r3
 8016d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d58:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8016d5c:	e03d      	b.n	8016dda <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8016d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016d64:	f043 0301 	orr.w	r3, r3, #1
 8016d68:	b2da      	uxtb	r2, r3
 8016d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d6c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8016d70:	68ba      	ldr	r2, [r7, #8]
 8016d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d74:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8016d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d78:	699b      	ldr	r3, [r3, #24]
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	d10b      	bne.n	8016d96 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8016d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d82:	f383 8811 	msr	BASEPRI, r3
 8016d86:	f3bf 8f6f 	isb	sy
 8016d8a:	f3bf 8f4f 	dsb	sy
 8016d8e:	617b      	str	r3, [r7, #20]
}
 8016d90:	bf00      	nop
 8016d92:	bf00      	nop
 8016d94:	e7fd      	b.n	8016d92 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8016d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d98:	699a      	ldr	r2, [r3, #24]
 8016d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d9c:	18d1      	adds	r1, r2, r3
 8016d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016da0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016da2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016da4:	f7ff ff04 	bl	8016bb0 <prvInsertTimerInActiveList>
					break;
 8016da8:	e017      	b.n	8016dda <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8016daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016dac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016db0:	f003 0302 	and.w	r3, r3, #2
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d103      	bne.n	8016dc0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8016db8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016dba:	f000 fbe5 	bl	8017588 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8016dbe:	e00c      	b.n	8016dda <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016dc2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016dc6:	f023 0301 	bic.w	r3, r3, #1
 8016dca:	b2da      	uxtb	r2, r3
 8016dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016dce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8016dd2:	e002      	b.n	8016dda <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8016dd4:	bf00      	nop
 8016dd6:	e000      	b.n	8016dda <prvProcessReceivedCommands+0x1a6>
					break;
 8016dd8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016dda:	4b08      	ldr	r3, [pc, #32]	@ (8016dfc <prvProcessReceivedCommands+0x1c8>)
 8016ddc:	681b      	ldr	r3, [r3, #0]
 8016dde:	1d39      	adds	r1, r7, #4
 8016de0:	2200      	movs	r2, #0
 8016de2:	4618      	mov	r0, r3
 8016de4:	f7fe f9a6 	bl	8015134 <xQueueReceive>
 8016de8:	4603      	mov	r3, r0
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	f47f af26 	bne.w	8016c3c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8016df0:	bf00      	nop
 8016df2:	bf00      	nop
 8016df4:	3730      	adds	r7, #48	@ 0x30
 8016df6:	46bd      	mov	sp, r7
 8016df8:	bd80      	pop	{r7, pc}
 8016dfa:	bf00      	nop
 8016dfc:	240026a8 	.word	0x240026a8

08016e00 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8016e00:	b580      	push	{r7, lr}
 8016e02:	b088      	sub	sp, #32
 8016e04:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016e06:	e049      	b.n	8016e9c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016e08:	4b2e      	ldr	r3, [pc, #184]	@ (8016ec4 <prvSwitchTimerLists+0xc4>)
 8016e0a:	681b      	ldr	r3, [r3, #0]
 8016e0c:	68db      	ldr	r3, [r3, #12]
 8016e0e:	681b      	ldr	r3, [r3, #0]
 8016e10:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016e12:	4b2c      	ldr	r3, [pc, #176]	@ (8016ec4 <prvSwitchTimerLists+0xc4>)
 8016e14:	681b      	ldr	r3, [r3, #0]
 8016e16:	68db      	ldr	r3, [r3, #12]
 8016e18:	68db      	ldr	r3, [r3, #12]
 8016e1a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016e1c:	68fb      	ldr	r3, [r7, #12]
 8016e1e:	3304      	adds	r3, #4
 8016e20:	4618      	mov	r0, r3
 8016e22:	f7fd fde7 	bl	80149f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016e26:	68fb      	ldr	r3, [r7, #12]
 8016e28:	6a1b      	ldr	r3, [r3, #32]
 8016e2a:	68f8      	ldr	r0, [r7, #12]
 8016e2c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016e2e:	68fb      	ldr	r3, [r7, #12]
 8016e30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016e34:	f003 0304 	and.w	r3, r3, #4
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	d02f      	beq.n	8016e9c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8016e3c:	68fb      	ldr	r3, [r7, #12]
 8016e3e:	699b      	ldr	r3, [r3, #24]
 8016e40:	693a      	ldr	r2, [r7, #16]
 8016e42:	4413      	add	r3, r2
 8016e44:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8016e46:	68ba      	ldr	r2, [r7, #8]
 8016e48:	693b      	ldr	r3, [r7, #16]
 8016e4a:	429a      	cmp	r2, r3
 8016e4c:	d90e      	bls.n	8016e6c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8016e4e:	68fb      	ldr	r3, [r7, #12]
 8016e50:	68ba      	ldr	r2, [r7, #8]
 8016e52:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016e54:	68fb      	ldr	r3, [r7, #12]
 8016e56:	68fa      	ldr	r2, [r7, #12]
 8016e58:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8016ec4 <prvSwitchTimerLists+0xc4>)
 8016e5c:	681a      	ldr	r2, [r3, #0]
 8016e5e:	68fb      	ldr	r3, [r7, #12]
 8016e60:	3304      	adds	r3, #4
 8016e62:	4619      	mov	r1, r3
 8016e64:	4610      	mov	r0, r2
 8016e66:	f7fd fd8c 	bl	8014982 <vListInsert>
 8016e6a:	e017      	b.n	8016e9c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8016e6c:	2300      	movs	r3, #0
 8016e6e:	9300      	str	r3, [sp, #0]
 8016e70:	2300      	movs	r3, #0
 8016e72:	693a      	ldr	r2, [r7, #16]
 8016e74:	2100      	movs	r1, #0
 8016e76:	68f8      	ldr	r0, [r7, #12]
 8016e78:	f7ff fd58 	bl	801692c <xTimerGenericCommand>
 8016e7c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8016e7e:	687b      	ldr	r3, [r7, #4]
 8016e80:	2b00      	cmp	r3, #0
 8016e82:	d10b      	bne.n	8016e9c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8016e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e88:	f383 8811 	msr	BASEPRI, r3
 8016e8c:	f3bf 8f6f 	isb	sy
 8016e90:	f3bf 8f4f 	dsb	sy
 8016e94:	603b      	str	r3, [r7, #0]
}
 8016e96:	bf00      	nop
 8016e98:	bf00      	nop
 8016e9a:	e7fd      	b.n	8016e98 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016e9c:	4b09      	ldr	r3, [pc, #36]	@ (8016ec4 <prvSwitchTimerLists+0xc4>)
 8016e9e:	681b      	ldr	r3, [r3, #0]
 8016ea0:	681b      	ldr	r3, [r3, #0]
 8016ea2:	2b00      	cmp	r3, #0
 8016ea4:	d1b0      	bne.n	8016e08 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8016ea6:	4b07      	ldr	r3, [pc, #28]	@ (8016ec4 <prvSwitchTimerLists+0xc4>)
 8016ea8:	681b      	ldr	r3, [r3, #0]
 8016eaa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8016eac:	4b06      	ldr	r3, [pc, #24]	@ (8016ec8 <prvSwitchTimerLists+0xc8>)
 8016eae:	681b      	ldr	r3, [r3, #0]
 8016eb0:	4a04      	ldr	r2, [pc, #16]	@ (8016ec4 <prvSwitchTimerLists+0xc4>)
 8016eb2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8016eb4:	4a04      	ldr	r2, [pc, #16]	@ (8016ec8 <prvSwitchTimerLists+0xc8>)
 8016eb6:	697b      	ldr	r3, [r7, #20]
 8016eb8:	6013      	str	r3, [r2, #0]
}
 8016eba:	bf00      	nop
 8016ebc:	3718      	adds	r7, #24
 8016ebe:	46bd      	mov	sp, r7
 8016ec0:	bd80      	pop	{r7, pc}
 8016ec2:	bf00      	nop
 8016ec4:	240026a0 	.word	0x240026a0
 8016ec8:	240026a4 	.word	0x240026a4

08016ecc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8016ecc:	b580      	push	{r7, lr}
 8016ece:	b082      	sub	sp, #8
 8016ed0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8016ed2:	f000 f969 	bl	80171a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8016ed6:	4b15      	ldr	r3, [pc, #84]	@ (8016f2c <prvCheckForValidListAndQueue+0x60>)
 8016ed8:	681b      	ldr	r3, [r3, #0]
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	d120      	bne.n	8016f20 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8016ede:	4814      	ldr	r0, [pc, #80]	@ (8016f30 <prvCheckForValidListAndQueue+0x64>)
 8016ee0:	f7fd fcfe 	bl	80148e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8016ee4:	4813      	ldr	r0, [pc, #76]	@ (8016f34 <prvCheckForValidListAndQueue+0x68>)
 8016ee6:	f7fd fcfb 	bl	80148e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8016eea:	4b13      	ldr	r3, [pc, #76]	@ (8016f38 <prvCheckForValidListAndQueue+0x6c>)
 8016eec:	4a10      	ldr	r2, [pc, #64]	@ (8016f30 <prvCheckForValidListAndQueue+0x64>)
 8016eee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8016ef0:	4b12      	ldr	r3, [pc, #72]	@ (8016f3c <prvCheckForValidListAndQueue+0x70>)
 8016ef2:	4a10      	ldr	r2, [pc, #64]	@ (8016f34 <prvCheckForValidListAndQueue+0x68>)
 8016ef4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8016ef6:	2300      	movs	r3, #0
 8016ef8:	9300      	str	r3, [sp, #0]
 8016efa:	4b11      	ldr	r3, [pc, #68]	@ (8016f40 <prvCheckForValidListAndQueue+0x74>)
 8016efc:	4a11      	ldr	r2, [pc, #68]	@ (8016f44 <prvCheckForValidListAndQueue+0x78>)
 8016efe:	2110      	movs	r1, #16
 8016f00:	200a      	movs	r0, #10
 8016f02:	f7fd fe0b 	bl	8014b1c <xQueueGenericCreateStatic>
 8016f06:	4603      	mov	r3, r0
 8016f08:	4a08      	ldr	r2, [pc, #32]	@ (8016f2c <prvCheckForValidListAndQueue+0x60>)
 8016f0a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8016f0c:	4b07      	ldr	r3, [pc, #28]	@ (8016f2c <prvCheckForValidListAndQueue+0x60>)
 8016f0e:	681b      	ldr	r3, [r3, #0]
 8016f10:	2b00      	cmp	r3, #0
 8016f12:	d005      	beq.n	8016f20 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8016f14:	4b05      	ldr	r3, [pc, #20]	@ (8016f2c <prvCheckForValidListAndQueue+0x60>)
 8016f16:	681b      	ldr	r3, [r3, #0]
 8016f18:	490b      	ldr	r1, [pc, #44]	@ (8016f48 <prvCheckForValidListAndQueue+0x7c>)
 8016f1a:	4618      	mov	r0, r3
 8016f1c:	f7fe fc24 	bl	8015768 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016f20:	f000 f974 	bl	801720c <vPortExitCritical>
}
 8016f24:	bf00      	nop
 8016f26:	46bd      	mov	sp, r7
 8016f28:	bd80      	pop	{r7, pc}
 8016f2a:	bf00      	nop
 8016f2c:	240026a8 	.word	0x240026a8
 8016f30:	24002678 	.word	0x24002678
 8016f34:	2400268c 	.word	0x2400268c
 8016f38:	240026a0 	.word	0x240026a0
 8016f3c:	240026a4 	.word	0x240026a4
 8016f40:	24002754 	.word	0x24002754
 8016f44:	240026b4 	.word	0x240026b4
 8016f48:	0801c0c4 	.word	0x0801c0c4

08016f4c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016f4c:	b480      	push	{r7}
 8016f4e:	b085      	sub	sp, #20
 8016f50:	af00      	add	r7, sp, #0
 8016f52:	60f8      	str	r0, [r7, #12]
 8016f54:	60b9      	str	r1, [r7, #8]
 8016f56:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016f58:	68fb      	ldr	r3, [r7, #12]
 8016f5a:	3b04      	subs	r3, #4
 8016f5c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016f5e:	68fb      	ldr	r3, [r7, #12]
 8016f60:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016f64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016f66:	68fb      	ldr	r3, [r7, #12]
 8016f68:	3b04      	subs	r3, #4
 8016f6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016f6c:	68bb      	ldr	r3, [r7, #8]
 8016f6e:	f023 0201 	bic.w	r2, r3, #1
 8016f72:	68fb      	ldr	r3, [r7, #12]
 8016f74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016f76:	68fb      	ldr	r3, [r7, #12]
 8016f78:	3b04      	subs	r3, #4
 8016f7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016f7c:	4a0c      	ldr	r2, [pc, #48]	@ (8016fb0 <pxPortInitialiseStack+0x64>)
 8016f7e:	68fb      	ldr	r3, [r7, #12]
 8016f80:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016f82:	68fb      	ldr	r3, [r7, #12]
 8016f84:	3b14      	subs	r3, #20
 8016f86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016f88:	687a      	ldr	r2, [r7, #4]
 8016f8a:	68fb      	ldr	r3, [r7, #12]
 8016f8c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016f8e:	68fb      	ldr	r3, [r7, #12]
 8016f90:	3b04      	subs	r3, #4
 8016f92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016f94:	68fb      	ldr	r3, [r7, #12]
 8016f96:	f06f 0202 	mvn.w	r2, #2
 8016f9a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016f9c:	68fb      	ldr	r3, [r7, #12]
 8016f9e:	3b20      	subs	r3, #32
 8016fa0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016fa2:	68fb      	ldr	r3, [r7, #12]
}
 8016fa4:	4618      	mov	r0, r3
 8016fa6:	3714      	adds	r7, #20
 8016fa8:	46bd      	mov	sp, r7
 8016faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fae:	4770      	bx	lr
 8016fb0:	08016fb5 	.word	0x08016fb5

08016fb4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016fb4:	b480      	push	{r7}
 8016fb6:	b085      	sub	sp, #20
 8016fb8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016fba:	2300      	movs	r3, #0
 8016fbc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016fbe:	4b13      	ldr	r3, [pc, #76]	@ (801700c <prvTaskExitError+0x58>)
 8016fc0:	681b      	ldr	r3, [r3, #0]
 8016fc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016fc6:	d00b      	beq.n	8016fe0 <prvTaskExitError+0x2c>
	__asm volatile
 8016fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fcc:	f383 8811 	msr	BASEPRI, r3
 8016fd0:	f3bf 8f6f 	isb	sy
 8016fd4:	f3bf 8f4f 	dsb	sy
 8016fd8:	60fb      	str	r3, [r7, #12]
}
 8016fda:	bf00      	nop
 8016fdc:	bf00      	nop
 8016fde:	e7fd      	b.n	8016fdc <prvTaskExitError+0x28>
	__asm volatile
 8016fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fe4:	f383 8811 	msr	BASEPRI, r3
 8016fe8:	f3bf 8f6f 	isb	sy
 8016fec:	f3bf 8f4f 	dsb	sy
 8016ff0:	60bb      	str	r3, [r7, #8]
}
 8016ff2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016ff4:	bf00      	nop
 8016ff6:	687b      	ldr	r3, [r7, #4]
 8016ff8:	2b00      	cmp	r3, #0
 8016ffa:	d0fc      	beq.n	8016ff6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016ffc:	bf00      	nop
 8016ffe:	bf00      	nop
 8017000:	3714      	adds	r7, #20
 8017002:	46bd      	mov	sp, r7
 8017004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017008:	4770      	bx	lr
 801700a:	bf00      	nop
 801700c:	24000010 	.word	0x24000010

08017010 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8017010:	4b07      	ldr	r3, [pc, #28]	@ (8017030 <pxCurrentTCBConst2>)
 8017012:	6819      	ldr	r1, [r3, #0]
 8017014:	6808      	ldr	r0, [r1, #0]
 8017016:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801701a:	f380 8809 	msr	PSP, r0
 801701e:	f3bf 8f6f 	isb	sy
 8017022:	f04f 0000 	mov.w	r0, #0
 8017026:	f380 8811 	msr	BASEPRI, r0
 801702a:	4770      	bx	lr
 801702c:	f3af 8000 	nop.w

08017030 <pxCurrentTCBConst2>:
 8017030:	24002178 	.word	0x24002178
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8017034:	bf00      	nop
 8017036:	bf00      	nop

08017038 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8017038:	4808      	ldr	r0, [pc, #32]	@ (801705c <prvPortStartFirstTask+0x24>)
 801703a:	6800      	ldr	r0, [r0, #0]
 801703c:	6800      	ldr	r0, [r0, #0]
 801703e:	f380 8808 	msr	MSP, r0
 8017042:	f04f 0000 	mov.w	r0, #0
 8017046:	f380 8814 	msr	CONTROL, r0
 801704a:	b662      	cpsie	i
 801704c:	b661      	cpsie	f
 801704e:	f3bf 8f4f 	dsb	sy
 8017052:	f3bf 8f6f 	isb	sy
 8017056:	df00      	svc	0
 8017058:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801705a:	bf00      	nop
 801705c:	e000ed08 	.word	0xe000ed08

08017060 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8017060:	b580      	push	{r7, lr}
 8017062:	b086      	sub	sp, #24
 8017064:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8017066:	4b47      	ldr	r3, [pc, #284]	@ (8017184 <xPortStartScheduler+0x124>)
 8017068:	681b      	ldr	r3, [r3, #0]
 801706a:	4a47      	ldr	r2, [pc, #284]	@ (8017188 <xPortStartScheduler+0x128>)
 801706c:	4293      	cmp	r3, r2
 801706e:	d10b      	bne.n	8017088 <xPortStartScheduler+0x28>
	__asm volatile
 8017070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017074:	f383 8811 	msr	BASEPRI, r3
 8017078:	f3bf 8f6f 	isb	sy
 801707c:	f3bf 8f4f 	dsb	sy
 8017080:	60fb      	str	r3, [r7, #12]
}
 8017082:	bf00      	nop
 8017084:	bf00      	nop
 8017086:	e7fd      	b.n	8017084 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8017088:	4b3e      	ldr	r3, [pc, #248]	@ (8017184 <xPortStartScheduler+0x124>)
 801708a:	681b      	ldr	r3, [r3, #0]
 801708c:	4a3f      	ldr	r2, [pc, #252]	@ (801718c <xPortStartScheduler+0x12c>)
 801708e:	4293      	cmp	r3, r2
 8017090:	d10b      	bne.n	80170aa <xPortStartScheduler+0x4a>
	__asm volatile
 8017092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017096:	f383 8811 	msr	BASEPRI, r3
 801709a:	f3bf 8f6f 	isb	sy
 801709e:	f3bf 8f4f 	dsb	sy
 80170a2:	613b      	str	r3, [r7, #16]
}
 80170a4:	bf00      	nop
 80170a6:	bf00      	nop
 80170a8:	e7fd      	b.n	80170a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80170aa:	4b39      	ldr	r3, [pc, #228]	@ (8017190 <xPortStartScheduler+0x130>)
 80170ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80170ae:	697b      	ldr	r3, [r7, #20]
 80170b0:	781b      	ldrb	r3, [r3, #0]
 80170b2:	b2db      	uxtb	r3, r3
 80170b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80170b6:	697b      	ldr	r3, [r7, #20]
 80170b8:	22ff      	movs	r2, #255	@ 0xff
 80170ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80170bc:	697b      	ldr	r3, [r7, #20]
 80170be:	781b      	ldrb	r3, [r3, #0]
 80170c0:	b2db      	uxtb	r3, r3
 80170c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80170c4:	78fb      	ldrb	r3, [r7, #3]
 80170c6:	b2db      	uxtb	r3, r3
 80170c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80170cc:	b2da      	uxtb	r2, r3
 80170ce:	4b31      	ldr	r3, [pc, #196]	@ (8017194 <xPortStartScheduler+0x134>)
 80170d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80170d2:	4b31      	ldr	r3, [pc, #196]	@ (8017198 <xPortStartScheduler+0x138>)
 80170d4:	2207      	movs	r2, #7
 80170d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80170d8:	e009      	b.n	80170ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80170da:	4b2f      	ldr	r3, [pc, #188]	@ (8017198 <xPortStartScheduler+0x138>)
 80170dc:	681b      	ldr	r3, [r3, #0]
 80170de:	3b01      	subs	r3, #1
 80170e0:	4a2d      	ldr	r2, [pc, #180]	@ (8017198 <xPortStartScheduler+0x138>)
 80170e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80170e4:	78fb      	ldrb	r3, [r7, #3]
 80170e6:	b2db      	uxtb	r3, r3
 80170e8:	005b      	lsls	r3, r3, #1
 80170ea:	b2db      	uxtb	r3, r3
 80170ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80170ee:	78fb      	ldrb	r3, [r7, #3]
 80170f0:	b2db      	uxtb	r3, r3
 80170f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80170f6:	2b80      	cmp	r3, #128	@ 0x80
 80170f8:	d0ef      	beq.n	80170da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80170fa:	4b27      	ldr	r3, [pc, #156]	@ (8017198 <xPortStartScheduler+0x138>)
 80170fc:	681b      	ldr	r3, [r3, #0]
 80170fe:	f1c3 0307 	rsb	r3, r3, #7
 8017102:	2b04      	cmp	r3, #4
 8017104:	d00b      	beq.n	801711e <xPortStartScheduler+0xbe>
	__asm volatile
 8017106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801710a:	f383 8811 	msr	BASEPRI, r3
 801710e:	f3bf 8f6f 	isb	sy
 8017112:	f3bf 8f4f 	dsb	sy
 8017116:	60bb      	str	r3, [r7, #8]
}
 8017118:	bf00      	nop
 801711a:	bf00      	nop
 801711c:	e7fd      	b.n	801711a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801711e:	4b1e      	ldr	r3, [pc, #120]	@ (8017198 <xPortStartScheduler+0x138>)
 8017120:	681b      	ldr	r3, [r3, #0]
 8017122:	021b      	lsls	r3, r3, #8
 8017124:	4a1c      	ldr	r2, [pc, #112]	@ (8017198 <xPortStartScheduler+0x138>)
 8017126:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017128:	4b1b      	ldr	r3, [pc, #108]	@ (8017198 <xPortStartScheduler+0x138>)
 801712a:	681b      	ldr	r3, [r3, #0]
 801712c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017130:	4a19      	ldr	r2, [pc, #100]	@ (8017198 <xPortStartScheduler+0x138>)
 8017132:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017134:	687b      	ldr	r3, [r7, #4]
 8017136:	b2da      	uxtb	r2, r3
 8017138:	697b      	ldr	r3, [r7, #20]
 801713a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801713c:	4b17      	ldr	r3, [pc, #92]	@ (801719c <xPortStartScheduler+0x13c>)
 801713e:	681b      	ldr	r3, [r3, #0]
 8017140:	4a16      	ldr	r2, [pc, #88]	@ (801719c <xPortStartScheduler+0x13c>)
 8017142:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017146:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017148:	4b14      	ldr	r3, [pc, #80]	@ (801719c <xPortStartScheduler+0x13c>)
 801714a:	681b      	ldr	r3, [r3, #0]
 801714c:	4a13      	ldr	r2, [pc, #76]	@ (801719c <xPortStartScheduler+0x13c>)
 801714e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017152:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017154:	f000 f8da 	bl	801730c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017158:	4b11      	ldr	r3, [pc, #68]	@ (80171a0 <xPortStartScheduler+0x140>)
 801715a:	2200      	movs	r2, #0
 801715c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801715e:	f000 f8f9 	bl	8017354 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017162:	4b10      	ldr	r3, [pc, #64]	@ (80171a4 <xPortStartScheduler+0x144>)
 8017164:	681b      	ldr	r3, [r3, #0]
 8017166:	4a0f      	ldr	r2, [pc, #60]	@ (80171a4 <xPortStartScheduler+0x144>)
 8017168:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801716c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801716e:	f7ff ff63 	bl	8017038 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017172:	f7fe ff31 	bl	8015fd8 <vTaskSwitchContext>
	prvTaskExitError();
 8017176:	f7ff ff1d 	bl	8016fb4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801717a:	2300      	movs	r3, #0
}
 801717c:	4618      	mov	r0, r3
 801717e:	3718      	adds	r7, #24
 8017180:	46bd      	mov	sp, r7
 8017182:	bd80      	pop	{r7, pc}
 8017184:	e000ed00 	.word	0xe000ed00
 8017188:	410fc271 	.word	0x410fc271
 801718c:	410fc270 	.word	0x410fc270
 8017190:	e000e400 	.word	0xe000e400
 8017194:	240027a4 	.word	0x240027a4
 8017198:	240027a8 	.word	0x240027a8
 801719c:	e000ed20 	.word	0xe000ed20
 80171a0:	24000010 	.word	0x24000010
 80171a4:	e000ef34 	.word	0xe000ef34

080171a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80171a8:	b480      	push	{r7}
 80171aa:	b083      	sub	sp, #12
 80171ac:	af00      	add	r7, sp, #0
	__asm volatile
 80171ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171b2:	f383 8811 	msr	BASEPRI, r3
 80171b6:	f3bf 8f6f 	isb	sy
 80171ba:	f3bf 8f4f 	dsb	sy
 80171be:	607b      	str	r3, [r7, #4]
}
 80171c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80171c2:	4b10      	ldr	r3, [pc, #64]	@ (8017204 <vPortEnterCritical+0x5c>)
 80171c4:	681b      	ldr	r3, [r3, #0]
 80171c6:	3301      	adds	r3, #1
 80171c8:	4a0e      	ldr	r2, [pc, #56]	@ (8017204 <vPortEnterCritical+0x5c>)
 80171ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80171cc:	4b0d      	ldr	r3, [pc, #52]	@ (8017204 <vPortEnterCritical+0x5c>)
 80171ce:	681b      	ldr	r3, [r3, #0]
 80171d0:	2b01      	cmp	r3, #1
 80171d2:	d110      	bne.n	80171f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80171d4:	4b0c      	ldr	r3, [pc, #48]	@ (8017208 <vPortEnterCritical+0x60>)
 80171d6:	681b      	ldr	r3, [r3, #0]
 80171d8:	b2db      	uxtb	r3, r3
 80171da:	2b00      	cmp	r3, #0
 80171dc:	d00b      	beq.n	80171f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80171de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171e2:	f383 8811 	msr	BASEPRI, r3
 80171e6:	f3bf 8f6f 	isb	sy
 80171ea:	f3bf 8f4f 	dsb	sy
 80171ee:	603b      	str	r3, [r7, #0]
}
 80171f0:	bf00      	nop
 80171f2:	bf00      	nop
 80171f4:	e7fd      	b.n	80171f2 <vPortEnterCritical+0x4a>
	}
}
 80171f6:	bf00      	nop
 80171f8:	370c      	adds	r7, #12
 80171fa:	46bd      	mov	sp, r7
 80171fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017200:	4770      	bx	lr
 8017202:	bf00      	nop
 8017204:	24000010 	.word	0x24000010
 8017208:	e000ed04 	.word	0xe000ed04

0801720c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801720c:	b480      	push	{r7}
 801720e:	b083      	sub	sp, #12
 8017210:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8017212:	4b12      	ldr	r3, [pc, #72]	@ (801725c <vPortExitCritical+0x50>)
 8017214:	681b      	ldr	r3, [r3, #0]
 8017216:	2b00      	cmp	r3, #0
 8017218:	d10b      	bne.n	8017232 <vPortExitCritical+0x26>
	__asm volatile
 801721a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801721e:	f383 8811 	msr	BASEPRI, r3
 8017222:	f3bf 8f6f 	isb	sy
 8017226:	f3bf 8f4f 	dsb	sy
 801722a:	607b      	str	r3, [r7, #4]
}
 801722c:	bf00      	nop
 801722e:	bf00      	nop
 8017230:	e7fd      	b.n	801722e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8017232:	4b0a      	ldr	r3, [pc, #40]	@ (801725c <vPortExitCritical+0x50>)
 8017234:	681b      	ldr	r3, [r3, #0]
 8017236:	3b01      	subs	r3, #1
 8017238:	4a08      	ldr	r2, [pc, #32]	@ (801725c <vPortExitCritical+0x50>)
 801723a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801723c:	4b07      	ldr	r3, [pc, #28]	@ (801725c <vPortExitCritical+0x50>)
 801723e:	681b      	ldr	r3, [r3, #0]
 8017240:	2b00      	cmp	r3, #0
 8017242:	d105      	bne.n	8017250 <vPortExitCritical+0x44>
 8017244:	2300      	movs	r3, #0
 8017246:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017248:	683b      	ldr	r3, [r7, #0]
 801724a:	f383 8811 	msr	BASEPRI, r3
}
 801724e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017250:	bf00      	nop
 8017252:	370c      	adds	r7, #12
 8017254:	46bd      	mov	sp, r7
 8017256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801725a:	4770      	bx	lr
 801725c:	24000010 	.word	0x24000010

08017260 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017260:	f3ef 8009 	mrs	r0, PSP
 8017264:	f3bf 8f6f 	isb	sy
 8017268:	4b15      	ldr	r3, [pc, #84]	@ (80172c0 <pxCurrentTCBConst>)
 801726a:	681a      	ldr	r2, [r3, #0]
 801726c:	f01e 0f10 	tst.w	lr, #16
 8017270:	bf08      	it	eq
 8017272:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017276:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801727a:	6010      	str	r0, [r2, #0]
 801727c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017280:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017284:	f380 8811 	msr	BASEPRI, r0
 8017288:	f3bf 8f4f 	dsb	sy
 801728c:	f3bf 8f6f 	isb	sy
 8017290:	f7fe fea2 	bl	8015fd8 <vTaskSwitchContext>
 8017294:	f04f 0000 	mov.w	r0, #0
 8017298:	f380 8811 	msr	BASEPRI, r0
 801729c:	bc09      	pop	{r0, r3}
 801729e:	6819      	ldr	r1, [r3, #0]
 80172a0:	6808      	ldr	r0, [r1, #0]
 80172a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172a6:	f01e 0f10 	tst.w	lr, #16
 80172aa:	bf08      	it	eq
 80172ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80172b0:	f380 8809 	msr	PSP, r0
 80172b4:	f3bf 8f6f 	isb	sy
 80172b8:	4770      	bx	lr
 80172ba:	bf00      	nop
 80172bc:	f3af 8000 	nop.w

080172c0 <pxCurrentTCBConst>:
 80172c0:	24002178 	.word	0x24002178
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80172c4:	bf00      	nop
 80172c6:	bf00      	nop

080172c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80172c8:	b580      	push	{r7, lr}
 80172ca:	b082      	sub	sp, #8
 80172cc:	af00      	add	r7, sp, #0
	__asm volatile
 80172ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172d2:	f383 8811 	msr	BASEPRI, r3
 80172d6:	f3bf 8f6f 	isb	sy
 80172da:	f3bf 8f4f 	dsb	sy
 80172de:	607b      	str	r3, [r7, #4]
}
 80172e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80172e2:	f7fe fdbf 	bl	8015e64 <xTaskIncrementTick>
 80172e6:	4603      	mov	r3, r0
 80172e8:	2b00      	cmp	r3, #0
 80172ea:	d003      	beq.n	80172f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80172ec:	4b06      	ldr	r3, [pc, #24]	@ (8017308 <xPortSysTickHandler+0x40>)
 80172ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80172f2:	601a      	str	r2, [r3, #0]
 80172f4:	2300      	movs	r3, #0
 80172f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80172f8:	683b      	ldr	r3, [r7, #0]
 80172fa:	f383 8811 	msr	BASEPRI, r3
}
 80172fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8017300:	bf00      	nop
 8017302:	3708      	adds	r7, #8
 8017304:	46bd      	mov	sp, r7
 8017306:	bd80      	pop	{r7, pc}
 8017308:	e000ed04 	.word	0xe000ed04

0801730c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801730c:	b480      	push	{r7}
 801730e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8017310:	4b0b      	ldr	r3, [pc, #44]	@ (8017340 <vPortSetupTimerInterrupt+0x34>)
 8017312:	2200      	movs	r2, #0
 8017314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8017316:	4b0b      	ldr	r3, [pc, #44]	@ (8017344 <vPortSetupTimerInterrupt+0x38>)
 8017318:	2200      	movs	r2, #0
 801731a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801731c:	4b0a      	ldr	r3, [pc, #40]	@ (8017348 <vPortSetupTimerInterrupt+0x3c>)
 801731e:	681b      	ldr	r3, [r3, #0]
 8017320:	4a0a      	ldr	r2, [pc, #40]	@ (801734c <vPortSetupTimerInterrupt+0x40>)
 8017322:	fba2 2303 	umull	r2, r3, r2, r3
 8017326:	099b      	lsrs	r3, r3, #6
 8017328:	4a09      	ldr	r2, [pc, #36]	@ (8017350 <vPortSetupTimerInterrupt+0x44>)
 801732a:	3b01      	subs	r3, #1
 801732c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801732e:	4b04      	ldr	r3, [pc, #16]	@ (8017340 <vPortSetupTimerInterrupt+0x34>)
 8017330:	2207      	movs	r2, #7
 8017332:	601a      	str	r2, [r3, #0]
}
 8017334:	bf00      	nop
 8017336:	46bd      	mov	sp, r7
 8017338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801733c:	4770      	bx	lr
 801733e:	bf00      	nop
 8017340:	e000e010 	.word	0xe000e010
 8017344:	e000e018 	.word	0xe000e018
 8017348:	24000000 	.word	0x24000000
 801734c:	10624dd3 	.word	0x10624dd3
 8017350:	e000e014 	.word	0xe000e014

08017354 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017354:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017364 <vPortEnableVFP+0x10>
 8017358:	6801      	ldr	r1, [r0, #0]
 801735a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801735e:	6001      	str	r1, [r0, #0]
 8017360:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017362:	bf00      	nop
 8017364:	e000ed88 	.word	0xe000ed88

08017368 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8017368:	b480      	push	{r7}
 801736a:	b085      	sub	sp, #20
 801736c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801736e:	f3ef 8305 	mrs	r3, IPSR
 8017372:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017374:	68fb      	ldr	r3, [r7, #12]
 8017376:	2b0f      	cmp	r3, #15
 8017378:	d915      	bls.n	80173a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801737a:	4a18      	ldr	r2, [pc, #96]	@ (80173dc <vPortValidateInterruptPriority+0x74>)
 801737c:	68fb      	ldr	r3, [r7, #12]
 801737e:	4413      	add	r3, r2
 8017380:	781b      	ldrb	r3, [r3, #0]
 8017382:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017384:	4b16      	ldr	r3, [pc, #88]	@ (80173e0 <vPortValidateInterruptPriority+0x78>)
 8017386:	781b      	ldrb	r3, [r3, #0]
 8017388:	7afa      	ldrb	r2, [r7, #11]
 801738a:	429a      	cmp	r2, r3
 801738c:	d20b      	bcs.n	80173a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801738e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017392:	f383 8811 	msr	BASEPRI, r3
 8017396:	f3bf 8f6f 	isb	sy
 801739a:	f3bf 8f4f 	dsb	sy
 801739e:	607b      	str	r3, [r7, #4]
}
 80173a0:	bf00      	nop
 80173a2:	bf00      	nop
 80173a4:	e7fd      	b.n	80173a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80173a6:	4b0f      	ldr	r3, [pc, #60]	@ (80173e4 <vPortValidateInterruptPriority+0x7c>)
 80173a8:	681b      	ldr	r3, [r3, #0]
 80173aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80173ae:	4b0e      	ldr	r3, [pc, #56]	@ (80173e8 <vPortValidateInterruptPriority+0x80>)
 80173b0:	681b      	ldr	r3, [r3, #0]
 80173b2:	429a      	cmp	r2, r3
 80173b4:	d90b      	bls.n	80173ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80173b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173ba:	f383 8811 	msr	BASEPRI, r3
 80173be:	f3bf 8f6f 	isb	sy
 80173c2:	f3bf 8f4f 	dsb	sy
 80173c6:	603b      	str	r3, [r7, #0]
}
 80173c8:	bf00      	nop
 80173ca:	bf00      	nop
 80173cc:	e7fd      	b.n	80173ca <vPortValidateInterruptPriority+0x62>
	}
 80173ce:	bf00      	nop
 80173d0:	3714      	adds	r7, #20
 80173d2:	46bd      	mov	sp, r7
 80173d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173d8:	4770      	bx	lr
 80173da:	bf00      	nop
 80173dc:	e000e3f0 	.word	0xe000e3f0
 80173e0:	240027a4 	.word	0x240027a4
 80173e4:	e000ed0c 	.word	0xe000ed0c
 80173e8:	240027a8 	.word	0x240027a8

080173ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80173ec:	b580      	push	{r7, lr}
 80173ee:	b08a      	sub	sp, #40	@ 0x28
 80173f0:	af00      	add	r7, sp, #0
 80173f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80173f4:	2300      	movs	r3, #0
 80173f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80173f8:	f7fe fc78 	bl	8015cec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80173fc:	4b5c      	ldr	r3, [pc, #368]	@ (8017570 <pvPortMalloc+0x184>)
 80173fe:	681b      	ldr	r3, [r3, #0]
 8017400:	2b00      	cmp	r3, #0
 8017402:	d101      	bne.n	8017408 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017404:	f000 f930 	bl	8017668 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017408:	4b5a      	ldr	r3, [pc, #360]	@ (8017574 <pvPortMalloc+0x188>)
 801740a:	681a      	ldr	r2, [r3, #0]
 801740c:	687b      	ldr	r3, [r7, #4]
 801740e:	4013      	ands	r3, r2
 8017410:	2b00      	cmp	r3, #0
 8017412:	f040 8095 	bne.w	8017540 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017416:	687b      	ldr	r3, [r7, #4]
 8017418:	2b00      	cmp	r3, #0
 801741a:	d01e      	beq.n	801745a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801741c:	2208      	movs	r2, #8
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	4413      	add	r3, r2
 8017422:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017424:	687b      	ldr	r3, [r7, #4]
 8017426:	f003 0307 	and.w	r3, r3, #7
 801742a:	2b00      	cmp	r3, #0
 801742c:	d015      	beq.n	801745a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	f023 0307 	bic.w	r3, r3, #7
 8017434:	3308      	adds	r3, #8
 8017436:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	f003 0307 	and.w	r3, r3, #7
 801743e:	2b00      	cmp	r3, #0
 8017440:	d00b      	beq.n	801745a <pvPortMalloc+0x6e>
	__asm volatile
 8017442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017446:	f383 8811 	msr	BASEPRI, r3
 801744a:	f3bf 8f6f 	isb	sy
 801744e:	f3bf 8f4f 	dsb	sy
 8017452:	617b      	str	r3, [r7, #20]
}
 8017454:	bf00      	nop
 8017456:	bf00      	nop
 8017458:	e7fd      	b.n	8017456 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	2b00      	cmp	r3, #0
 801745e:	d06f      	beq.n	8017540 <pvPortMalloc+0x154>
 8017460:	4b45      	ldr	r3, [pc, #276]	@ (8017578 <pvPortMalloc+0x18c>)
 8017462:	681b      	ldr	r3, [r3, #0]
 8017464:	687a      	ldr	r2, [r7, #4]
 8017466:	429a      	cmp	r2, r3
 8017468:	d86a      	bhi.n	8017540 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801746a:	4b44      	ldr	r3, [pc, #272]	@ (801757c <pvPortMalloc+0x190>)
 801746c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801746e:	4b43      	ldr	r3, [pc, #268]	@ (801757c <pvPortMalloc+0x190>)
 8017470:	681b      	ldr	r3, [r3, #0]
 8017472:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017474:	e004      	b.n	8017480 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8017476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017478:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801747a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801747c:	681b      	ldr	r3, [r3, #0]
 801747e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017482:	685b      	ldr	r3, [r3, #4]
 8017484:	687a      	ldr	r2, [r7, #4]
 8017486:	429a      	cmp	r2, r3
 8017488:	d903      	bls.n	8017492 <pvPortMalloc+0xa6>
 801748a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801748c:	681b      	ldr	r3, [r3, #0]
 801748e:	2b00      	cmp	r3, #0
 8017490:	d1f1      	bne.n	8017476 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8017492:	4b37      	ldr	r3, [pc, #220]	@ (8017570 <pvPortMalloc+0x184>)
 8017494:	681b      	ldr	r3, [r3, #0]
 8017496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017498:	429a      	cmp	r2, r3
 801749a:	d051      	beq.n	8017540 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801749c:	6a3b      	ldr	r3, [r7, #32]
 801749e:	681b      	ldr	r3, [r3, #0]
 80174a0:	2208      	movs	r2, #8
 80174a2:	4413      	add	r3, r2
 80174a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80174a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80174a8:	681a      	ldr	r2, [r3, #0]
 80174aa:	6a3b      	ldr	r3, [r7, #32]
 80174ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80174ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80174b0:	685a      	ldr	r2, [r3, #4]
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	1ad2      	subs	r2, r2, r3
 80174b6:	2308      	movs	r3, #8
 80174b8:	005b      	lsls	r3, r3, #1
 80174ba:	429a      	cmp	r2, r3
 80174bc:	d920      	bls.n	8017500 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80174be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80174c0:	687b      	ldr	r3, [r7, #4]
 80174c2:	4413      	add	r3, r2
 80174c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80174c6:	69bb      	ldr	r3, [r7, #24]
 80174c8:	f003 0307 	and.w	r3, r3, #7
 80174cc:	2b00      	cmp	r3, #0
 80174ce:	d00b      	beq.n	80174e8 <pvPortMalloc+0xfc>
	__asm volatile
 80174d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174d4:	f383 8811 	msr	BASEPRI, r3
 80174d8:	f3bf 8f6f 	isb	sy
 80174dc:	f3bf 8f4f 	dsb	sy
 80174e0:	613b      	str	r3, [r7, #16]
}
 80174e2:	bf00      	nop
 80174e4:	bf00      	nop
 80174e6:	e7fd      	b.n	80174e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80174e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80174ea:	685a      	ldr	r2, [r3, #4]
 80174ec:	687b      	ldr	r3, [r7, #4]
 80174ee:	1ad2      	subs	r2, r2, r3
 80174f0:	69bb      	ldr	r3, [r7, #24]
 80174f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80174f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80174f6:	687a      	ldr	r2, [r7, #4]
 80174f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80174fa:	69b8      	ldr	r0, [r7, #24]
 80174fc:	f000 f916 	bl	801772c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017500:	4b1d      	ldr	r3, [pc, #116]	@ (8017578 <pvPortMalloc+0x18c>)
 8017502:	681a      	ldr	r2, [r3, #0]
 8017504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017506:	685b      	ldr	r3, [r3, #4]
 8017508:	1ad3      	subs	r3, r2, r3
 801750a:	4a1b      	ldr	r2, [pc, #108]	@ (8017578 <pvPortMalloc+0x18c>)
 801750c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801750e:	4b1a      	ldr	r3, [pc, #104]	@ (8017578 <pvPortMalloc+0x18c>)
 8017510:	681a      	ldr	r2, [r3, #0]
 8017512:	4b1b      	ldr	r3, [pc, #108]	@ (8017580 <pvPortMalloc+0x194>)
 8017514:	681b      	ldr	r3, [r3, #0]
 8017516:	429a      	cmp	r2, r3
 8017518:	d203      	bcs.n	8017522 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801751a:	4b17      	ldr	r3, [pc, #92]	@ (8017578 <pvPortMalloc+0x18c>)
 801751c:	681b      	ldr	r3, [r3, #0]
 801751e:	4a18      	ldr	r2, [pc, #96]	@ (8017580 <pvPortMalloc+0x194>)
 8017520:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017524:	685a      	ldr	r2, [r3, #4]
 8017526:	4b13      	ldr	r3, [pc, #76]	@ (8017574 <pvPortMalloc+0x188>)
 8017528:	681b      	ldr	r3, [r3, #0]
 801752a:	431a      	orrs	r2, r3
 801752c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801752e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017532:	2200      	movs	r2, #0
 8017534:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8017536:	4b13      	ldr	r3, [pc, #76]	@ (8017584 <pvPortMalloc+0x198>)
 8017538:	681b      	ldr	r3, [r3, #0]
 801753a:	3301      	adds	r3, #1
 801753c:	4a11      	ldr	r2, [pc, #68]	@ (8017584 <pvPortMalloc+0x198>)
 801753e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8017540:	f7fe fbe2 	bl	8015d08 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017544:	69fb      	ldr	r3, [r7, #28]
 8017546:	f003 0307 	and.w	r3, r3, #7
 801754a:	2b00      	cmp	r3, #0
 801754c:	d00b      	beq.n	8017566 <pvPortMalloc+0x17a>
	__asm volatile
 801754e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017552:	f383 8811 	msr	BASEPRI, r3
 8017556:	f3bf 8f6f 	isb	sy
 801755a:	f3bf 8f4f 	dsb	sy
 801755e:	60fb      	str	r3, [r7, #12]
}
 8017560:	bf00      	nop
 8017562:	bf00      	nop
 8017564:	e7fd      	b.n	8017562 <pvPortMalloc+0x176>
	return pvReturn;
 8017566:	69fb      	ldr	r3, [r7, #28]
}
 8017568:	4618      	mov	r0, r3
 801756a:	3728      	adds	r7, #40	@ 0x28
 801756c:	46bd      	mov	sp, r7
 801756e:	bd80      	pop	{r7, pc}
 8017570:	240063b4 	.word	0x240063b4
 8017574:	240063c8 	.word	0x240063c8
 8017578:	240063b8 	.word	0x240063b8
 801757c:	240063ac 	.word	0x240063ac
 8017580:	240063bc 	.word	0x240063bc
 8017584:	240063c0 	.word	0x240063c0

08017588 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8017588:	b580      	push	{r7, lr}
 801758a:	b086      	sub	sp, #24
 801758c:	af00      	add	r7, sp, #0
 801758e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017590:	687b      	ldr	r3, [r7, #4]
 8017592:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017594:	687b      	ldr	r3, [r7, #4]
 8017596:	2b00      	cmp	r3, #0
 8017598:	d04f      	beq.n	801763a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801759a:	2308      	movs	r3, #8
 801759c:	425b      	negs	r3, r3
 801759e:	697a      	ldr	r2, [r7, #20]
 80175a0:	4413      	add	r3, r2
 80175a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80175a4:	697b      	ldr	r3, [r7, #20]
 80175a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80175a8:	693b      	ldr	r3, [r7, #16]
 80175aa:	685a      	ldr	r2, [r3, #4]
 80175ac:	4b25      	ldr	r3, [pc, #148]	@ (8017644 <vPortFree+0xbc>)
 80175ae:	681b      	ldr	r3, [r3, #0]
 80175b0:	4013      	ands	r3, r2
 80175b2:	2b00      	cmp	r3, #0
 80175b4:	d10b      	bne.n	80175ce <vPortFree+0x46>
	__asm volatile
 80175b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80175ba:	f383 8811 	msr	BASEPRI, r3
 80175be:	f3bf 8f6f 	isb	sy
 80175c2:	f3bf 8f4f 	dsb	sy
 80175c6:	60fb      	str	r3, [r7, #12]
}
 80175c8:	bf00      	nop
 80175ca:	bf00      	nop
 80175cc:	e7fd      	b.n	80175ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80175ce:	693b      	ldr	r3, [r7, #16]
 80175d0:	681b      	ldr	r3, [r3, #0]
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d00b      	beq.n	80175ee <vPortFree+0x66>
	__asm volatile
 80175d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80175da:	f383 8811 	msr	BASEPRI, r3
 80175de:	f3bf 8f6f 	isb	sy
 80175e2:	f3bf 8f4f 	dsb	sy
 80175e6:	60bb      	str	r3, [r7, #8]
}
 80175e8:	bf00      	nop
 80175ea:	bf00      	nop
 80175ec:	e7fd      	b.n	80175ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80175ee:	693b      	ldr	r3, [r7, #16]
 80175f0:	685a      	ldr	r2, [r3, #4]
 80175f2:	4b14      	ldr	r3, [pc, #80]	@ (8017644 <vPortFree+0xbc>)
 80175f4:	681b      	ldr	r3, [r3, #0]
 80175f6:	4013      	ands	r3, r2
 80175f8:	2b00      	cmp	r3, #0
 80175fa:	d01e      	beq.n	801763a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80175fc:	693b      	ldr	r3, [r7, #16]
 80175fe:	681b      	ldr	r3, [r3, #0]
 8017600:	2b00      	cmp	r3, #0
 8017602:	d11a      	bne.n	801763a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017604:	693b      	ldr	r3, [r7, #16]
 8017606:	685a      	ldr	r2, [r3, #4]
 8017608:	4b0e      	ldr	r3, [pc, #56]	@ (8017644 <vPortFree+0xbc>)
 801760a:	681b      	ldr	r3, [r3, #0]
 801760c:	43db      	mvns	r3, r3
 801760e:	401a      	ands	r2, r3
 8017610:	693b      	ldr	r3, [r7, #16]
 8017612:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017614:	f7fe fb6a 	bl	8015cec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017618:	693b      	ldr	r3, [r7, #16]
 801761a:	685a      	ldr	r2, [r3, #4]
 801761c:	4b0a      	ldr	r3, [pc, #40]	@ (8017648 <vPortFree+0xc0>)
 801761e:	681b      	ldr	r3, [r3, #0]
 8017620:	4413      	add	r3, r2
 8017622:	4a09      	ldr	r2, [pc, #36]	@ (8017648 <vPortFree+0xc0>)
 8017624:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017626:	6938      	ldr	r0, [r7, #16]
 8017628:	f000 f880 	bl	801772c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801762c:	4b07      	ldr	r3, [pc, #28]	@ (801764c <vPortFree+0xc4>)
 801762e:	681b      	ldr	r3, [r3, #0]
 8017630:	3301      	adds	r3, #1
 8017632:	4a06      	ldr	r2, [pc, #24]	@ (801764c <vPortFree+0xc4>)
 8017634:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8017636:	f7fe fb67 	bl	8015d08 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801763a:	bf00      	nop
 801763c:	3718      	adds	r7, #24
 801763e:	46bd      	mov	sp, r7
 8017640:	bd80      	pop	{r7, pc}
 8017642:	bf00      	nop
 8017644:	240063c8 	.word	0x240063c8
 8017648:	240063b8 	.word	0x240063b8
 801764c:	240063c4 	.word	0x240063c4

08017650 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8017650:	b480      	push	{r7}
 8017652:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8017654:	4b03      	ldr	r3, [pc, #12]	@ (8017664 <xPortGetFreeHeapSize+0x14>)
 8017656:	681b      	ldr	r3, [r3, #0]
}
 8017658:	4618      	mov	r0, r3
 801765a:	46bd      	mov	sp, r7
 801765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017660:	4770      	bx	lr
 8017662:	bf00      	nop
 8017664:	240063b8 	.word	0x240063b8

08017668 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8017668:	b480      	push	{r7}
 801766a:	b085      	sub	sp, #20
 801766c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801766e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8017672:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017674:	4b27      	ldr	r3, [pc, #156]	@ (8017714 <prvHeapInit+0xac>)
 8017676:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8017678:	68fb      	ldr	r3, [r7, #12]
 801767a:	f003 0307 	and.w	r3, r3, #7
 801767e:	2b00      	cmp	r3, #0
 8017680:	d00c      	beq.n	801769c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017682:	68fb      	ldr	r3, [r7, #12]
 8017684:	3307      	adds	r3, #7
 8017686:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017688:	68fb      	ldr	r3, [r7, #12]
 801768a:	f023 0307 	bic.w	r3, r3, #7
 801768e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017690:	68ba      	ldr	r2, [r7, #8]
 8017692:	68fb      	ldr	r3, [r7, #12]
 8017694:	1ad3      	subs	r3, r2, r3
 8017696:	4a1f      	ldr	r2, [pc, #124]	@ (8017714 <prvHeapInit+0xac>)
 8017698:	4413      	add	r3, r2
 801769a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801769c:	68fb      	ldr	r3, [r7, #12]
 801769e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80176a0:	4a1d      	ldr	r2, [pc, #116]	@ (8017718 <prvHeapInit+0xb0>)
 80176a2:	687b      	ldr	r3, [r7, #4]
 80176a4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80176a6:	4b1c      	ldr	r3, [pc, #112]	@ (8017718 <prvHeapInit+0xb0>)
 80176a8:	2200      	movs	r2, #0
 80176aa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80176ac:	687b      	ldr	r3, [r7, #4]
 80176ae:	68ba      	ldr	r2, [r7, #8]
 80176b0:	4413      	add	r3, r2
 80176b2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80176b4:	2208      	movs	r2, #8
 80176b6:	68fb      	ldr	r3, [r7, #12]
 80176b8:	1a9b      	subs	r3, r3, r2
 80176ba:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80176bc:	68fb      	ldr	r3, [r7, #12]
 80176be:	f023 0307 	bic.w	r3, r3, #7
 80176c2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80176c4:	68fb      	ldr	r3, [r7, #12]
 80176c6:	4a15      	ldr	r2, [pc, #84]	@ (801771c <prvHeapInit+0xb4>)
 80176c8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80176ca:	4b14      	ldr	r3, [pc, #80]	@ (801771c <prvHeapInit+0xb4>)
 80176cc:	681b      	ldr	r3, [r3, #0]
 80176ce:	2200      	movs	r2, #0
 80176d0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80176d2:	4b12      	ldr	r3, [pc, #72]	@ (801771c <prvHeapInit+0xb4>)
 80176d4:	681b      	ldr	r3, [r3, #0]
 80176d6:	2200      	movs	r2, #0
 80176d8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80176da:	687b      	ldr	r3, [r7, #4]
 80176dc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80176de:	683b      	ldr	r3, [r7, #0]
 80176e0:	68fa      	ldr	r2, [r7, #12]
 80176e2:	1ad2      	subs	r2, r2, r3
 80176e4:	683b      	ldr	r3, [r7, #0]
 80176e6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80176e8:	4b0c      	ldr	r3, [pc, #48]	@ (801771c <prvHeapInit+0xb4>)
 80176ea:	681a      	ldr	r2, [r3, #0]
 80176ec:	683b      	ldr	r3, [r7, #0]
 80176ee:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80176f0:	683b      	ldr	r3, [r7, #0]
 80176f2:	685b      	ldr	r3, [r3, #4]
 80176f4:	4a0a      	ldr	r2, [pc, #40]	@ (8017720 <prvHeapInit+0xb8>)
 80176f6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80176f8:	683b      	ldr	r3, [r7, #0]
 80176fa:	685b      	ldr	r3, [r3, #4]
 80176fc:	4a09      	ldr	r2, [pc, #36]	@ (8017724 <prvHeapInit+0xbc>)
 80176fe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017700:	4b09      	ldr	r3, [pc, #36]	@ (8017728 <prvHeapInit+0xc0>)
 8017702:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8017706:	601a      	str	r2, [r3, #0]
}
 8017708:	bf00      	nop
 801770a:	3714      	adds	r7, #20
 801770c:	46bd      	mov	sp, r7
 801770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017712:	4770      	bx	lr
 8017714:	240027ac 	.word	0x240027ac
 8017718:	240063ac 	.word	0x240063ac
 801771c:	240063b4 	.word	0x240063b4
 8017720:	240063bc 	.word	0x240063bc
 8017724:	240063b8 	.word	0x240063b8
 8017728:	240063c8 	.word	0x240063c8

0801772c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801772c:	b480      	push	{r7}
 801772e:	b085      	sub	sp, #20
 8017730:	af00      	add	r7, sp, #0
 8017732:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017734:	4b28      	ldr	r3, [pc, #160]	@ (80177d8 <prvInsertBlockIntoFreeList+0xac>)
 8017736:	60fb      	str	r3, [r7, #12]
 8017738:	e002      	b.n	8017740 <prvInsertBlockIntoFreeList+0x14>
 801773a:	68fb      	ldr	r3, [r7, #12]
 801773c:	681b      	ldr	r3, [r3, #0]
 801773e:	60fb      	str	r3, [r7, #12]
 8017740:	68fb      	ldr	r3, [r7, #12]
 8017742:	681b      	ldr	r3, [r3, #0]
 8017744:	687a      	ldr	r2, [r7, #4]
 8017746:	429a      	cmp	r2, r3
 8017748:	d8f7      	bhi.n	801773a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801774a:	68fb      	ldr	r3, [r7, #12]
 801774c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801774e:	68fb      	ldr	r3, [r7, #12]
 8017750:	685b      	ldr	r3, [r3, #4]
 8017752:	68ba      	ldr	r2, [r7, #8]
 8017754:	4413      	add	r3, r2
 8017756:	687a      	ldr	r2, [r7, #4]
 8017758:	429a      	cmp	r2, r3
 801775a:	d108      	bne.n	801776e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801775c:	68fb      	ldr	r3, [r7, #12]
 801775e:	685a      	ldr	r2, [r3, #4]
 8017760:	687b      	ldr	r3, [r7, #4]
 8017762:	685b      	ldr	r3, [r3, #4]
 8017764:	441a      	add	r2, r3
 8017766:	68fb      	ldr	r3, [r7, #12]
 8017768:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801776a:	68fb      	ldr	r3, [r7, #12]
 801776c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801776e:	687b      	ldr	r3, [r7, #4]
 8017770:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017772:	687b      	ldr	r3, [r7, #4]
 8017774:	685b      	ldr	r3, [r3, #4]
 8017776:	68ba      	ldr	r2, [r7, #8]
 8017778:	441a      	add	r2, r3
 801777a:	68fb      	ldr	r3, [r7, #12]
 801777c:	681b      	ldr	r3, [r3, #0]
 801777e:	429a      	cmp	r2, r3
 8017780:	d118      	bne.n	80177b4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017782:	68fb      	ldr	r3, [r7, #12]
 8017784:	681a      	ldr	r2, [r3, #0]
 8017786:	4b15      	ldr	r3, [pc, #84]	@ (80177dc <prvInsertBlockIntoFreeList+0xb0>)
 8017788:	681b      	ldr	r3, [r3, #0]
 801778a:	429a      	cmp	r2, r3
 801778c:	d00d      	beq.n	80177aa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801778e:	687b      	ldr	r3, [r7, #4]
 8017790:	685a      	ldr	r2, [r3, #4]
 8017792:	68fb      	ldr	r3, [r7, #12]
 8017794:	681b      	ldr	r3, [r3, #0]
 8017796:	685b      	ldr	r3, [r3, #4]
 8017798:	441a      	add	r2, r3
 801779a:	687b      	ldr	r3, [r7, #4]
 801779c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801779e:	68fb      	ldr	r3, [r7, #12]
 80177a0:	681b      	ldr	r3, [r3, #0]
 80177a2:	681a      	ldr	r2, [r3, #0]
 80177a4:	687b      	ldr	r3, [r7, #4]
 80177a6:	601a      	str	r2, [r3, #0]
 80177a8:	e008      	b.n	80177bc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80177aa:	4b0c      	ldr	r3, [pc, #48]	@ (80177dc <prvInsertBlockIntoFreeList+0xb0>)
 80177ac:	681a      	ldr	r2, [r3, #0]
 80177ae:	687b      	ldr	r3, [r7, #4]
 80177b0:	601a      	str	r2, [r3, #0]
 80177b2:	e003      	b.n	80177bc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80177b4:	68fb      	ldr	r3, [r7, #12]
 80177b6:	681a      	ldr	r2, [r3, #0]
 80177b8:	687b      	ldr	r3, [r7, #4]
 80177ba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80177bc:	68fa      	ldr	r2, [r7, #12]
 80177be:	687b      	ldr	r3, [r7, #4]
 80177c0:	429a      	cmp	r2, r3
 80177c2:	d002      	beq.n	80177ca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80177c4:	68fb      	ldr	r3, [r7, #12]
 80177c6:	687a      	ldr	r2, [r7, #4]
 80177c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80177ca:	bf00      	nop
 80177cc:	3714      	adds	r7, #20
 80177ce:	46bd      	mov	sp, r7
 80177d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177d4:	4770      	bx	lr
 80177d6:	bf00      	nop
 80177d8:	240063ac 	.word	0x240063ac
 80177dc:	240063b4 	.word	0x240063b4

080177e0 <_ZdlPvj>:
 80177e0:	f000 b8aa 	b.w	8017938 <_ZdlPv>

080177e4 <_Znwj>:
 80177e4:	2801      	cmp	r0, #1
 80177e6:	bf38      	it	cc
 80177e8:	2001      	movcc	r0, #1
 80177ea:	b510      	push	{r4, lr}
 80177ec:	4604      	mov	r4, r0
 80177ee:	4620      	mov	r0, r4
 80177f0:	f000 fb5c 	bl	8017eac <malloc>
 80177f4:	b100      	cbz	r0, 80177f8 <_Znwj+0x14>
 80177f6:	bd10      	pop	{r4, pc}
 80177f8:	f000 f8a0 	bl	801793c <_ZSt15get_new_handlerv>
 80177fc:	b908      	cbnz	r0, 8017802 <_Znwj+0x1e>
 80177fe:	f000 f8a5 	bl	801794c <abort>
 8017802:	4780      	blx	r0
 8017804:	e7f3      	b.n	80177ee <_Znwj+0xa>

08017806 <_Znaj>:
 8017806:	f7ff bfed 	b.w	80177e4 <_Znwj>

0801780a <_ZSt17__throw_bad_allocv>:
 801780a:	b508      	push	{r3, lr}
 801780c:	f000 f89e 	bl	801794c <abort>

08017810 <_ZSt28__throw_bad_array_new_lengthv>:
 8017810:	b508      	push	{r3, lr}
 8017812:	f000 f89b 	bl	801794c <abort>

08017816 <_ZSt19__throw_logic_errorPKc>:
 8017816:	b508      	push	{r3, lr}
 8017818:	f000 f898 	bl	801794c <abort>

0801781c <_ZSt20__throw_length_errorPKc>:
 801781c:	b508      	push	{r3, lr}
 801781e:	f000 f895 	bl	801794c <abort>

08017822 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 8017822:	b10a      	cbz	r2, 8017828 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 8017824:	f001 bfc6 	b.w	80197b4 <memcpy>
 8017828:	4770      	bx	lr

0801782a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>:
 801782a:	1e08      	subs	r0, r1, #0
 801782c:	b508      	push	{r3, lr}
 801782e:	da01      	bge.n	8017834 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j+0xa>
 8017830:	f7ff ffeb 	bl	801780a <_ZSt17__throw_bad_allocv>
 8017834:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8017838:	f7ff bfd4 	b.w	80177e4 <_Znwj>

0801783c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 801783c:	f850 3b08 	ldr.w	r3, [r0], #8
 8017840:	1a1b      	subs	r3, r3, r0
 8017842:	4258      	negs	r0, r3
 8017844:	4158      	adcs	r0, r3
 8017846:	4770      	bx	lr

08017848 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 8017848:	680b      	ldr	r3, [r1, #0]
 801784a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801784e:	b510      	push	{r4, lr}
 8017850:	d302      	bcc.n	8017858 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 8017852:	480b      	ldr	r0, [pc, #44]	@ (8017880 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x38>)
 8017854:	f7ff ffe2 	bl	801781c <_ZSt20__throw_length_errorPKc>
 8017858:	4293      	cmp	r3, r2
 801785a:	d90b      	bls.n	8017874 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 801785c:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 8017860:	ea4f 0442 	mov.w	r4, r2, lsl #1
 8017864:	d206      	bcs.n	8017874 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 8017866:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 801786a:	bf2a      	itet	cs
 801786c:	f06f 4340 	mvncs.w	r3, #3221225472	@ 0xc0000000
 8017870:	600c      	strcc	r4, [r1, #0]
 8017872:	600b      	strcs	r3, [r1, #0]
 8017874:	6809      	ldr	r1, [r1, #0]
 8017876:	3101      	adds	r1, #1
 8017878:	f7ff ffd7 	bl	801782a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>
 801787c:	bd10      	pop	{r4, pc}
 801787e:	bf00      	nop
 8017880:	0801d6cc 	.word	0x0801d6cc

08017884 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
 8017884:	6800      	ldr	r0, [r0, #0]
 8017886:	f000 b857 	b.w	8017938 <_ZdlPv>

0801788a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 801788a:	b510      	push	{r4, lr}
 801788c:	4604      	mov	r4, r0
 801788e:	f7ff ffd5 	bl	801783c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8017892:	b918      	cbnz	r0, 801789c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x12>
 8017894:	68a1      	ldr	r1, [r4, #8]
 8017896:	4620      	mov	r0, r4
 8017898:	f7ff fff4 	bl	8017884 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
 801789c:	bd10      	pop	{r4, pc}

0801789e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 801789e:	2a01      	cmp	r2, #1
 80178a0:	b410      	push	{r4}
 80178a2:	d104      	bne.n	80178ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 80178a4:	780a      	ldrb	r2, [r1, #0]
 80178a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80178aa:	7002      	strb	r2, [r0, #0]
 80178ac:	4770      	bx	lr
 80178ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80178b2:	f7ff bfb6 	b.w	8017822 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

080178b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 80178b6:	b508      	push	{r3, lr}
 80178b8:	1a52      	subs	r2, r2, r1
 80178ba:	f7ff fff0 	bl	801789e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80178be:	bd08      	pop	{r3, pc}

080178c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 80178c0:	b510      	push	{r4, lr}
 80178c2:	4604      	mov	r4, r0
 80178c4:	f7ff ffe1 	bl	801788a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80178c8:	4620      	mov	r0, r4
 80178ca:	bd10      	pop	{r4, pc}

080178cc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
 80178cc:	6840      	ldr	r0, [r0, #4]
 80178ce:	4770      	bx	lr

080178d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 80178d0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80178d2:	1a53      	subs	r3, r2, r1
 80178d4:	2b0f      	cmp	r3, #15
 80178d6:	4604      	mov	r4, r0
 80178d8:	460d      	mov	r5, r1
 80178da:	4616      	mov	r6, r2
 80178dc:	9301      	str	r3, [sp, #4]
 80178de:	d906      	bls.n	80178ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x1e>
 80178e0:	2200      	movs	r2, #0
 80178e2:	a901      	add	r1, sp, #4
 80178e4:	f7ff ffb0 	bl	8017848 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80178e8:	9b01      	ldr	r3, [sp, #4]
 80178ea:	6020      	str	r0, [r4, #0]
 80178ec:	60a3      	str	r3, [r4, #8]
 80178ee:	4632      	mov	r2, r6
 80178f0:	4629      	mov	r1, r5
 80178f2:	6820      	ldr	r0, [r4, #0]
 80178f4:	f7ff ffdf 	bl	80178b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 80178f8:	9b01      	ldr	r3, [sp, #4]
 80178fa:	6822      	ldr	r2, [r4, #0]
 80178fc:	6063      	str	r3, [r4, #4]
 80178fe:	2100      	movs	r1, #0
 8017900:	54d1      	strb	r1, [r2, r3]
 8017902:	b002      	add	sp, #8
 8017904:	bd70      	pop	{r4, r5, r6, pc}
	...

08017908 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 8017908:	b538      	push	{r3, r4, r5, lr}
 801790a:	f100 0308 	add.w	r3, r0, #8
 801790e:	4604      	mov	r4, r0
 8017910:	6003      	str	r3, [r0, #0]
 8017912:	460d      	mov	r5, r1
 8017914:	b911      	cbnz	r1, 801791c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x14>
 8017916:	4807      	ldr	r0, [pc, #28]	@ (8017934 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x2c>)
 8017918:	f7ff ff7d 	bl	8017816 <_ZSt19__throw_logic_errorPKc>
 801791c:	4608      	mov	r0, r1
 801791e:	f7e8 fd47 	bl	80003b0 <strlen>
 8017922:	f04f 0300 	mov.w	r3, #0
 8017926:	182a      	adds	r2, r5, r0
 8017928:	4629      	mov	r1, r5
 801792a:	4620      	mov	r0, r4
 801792c:	f7ff ffd0 	bl	80178d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 8017930:	4620      	mov	r0, r4
 8017932:	bd38      	pop	{r3, r4, r5, pc}
 8017934:	0801d6e4 	.word	0x0801d6e4

08017938 <_ZdlPv>:
 8017938:	f000 bac0 	b.w	8017ebc <free>

0801793c <_ZSt15get_new_handlerv>:
 801793c:	4b02      	ldr	r3, [pc, #8]	@ (8017948 <_ZSt15get_new_handlerv+0xc>)
 801793e:	6818      	ldr	r0, [r3, #0]
 8017940:	f3bf 8f5b 	dmb	ish
 8017944:	4770      	bx	lr
 8017946:	bf00      	nop
 8017948:	240063cc 	.word	0x240063cc

0801794c <abort>:
 801794c:	b508      	push	{r3, lr}
 801794e:	2006      	movs	r0, #6
 8017950:	f001 fe74 	bl	801963c <raise>
 8017954:	2001      	movs	r0, #1
 8017956:	f7ef fb29 	bl	8006fac <_exit>

0801795a <__cvt>:
 801795a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801795c:	ed2d 8b02 	vpush	{d8}
 8017960:	eeb0 8b40 	vmov.f64	d8, d0
 8017964:	b085      	sub	sp, #20
 8017966:	4617      	mov	r7, r2
 8017968:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801796a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801796c:	ee18 2a90 	vmov	r2, s17
 8017970:	f025 0520 	bic.w	r5, r5, #32
 8017974:	2a00      	cmp	r2, #0
 8017976:	bfb6      	itet	lt
 8017978:	222d      	movlt	r2, #45	@ 0x2d
 801797a:	2200      	movge	r2, #0
 801797c:	eeb1 8b40 	vneglt.f64	d8, d0
 8017980:	2d46      	cmp	r5, #70	@ 0x46
 8017982:	460c      	mov	r4, r1
 8017984:	701a      	strb	r2, [r3, #0]
 8017986:	d004      	beq.n	8017992 <__cvt+0x38>
 8017988:	2d45      	cmp	r5, #69	@ 0x45
 801798a:	d100      	bne.n	801798e <__cvt+0x34>
 801798c:	3401      	adds	r4, #1
 801798e:	2102      	movs	r1, #2
 8017990:	e000      	b.n	8017994 <__cvt+0x3a>
 8017992:	2103      	movs	r1, #3
 8017994:	ab03      	add	r3, sp, #12
 8017996:	9301      	str	r3, [sp, #4]
 8017998:	ab02      	add	r3, sp, #8
 801799a:	9300      	str	r3, [sp, #0]
 801799c:	4622      	mov	r2, r4
 801799e:	4633      	mov	r3, r6
 80179a0:	eeb0 0b48 	vmov.f64	d0, d8
 80179a4:	f001 ffac 	bl	8019900 <_dtoa_r>
 80179a8:	2d47      	cmp	r5, #71	@ 0x47
 80179aa:	d114      	bne.n	80179d6 <__cvt+0x7c>
 80179ac:	07fb      	lsls	r3, r7, #31
 80179ae:	d50a      	bpl.n	80179c6 <__cvt+0x6c>
 80179b0:	1902      	adds	r2, r0, r4
 80179b2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80179b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80179ba:	bf08      	it	eq
 80179bc:	9203      	streq	r2, [sp, #12]
 80179be:	2130      	movs	r1, #48	@ 0x30
 80179c0:	9b03      	ldr	r3, [sp, #12]
 80179c2:	4293      	cmp	r3, r2
 80179c4:	d319      	bcc.n	80179fa <__cvt+0xa0>
 80179c6:	9b03      	ldr	r3, [sp, #12]
 80179c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80179ca:	1a1b      	subs	r3, r3, r0
 80179cc:	6013      	str	r3, [r2, #0]
 80179ce:	b005      	add	sp, #20
 80179d0:	ecbd 8b02 	vpop	{d8}
 80179d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80179d6:	2d46      	cmp	r5, #70	@ 0x46
 80179d8:	eb00 0204 	add.w	r2, r0, r4
 80179dc:	d1e9      	bne.n	80179b2 <__cvt+0x58>
 80179de:	7803      	ldrb	r3, [r0, #0]
 80179e0:	2b30      	cmp	r3, #48	@ 0x30
 80179e2:	d107      	bne.n	80179f4 <__cvt+0x9a>
 80179e4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80179e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80179ec:	bf1c      	itt	ne
 80179ee:	f1c4 0401 	rsbne	r4, r4, #1
 80179f2:	6034      	strne	r4, [r6, #0]
 80179f4:	6833      	ldr	r3, [r6, #0]
 80179f6:	441a      	add	r2, r3
 80179f8:	e7db      	b.n	80179b2 <__cvt+0x58>
 80179fa:	1c5c      	adds	r4, r3, #1
 80179fc:	9403      	str	r4, [sp, #12]
 80179fe:	7019      	strb	r1, [r3, #0]
 8017a00:	e7de      	b.n	80179c0 <__cvt+0x66>

08017a02 <__exponent>:
 8017a02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017a04:	2900      	cmp	r1, #0
 8017a06:	bfba      	itte	lt
 8017a08:	4249      	neglt	r1, r1
 8017a0a:	232d      	movlt	r3, #45	@ 0x2d
 8017a0c:	232b      	movge	r3, #43	@ 0x2b
 8017a0e:	2909      	cmp	r1, #9
 8017a10:	7002      	strb	r2, [r0, #0]
 8017a12:	7043      	strb	r3, [r0, #1]
 8017a14:	dd29      	ble.n	8017a6a <__exponent+0x68>
 8017a16:	f10d 0307 	add.w	r3, sp, #7
 8017a1a:	461d      	mov	r5, r3
 8017a1c:	270a      	movs	r7, #10
 8017a1e:	461a      	mov	r2, r3
 8017a20:	fbb1 f6f7 	udiv	r6, r1, r7
 8017a24:	fb07 1416 	mls	r4, r7, r6, r1
 8017a28:	3430      	adds	r4, #48	@ 0x30
 8017a2a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8017a2e:	460c      	mov	r4, r1
 8017a30:	2c63      	cmp	r4, #99	@ 0x63
 8017a32:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8017a36:	4631      	mov	r1, r6
 8017a38:	dcf1      	bgt.n	8017a1e <__exponent+0x1c>
 8017a3a:	3130      	adds	r1, #48	@ 0x30
 8017a3c:	1e94      	subs	r4, r2, #2
 8017a3e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8017a42:	1c41      	adds	r1, r0, #1
 8017a44:	4623      	mov	r3, r4
 8017a46:	42ab      	cmp	r3, r5
 8017a48:	d30a      	bcc.n	8017a60 <__exponent+0x5e>
 8017a4a:	f10d 0309 	add.w	r3, sp, #9
 8017a4e:	1a9b      	subs	r3, r3, r2
 8017a50:	42ac      	cmp	r4, r5
 8017a52:	bf88      	it	hi
 8017a54:	2300      	movhi	r3, #0
 8017a56:	3302      	adds	r3, #2
 8017a58:	4403      	add	r3, r0
 8017a5a:	1a18      	subs	r0, r3, r0
 8017a5c:	b003      	add	sp, #12
 8017a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017a60:	f813 6b01 	ldrb.w	r6, [r3], #1
 8017a64:	f801 6f01 	strb.w	r6, [r1, #1]!
 8017a68:	e7ed      	b.n	8017a46 <__exponent+0x44>
 8017a6a:	2330      	movs	r3, #48	@ 0x30
 8017a6c:	3130      	adds	r1, #48	@ 0x30
 8017a6e:	7083      	strb	r3, [r0, #2]
 8017a70:	70c1      	strb	r1, [r0, #3]
 8017a72:	1d03      	adds	r3, r0, #4
 8017a74:	e7f1      	b.n	8017a5a <__exponent+0x58>
	...

08017a78 <_printf_float>:
 8017a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a7c:	b08d      	sub	sp, #52	@ 0x34
 8017a7e:	460c      	mov	r4, r1
 8017a80:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8017a84:	4616      	mov	r6, r2
 8017a86:	461f      	mov	r7, r3
 8017a88:	4605      	mov	r5, r0
 8017a8a:	f001 fe31 	bl	80196f0 <_localeconv_r>
 8017a8e:	f8d0 b000 	ldr.w	fp, [r0]
 8017a92:	4658      	mov	r0, fp
 8017a94:	f7e8 fc8c 	bl	80003b0 <strlen>
 8017a98:	2300      	movs	r3, #0
 8017a9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8017a9c:	f8d8 3000 	ldr.w	r3, [r8]
 8017aa0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8017aa4:	6822      	ldr	r2, [r4, #0]
 8017aa6:	9005      	str	r0, [sp, #20]
 8017aa8:	3307      	adds	r3, #7
 8017aaa:	f023 0307 	bic.w	r3, r3, #7
 8017aae:	f103 0108 	add.w	r1, r3, #8
 8017ab2:	f8c8 1000 	str.w	r1, [r8]
 8017ab6:	ed93 0b00 	vldr	d0, [r3]
 8017aba:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8017d18 <_printf_float+0x2a0>
 8017abe:	eeb0 7bc0 	vabs.f64	d7, d0
 8017ac2:	eeb4 7b46 	vcmp.f64	d7, d6
 8017ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017aca:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8017ace:	dd24      	ble.n	8017b1a <_printf_float+0xa2>
 8017ad0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8017ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017ad8:	d502      	bpl.n	8017ae0 <_printf_float+0x68>
 8017ada:	232d      	movs	r3, #45	@ 0x2d
 8017adc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017ae0:	498f      	ldr	r1, [pc, #572]	@ (8017d20 <_printf_float+0x2a8>)
 8017ae2:	4b90      	ldr	r3, [pc, #576]	@ (8017d24 <_printf_float+0x2ac>)
 8017ae4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8017ae8:	bf8c      	ite	hi
 8017aea:	4688      	movhi	r8, r1
 8017aec:	4698      	movls	r8, r3
 8017aee:	f022 0204 	bic.w	r2, r2, #4
 8017af2:	2303      	movs	r3, #3
 8017af4:	6123      	str	r3, [r4, #16]
 8017af6:	6022      	str	r2, [r4, #0]
 8017af8:	f04f 0a00 	mov.w	sl, #0
 8017afc:	9700      	str	r7, [sp, #0]
 8017afe:	4633      	mov	r3, r6
 8017b00:	aa0b      	add	r2, sp, #44	@ 0x2c
 8017b02:	4621      	mov	r1, r4
 8017b04:	4628      	mov	r0, r5
 8017b06:	f000 fa83 	bl	8018010 <_printf_common>
 8017b0a:	3001      	adds	r0, #1
 8017b0c:	f040 8089 	bne.w	8017c22 <_printf_float+0x1aa>
 8017b10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017b14:	b00d      	add	sp, #52	@ 0x34
 8017b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b1a:	eeb4 0b40 	vcmp.f64	d0, d0
 8017b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017b22:	d709      	bvc.n	8017b38 <_printf_float+0xc0>
 8017b24:	ee10 3a90 	vmov	r3, s1
 8017b28:	2b00      	cmp	r3, #0
 8017b2a:	bfbc      	itt	lt
 8017b2c:	232d      	movlt	r3, #45	@ 0x2d
 8017b2e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8017b32:	497d      	ldr	r1, [pc, #500]	@ (8017d28 <_printf_float+0x2b0>)
 8017b34:	4b7d      	ldr	r3, [pc, #500]	@ (8017d2c <_printf_float+0x2b4>)
 8017b36:	e7d5      	b.n	8017ae4 <_printf_float+0x6c>
 8017b38:	6863      	ldr	r3, [r4, #4]
 8017b3a:	1c59      	adds	r1, r3, #1
 8017b3c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8017b40:	d139      	bne.n	8017bb6 <_printf_float+0x13e>
 8017b42:	2306      	movs	r3, #6
 8017b44:	6063      	str	r3, [r4, #4]
 8017b46:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8017b4a:	2300      	movs	r3, #0
 8017b4c:	6022      	str	r2, [r4, #0]
 8017b4e:	9303      	str	r3, [sp, #12]
 8017b50:	ab0a      	add	r3, sp, #40	@ 0x28
 8017b52:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8017b56:	ab09      	add	r3, sp, #36	@ 0x24
 8017b58:	9300      	str	r3, [sp, #0]
 8017b5a:	6861      	ldr	r1, [r4, #4]
 8017b5c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8017b60:	4628      	mov	r0, r5
 8017b62:	f7ff fefa 	bl	801795a <__cvt>
 8017b66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8017b6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017b6c:	4680      	mov	r8, r0
 8017b6e:	d129      	bne.n	8017bc4 <_printf_float+0x14c>
 8017b70:	1cc8      	adds	r0, r1, #3
 8017b72:	db02      	blt.n	8017b7a <_printf_float+0x102>
 8017b74:	6863      	ldr	r3, [r4, #4]
 8017b76:	4299      	cmp	r1, r3
 8017b78:	dd41      	ble.n	8017bfe <_printf_float+0x186>
 8017b7a:	f1a9 0902 	sub.w	r9, r9, #2
 8017b7e:	fa5f f989 	uxtb.w	r9, r9
 8017b82:	3901      	subs	r1, #1
 8017b84:	464a      	mov	r2, r9
 8017b86:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8017b8a:	9109      	str	r1, [sp, #36]	@ 0x24
 8017b8c:	f7ff ff39 	bl	8017a02 <__exponent>
 8017b90:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017b92:	1813      	adds	r3, r2, r0
 8017b94:	2a01      	cmp	r2, #1
 8017b96:	4682      	mov	sl, r0
 8017b98:	6123      	str	r3, [r4, #16]
 8017b9a:	dc02      	bgt.n	8017ba2 <_printf_float+0x12a>
 8017b9c:	6822      	ldr	r2, [r4, #0]
 8017b9e:	07d2      	lsls	r2, r2, #31
 8017ba0:	d501      	bpl.n	8017ba6 <_printf_float+0x12e>
 8017ba2:	3301      	adds	r3, #1
 8017ba4:	6123      	str	r3, [r4, #16]
 8017ba6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8017baa:	2b00      	cmp	r3, #0
 8017bac:	d0a6      	beq.n	8017afc <_printf_float+0x84>
 8017bae:	232d      	movs	r3, #45	@ 0x2d
 8017bb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017bb4:	e7a2      	b.n	8017afc <_printf_float+0x84>
 8017bb6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8017bba:	d1c4      	bne.n	8017b46 <_printf_float+0xce>
 8017bbc:	2b00      	cmp	r3, #0
 8017bbe:	d1c2      	bne.n	8017b46 <_printf_float+0xce>
 8017bc0:	2301      	movs	r3, #1
 8017bc2:	e7bf      	b.n	8017b44 <_printf_float+0xcc>
 8017bc4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8017bc8:	d9db      	bls.n	8017b82 <_printf_float+0x10a>
 8017bca:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8017bce:	d118      	bne.n	8017c02 <_printf_float+0x18a>
 8017bd0:	2900      	cmp	r1, #0
 8017bd2:	6863      	ldr	r3, [r4, #4]
 8017bd4:	dd0b      	ble.n	8017bee <_printf_float+0x176>
 8017bd6:	6121      	str	r1, [r4, #16]
 8017bd8:	b913      	cbnz	r3, 8017be0 <_printf_float+0x168>
 8017bda:	6822      	ldr	r2, [r4, #0]
 8017bdc:	07d0      	lsls	r0, r2, #31
 8017bde:	d502      	bpl.n	8017be6 <_printf_float+0x16e>
 8017be0:	3301      	adds	r3, #1
 8017be2:	440b      	add	r3, r1
 8017be4:	6123      	str	r3, [r4, #16]
 8017be6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8017be8:	f04f 0a00 	mov.w	sl, #0
 8017bec:	e7db      	b.n	8017ba6 <_printf_float+0x12e>
 8017bee:	b913      	cbnz	r3, 8017bf6 <_printf_float+0x17e>
 8017bf0:	6822      	ldr	r2, [r4, #0]
 8017bf2:	07d2      	lsls	r2, r2, #31
 8017bf4:	d501      	bpl.n	8017bfa <_printf_float+0x182>
 8017bf6:	3302      	adds	r3, #2
 8017bf8:	e7f4      	b.n	8017be4 <_printf_float+0x16c>
 8017bfa:	2301      	movs	r3, #1
 8017bfc:	e7f2      	b.n	8017be4 <_printf_float+0x16c>
 8017bfe:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8017c02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017c04:	4299      	cmp	r1, r3
 8017c06:	db05      	blt.n	8017c14 <_printf_float+0x19c>
 8017c08:	6823      	ldr	r3, [r4, #0]
 8017c0a:	6121      	str	r1, [r4, #16]
 8017c0c:	07d8      	lsls	r0, r3, #31
 8017c0e:	d5ea      	bpl.n	8017be6 <_printf_float+0x16e>
 8017c10:	1c4b      	adds	r3, r1, #1
 8017c12:	e7e7      	b.n	8017be4 <_printf_float+0x16c>
 8017c14:	2900      	cmp	r1, #0
 8017c16:	bfd4      	ite	le
 8017c18:	f1c1 0202 	rsble	r2, r1, #2
 8017c1c:	2201      	movgt	r2, #1
 8017c1e:	4413      	add	r3, r2
 8017c20:	e7e0      	b.n	8017be4 <_printf_float+0x16c>
 8017c22:	6823      	ldr	r3, [r4, #0]
 8017c24:	055a      	lsls	r2, r3, #21
 8017c26:	d407      	bmi.n	8017c38 <_printf_float+0x1c0>
 8017c28:	6923      	ldr	r3, [r4, #16]
 8017c2a:	4642      	mov	r2, r8
 8017c2c:	4631      	mov	r1, r6
 8017c2e:	4628      	mov	r0, r5
 8017c30:	47b8      	blx	r7
 8017c32:	3001      	adds	r0, #1
 8017c34:	d12a      	bne.n	8017c8c <_printf_float+0x214>
 8017c36:	e76b      	b.n	8017b10 <_printf_float+0x98>
 8017c38:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8017c3c:	f240 80e0 	bls.w	8017e00 <_printf_float+0x388>
 8017c40:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8017c44:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8017c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017c4c:	d133      	bne.n	8017cb6 <_printf_float+0x23e>
 8017c4e:	4a38      	ldr	r2, [pc, #224]	@ (8017d30 <_printf_float+0x2b8>)
 8017c50:	2301      	movs	r3, #1
 8017c52:	4631      	mov	r1, r6
 8017c54:	4628      	mov	r0, r5
 8017c56:	47b8      	blx	r7
 8017c58:	3001      	adds	r0, #1
 8017c5a:	f43f af59 	beq.w	8017b10 <_printf_float+0x98>
 8017c5e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8017c62:	4543      	cmp	r3, r8
 8017c64:	db02      	blt.n	8017c6c <_printf_float+0x1f4>
 8017c66:	6823      	ldr	r3, [r4, #0]
 8017c68:	07d8      	lsls	r0, r3, #31
 8017c6a:	d50f      	bpl.n	8017c8c <_printf_float+0x214>
 8017c6c:	9b05      	ldr	r3, [sp, #20]
 8017c6e:	465a      	mov	r2, fp
 8017c70:	4631      	mov	r1, r6
 8017c72:	4628      	mov	r0, r5
 8017c74:	47b8      	blx	r7
 8017c76:	3001      	adds	r0, #1
 8017c78:	f43f af4a 	beq.w	8017b10 <_printf_float+0x98>
 8017c7c:	f04f 0900 	mov.w	r9, #0
 8017c80:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8017c84:	f104 0a1a 	add.w	sl, r4, #26
 8017c88:	45c8      	cmp	r8, r9
 8017c8a:	dc09      	bgt.n	8017ca0 <_printf_float+0x228>
 8017c8c:	6823      	ldr	r3, [r4, #0]
 8017c8e:	079b      	lsls	r3, r3, #30
 8017c90:	f100 8107 	bmi.w	8017ea2 <_printf_float+0x42a>
 8017c94:	68e0      	ldr	r0, [r4, #12]
 8017c96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017c98:	4298      	cmp	r0, r3
 8017c9a:	bfb8      	it	lt
 8017c9c:	4618      	movlt	r0, r3
 8017c9e:	e739      	b.n	8017b14 <_printf_float+0x9c>
 8017ca0:	2301      	movs	r3, #1
 8017ca2:	4652      	mov	r2, sl
 8017ca4:	4631      	mov	r1, r6
 8017ca6:	4628      	mov	r0, r5
 8017ca8:	47b8      	blx	r7
 8017caa:	3001      	adds	r0, #1
 8017cac:	f43f af30 	beq.w	8017b10 <_printf_float+0x98>
 8017cb0:	f109 0901 	add.w	r9, r9, #1
 8017cb4:	e7e8      	b.n	8017c88 <_printf_float+0x210>
 8017cb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017cb8:	2b00      	cmp	r3, #0
 8017cba:	dc3b      	bgt.n	8017d34 <_printf_float+0x2bc>
 8017cbc:	4a1c      	ldr	r2, [pc, #112]	@ (8017d30 <_printf_float+0x2b8>)
 8017cbe:	2301      	movs	r3, #1
 8017cc0:	4631      	mov	r1, r6
 8017cc2:	4628      	mov	r0, r5
 8017cc4:	47b8      	blx	r7
 8017cc6:	3001      	adds	r0, #1
 8017cc8:	f43f af22 	beq.w	8017b10 <_printf_float+0x98>
 8017ccc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8017cd0:	ea59 0303 	orrs.w	r3, r9, r3
 8017cd4:	d102      	bne.n	8017cdc <_printf_float+0x264>
 8017cd6:	6823      	ldr	r3, [r4, #0]
 8017cd8:	07d9      	lsls	r1, r3, #31
 8017cda:	d5d7      	bpl.n	8017c8c <_printf_float+0x214>
 8017cdc:	9b05      	ldr	r3, [sp, #20]
 8017cde:	465a      	mov	r2, fp
 8017ce0:	4631      	mov	r1, r6
 8017ce2:	4628      	mov	r0, r5
 8017ce4:	47b8      	blx	r7
 8017ce6:	3001      	adds	r0, #1
 8017ce8:	f43f af12 	beq.w	8017b10 <_printf_float+0x98>
 8017cec:	f04f 0a00 	mov.w	sl, #0
 8017cf0:	f104 0b1a 	add.w	fp, r4, #26
 8017cf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017cf6:	425b      	negs	r3, r3
 8017cf8:	4553      	cmp	r3, sl
 8017cfa:	dc01      	bgt.n	8017d00 <_printf_float+0x288>
 8017cfc:	464b      	mov	r3, r9
 8017cfe:	e794      	b.n	8017c2a <_printf_float+0x1b2>
 8017d00:	2301      	movs	r3, #1
 8017d02:	465a      	mov	r2, fp
 8017d04:	4631      	mov	r1, r6
 8017d06:	4628      	mov	r0, r5
 8017d08:	47b8      	blx	r7
 8017d0a:	3001      	adds	r0, #1
 8017d0c:	f43f af00 	beq.w	8017b10 <_printf_float+0x98>
 8017d10:	f10a 0a01 	add.w	sl, sl, #1
 8017d14:	e7ee      	b.n	8017cf4 <_printf_float+0x27c>
 8017d16:	bf00      	nop
 8017d18:	ffffffff 	.word	0xffffffff
 8017d1c:	7fefffff 	.word	0x7fefffff
 8017d20:	0801d71a 	.word	0x0801d71a
 8017d24:	0801d716 	.word	0x0801d716
 8017d28:	0801d722 	.word	0x0801d722
 8017d2c:	0801d71e 	.word	0x0801d71e
 8017d30:	0801d726 	.word	0x0801d726
 8017d34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017d36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017d3a:	4553      	cmp	r3, sl
 8017d3c:	bfa8      	it	ge
 8017d3e:	4653      	movge	r3, sl
 8017d40:	2b00      	cmp	r3, #0
 8017d42:	4699      	mov	r9, r3
 8017d44:	dc37      	bgt.n	8017db6 <_printf_float+0x33e>
 8017d46:	2300      	movs	r3, #0
 8017d48:	9307      	str	r3, [sp, #28]
 8017d4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017d4e:	f104 021a 	add.w	r2, r4, #26
 8017d52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017d54:	9907      	ldr	r1, [sp, #28]
 8017d56:	9306      	str	r3, [sp, #24]
 8017d58:	eba3 0309 	sub.w	r3, r3, r9
 8017d5c:	428b      	cmp	r3, r1
 8017d5e:	dc31      	bgt.n	8017dc4 <_printf_float+0x34c>
 8017d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d62:	459a      	cmp	sl, r3
 8017d64:	dc3b      	bgt.n	8017dde <_printf_float+0x366>
 8017d66:	6823      	ldr	r3, [r4, #0]
 8017d68:	07da      	lsls	r2, r3, #31
 8017d6a:	d438      	bmi.n	8017dde <_printf_float+0x366>
 8017d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d6e:	ebaa 0903 	sub.w	r9, sl, r3
 8017d72:	9b06      	ldr	r3, [sp, #24]
 8017d74:	ebaa 0303 	sub.w	r3, sl, r3
 8017d78:	4599      	cmp	r9, r3
 8017d7a:	bfa8      	it	ge
 8017d7c:	4699      	movge	r9, r3
 8017d7e:	f1b9 0f00 	cmp.w	r9, #0
 8017d82:	dc34      	bgt.n	8017dee <_printf_float+0x376>
 8017d84:	f04f 0800 	mov.w	r8, #0
 8017d88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017d8c:	f104 0b1a 	add.w	fp, r4, #26
 8017d90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d92:	ebaa 0303 	sub.w	r3, sl, r3
 8017d96:	eba3 0309 	sub.w	r3, r3, r9
 8017d9a:	4543      	cmp	r3, r8
 8017d9c:	f77f af76 	ble.w	8017c8c <_printf_float+0x214>
 8017da0:	2301      	movs	r3, #1
 8017da2:	465a      	mov	r2, fp
 8017da4:	4631      	mov	r1, r6
 8017da6:	4628      	mov	r0, r5
 8017da8:	47b8      	blx	r7
 8017daa:	3001      	adds	r0, #1
 8017dac:	f43f aeb0 	beq.w	8017b10 <_printf_float+0x98>
 8017db0:	f108 0801 	add.w	r8, r8, #1
 8017db4:	e7ec      	b.n	8017d90 <_printf_float+0x318>
 8017db6:	4642      	mov	r2, r8
 8017db8:	4631      	mov	r1, r6
 8017dba:	4628      	mov	r0, r5
 8017dbc:	47b8      	blx	r7
 8017dbe:	3001      	adds	r0, #1
 8017dc0:	d1c1      	bne.n	8017d46 <_printf_float+0x2ce>
 8017dc2:	e6a5      	b.n	8017b10 <_printf_float+0x98>
 8017dc4:	2301      	movs	r3, #1
 8017dc6:	4631      	mov	r1, r6
 8017dc8:	4628      	mov	r0, r5
 8017dca:	9206      	str	r2, [sp, #24]
 8017dcc:	47b8      	blx	r7
 8017dce:	3001      	adds	r0, #1
 8017dd0:	f43f ae9e 	beq.w	8017b10 <_printf_float+0x98>
 8017dd4:	9b07      	ldr	r3, [sp, #28]
 8017dd6:	9a06      	ldr	r2, [sp, #24]
 8017dd8:	3301      	adds	r3, #1
 8017dda:	9307      	str	r3, [sp, #28]
 8017ddc:	e7b9      	b.n	8017d52 <_printf_float+0x2da>
 8017dde:	9b05      	ldr	r3, [sp, #20]
 8017de0:	465a      	mov	r2, fp
 8017de2:	4631      	mov	r1, r6
 8017de4:	4628      	mov	r0, r5
 8017de6:	47b8      	blx	r7
 8017de8:	3001      	adds	r0, #1
 8017dea:	d1bf      	bne.n	8017d6c <_printf_float+0x2f4>
 8017dec:	e690      	b.n	8017b10 <_printf_float+0x98>
 8017dee:	9a06      	ldr	r2, [sp, #24]
 8017df0:	464b      	mov	r3, r9
 8017df2:	4442      	add	r2, r8
 8017df4:	4631      	mov	r1, r6
 8017df6:	4628      	mov	r0, r5
 8017df8:	47b8      	blx	r7
 8017dfa:	3001      	adds	r0, #1
 8017dfc:	d1c2      	bne.n	8017d84 <_printf_float+0x30c>
 8017dfe:	e687      	b.n	8017b10 <_printf_float+0x98>
 8017e00:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8017e04:	f1b9 0f01 	cmp.w	r9, #1
 8017e08:	dc01      	bgt.n	8017e0e <_printf_float+0x396>
 8017e0a:	07db      	lsls	r3, r3, #31
 8017e0c:	d536      	bpl.n	8017e7c <_printf_float+0x404>
 8017e0e:	2301      	movs	r3, #1
 8017e10:	4642      	mov	r2, r8
 8017e12:	4631      	mov	r1, r6
 8017e14:	4628      	mov	r0, r5
 8017e16:	47b8      	blx	r7
 8017e18:	3001      	adds	r0, #1
 8017e1a:	f43f ae79 	beq.w	8017b10 <_printf_float+0x98>
 8017e1e:	9b05      	ldr	r3, [sp, #20]
 8017e20:	465a      	mov	r2, fp
 8017e22:	4631      	mov	r1, r6
 8017e24:	4628      	mov	r0, r5
 8017e26:	47b8      	blx	r7
 8017e28:	3001      	adds	r0, #1
 8017e2a:	f43f ae71 	beq.w	8017b10 <_printf_float+0x98>
 8017e2e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8017e32:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8017e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e3a:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8017e3e:	d018      	beq.n	8017e72 <_printf_float+0x3fa>
 8017e40:	464b      	mov	r3, r9
 8017e42:	f108 0201 	add.w	r2, r8, #1
 8017e46:	4631      	mov	r1, r6
 8017e48:	4628      	mov	r0, r5
 8017e4a:	47b8      	blx	r7
 8017e4c:	3001      	adds	r0, #1
 8017e4e:	d10c      	bne.n	8017e6a <_printf_float+0x3f2>
 8017e50:	e65e      	b.n	8017b10 <_printf_float+0x98>
 8017e52:	2301      	movs	r3, #1
 8017e54:	465a      	mov	r2, fp
 8017e56:	4631      	mov	r1, r6
 8017e58:	4628      	mov	r0, r5
 8017e5a:	47b8      	blx	r7
 8017e5c:	3001      	adds	r0, #1
 8017e5e:	f43f ae57 	beq.w	8017b10 <_printf_float+0x98>
 8017e62:	f108 0801 	add.w	r8, r8, #1
 8017e66:	45c8      	cmp	r8, r9
 8017e68:	dbf3      	blt.n	8017e52 <_printf_float+0x3da>
 8017e6a:	4653      	mov	r3, sl
 8017e6c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8017e70:	e6dc      	b.n	8017c2c <_printf_float+0x1b4>
 8017e72:	f04f 0800 	mov.w	r8, #0
 8017e76:	f104 0b1a 	add.w	fp, r4, #26
 8017e7a:	e7f4      	b.n	8017e66 <_printf_float+0x3ee>
 8017e7c:	2301      	movs	r3, #1
 8017e7e:	4642      	mov	r2, r8
 8017e80:	e7e1      	b.n	8017e46 <_printf_float+0x3ce>
 8017e82:	2301      	movs	r3, #1
 8017e84:	464a      	mov	r2, r9
 8017e86:	4631      	mov	r1, r6
 8017e88:	4628      	mov	r0, r5
 8017e8a:	47b8      	blx	r7
 8017e8c:	3001      	adds	r0, #1
 8017e8e:	f43f ae3f 	beq.w	8017b10 <_printf_float+0x98>
 8017e92:	f108 0801 	add.w	r8, r8, #1
 8017e96:	68e3      	ldr	r3, [r4, #12]
 8017e98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017e9a:	1a5b      	subs	r3, r3, r1
 8017e9c:	4543      	cmp	r3, r8
 8017e9e:	dcf0      	bgt.n	8017e82 <_printf_float+0x40a>
 8017ea0:	e6f8      	b.n	8017c94 <_printf_float+0x21c>
 8017ea2:	f04f 0800 	mov.w	r8, #0
 8017ea6:	f104 0919 	add.w	r9, r4, #25
 8017eaa:	e7f4      	b.n	8017e96 <_printf_float+0x41e>

08017eac <malloc>:
 8017eac:	4b02      	ldr	r3, [pc, #8]	@ (8017eb8 <malloc+0xc>)
 8017eae:	4601      	mov	r1, r0
 8017eb0:	6818      	ldr	r0, [r3, #0]
 8017eb2:	f000 b82d 	b.w	8017f10 <_malloc_r>
 8017eb6:	bf00      	nop
 8017eb8:	2400018c 	.word	0x2400018c

08017ebc <free>:
 8017ebc:	4b02      	ldr	r3, [pc, #8]	@ (8017ec8 <free+0xc>)
 8017ebe:	4601      	mov	r1, r0
 8017ec0:	6818      	ldr	r0, [r3, #0]
 8017ec2:	f002 ba7b 	b.w	801a3bc <_free_r>
 8017ec6:	bf00      	nop
 8017ec8:	2400018c 	.word	0x2400018c

08017ecc <sbrk_aligned>:
 8017ecc:	b570      	push	{r4, r5, r6, lr}
 8017ece:	4e0f      	ldr	r6, [pc, #60]	@ (8017f0c <sbrk_aligned+0x40>)
 8017ed0:	460c      	mov	r4, r1
 8017ed2:	6831      	ldr	r1, [r6, #0]
 8017ed4:	4605      	mov	r5, r0
 8017ed6:	b911      	cbnz	r1, 8017ede <sbrk_aligned+0x12>
 8017ed8:	f001 fbcc 	bl	8019674 <_sbrk_r>
 8017edc:	6030      	str	r0, [r6, #0]
 8017ede:	4621      	mov	r1, r4
 8017ee0:	4628      	mov	r0, r5
 8017ee2:	f001 fbc7 	bl	8019674 <_sbrk_r>
 8017ee6:	1c43      	adds	r3, r0, #1
 8017ee8:	d103      	bne.n	8017ef2 <sbrk_aligned+0x26>
 8017eea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8017eee:	4620      	mov	r0, r4
 8017ef0:	bd70      	pop	{r4, r5, r6, pc}
 8017ef2:	1cc4      	adds	r4, r0, #3
 8017ef4:	f024 0403 	bic.w	r4, r4, #3
 8017ef8:	42a0      	cmp	r0, r4
 8017efa:	d0f8      	beq.n	8017eee <sbrk_aligned+0x22>
 8017efc:	1a21      	subs	r1, r4, r0
 8017efe:	4628      	mov	r0, r5
 8017f00:	f001 fbb8 	bl	8019674 <_sbrk_r>
 8017f04:	3001      	adds	r0, #1
 8017f06:	d1f2      	bne.n	8017eee <sbrk_aligned+0x22>
 8017f08:	e7ef      	b.n	8017eea <sbrk_aligned+0x1e>
 8017f0a:	bf00      	nop
 8017f0c:	240063d0 	.word	0x240063d0

08017f10 <_malloc_r>:
 8017f10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017f14:	1ccd      	adds	r5, r1, #3
 8017f16:	f025 0503 	bic.w	r5, r5, #3
 8017f1a:	3508      	adds	r5, #8
 8017f1c:	2d0c      	cmp	r5, #12
 8017f1e:	bf38      	it	cc
 8017f20:	250c      	movcc	r5, #12
 8017f22:	2d00      	cmp	r5, #0
 8017f24:	4606      	mov	r6, r0
 8017f26:	db01      	blt.n	8017f2c <_malloc_r+0x1c>
 8017f28:	42a9      	cmp	r1, r5
 8017f2a:	d904      	bls.n	8017f36 <_malloc_r+0x26>
 8017f2c:	230c      	movs	r3, #12
 8017f2e:	6033      	str	r3, [r6, #0]
 8017f30:	2000      	movs	r0, #0
 8017f32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017f36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801800c <_malloc_r+0xfc>
 8017f3a:	f000 fbfb 	bl	8018734 <__malloc_lock>
 8017f3e:	f8d8 3000 	ldr.w	r3, [r8]
 8017f42:	461c      	mov	r4, r3
 8017f44:	bb44      	cbnz	r4, 8017f98 <_malloc_r+0x88>
 8017f46:	4629      	mov	r1, r5
 8017f48:	4630      	mov	r0, r6
 8017f4a:	f7ff ffbf 	bl	8017ecc <sbrk_aligned>
 8017f4e:	1c43      	adds	r3, r0, #1
 8017f50:	4604      	mov	r4, r0
 8017f52:	d158      	bne.n	8018006 <_malloc_r+0xf6>
 8017f54:	f8d8 4000 	ldr.w	r4, [r8]
 8017f58:	4627      	mov	r7, r4
 8017f5a:	2f00      	cmp	r7, #0
 8017f5c:	d143      	bne.n	8017fe6 <_malloc_r+0xd6>
 8017f5e:	2c00      	cmp	r4, #0
 8017f60:	d04b      	beq.n	8017ffa <_malloc_r+0xea>
 8017f62:	6823      	ldr	r3, [r4, #0]
 8017f64:	4639      	mov	r1, r7
 8017f66:	4630      	mov	r0, r6
 8017f68:	eb04 0903 	add.w	r9, r4, r3
 8017f6c:	f001 fb82 	bl	8019674 <_sbrk_r>
 8017f70:	4581      	cmp	r9, r0
 8017f72:	d142      	bne.n	8017ffa <_malloc_r+0xea>
 8017f74:	6821      	ldr	r1, [r4, #0]
 8017f76:	1a6d      	subs	r5, r5, r1
 8017f78:	4629      	mov	r1, r5
 8017f7a:	4630      	mov	r0, r6
 8017f7c:	f7ff ffa6 	bl	8017ecc <sbrk_aligned>
 8017f80:	3001      	adds	r0, #1
 8017f82:	d03a      	beq.n	8017ffa <_malloc_r+0xea>
 8017f84:	6823      	ldr	r3, [r4, #0]
 8017f86:	442b      	add	r3, r5
 8017f88:	6023      	str	r3, [r4, #0]
 8017f8a:	f8d8 3000 	ldr.w	r3, [r8]
 8017f8e:	685a      	ldr	r2, [r3, #4]
 8017f90:	bb62      	cbnz	r2, 8017fec <_malloc_r+0xdc>
 8017f92:	f8c8 7000 	str.w	r7, [r8]
 8017f96:	e00f      	b.n	8017fb8 <_malloc_r+0xa8>
 8017f98:	6822      	ldr	r2, [r4, #0]
 8017f9a:	1b52      	subs	r2, r2, r5
 8017f9c:	d420      	bmi.n	8017fe0 <_malloc_r+0xd0>
 8017f9e:	2a0b      	cmp	r2, #11
 8017fa0:	d917      	bls.n	8017fd2 <_malloc_r+0xc2>
 8017fa2:	1961      	adds	r1, r4, r5
 8017fa4:	42a3      	cmp	r3, r4
 8017fa6:	6025      	str	r5, [r4, #0]
 8017fa8:	bf18      	it	ne
 8017faa:	6059      	strne	r1, [r3, #4]
 8017fac:	6863      	ldr	r3, [r4, #4]
 8017fae:	bf08      	it	eq
 8017fb0:	f8c8 1000 	streq.w	r1, [r8]
 8017fb4:	5162      	str	r2, [r4, r5]
 8017fb6:	604b      	str	r3, [r1, #4]
 8017fb8:	4630      	mov	r0, r6
 8017fba:	f000 fbc1 	bl	8018740 <__malloc_unlock>
 8017fbe:	f104 000b 	add.w	r0, r4, #11
 8017fc2:	1d23      	adds	r3, r4, #4
 8017fc4:	f020 0007 	bic.w	r0, r0, #7
 8017fc8:	1ac2      	subs	r2, r0, r3
 8017fca:	bf1c      	itt	ne
 8017fcc:	1a1b      	subne	r3, r3, r0
 8017fce:	50a3      	strne	r3, [r4, r2]
 8017fd0:	e7af      	b.n	8017f32 <_malloc_r+0x22>
 8017fd2:	6862      	ldr	r2, [r4, #4]
 8017fd4:	42a3      	cmp	r3, r4
 8017fd6:	bf0c      	ite	eq
 8017fd8:	f8c8 2000 	streq.w	r2, [r8]
 8017fdc:	605a      	strne	r2, [r3, #4]
 8017fde:	e7eb      	b.n	8017fb8 <_malloc_r+0xa8>
 8017fe0:	4623      	mov	r3, r4
 8017fe2:	6864      	ldr	r4, [r4, #4]
 8017fe4:	e7ae      	b.n	8017f44 <_malloc_r+0x34>
 8017fe6:	463c      	mov	r4, r7
 8017fe8:	687f      	ldr	r7, [r7, #4]
 8017fea:	e7b6      	b.n	8017f5a <_malloc_r+0x4a>
 8017fec:	461a      	mov	r2, r3
 8017fee:	685b      	ldr	r3, [r3, #4]
 8017ff0:	42a3      	cmp	r3, r4
 8017ff2:	d1fb      	bne.n	8017fec <_malloc_r+0xdc>
 8017ff4:	2300      	movs	r3, #0
 8017ff6:	6053      	str	r3, [r2, #4]
 8017ff8:	e7de      	b.n	8017fb8 <_malloc_r+0xa8>
 8017ffa:	230c      	movs	r3, #12
 8017ffc:	6033      	str	r3, [r6, #0]
 8017ffe:	4630      	mov	r0, r6
 8018000:	f000 fb9e 	bl	8018740 <__malloc_unlock>
 8018004:	e794      	b.n	8017f30 <_malloc_r+0x20>
 8018006:	6005      	str	r5, [r0, #0]
 8018008:	e7d6      	b.n	8017fb8 <_malloc_r+0xa8>
 801800a:	bf00      	nop
 801800c:	240063d4 	.word	0x240063d4

08018010 <_printf_common>:
 8018010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018014:	4616      	mov	r6, r2
 8018016:	4698      	mov	r8, r3
 8018018:	688a      	ldr	r2, [r1, #8]
 801801a:	690b      	ldr	r3, [r1, #16]
 801801c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018020:	4293      	cmp	r3, r2
 8018022:	bfb8      	it	lt
 8018024:	4613      	movlt	r3, r2
 8018026:	6033      	str	r3, [r6, #0]
 8018028:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801802c:	4607      	mov	r7, r0
 801802e:	460c      	mov	r4, r1
 8018030:	b10a      	cbz	r2, 8018036 <_printf_common+0x26>
 8018032:	3301      	adds	r3, #1
 8018034:	6033      	str	r3, [r6, #0]
 8018036:	6823      	ldr	r3, [r4, #0]
 8018038:	0699      	lsls	r1, r3, #26
 801803a:	bf42      	ittt	mi
 801803c:	6833      	ldrmi	r3, [r6, #0]
 801803e:	3302      	addmi	r3, #2
 8018040:	6033      	strmi	r3, [r6, #0]
 8018042:	6825      	ldr	r5, [r4, #0]
 8018044:	f015 0506 	ands.w	r5, r5, #6
 8018048:	d106      	bne.n	8018058 <_printf_common+0x48>
 801804a:	f104 0a19 	add.w	sl, r4, #25
 801804e:	68e3      	ldr	r3, [r4, #12]
 8018050:	6832      	ldr	r2, [r6, #0]
 8018052:	1a9b      	subs	r3, r3, r2
 8018054:	42ab      	cmp	r3, r5
 8018056:	dc26      	bgt.n	80180a6 <_printf_common+0x96>
 8018058:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801805c:	6822      	ldr	r2, [r4, #0]
 801805e:	3b00      	subs	r3, #0
 8018060:	bf18      	it	ne
 8018062:	2301      	movne	r3, #1
 8018064:	0692      	lsls	r2, r2, #26
 8018066:	d42b      	bmi.n	80180c0 <_printf_common+0xb0>
 8018068:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801806c:	4641      	mov	r1, r8
 801806e:	4638      	mov	r0, r7
 8018070:	47c8      	blx	r9
 8018072:	3001      	adds	r0, #1
 8018074:	d01e      	beq.n	80180b4 <_printf_common+0xa4>
 8018076:	6823      	ldr	r3, [r4, #0]
 8018078:	6922      	ldr	r2, [r4, #16]
 801807a:	f003 0306 	and.w	r3, r3, #6
 801807e:	2b04      	cmp	r3, #4
 8018080:	bf02      	ittt	eq
 8018082:	68e5      	ldreq	r5, [r4, #12]
 8018084:	6833      	ldreq	r3, [r6, #0]
 8018086:	1aed      	subeq	r5, r5, r3
 8018088:	68a3      	ldr	r3, [r4, #8]
 801808a:	bf0c      	ite	eq
 801808c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018090:	2500      	movne	r5, #0
 8018092:	4293      	cmp	r3, r2
 8018094:	bfc4      	itt	gt
 8018096:	1a9b      	subgt	r3, r3, r2
 8018098:	18ed      	addgt	r5, r5, r3
 801809a:	2600      	movs	r6, #0
 801809c:	341a      	adds	r4, #26
 801809e:	42b5      	cmp	r5, r6
 80180a0:	d11a      	bne.n	80180d8 <_printf_common+0xc8>
 80180a2:	2000      	movs	r0, #0
 80180a4:	e008      	b.n	80180b8 <_printf_common+0xa8>
 80180a6:	2301      	movs	r3, #1
 80180a8:	4652      	mov	r2, sl
 80180aa:	4641      	mov	r1, r8
 80180ac:	4638      	mov	r0, r7
 80180ae:	47c8      	blx	r9
 80180b0:	3001      	adds	r0, #1
 80180b2:	d103      	bne.n	80180bc <_printf_common+0xac>
 80180b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80180b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80180bc:	3501      	adds	r5, #1
 80180be:	e7c6      	b.n	801804e <_printf_common+0x3e>
 80180c0:	18e1      	adds	r1, r4, r3
 80180c2:	1c5a      	adds	r2, r3, #1
 80180c4:	2030      	movs	r0, #48	@ 0x30
 80180c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80180ca:	4422      	add	r2, r4
 80180cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80180d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80180d4:	3302      	adds	r3, #2
 80180d6:	e7c7      	b.n	8018068 <_printf_common+0x58>
 80180d8:	2301      	movs	r3, #1
 80180da:	4622      	mov	r2, r4
 80180dc:	4641      	mov	r1, r8
 80180de:	4638      	mov	r0, r7
 80180e0:	47c8      	blx	r9
 80180e2:	3001      	adds	r0, #1
 80180e4:	d0e6      	beq.n	80180b4 <_printf_common+0xa4>
 80180e6:	3601      	adds	r6, #1
 80180e8:	e7d9      	b.n	801809e <_printf_common+0x8e>
	...

080180ec <_printf_i>:
 80180ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80180f0:	7e0f      	ldrb	r7, [r1, #24]
 80180f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80180f4:	2f78      	cmp	r7, #120	@ 0x78
 80180f6:	4691      	mov	r9, r2
 80180f8:	4680      	mov	r8, r0
 80180fa:	460c      	mov	r4, r1
 80180fc:	469a      	mov	sl, r3
 80180fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018102:	d807      	bhi.n	8018114 <_printf_i+0x28>
 8018104:	2f62      	cmp	r7, #98	@ 0x62
 8018106:	d80a      	bhi.n	801811e <_printf_i+0x32>
 8018108:	2f00      	cmp	r7, #0
 801810a:	f000 80d1 	beq.w	80182b0 <_printf_i+0x1c4>
 801810e:	2f58      	cmp	r7, #88	@ 0x58
 8018110:	f000 80b8 	beq.w	8018284 <_printf_i+0x198>
 8018114:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018118:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801811c:	e03a      	b.n	8018194 <_printf_i+0xa8>
 801811e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018122:	2b15      	cmp	r3, #21
 8018124:	d8f6      	bhi.n	8018114 <_printf_i+0x28>
 8018126:	a101      	add	r1, pc, #4	@ (adr r1, 801812c <_printf_i+0x40>)
 8018128:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801812c:	08018185 	.word	0x08018185
 8018130:	08018199 	.word	0x08018199
 8018134:	08018115 	.word	0x08018115
 8018138:	08018115 	.word	0x08018115
 801813c:	08018115 	.word	0x08018115
 8018140:	08018115 	.word	0x08018115
 8018144:	08018199 	.word	0x08018199
 8018148:	08018115 	.word	0x08018115
 801814c:	08018115 	.word	0x08018115
 8018150:	08018115 	.word	0x08018115
 8018154:	08018115 	.word	0x08018115
 8018158:	08018297 	.word	0x08018297
 801815c:	080181c3 	.word	0x080181c3
 8018160:	08018251 	.word	0x08018251
 8018164:	08018115 	.word	0x08018115
 8018168:	08018115 	.word	0x08018115
 801816c:	080182b9 	.word	0x080182b9
 8018170:	08018115 	.word	0x08018115
 8018174:	080181c3 	.word	0x080181c3
 8018178:	08018115 	.word	0x08018115
 801817c:	08018115 	.word	0x08018115
 8018180:	08018259 	.word	0x08018259
 8018184:	6833      	ldr	r3, [r6, #0]
 8018186:	1d1a      	adds	r2, r3, #4
 8018188:	681b      	ldr	r3, [r3, #0]
 801818a:	6032      	str	r2, [r6, #0]
 801818c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018190:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018194:	2301      	movs	r3, #1
 8018196:	e09c      	b.n	80182d2 <_printf_i+0x1e6>
 8018198:	6833      	ldr	r3, [r6, #0]
 801819a:	6820      	ldr	r0, [r4, #0]
 801819c:	1d19      	adds	r1, r3, #4
 801819e:	6031      	str	r1, [r6, #0]
 80181a0:	0606      	lsls	r6, r0, #24
 80181a2:	d501      	bpl.n	80181a8 <_printf_i+0xbc>
 80181a4:	681d      	ldr	r5, [r3, #0]
 80181a6:	e003      	b.n	80181b0 <_printf_i+0xc4>
 80181a8:	0645      	lsls	r5, r0, #25
 80181aa:	d5fb      	bpl.n	80181a4 <_printf_i+0xb8>
 80181ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80181b0:	2d00      	cmp	r5, #0
 80181b2:	da03      	bge.n	80181bc <_printf_i+0xd0>
 80181b4:	232d      	movs	r3, #45	@ 0x2d
 80181b6:	426d      	negs	r5, r5
 80181b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80181bc:	4858      	ldr	r0, [pc, #352]	@ (8018320 <_printf_i+0x234>)
 80181be:	230a      	movs	r3, #10
 80181c0:	e011      	b.n	80181e6 <_printf_i+0xfa>
 80181c2:	6821      	ldr	r1, [r4, #0]
 80181c4:	6833      	ldr	r3, [r6, #0]
 80181c6:	0608      	lsls	r0, r1, #24
 80181c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80181cc:	d402      	bmi.n	80181d4 <_printf_i+0xe8>
 80181ce:	0649      	lsls	r1, r1, #25
 80181d0:	bf48      	it	mi
 80181d2:	b2ad      	uxthmi	r5, r5
 80181d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80181d6:	4852      	ldr	r0, [pc, #328]	@ (8018320 <_printf_i+0x234>)
 80181d8:	6033      	str	r3, [r6, #0]
 80181da:	bf14      	ite	ne
 80181dc:	230a      	movne	r3, #10
 80181de:	2308      	moveq	r3, #8
 80181e0:	2100      	movs	r1, #0
 80181e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80181e6:	6866      	ldr	r6, [r4, #4]
 80181e8:	60a6      	str	r6, [r4, #8]
 80181ea:	2e00      	cmp	r6, #0
 80181ec:	db05      	blt.n	80181fa <_printf_i+0x10e>
 80181ee:	6821      	ldr	r1, [r4, #0]
 80181f0:	432e      	orrs	r6, r5
 80181f2:	f021 0104 	bic.w	r1, r1, #4
 80181f6:	6021      	str	r1, [r4, #0]
 80181f8:	d04b      	beq.n	8018292 <_printf_i+0x1a6>
 80181fa:	4616      	mov	r6, r2
 80181fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8018200:	fb03 5711 	mls	r7, r3, r1, r5
 8018204:	5dc7      	ldrb	r7, [r0, r7]
 8018206:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801820a:	462f      	mov	r7, r5
 801820c:	42bb      	cmp	r3, r7
 801820e:	460d      	mov	r5, r1
 8018210:	d9f4      	bls.n	80181fc <_printf_i+0x110>
 8018212:	2b08      	cmp	r3, #8
 8018214:	d10b      	bne.n	801822e <_printf_i+0x142>
 8018216:	6823      	ldr	r3, [r4, #0]
 8018218:	07df      	lsls	r7, r3, #31
 801821a:	d508      	bpl.n	801822e <_printf_i+0x142>
 801821c:	6923      	ldr	r3, [r4, #16]
 801821e:	6861      	ldr	r1, [r4, #4]
 8018220:	4299      	cmp	r1, r3
 8018222:	bfde      	ittt	le
 8018224:	2330      	movle	r3, #48	@ 0x30
 8018226:	f806 3c01 	strble.w	r3, [r6, #-1]
 801822a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801822e:	1b92      	subs	r2, r2, r6
 8018230:	6122      	str	r2, [r4, #16]
 8018232:	f8cd a000 	str.w	sl, [sp]
 8018236:	464b      	mov	r3, r9
 8018238:	aa03      	add	r2, sp, #12
 801823a:	4621      	mov	r1, r4
 801823c:	4640      	mov	r0, r8
 801823e:	f7ff fee7 	bl	8018010 <_printf_common>
 8018242:	3001      	adds	r0, #1
 8018244:	d14a      	bne.n	80182dc <_printf_i+0x1f0>
 8018246:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801824a:	b004      	add	sp, #16
 801824c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018250:	6823      	ldr	r3, [r4, #0]
 8018252:	f043 0320 	orr.w	r3, r3, #32
 8018256:	6023      	str	r3, [r4, #0]
 8018258:	4832      	ldr	r0, [pc, #200]	@ (8018324 <_printf_i+0x238>)
 801825a:	2778      	movs	r7, #120	@ 0x78
 801825c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018260:	6823      	ldr	r3, [r4, #0]
 8018262:	6831      	ldr	r1, [r6, #0]
 8018264:	061f      	lsls	r7, r3, #24
 8018266:	f851 5b04 	ldr.w	r5, [r1], #4
 801826a:	d402      	bmi.n	8018272 <_printf_i+0x186>
 801826c:	065f      	lsls	r7, r3, #25
 801826e:	bf48      	it	mi
 8018270:	b2ad      	uxthmi	r5, r5
 8018272:	6031      	str	r1, [r6, #0]
 8018274:	07d9      	lsls	r1, r3, #31
 8018276:	bf44      	itt	mi
 8018278:	f043 0320 	orrmi.w	r3, r3, #32
 801827c:	6023      	strmi	r3, [r4, #0]
 801827e:	b11d      	cbz	r5, 8018288 <_printf_i+0x19c>
 8018280:	2310      	movs	r3, #16
 8018282:	e7ad      	b.n	80181e0 <_printf_i+0xf4>
 8018284:	4826      	ldr	r0, [pc, #152]	@ (8018320 <_printf_i+0x234>)
 8018286:	e7e9      	b.n	801825c <_printf_i+0x170>
 8018288:	6823      	ldr	r3, [r4, #0]
 801828a:	f023 0320 	bic.w	r3, r3, #32
 801828e:	6023      	str	r3, [r4, #0]
 8018290:	e7f6      	b.n	8018280 <_printf_i+0x194>
 8018292:	4616      	mov	r6, r2
 8018294:	e7bd      	b.n	8018212 <_printf_i+0x126>
 8018296:	6833      	ldr	r3, [r6, #0]
 8018298:	6825      	ldr	r5, [r4, #0]
 801829a:	6961      	ldr	r1, [r4, #20]
 801829c:	1d18      	adds	r0, r3, #4
 801829e:	6030      	str	r0, [r6, #0]
 80182a0:	062e      	lsls	r6, r5, #24
 80182a2:	681b      	ldr	r3, [r3, #0]
 80182a4:	d501      	bpl.n	80182aa <_printf_i+0x1be>
 80182a6:	6019      	str	r1, [r3, #0]
 80182a8:	e002      	b.n	80182b0 <_printf_i+0x1c4>
 80182aa:	0668      	lsls	r0, r5, #25
 80182ac:	d5fb      	bpl.n	80182a6 <_printf_i+0x1ba>
 80182ae:	8019      	strh	r1, [r3, #0]
 80182b0:	2300      	movs	r3, #0
 80182b2:	6123      	str	r3, [r4, #16]
 80182b4:	4616      	mov	r6, r2
 80182b6:	e7bc      	b.n	8018232 <_printf_i+0x146>
 80182b8:	6833      	ldr	r3, [r6, #0]
 80182ba:	1d1a      	adds	r2, r3, #4
 80182bc:	6032      	str	r2, [r6, #0]
 80182be:	681e      	ldr	r6, [r3, #0]
 80182c0:	6862      	ldr	r2, [r4, #4]
 80182c2:	2100      	movs	r1, #0
 80182c4:	4630      	mov	r0, r6
 80182c6:	f7e8 f823 	bl	8000310 <memchr>
 80182ca:	b108      	cbz	r0, 80182d0 <_printf_i+0x1e4>
 80182cc:	1b80      	subs	r0, r0, r6
 80182ce:	6060      	str	r0, [r4, #4]
 80182d0:	6863      	ldr	r3, [r4, #4]
 80182d2:	6123      	str	r3, [r4, #16]
 80182d4:	2300      	movs	r3, #0
 80182d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80182da:	e7aa      	b.n	8018232 <_printf_i+0x146>
 80182dc:	6923      	ldr	r3, [r4, #16]
 80182de:	4632      	mov	r2, r6
 80182e0:	4649      	mov	r1, r9
 80182e2:	4640      	mov	r0, r8
 80182e4:	47d0      	blx	sl
 80182e6:	3001      	adds	r0, #1
 80182e8:	d0ad      	beq.n	8018246 <_printf_i+0x15a>
 80182ea:	6823      	ldr	r3, [r4, #0]
 80182ec:	079b      	lsls	r3, r3, #30
 80182ee:	d413      	bmi.n	8018318 <_printf_i+0x22c>
 80182f0:	68e0      	ldr	r0, [r4, #12]
 80182f2:	9b03      	ldr	r3, [sp, #12]
 80182f4:	4298      	cmp	r0, r3
 80182f6:	bfb8      	it	lt
 80182f8:	4618      	movlt	r0, r3
 80182fa:	e7a6      	b.n	801824a <_printf_i+0x15e>
 80182fc:	2301      	movs	r3, #1
 80182fe:	4632      	mov	r2, r6
 8018300:	4649      	mov	r1, r9
 8018302:	4640      	mov	r0, r8
 8018304:	47d0      	blx	sl
 8018306:	3001      	adds	r0, #1
 8018308:	d09d      	beq.n	8018246 <_printf_i+0x15a>
 801830a:	3501      	adds	r5, #1
 801830c:	68e3      	ldr	r3, [r4, #12]
 801830e:	9903      	ldr	r1, [sp, #12]
 8018310:	1a5b      	subs	r3, r3, r1
 8018312:	42ab      	cmp	r3, r5
 8018314:	dcf2      	bgt.n	80182fc <_printf_i+0x210>
 8018316:	e7eb      	b.n	80182f0 <_printf_i+0x204>
 8018318:	2500      	movs	r5, #0
 801831a:	f104 0619 	add.w	r6, r4, #25
 801831e:	e7f5      	b.n	801830c <_printf_i+0x220>
 8018320:	0801d728 	.word	0x0801d728
 8018324:	0801d739 	.word	0x0801d739

08018328 <_scanf_float>:
 8018328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801832c:	b087      	sub	sp, #28
 801832e:	4691      	mov	r9, r2
 8018330:	9303      	str	r3, [sp, #12]
 8018332:	688b      	ldr	r3, [r1, #8]
 8018334:	1e5a      	subs	r2, r3, #1
 8018336:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801833a:	bf81      	itttt	hi
 801833c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8018340:	eb03 0b05 	addhi.w	fp, r3, r5
 8018344:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8018348:	608b      	strhi	r3, [r1, #8]
 801834a:	680b      	ldr	r3, [r1, #0]
 801834c:	460a      	mov	r2, r1
 801834e:	f04f 0500 	mov.w	r5, #0
 8018352:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8018356:	f842 3b1c 	str.w	r3, [r2], #28
 801835a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801835e:	4680      	mov	r8, r0
 8018360:	460c      	mov	r4, r1
 8018362:	bf98      	it	ls
 8018364:	f04f 0b00 	movls.w	fp, #0
 8018368:	9201      	str	r2, [sp, #4]
 801836a:	4616      	mov	r6, r2
 801836c:	46aa      	mov	sl, r5
 801836e:	462f      	mov	r7, r5
 8018370:	9502      	str	r5, [sp, #8]
 8018372:	68a2      	ldr	r2, [r4, #8]
 8018374:	b15a      	cbz	r2, 801838e <_scanf_float+0x66>
 8018376:	f8d9 3000 	ldr.w	r3, [r9]
 801837a:	781b      	ldrb	r3, [r3, #0]
 801837c:	2b4e      	cmp	r3, #78	@ 0x4e
 801837e:	d863      	bhi.n	8018448 <_scanf_float+0x120>
 8018380:	2b40      	cmp	r3, #64	@ 0x40
 8018382:	d83b      	bhi.n	80183fc <_scanf_float+0xd4>
 8018384:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8018388:	b2c8      	uxtb	r0, r1
 801838a:	280e      	cmp	r0, #14
 801838c:	d939      	bls.n	8018402 <_scanf_float+0xda>
 801838e:	b11f      	cbz	r7, 8018398 <_scanf_float+0x70>
 8018390:	6823      	ldr	r3, [r4, #0]
 8018392:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8018396:	6023      	str	r3, [r4, #0]
 8018398:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801839c:	f1ba 0f01 	cmp.w	sl, #1
 80183a0:	f200 8114 	bhi.w	80185cc <_scanf_float+0x2a4>
 80183a4:	9b01      	ldr	r3, [sp, #4]
 80183a6:	429e      	cmp	r6, r3
 80183a8:	f200 8105 	bhi.w	80185b6 <_scanf_float+0x28e>
 80183ac:	2001      	movs	r0, #1
 80183ae:	b007      	add	sp, #28
 80183b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183b4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80183b8:	2a0d      	cmp	r2, #13
 80183ba:	d8e8      	bhi.n	801838e <_scanf_float+0x66>
 80183bc:	a101      	add	r1, pc, #4	@ (adr r1, 80183c4 <_scanf_float+0x9c>)
 80183be:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80183c2:	bf00      	nop
 80183c4:	0801850d 	.word	0x0801850d
 80183c8:	0801838f 	.word	0x0801838f
 80183cc:	0801838f 	.word	0x0801838f
 80183d0:	0801838f 	.word	0x0801838f
 80183d4:	08018569 	.word	0x08018569
 80183d8:	08018543 	.word	0x08018543
 80183dc:	0801838f 	.word	0x0801838f
 80183e0:	0801838f 	.word	0x0801838f
 80183e4:	0801851b 	.word	0x0801851b
 80183e8:	0801838f 	.word	0x0801838f
 80183ec:	0801838f 	.word	0x0801838f
 80183f0:	0801838f 	.word	0x0801838f
 80183f4:	0801838f 	.word	0x0801838f
 80183f8:	080184d7 	.word	0x080184d7
 80183fc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8018400:	e7da      	b.n	80183b8 <_scanf_float+0x90>
 8018402:	290e      	cmp	r1, #14
 8018404:	d8c3      	bhi.n	801838e <_scanf_float+0x66>
 8018406:	a001      	add	r0, pc, #4	@ (adr r0, 801840c <_scanf_float+0xe4>)
 8018408:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801840c:	080184c7 	.word	0x080184c7
 8018410:	0801838f 	.word	0x0801838f
 8018414:	080184c7 	.word	0x080184c7
 8018418:	08018557 	.word	0x08018557
 801841c:	0801838f 	.word	0x0801838f
 8018420:	08018469 	.word	0x08018469
 8018424:	080184ad 	.word	0x080184ad
 8018428:	080184ad 	.word	0x080184ad
 801842c:	080184ad 	.word	0x080184ad
 8018430:	080184ad 	.word	0x080184ad
 8018434:	080184ad 	.word	0x080184ad
 8018438:	080184ad 	.word	0x080184ad
 801843c:	080184ad 	.word	0x080184ad
 8018440:	080184ad 	.word	0x080184ad
 8018444:	080184ad 	.word	0x080184ad
 8018448:	2b6e      	cmp	r3, #110	@ 0x6e
 801844a:	d809      	bhi.n	8018460 <_scanf_float+0x138>
 801844c:	2b60      	cmp	r3, #96	@ 0x60
 801844e:	d8b1      	bhi.n	80183b4 <_scanf_float+0x8c>
 8018450:	2b54      	cmp	r3, #84	@ 0x54
 8018452:	d07b      	beq.n	801854c <_scanf_float+0x224>
 8018454:	2b59      	cmp	r3, #89	@ 0x59
 8018456:	d19a      	bne.n	801838e <_scanf_float+0x66>
 8018458:	2d07      	cmp	r5, #7
 801845a:	d198      	bne.n	801838e <_scanf_float+0x66>
 801845c:	2508      	movs	r5, #8
 801845e:	e02f      	b.n	80184c0 <_scanf_float+0x198>
 8018460:	2b74      	cmp	r3, #116	@ 0x74
 8018462:	d073      	beq.n	801854c <_scanf_float+0x224>
 8018464:	2b79      	cmp	r3, #121	@ 0x79
 8018466:	e7f6      	b.n	8018456 <_scanf_float+0x12e>
 8018468:	6821      	ldr	r1, [r4, #0]
 801846a:	05c8      	lsls	r0, r1, #23
 801846c:	d51e      	bpl.n	80184ac <_scanf_float+0x184>
 801846e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8018472:	6021      	str	r1, [r4, #0]
 8018474:	3701      	adds	r7, #1
 8018476:	f1bb 0f00 	cmp.w	fp, #0
 801847a:	d003      	beq.n	8018484 <_scanf_float+0x15c>
 801847c:	3201      	adds	r2, #1
 801847e:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8018482:	60a2      	str	r2, [r4, #8]
 8018484:	68a3      	ldr	r3, [r4, #8]
 8018486:	3b01      	subs	r3, #1
 8018488:	60a3      	str	r3, [r4, #8]
 801848a:	6923      	ldr	r3, [r4, #16]
 801848c:	3301      	adds	r3, #1
 801848e:	6123      	str	r3, [r4, #16]
 8018490:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018494:	3b01      	subs	r3, #1
 8018496:	2b00      	cmp	r3, #0
 8018498:	f8c9 3004 	str.w	r3, [r9, #4]
 801849c:	f340 8082 	ble.w	80185a4 <_scanf_float+0x27c>
 80184a0:	f8d9 3000 	ldr.w	r3, [r9]
 80184a4:	3301      	adds	r3, #1
 80184a6:	f8c9 3000 	str.w	r3, [r9]
 80184aa:	e762      	b.n	8018372 <_scanf_float+0x4a>
 80184ac:	eb1a 0105 	adds.w	r1, sl, r5
 80184b0:	f47f af6d 	bne.w	801838e <_scanf_float+0x66>
 80184b4:	6822      	ldr	r2, [r4, #0]
 80184b6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80184ba:	6022      	str	r2, [r4, #0]
 80184bc:	460d      	mov	r5, r1
 80184be:	468a      	mov	sl, r1
 80184c0:	f806 3b01 	strb.w	r3, [r6], #1
 80184c4:	e7de      	b.n	8018484 <_scanf_float+0x15c>
 80184c6:	6822      	ldr	r2, [r4, #0]
 80184c8:	0610      	lsls	r0, r2, #24
 80184ca:	f57f af60 	bpl.w	801838e <_scanf_float+0x66>
 80184ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80184d2:	6022      	str	r2, [r4, #0]
 80184d4:	e7f4      	b.n	80184c0 <_scanf_float+0x198>
 80184d6:	f1ba 0f00 	cmp.w	sl, #0
 80184da:	d10c      	bne.n	80184f6 <_scanf_float+0x1ce>
 80184dc:	b977      	cbnz	r7, 80184fc <_scanf_float+0x1d4>
 80184de:	6822      	ldr	r2, [r4, #0]
 80184e0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80184e4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80184e8:	d108      	bne.n	80184fc <_scanf_float+0x1d4>
 80184ea:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80184ee:	6022      	str	r2, [r4, #0]
 80184f0:	f04f 0a01 	mov.w	sl, #1
 80184f4:	e7e4      	b.n	80184c0 <_scanf_float+0x198>
 80184f6:	f1ba 0f02 	cmp.w	sl, #2
 80184fa:	d050      	beq.n	801859e <_scanf_float+0x276>
 80184fc:	2d01      	cmp	r5, #1
 80184fe:	d002      	beq.n	8018506 <_scanf_float+0x1de>
 8018500:	2d04      	cmp	r5, #4
 8018502:	f47f af44 	bne.w	801838e <_scanf_float+0x66>
 8018506:	3501      	adds	r5, #1
 8018508:	b2ed      	uxtb	r5, r5
 801850a:	e7d9      	b.n	80184c0 <_scanf_float+0x198>
 801850c:	f1ba 0f01 	cmp.w	sl, #1
 8018510:	f47f af3d 	bne.w	801838e <_scanf_float+0x66>
 8018514:	f04f 0a02 	mov.w	sl, #2
 8018518:	e7d2      	b.n	80184c0 <_scanf_float+0x198>
 801851a:	b975      	cbnz	r5, 801853a <_scanf_float+0x212>
 801851c:	2f00      	cmp	r7, #0
 801851e:	f47f af37 	bne.w	8018390 <_scanf_float+0x68>
 8018522:	6822      	ldr	r2, [r4, #0]
 8018524:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8018528:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801852c:	f040 80fc 	bne.w	8018728 <_scanf_float+0x400>
 8018530:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8018534:	6022      	str	r2, [r4, #0]
 8018536:	2501      	movs	r5, #1
 8018538:	e7c2      	b.n	80184c0 <_scanf_float+0x198>
 801853a:	2d03      	cmp	r5, #3
 801853c:	d0e3      	beq.n	8018506 <_scanf_float+0x1de>
 801853e:	2d05      	cmp	r5, #5
 8018540:	e7df      	b.n	8018502 <_scanf_float+0x1da>
 8018542:	2d02      	cmp	r5, #2
 8018544:	f47f af23 	bne.w	801838e <_scanf_float+0x66>
 8018548:	2503      	movs	r5, #3
 801854a:	e7b9      	b.n	80184c0 <_scanf_float+0x198>
 801854c:	2d06      	cmp	r5, #6
 801854e:	f47f af1e 	bne.w	801838e <_scanf_float+0x66>
 8018552:	2507      	movs	r5, #7
 8018554:	e7b4      	b.n	80184c0 <_scanf_float+0x198>
 8018556:	6822      	ldr	r2, [r4, #0]
 8018558:	0591      	lsls	r1, r2, #22
 801855a:	f57f af18 	bpl.w	801838e <_scanf_float+0x66>
 801855e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8018562:	6022      	str	r2, [r4, #0]
 8018564:	9702      	str	r7, [sp, #8]
 8018566:	e7ab      	b.n	80184c0 <_scanf_float+0x198>
 8018568:	6822      	ldr	r2, [r4, #0]
 801856a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801856e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8018572:	d005      	beq.n	8018580 <_scanf_float+0x258>
 8018574:	0550      	lsls	r0, r2, #21
 8018576:	f57f af0a 	bpl.w	801838e <_scanf_float+0x66>
 801857a:	2f00      	cmp	r7, #0
 801857c:	f000 80d4 	beq.w	8018728 <_scanf_float+0x400>
 8018580:	0591      	lsls	r1, r2, #22
 8018582:	bf58      	it	pl
 8018584:	9902      	ldrpl	r1, [sp, #8]
 8018586:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801858a:	bf58      	it	pl
 801858c:	1a79      	subpl	r1, r7, r1
 801858e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8018592:	bf58      	it	pl
 8018594:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8018598:	6022      	str	r2, [r4, #0]
 801859a:	2700      	movs	r7, #0
 801859c:	e790      	b.n	80184c0 <_scanf_float+0x198>
 801859e:	f04f 0a03 	mov.w	sl, #3
 80185a2:	e78d      	b.n	80184c0 <_scanf_float+0x198>
 80185a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80185a8:	4649      	mov	r1, r9
 80185aa:	4640      	mov	r0, r8
 80185ac:	4798      	blx	r3
 80185ae:	2800      	cmp	r0, #0
 80185b0:	f43f aedf 	beq.w	8018372 <_scanf_float+0x4a>
 80185b4:	e6eb      	b.n	801838e <_scanf_float+0x66>
 80185b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80185ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80185be:	464a      	mov	r2, r9
 80185c0:	4640      	mov	r0, r8
 80185c2:	4798      	blx	r3
 80185c4:	6923      	ldr	r3, [r4, #16]
 80185c6:	3b01      	subs	r3, #1
 80185c8:	6123      	str	r3, [r4, #16]
 80185ca:	e6eb      	b.n	80183a4 <_scanf_float+0x7c>
 80185cc:	1e6b      	subs	r3, r5, #1
 80185ce:	2b06      	cmp	r3, #6
 80185d0:	d824      	bhi.n	801861c <_scanf_float+0x2f4>
 80185d2:	2d02      	cmp	r5, #2
 80185d4:	d836      	bhi.n	8018644 <_scanf_float+0x31c>
 80185d6:	9b01      	ldr	r3, [sp, #4]
 80185d8:	429e      	cmp	r6, r3
 80185da:	f67f aee7 	bls.w	80183ac <_scanf_float+0x84>
 80185de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80185e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80185e6:	464a      	mov	r2, r9
 80185e8:	4640      	mov	r0, r8
 80185ea:	4798      	blx	r3
 80185ec:	6923      	ldr	r3, [r4, #16]
 80185ee:	3b01      	subs	r3, #1
 80185f0:	6123      	str	r3, [r4, #16]
 80185f2:	e7f0      	b.n	80185d6 <_scanf_float+0x2ae>
 80185f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80185f8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80185fc:	464a      	mov	r2, r9
 80185fe:	4640      	mov	r0, r8
 8018600:	4798      	blx	r3
 8018602:	6923      	ldr	r3, [r4, #16]
 8018604:	3b01      	subs	r3, #1
 8018606:	6123      	str	r3, [r4, #16]
 8018608:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801860c:	fa5f fa8a 	uxtb.w	sl, sl
 8018610:	f1ba 0f02 	cmp.w	sl, #2
 8018614:	d1ee      	bne.n	80185f4 <_scanf_float+0x2cc>
 8018616:	3d03      	subs	r5, #3
 8018618:	b2ed      	uxtb	r5, r5
 801861a:	1b76      	subs	r6, r6, r5
 801861c:	6823      	ldr	r3, [r4, #0]
 801861e:	05da      	lsls	r2, r3, #23
 8018620:	d530      	bpl.n	8018684 <_scanf_float+0x35c>
 8018622:	055b      	lsls	r3, r3, #21
 8018624:	d511      	bpl.n	801864a <_scanf_float+0x322>
 8018626:	9b01      	ldr	r3, [sp, #4]
 8018628:	429e      	cmp	r6, r3
 801862a:	f67f aebf 	bls.w	80183ac <_scanf_float+0x84>
 801862e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018632:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018636:	464a      	mov	r2, r9
 8018638:	4640      	mov	r0, r8
 801863a:	4798      	blx	r3
 801863c:	6923      	ldr	r3, [r4, #16]
 801863e:	3b01      	subs	r3, #1
 8018640:	6123      	str	r3, [r4, #16]
 8018642:	e7f0      	b.n	8018626 <_scanf_float+0x2fe>
 8018644:	46aa      	mov	sl, r5
 8018646:	46b3      	mov	fp, r6
 8018648:	e7de      	b.n	8018608 <_scanf_float+0x2e0>
 801864a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801864e:	6923      	ldr	r3, [r4, #16]
 8018650:	2965      	cmp	r1, #101	@ 0x65
 8018652:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8018656:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 801865a:	6123      	str	r3, [r4, #16]
 801865c:	d00c      	beq.n	8018678 <_scanf_float+0x350>
 801865e:	2945      	cmp	r1, #69	@ 0x45
 8018660:	d00a      	beq.n	8018678 <_scanf_float+0x350>
 8018662:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018666:	464a      	mov	r2, r9
 8018668:	4640      	mov	r0, r8
 801866a:	4798      	blx	r3
 801866c:	6923      	ldr	r3, [r4, #16]
 801866e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8018672:	3b01      	subs	r3, #1
 8018674:	1eb5      	subs	r5, r6, #2
 8018676:	6123      	str	r3, [r4, #16]
 8018678:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801867c:	464a      	mov	r2, r9
 801867e:	4640      	mov	r0, r8
 8018680:	4798      	blx	r3
 8018682:	462e      	mov	r6, r5
 8018684:	6822      	ldr	r2, [r4, #0]
 8018686:	f012 0210 	ands.w	r2, r2, #16
 801868a:	d001      	beq.n	8018690 <_scanf_float+0x368>
 801868c:	2000      	movs	r0, #0
 801868e:	e68e      	b.n	80183ae <_scanf_float+0x86>
 8018690:	7032      	strb	r2, [r6, #0]
 8018692:	6823      	ldr	r3, [r4, #0]
 8018694:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8018698:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801869c:	d123      	bne.n	80186e6 <_scanf_float+0x3be>
 801869e:	9b02      	ldr	r3, [sp, #8]
 80186a0:	429f      	cmp	r7, r3
 80186a2:	d00a      	beq.n	80186ba <_scanf_float+0x392>
 80186a4:	1bda      	subs	r2, r3, r7
 80186a6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80186aa:	429e      	cmp	r6, r3
 80186ac:	bf28      	it	cs
 80186ae:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80186b2:	491e      	ldr	r1, [pc, #120]	@ (801872c <_scanf_float+0x404>)
 80186b4:	4630      	mov	r0, r6
 80186b6:	f000 f849 	bl	801874c <siprintf>
 80186ba:	9901      	ldr	r1, [sp, #4]
 80186bc:	2200      	movs	r2, #0
 80186be:	4640      	mov	r0, r8
 80186c0:	f000 fec0 	bl	8019444 <_strtod_r>
 80186c4:	9b03      	ldr	r3, [sp, #12]
 80186c6:	6821      	ldr	r1, [r4, #0]
 80186c8:	681b      	ldr	r3, [r3, #0]
 80186ca:	f011 0f02 	tst.w	r1, #2
 80186ce:	f103 0204 	add.w	r2, r3, #4
 80186d2:	d015      	beq.n	8018700 <_scanf_float+0x3d8>
 80186d4:	9903      	ldr	r1, [sp, #12]
 80186d6:	600a      	str	r2, [r1, #0]
 80186d8:	681b      	ldr	r3, [r3, #0]
 80186da:	ed83 0b00 	vstr	d0, [r3]
 80186de:	68e3      	ldr	r3, [r4, #12]
 80186e0:	3301      	adds	r3, #1
 80186e2:	60e3      	str	r3, [r4, #12]
 80186e4:	e7d2      	b.n	801868c <_scanf_float+0x364>
 80186e6:	9b04      	ldr	r3, [sp, #16]
 80186e8:	2b00      	cmp	r3, #0
 80186ea:	d0e6      	beq.n	80186ba <_scanf_float+0x392>
 80186ec:	9905      	ldr	r1, [sp, #20]
 80186ee:	230a      	movs	r3, #10
 80186f0:	3101      	adds	r1, #1
 80186f2:	4640      	mov	r0, r8
 80186f4:	f000 ff26 	bl	8019544 <_strtol_r>
 80186f8:	9b04      	ldr	r3, [sp, #16]
 80186fa:	9e05      	ldr	r6, [sp, #20]
 80186fc:	1ac2      	subs	r2, r0, r3
 80186fe:	e7d2      	b.n	80186a6 <_scanf_float+0x37e>
 8018700:	f011 0f04 	tst.w	r1, #4
 8018704:	9903      	ldr	r1, [sp, #12]
 8018706:	600a      	str	r2, [r1, #0]
 8018708:	d1e6      	bne.n	80186d8 <_scanf_float+0x3b0>
 801870a:	eeb4 0b40 	vcmp.f64	d0, d0
 801870e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018712:	681d      	ldr	r5, [r3, #0]
 8018714:	d705      	bvc.n	8018722 <_scanf_float+0x3fa>
 8018716:	4806      	ldr	r0, [pc, #24]	@ (8018730 <_scanf_float+0x408>)
 8018718:	f001 f862 	bl	80197e0 <nanf>
 801871c:	ed85 0a00 	vstr	s0, [r5]
 8018720:	e7dd      	b.n	80186de <_scanf_float+0x3b6>
 8018722:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8018726:	e7f9      	b.n	801871c <_scanf_float+0x3f4>
 8018728:	2700      	movs	r7, #0
 801872a:	e635      	b.n	8018398 <_scanf_float+0x70>
 801872c:	0801d74a 	.word	0x0801d74a
 8018730:	0801d8eb 	.word	0x0801d8eb

08018734 <__malloc_lock>:
 8018734:	4801      	ldr	r0, [pc, #4]	@ (801873c <__malloc_lock+0x8>)
 8018736:	f000 bfd8 	b.w	80196ea <__retarget_lock_acquire_recursive>
 801873a:	bf00      	nop
 801873c:	24006514 	.word	0x24006514

08018740 <__malloc_unlock>:
 8018740:	4801      	ldr	r0, [pc, #4]	@ (8018748 <__malloc_unlock+0x8>)
 8018742:	f000 bfd3 	b.w	80196ec <__retarget_lock_release_recursive>
 8018746:	bf00      	nop
 8018748:	24006514 	.word	0x24006514

0801874c <siprintf>:
 801874c:	b40e      	push	{r1, r2, r3}
 801874e:	b510      	push	{r4, lr}
 8018750:	b09d      	sub	sp, #116	@ 0x74
 8018752:	ab1f      	add	r3, sp, #124	@ 0x7c
 8018754:	9002      	str	r0, [sp, #8]
 8018756:	9006      	str	r0, [sp, #24]
 8018758:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801875c:	480a      	ldr	r0, [pc, #40]	@ (8018788 <siprintf+0x3c>)
 801875e:	9107      	str	r1, [sp, #28]
 8018760:	9104      	str	r1, [sp, #16]
 8018762:	490a      	ldr	r1, [pc, #40]	@ (801878c <siprintf+0x40>)
 8018764:	f853 2b04 	ldr.w	r2, [r3], #4
 8018768:	9105      	str	r1, [sp, #20]
 801876a:	2400      	movs	r4, #0
 801876c:	a902      	add	r1, sp, #8
 801876e:	6800      	ldr	r0, [r0, #0]
 8018770:	9301      	str	r3, [sp, #4]
 8018772:	941b      	str	r4, [sp, #108]	@ 0x6c
 8018774:	f002 fa00 	bl	801ab78 <_svfiprintf_r>
 8018778:	9b02      	ldr	r3, [sp, #8]
 801877a:	701c      	strb	r4, [r3, #0]
 801877c:	b01d      	add	sp, #116	@ 0x74
 801877e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018782:	b003      	add	sp, #12
 8018784:	4770      	bx	lr
 8018786:	bf00      	nop
 8018788:	2400018c 	.word	0x2400018c
 801878c:	ffff0208 	.word	0xffff0208

08018790 <std>:
 8018790:	2300      	movs	r3, #0
 8018792:	b510      	push	{r4, lr}
 8018794:	4604      	mov	r4, r0
 8018796:	e9c0 3300 	strd	r3, r3, [r0]
 801879a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801879e:	6083      	str	r3, [r0, #8]
 80187a0:	8181      	strh	r1, [r0, #12]
 80187a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80187a4:	81c2      	strh	r2, [r0, #14]
 80187a6:	6183      	str	r3, [r0, #24]
 80187a8:	4619      	mov	r1, r3
 80187aa:	2208      	movs	r2, #8
 80187ac:	305c      	adds	r0, #92	@ 0x5c
 80187ae:	f000 ff03 	bl	80195b8 <memset>
 80187b2:	4b0d      	ldr	r3, [pc, #52]	@ (80187e8 <std+0x58>)
 80187b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80187b6:	4b0d      	ldr	r3, [pc, #52]	@ (80187ec <std+0x5c>)
 80187b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80187ba:	4b0d      	ldr	r3, [pc, #52]	@ (80187f0 <std+0x60>)
 80187bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80187be:	4b0d      	ldr	r3, [pc, #52]	@ (80187f4 <std+0x64>)
 80187c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80187c2:	4b0d      	ldr	r3, [pc, #52]	@ (80187f8 <std+0x68>)
 80187c4:	6224      	str	r4, [r4, #32]
 80187c6:	429c      	cmp	r4, r3
 80187c8:	d006      	beq.n	80187d8 <std+0x48>
 80187ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80187ce:	4294      	cmp	r4, r2
 80187d0:	d002      	beq.n	80187d8 <std+0x48>
 80187d2:	33d0      	adds	r3, #208	@ 0xd0
 80187d4:	429c      	cmp	r4, r3
 80187d6:	d105      	bne.n	80187e4 <std+0x54>
 80187d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80187dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80187e0:	f000 bf82 	b.w	80196e8 <__retarget_lock_init_recursive>
 80187e4:	bd10      	pop	{r4, pc}
 80187e6:	bf00      	nop
 80187e8:	0801b83b 	.word	0x0801b83b
 80187ec:	0801b85d 	.word	0x0801b85d
 80187f0:	0801b895 	.word	0x0801b895
 80187f4:	0801b8b9 	.word	0x0801b8b9
 80187f8:	240063d8 	.word	0x240063d8

080187fc <stdio_exit_handler>:
 80187fc:	4a02      	ldr	r2, [pc, #8]	@ (8018808 <stdio_exit_handler+0xc>)
 80187fe:	4903      	ldr	r1, [pc, #12]	@ (801880c <stdio_exit_handler+0x10>)
 8018800:	4803      	ldr	r0, [pc, #12]	@ (8018810 <stdio_exit_handler+0x14>)
 8018802:	f000 bea1 	b.w	8019548 <_fwalk_sglue>
 8018806:	bf00      	nop
 8018808:	24000014 	.word	0x24000014
 801880c:	0801ae9d 	.word	0x0801ae9d
 8018810:	24000190 	.word	0x24000190

08018814 <cleanup_stdio>:
 8018814:	6841      	ldr	r1, [r0, #4]
 8018816:	4b0c      	ldr	r3, [pc, #48]	@ (8018848 <cleanup_stdio+0x34>)
 8018818:	4299      	cmp	r1, r3
 801881a:	b510      	push	{r4, lr}
 801881c:	4604      	mov	r4, r0
 801881e:	d001      	beq.n	8018824 <cleanup_stdio+0x10>
 8018820:	f002 fb3c 	bl	801ae9c <_fflush_r>
 8018824:	68a1      	ldr	r1, [r4, #8]
 8018826:	4b09      	ldr	r3, [pc, #36]	@ (801884c <cleanup_stdio+0x38>)
 8018828:	4299      	cmp	r1, r3
 801882a:	d002      	beq.n	8018832 <cleanup_stdio+0x1e>
 801882c:	4620      	mov	r0, r4
 801882e:	f002 fb35 	bl	801ae9c <_fflush_r>
 8018832:	68e1      	ldr	r1, [r4, #12]
 8018834:	4b06      	ldr	r3, [pc, #24]	@ (8018850 <cleanup_stdio+0x3c>)
 8018836:	4299      	cmp	r1, r3
 8018838:	d004      	beq.n	8018844 <cleanup_stdio+0x30>
 801883a:	4620      	mov	r0, r4
 801883c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018840:	f002 bb2c 	b.w	801ae9c <_fflush_r>
 8018844:	bd10      	pop	{r4, pc}
 8018846:	bf00      	nop
 8018848:	240063d8 	.word	0x240063d8
 801884c:	24006440 	.word	0x24006440
 8018850:	240064a8 	.word	0x240064a8

08018854 <global_stdio_init.part.0>:
 8018854:	b510      	push	{r4, lr}
 8018856:	4b0b      	ldr	r3, [pc, #44]	@ (8018884 <global_stdio_init.part.0+0x30>)
 8018858:	4c0b      	ldr	r4, [pc, #44]	@ (8018888 <global_stdio_init.part.0+0x34>)
 801885a:	4a0c      	ldr	r2, [pc, #48]	@ (801888c <global_stdio_init.part.0+0x38>)
 801885c:	601a      	str	r2, [r3, #0]
 801885e:	4620      	mov	r0, r4
 8018860:	2200      	movs	r2, #0
 8018862:	2104      	movs	r1, #4
 8018864:	f7ff ff94 	bl	8018790 <std>
 8018868:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801886c:	2201      	movs	r2, #1
 801886e:	2109      	movs	r1, #9
 8018870:	f7ff ff8e 	bl	8018790 <std>
 8018874:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018878:	2202      	movs	r2, #2
 801887a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801887e:	2112      	movs	r1, #18
 8018880:	f7ff bf86 	b.w	8018790 <std>
 8018884:	24006510 	.word	0x24006510
 8018888:	240063d8 	.word	0x240063d8
 801888c:	080187fd 	.word	0x080187fd

08018890 <__sfp_lock_acquire>:
 8018890:	4801      	ldr	r0, [pc, #4]	@ (8018898 <__sfp_lock_acquire+0x8>)
 8018892:	f000 bf2a 	b.w	80196ea <__retarget_lock_acquire_recursive>
 8018896:	bf00      	nop
 8018898:	24006515 	.word	0x24006515

0801889c <__sfp_lock_release>:
 801889c:	4801      	ldr	r0, [pc, #4]	@ (80188a4 <__sfp_lock_release+0x8>)
 801889e:	f000 bf25 	b.w	80196ec <__retarget_lock_release_recursive>
 80188a2:	bf00      	nop
 80188a4:	24006515 	.word	0x24006515

080188a8 <__sinit>:
 80188a8:	b510      	push	{r4, lr}
 80188aa:	4604      	mov	r4, r0
 80188ac:	f7ff fff0 	bl	8018890 <__sfp_lock_acquire>
 80188b0:	6a23      	ldr	r3, [r4, #32]
 80188b2:	b11b      	cbz	r3, 80188bc <__sinit+0x14>
 80188b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80188b8:	f7ff bff0 	b.w	801889c <__sfp_lock_release>
 80188bc:	4b04      	ldr	r3, [pc, #16]	@ (80188d0 <__sinit+0x28>)
 80188be:	6223      	str	r3, [r4, #32]
 80188c0:	4b04      	ldr	r3, [pc, #16]	@ (80188d4 <__sinit+0x2c>)
 80188c2:	681b      	ldr	r3, [r3, #0]
 80188c4:	2b00      	cmp	r3, #0
 80188c6:	d1f5      	bne.n	80188b4 <__sinit+0xc>
 80188c8:	f7ff ffc4 	bl	8018854 <global_stdio_init.part.0>
 80188cc:	e7f2      	b.n	80188b4 <__sinit+0xc>
 80188ce:	bf00      	nop
 80188d0:	08018815 	.word	0x08018815
 80188d4:	24006510 	.word	0x24006510

080188d8 <sulp>:
 80188d8:	b570      	push	{r4, r5, r6, lr}
 80188da:	4604      	mov	r4, r0
 80188dc:	460d      	mov	r5, r1
 80188de:	4616      	mov	r6, r2
 80188e0:	ec45 4b10 	vmov	d0, r4, r5
 80188e4:	f002 fe6e 	bl	801b5c4 <__ulp>
 80188e8:	b17e      	cbz	r6, 801890a <sulp+0x32>
 80188ea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80188ee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80188f2:	2b00      	cmp	r3, #0
 80188f4:	dd09      	ble.n	801890a <sulp+0x32>
 80188f6:	051b      	lsls	r3, r3, #20
 80188f8:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 80188fc:	2000      	movs	r0, #0
 80188fe:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8018902:	ec41 0b17 	vmov	d7, r0, r1
 8018906:	ee20 0b07 	vmul.f64	d0, d0, d7
 801890a:	bd70      	pop	{r4, r5, r6, pc}
 801890c:	0000      	movs	r0, r0
	...

08018910 <_strtod_l>:
 8018910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018914:	ed2d 8b0a 	vpush	{d8-d12}
 8018918:	b097      	sub	sp, #92	@ 0x5c
 801891a:	4688      	mov	r8, r1
 801891c:	920e      	str	r2, [sp, #56]	@ 0x38
 801891e:	2200      	movs	r2, #0
 8018920:	9212      	str	r2, [sp, #72]	@ 0x48
 8018922:	9005      	str	r0, [sp, #20]
 8018924:	f04f 0a00 	mov.w	sl, #0
 8018928:	f04f 0b00 	mov.w	fp, #0
 801892c:	460a      	mov	r2, r1
 801892e:	9211      	str	r2, [sp, #68]	@ 0x44
 8018930:	7811      	ldrb	r1, [r2, #0]
 8018932:	292b      	cmp	r1, #43	@ 0x2b
 8018934:	d04c      	beq.n	80189d0 <_strtod_l+0xc0>
 8018936:	d839      	bhi.n	80189ac <_strtod_l+0x9c>
 8018938:	290d      	cmp	r1, #13
 801893a:	d833      	bhi.n	80189a4 <_strtod_l+0x94>
 801893c:	2908      	cmp	r1, #8
 801893e:	d833      	bhi.n	80189a8 <_strtod_l+0x98>
 8018940:	2900      	cmp	r1, #0
 8018942:	d03c      	beq.n	80189be <_strtod_l+0xae>
 8018944:	2200      	movs	r2, #0
 8018946:	9208      	str	r2, [sp, #32]
 8018948:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801894a:	782a      	ldrb	r2, [r5, #0]
 801894c:	2a30      	cmp	r2, #48	@ 0x30
 801894e:	f040 80b7 	bne.w	8018ac0 <_strtod_l+0x1b0>
 8018952:	786a      	ldrb	r2, [r5, #1]
 8018954:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8018958:	2a58      	cmp	r2, #88	@ 0x58
 801895a:	d170      	bne.n	8018a3e <_strtod_l+0x12e>
 801895c:	9302      	str	r3, [sp, #8]
 801895e:	9b08      	ldr	r3, [sp, #32]
 8018960:	9301      	str	r3, [sp, #4]
 8018962:	ab12      	add	r3, sp, #72	@ 0x48
 8018964:	9300      	str	r3, [sp, #0]
 8018966:	4a90      	ldr	r2, [pc, #576]	@ (8018ba8 <_strtod_l+0x298>)
 8018968:	9805      	ldr	r0, [sp, #20]
 801896a:	ab13      	add	r3, sp, #76	@ 0x4c
 801896c:	a911      	add	r1, sp, #68	@ 0x44
 801896e:	f001 fdd7 	bl	801a520 <__gethex>
 8018972:	f010 060f 	ands.w	r6, r0, #15
 8018976:	4604      	mov	r4, r0
 8018978:	d005      	beq.n	8018986 <_strtod_l+0x76>
 801897a:	2e06      	cmp	r6, #6
 801897c:	d12a      	bne.n	80189d4 <_strtod_l+0xc4>
 801897e:	3501      	adds	r5, #1
 8018980:	2300      	movs	r3, #0
 8018982:	9511      	str	r5, [sp, #68]	@ 0x44
 8018984:	9308      	str	r3, [sp, #32]
 8018986:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018988:	2b00      	cmp	r3, #0
 801898a:	f040 8537 	bne.w	80193fc <_strtod_l+0xaec>
 801898e:	9b08      	ldr	r3, [sp, #32]
 8018990:	ec4b ab10 	vmov	d0, sl, fp
 8018994:	b1cb      	cbz	r3, 80189ca <_strtod_l+0xba>
 8018996:	eeb1 0b40 	vneg.f64	d0, d0
 801899a:	b017      	add	sp, #92	@ 0x5c
 801899c:	ecbd 8b0a 	vpop	{d8-d12}
 80189a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80189a4:	2920      	cmp	r1, #32
 80189a6:	d1cd      	bne.n	8018944 <_strtod_l+0x34>
 80189a8:	3201      	adds	r2, #1
 80189aa:	e7c0      	b.n	801892e <_strtod_l+0x1e>
 80189ac:	292d      	cmp	r1, #45	@ 0x2d
 80189ae:	d1c9      	bne.n	8018944 <_strtod_l+0x34>
 80189b0:	2101      	movs	r1, #1
 80189b2:	9108      	str	r1, [sp, #32]
 80189b4:	1c51      	adds	r1, r2, #1
 80189b6:	9111      	str	r1, [sp, #68]	@ 0x44
 80189b8:	7852      	ldrb	r2, [r2, #1]
 80189ba:	2a00      	cmp	r2, #0
 80189bc:	d1c4      	bne.n	8018948 <_strtod_l+0x38>
 80189be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80189c0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80189c4:	2b00      	cmp	r3, #0
 80189c6:	f040 8517 	bne.w	80193f8 <_strtod_l+0xae8>
 80189ca:	ec4b ab10 	vmov	d0, sl, fp
 80189ce:	e7e4      	b.n	801899a <_strtod_l+0x8a>
 80189d0:	2100      	movs	r1, #0
 80189d2:	e7ee      	b.n	80189b2 <_strtod_l+0xa2>
 80189d4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80189d6:	b13a      	cbz	r2, 80189e8 <_strtod_l+0xd8>
 80189d8:	2135      	movs	r1, #53	@ 0x35
 80189da:	a814      	add	r0, sp, #80	@ 0x50
 80189dc:	f002 fee9 	bl	801b7b2 <__copybits>
 80189e0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80189e2:	9805      	ldr	r0, [sp, #20]
 80189e4:	f002 fac2 	bl	801af6c <_Bfree>
 80189e8:	1e73      	subs	r3, r6, #1
 80189ea:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80189ec:	2b04      	cmp	r3, #4
 80189ee:	d806      	bhi.n	80189fe <_strtod_l+0xee>
 80189f0:	e8df f003 	tbb	[pc, r3]
 80189f4:	201d0314 	.word	0x201d0314
 80189f8:	14          	.byte	0x14
 80189f9:	00          	.byte	0x00
 80189fa:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 80189fe:	05e3      	lsls	r3, r4, #23
 8018a00:	bf48      	it	mi
 8018a02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8018a06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8018a0a:	0d1b      	lsrs	r3, r3, #20
 8018a0c:	051b      	lsls	r3, r3, #20
 8018a0e:	2b00      	cmp	r3, #0
 8018a10:	d1b9      	bne.n	8018986 <_strtod_l+0x76>
 8018a12:	f000 fe3f 	bl	8019694 <__errno>
 8018a16:	2322      	movs	r3, #34	@ 0x22
 8018a18:	6003      	str	r3, [r0, #0]
 8018a1a:	e7b4      	b.n	8018986 <_strtod_l+0x76>
 8018a1c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8018a20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8018a24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8018a28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8018a2c:	e7e7      	b.n	80189fe <_strtod_l+0xee>
 8018a2e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8018bb0 <_strtod_l+0x2a0>
 8018a32:	e7e4      	b.n	80189fe <_strtod_l+0xee>
 8018a34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8018a38:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8018a3c:	e7df      	b.n	80189fe <_strtod_l+0xee>
 8018a3e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018a40:	1c5a      	adds	r2, r3, #1
 8018a42:	9211      	str	r2, [sp, #68]	@ 0x44
 8018a44:	785b      	ldrb	r3, [r3, #1]
 8018a46:	2b30      	cmp	r3, #48	@ 0x30
 8018a48:	d0f9      	beq.n	8018a3e <_strtod_l+0x12e>
 8018a4a:	2b00      	cmp	r3, #0
 8018a4c:	d09b      	beq.n	8018986 <_strtod_l+0x76>
 8018a4e:	2301      	movs	r3, #1
 8018a50:	9307      	str	r3, [sp, #28]
 8018a52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018a54:	930a      	str	r3, [sp, #40]	@ 0x28
 8018a56:	2300      	movs	r3, #0
 8018a58:	9306      	str	r3, [sp, #24]
 8018a5a:	4699      	mov	r9, r3
 8018a5c:	461d      	mov	r5, r3
 8018a5e:	220a      	movs	r2, #10
 8018a60:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8018a62:	7804      	ldrb	r4, [r0, #0]
 8018a64:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8018a68:	b2d9      	uxtb	r1, r3
 8018a6a:	2909      	cmp	r1, #9
 8018a6c:	d92a      	bls.n	8018ac4 <_strtod_l+0x1b4>
 8018a6e:	494f      	ldr	r1, [pc, #316]	@ (8018bac <_strtod_l+0x29c>)
 8018a70:	2201      	movs	r2, #1
 8018a72:	f000 fda9 	bl	80195c8 <strncmp>
 8018a76:	b398      	cbz	r0, 8018ae0 <_strtod_l+0x1d0>
 8018a78:	2000      	movs	r0, #0
 8018a7a:	4622      	mov	r2, r4
 8018a7c:	462b      	mov	r3, r5
 8018a7e:	4607      	mov	r7, r0
 8018a80:	4601      	mov	r1, r0
 8018a82:	2a65      	cmp	r2, #101	@ 0x65
 8018a84:	d001      	beq.n	8018a8a <_strtod_l+0x17a>
 8018a86:	2a45      	cmp	r2, #69	@ 0x45
 8018a88:	d118      	bne.n	8018abc <_strtod_l+0x1ac>
 8018a8a:	b91b      	cbnz	r3, 8018a94 <_strtod_l+0x184>
 8018a8c:	9b07      	ldr	r3, [sp, #28]
 8018a8e:	4303      	orrs	r3, r0
 8018a90:	d095      	beq.n	80189be <_strtod_l+0xae>
 8018a92:	2300      	movs	r3, #0
 8018a94:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8018a98:	f108 0201 	add.w	r2, r8, #1
 8018a9c:	9211      	str	r2, [sp, #68]	@ 0x44
 8018a9e:	f898 2001 	ldrb.w	r2, [r8, #1]
 8018aa2:	2a2b      	cmp	r2, #43	@ 0x2b
 8018aa4:	d074      	beq.n	8018b90 <_strtod_l+0x280>
 8018aa6:	2a2d      	cmp	r2, #45	@ 0x2d
 8018aa8:	d07a      	beq.n	8018ba0 <_strtod_l+0x290>
 8018aaa:	f04f 0e00 	mov.w	lr, #0
 8018aae:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8018ab2:	2c09      	cmp	r4, #9
 8018ab4:	f240 8082 	bls.w	8018bbc <_strtod_l+0x2ac>
 8018ab8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8018abc:	2400      	movs	r4, #0
 8018abe:	e09d      	b.n	8018bfc <_strtod_l+0x2ec>
 8018ac0:	2300      	movs	r3, #0
 8018ac2:	e7c5      	b.n	8018a50 <_strtod_l+0x140>
 8018ac4:	2d08      	cmp	r5, #8
 8018ac6:	bfc8      	it	gt
 8018ac8:	9906      	ldrgt	r1, [sp, #24]
 8018aca:	f100 0001 	add.w	r0, r0, #1
 8018ace:	bfca      	itet	gt
 8018ad0:	fb02 3301 	mlagt	r3, r2, r1, r3
 8018ad4:	fb02 3909 	mlale	r9, r2, r9, r3
 8018ad8:	9306      	strgt	r3, [sp, #24]
 8018ada:	3501      	adds	r5, #1
 8018adc:	9011      	str	r0, [sp, #68]	@ 0x44
 8018ade:	e7bf      	b.n	8018a60 <_strtod_l+0x150>
 8018ae0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018ae2:	1c5a      	adds	r2, r3, #1
 8018ae4:	9211      	str	r2, [sp, #68]	@ 0x44
 8018ae6:	785a      	ldrb	r2, [r3, #1]
 8018ae8:	b3bd      	cbz	r5, 8018b5a <_strtod_l+0x24a>
 8018aea:	4607      	mov	r7, r0
 8018aec:	462b      	mov	r3, r5
 8018aee:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8018af2:	2909      	cmp	r1, #9
 8018af4:	d912      	bls.n	8018b1c <_strtod_l+0x20c>
 8018af6:	2101      	movs	r1, #1
 8018af8:	e7c3      	b.n	8018a82 <_strtod_l+0x172>
 8018afa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018afc:	1c5a      	adds	r2, r3, #1
 8018afe:	9211      	str	r2, [sp, #68]	@ 0x44
 8018b00:	785a      	ldrb	r2, [r3, #1]
 8018b02:	3001      	adds	r0, #1
 8018b04:	2a30      	cmp	r2, #48	@ 0x30
 8018b06:	d0f8      	beq.n	8018afa <_strtod_l+0x1ea>
 8018b08:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8018b0c:	2b08      	cmp	r3, #8
 8018b0e:	f200 847a 	bhi.w	8019406 <_strtod_l+0xaf6>
 8018b12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018b14:	930a      	str	r3, [sp, #40]	@ 0x28
 8018b16:	4607      	mov	r7, r0
 8018b18:	2000      	movs	r0, #0
 8018b1a:	4603      	mov	r3, r0
 8018b1c:	3a30      	subs	r2, #48	@ 0x30
 8018b1e:	f100 0101 	add.w	r1, r0, #1
 8018b22:	d014      	beq.n	8018b4e <_strtod_l+0x23e>
 8018b24:	440f      	add	r7, r1
 8018b26:	469c      	mov	ip, r3
 8018b28:	f04f 0e0a 	mov.w	lr, #10
 8018b2c:	f10c 0401 	add.w	r4, ip, #1
 8018b30:	1ae6      	subs	r6, r4, r3
 8018b32:	42b1      	cmp	r1, r6
 8018b34:	dc13      	bgt.n	8018b5e <_strtod_l+0x24e>
 8018b36:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8018b3a:	1819      	adds	r1, r3, r0
 8018b3c:	2908      	cmp	r1, #8
 8018b3e:	f103 0301 	add.w	r3, r3, #1
 8018b42:	4403      	add	r3, r0
 8018b44:	dc19      	bgt.n	8018b7a <_strtod_l+0x26a>
 8018b46:	210a      	movs	r1, #10
 8018b48:	fb01 2909 	mla	r9, r1, r9, r2
 8018b4c:	2100      	movs	r1, #0
 8018b4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018b50:	1c50      	adds	r0, r2, #1
 8018b52:	9011      	str	r0, [sp, #68]	@ 0x44
 8018b54:	7852      	ldrb	r2, [r2, #1]
 8018b56:	4608      	mov	r0, r1
 8018b58:	e7c9      	b.n	8018aee <_strtod_l+0x1de>
 8018b5a:	4628      	mov	r0, r5
 8018b5c:	e7d2      	b.n	8018b04 <_strtod_l+0x1f4>
 8018b5e:	f1bc 0f08 	cmp.w	ip, #8
 8018b62:	dc03      	bgt.n	8018b6c <_strtod_l+0x25c>
 8018b64:	fb0e f909 	mul.w	r9, lr, r9
 8018b68:	46a4      	mov	ip, r4
 8018b6a:	e7df      	b.n	8018b2c <_strtod_l+0x21c>
 8018b6c:	2c10      	cmp	r4, #16
 8018b6e:	bfde      	ittt	le
 8018b70:	9e06      	ldrle	r6, [sp, #24]
 8018b72:	fb0e f606 	mulle.w	r6, lr, r6
 8018b76:	9606      	strle	r6, [sp, #24]
 8018b78:	e7f6      	b.n	8018b68 <_strtod_l+0x258>
 8018b7a:	290f      	cmp	r1, #15
 8018b7c:	bfdf      	itttt	le
 8018b7e:	9806      	ldrle	r0, [sp, #24]
 8018b80:	210a      	movle	r1, #10
 8018b82:	fb01 2200 	mlale	r2, r1, r0, r2
 8018b86:	9206      	strle	r2, [sp, #24]
 8018b88:	e7e0      	b.n	8018b4c <_strtod_l+0x23c>
 8018b8a:	2700      	movs	r7, #0
 8018b8c:	2101      	movs	r1, #1
 8018b8e:	e77d      	b.n	8018a8c <_strtod_l+0x17c>
 8018b90:	f04f 0e00 	mov.w	lr, #0
 8018b94:	f108 0202 	add.w	r2, r8, #2
 8018b98:	9211      	str	r2, [sp, #68]	@ 0x44
 8018b9a:	f898 2002 	ldrb.w	r2, [r8, #2]
 8018b9e:	e786      	b.n	8018aae <_strtod_l+0x19e>
 8018ba0:	f04f 0e01 	mov.w	lr, #1
 8018ba4:	e7f6      	b.n	8018b94 <_strtod_l+0x284>
 8018ba6:	bf00      	nop
 8018ba8:	0801d900 	.word	0x0801d900
 8018bac:	0801d74f 	.word	0x0801d74f
 8018bb0:	7ff00000 	.word	0x7ff00000
 8018bb4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018bb6:	1c54      	adds	r4, r2, #1
 8018bb8:	9411      	str	r4, [sp, #68]	@ 0x44
 8018bba:	7852      	ldrb	r2, [r2, #1]
 8018bbc:	2a30      	cmp	r2, #48	@ 0x30
 8018bbe:	d0f9      	beq.n	8018bb4 <_strtod_l+0x2a4>
 8018bc0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8018bc4:	2c08      	cmp	r4, #8
 8018bc6:	f63f af79 	bhi.w	8018abc <_strtod_l+0x1ac>
 8018bca:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8018bce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018bd0:	9209      	str	r2, [sp, #36]	@ 0x24
 8018bd2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018bd4:	1c54      	adds	r4, r2, #1
 8018bd6:	9411      	str	r4, [sp, #68]	@ 0x44
 8018bd8:	7852      	ldrb	r2, [r2, #1]
 8018bda:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8018bde:	2e09      	cmp	r6, #9
 8018be0:	d937      	bls.n	8018c52 <_strtod_l+0x342>
 8018be2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8018be4:	1ba4      	subs	r4, r4, r6
 8018be6:	2c08      	cmp	r4, #8
 8018be8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8018bec:	dc02      	bgt.n	8018bf4 <_strtod_l+0x2e4>
 8018bee:	4564      	cmp	r4, ip
 8018bf0:	bfa8      	it	ge
 8018bf2:	4664      	movge	r4, ip
 8018bf4:	f1be 0f00 	cmp.w	lr, #0
 8018bf8:	d000      	beq.n	8018bfc <_strtod_l+0x2ec>
 8018bfa:	4264      	negs	r4, r4
 8018bfc:	2b00      	cmp	r3, #0
 8018bfe:	d14d      	bne.n	8018c9c <_strtod_l+0x38c>
 8018c00:	9b07      	ldr	r3, [sp, #28]
 8018c02:	4318      	orrs	r0, r3
 8018c04:	f47f aebf 	bne.w	8018986 <_strtod_l+0x76>
 8018c08:	2900      	cmp	r1, #0
 8018c0a:	f47f aed8 	bne.w	80189be <_strtod_l+0xae>
 8018c0e:	2a69      	cmp	r2, #105	@ 0x69
 8018c10:	d027      	beq.n	8018c62 <_strtod_l+0x352>
 8018c12:	dc24      	bgt.n	8018c5e <_strtod_l+0x34e>
 8018c14:	2a49      	cmp	r2, #73	@ 0x49
 8018c16:	d024      	beq.n	8018c62 <_strtod_l+0x352>
 8018c18:	2a4e      	cmp	r2, #78	@ 0x4e
 8018c1a:	f47f aed0 	bne.w	80189be <_strtod_l+0xae>
 8018c1e:	4997      	ldr	r1, [pc, #604]	@ (8018e7c <_strtod_l+0x56c>)
 8018c20:	a811      	add	r0, sp, #68	@ 0x44
 8018c22:	f001 fe9f 	bl	801a964 <__match>
 8018c26:	2800      	cmp	r0, #0
 8018c28:	f43f aec9 	beq.w	80189be <_strtod_l+0xae>
 8018c2c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018c2e:	781b      	ldrb	r3, [r3, #0]
 8018c30:	2b28      	cmp	r3, #40	@ 0x28
 8018c32:	d12d      	bne.n	8018c90 <_strtod_l+0x380>
 8018c34:	4992      	ldr	r1, [pc, #584]	@ (8018e80 <_strtod_l+0x570>)
 8018c36:	aa14      	add	r2, sp, #80	@ 0x50
 8018c38:	a811      	add	r0, sp, #68	@ 0x44
 8018c3a:	f001 fea7 	bl	801a98c <__hexnan>
 8018c3e:	2805      	cmp	r0, #5
 8018c40:	d126      	bne.n	8018c90 <_strtod_l+0x380>
 8018c42:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018c44:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8018c48:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8018c4c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8018c50:	e699      	b.n	8018986 <_strtod_l+0x76>
 8018c52:	240a      	movs	r4, #10
 8018c54:	fb04 2c0c 	mla	ip, r4, ip, r2
 8018c58:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8018c5c:	e7b9      	b.n	8018bd2 <_strtod_l+0x2c2>
 8018c5e:	2a6e      	cmp	r2, #110	@ 0x6e
 8018c60:	e7db      	b.n	8018c1a <_strtod_l+0x30a>
 8018c62:	4988      	ldr	r1, [pc, #544]	@ (8018e84 <_strtod_l+0x574>)
 8018c64:	a811      	add	r0, sp, #68	@ 0x44
 8018c66:	f001 fe7d 	bl	801a964 <__match>
 8018c6a:	2800      	cmp	r0, #0
 8018c6c:	f43f aea7 	beq.w	80189be <_strtod_l+0xae>
 8018c70:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018c72:	4985      	ldr	r1, [pc, #532]	@ (8018e88 <_strtod_l+0x578>)
 8018c74:	3b01      	subs	r3, #1
 8018c76:	a811      	add	r0, sp, #68	@ 0x44
 8018c78:	9311      	str	r3, [sp, #68]	@ 0x44
 8018c7a:	f001 fe73 	bl	801a964 <__match>
 8018c7e:	b910      	cbnz	r0, 8018c86 <_strtod_l+0x376>
 8018c80:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018c82:	3301      	adds	r3, #1
 8018c84:	9311      	str	r3, [sp, #68]	@ 0x44
 8018c86:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8018e9c <_strtod_l+0x58c>
 8018c8a:	f04f 0a00 	mov.w	sl, #0
 8018c8e:	e67a      	b.n	8018986 <_strtod_l+0x76>
 8018c90:	487e      	ldr	r0, [pc, #504]	@ (8018e8c <_strtod_l+0x57c>)
 8018c92:	f000 fd9d 	bl	80197d0 <nan>
 8018c96:	ec5b ab10 	vmov	sl, fp, d0
 8018c9a:	e674      	b.n	8018986 <_strtod_l+0x76>
 8018c9c:	ee07 9a90 	vmov	s15, r9
 8018ca0:	1be2      	subs	r2, r4, r7
 8018ca2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8018ca6:	2d00      	cmp	r5, #0
 8018ca8:	bf08      	it	eq
 8018caa:	461d      	moveq	r5, r3
 8018cac:	2b10      	cmp	r3, #16
 8018cae:	9209      	str	r2, [sp, #36]	@ 0x24
 8018cb0:	461a      	mov	r2, r3
 8018cb2:	bfa8      	it	ge
 8018cb4:	2210      	movge	r2, #16
 8018cb6:	2b09      	cmp	r3, #9
 8018cb8:	ec5b ab17 	vmov	sl, fp, d7
 8018cbc:	dc15      	bgt.n	8018cea <_strtod_l+0x3da>
 8018cbe:	1be1      	subs	r1, r4, r7
 8018cc0:	2900      	cmp	r1, #0
 8018cc2:	f43f ae60 	beq.w	8018986 <_strtod_l+0x76>
 8018cc6:	eba4 0107 	sub.w	r1, r4, r7
 8018cca:	dd72      	ble.n	8018db2 <_strtod_l+0x4a2>
 8018ccc:	2916      	cmp	r1, #22
 8018cce:	dc59      	bgt.n	8018d84 <_strtod_l+0x474>
 8018cd0:	4b6f      	ldr	r3, [pc, #444]	@ (8018e90 <_strtod_l+0x580>)
 8018cd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018cd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018cd8:	ed93 7b00 	vldr	d7, [r3]
 8018cdc:	ec4b ab16 	vmov	d6, sl, fp
 8018ce0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018ce4:	ec5b ab17 	vmov	sl, fp, d7
 8018ce8:	e64d      	b.n	8018986 <_strtod_l+0x76>
 8018cea:	4969      	ldr	r1, [pc, #420]	@ (8018e90 <_strtod_l+0x580>)
 8018cec:	eddd 6a06 	vldr	s13, [sp, #24]
 8018cf0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8018cf4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8018cf8:	2b0f      	cmp	r3, #15
 8018cfa:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8018cfe:	eea7 6b05 	vfma.f64	d6, d7, d5
 8018d02:	ec5b ab16 	vmov	sl, fp, d6
 8018d06:	ddda      	ble.n	8018cbe <_strtod_l+0x3ae>
 8018d08:	1a9a      	subs	r2, r3, r2
 8018d0a:	1be1      	subs	r1, r4, r7
 8018d0c:	440a      	add	r2, r1
 8018d0e:	2a00      	cmp	r2, #0
 8018d10:	f340 8094 	ble.w	8018e3c <_strtod_l+0x52c>
 8018d14:	f012 000f 	ands.w	r0, r2, #15
 8018d18:	d00a      	beq.n	8018d30 <_strtod_l+0x420>
 8018d1a:	495d      	ldr	r1, [pc, #372]	@ (8018e90 <_strtod_l+0x580>)
 8018d1c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8018d20:	ed91 7b00 	vldr	d7, [r1]
 8018d24:	ec4b ab16 	vmov	d6, sl, fp
 8018d28:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018d2c:	ec5b ab17 	vmov	sl, fp, d7
 8018d30:	f032 020f 	bics.w	r2, r2, #15
 8018d34:	d073      	beq.n	8018e1e <_strtod_l+0x50e>
 8018d36:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8018d3a:	dd47      	ble.n	8018dcc <_strtod_l+0x4bc>
 8018d3c:	2400      	movs	r4, #0
 8018d3e:	4625      	mov	r5, r4
 8018d40:	9407      	str	r4, [sp, #28]
 8018d42:	4626      	mov	r6, r4
 8018d44:	9a05      	ldr	r2, [sp, #20]
 8018d46:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8018e9c <_strtod_l+0x58c>
 8018d4a:	2322      	movs	r3, #34	@ 0x22
 8018d4c:	6013      	str	r3, [r2, #0]
 8018d4e:	f04f 0a00 	mov.w	sl, #0
 8018d52:	9b07      	ldr	r3, [sp, #28]
 8018d54:	2b00      	cmp	r3, #0
 8018d56:	f43f ae16 	beq.w	8018986 <_strtod_l+0x76>
 8018d5a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018d5c:	9805      	ldr	r0, [sp, #20]
 8018d5e:	f002 f905 	bl	801af6c <_Bfree>
 8018d62:	9805      	ldr	r0, [sp, #20]
 8018d64:	4631      	mov	r1, r6
 8018d66:	f002 f901 	bl	801af6c <_Bfree>
 8018d6a:	9805      	ldr	r0, [sp, #20]
 8018d6c:	4629      	mov	r1, r5
 8018d6e:	f002 f8fd 	bl	801af6c <_Bfree>
 8018d72:	9907      	ldr	r1, [sp, #28]
 8018d74:	9805      	ldr	r0, [sp, #20]
 8018d76:	f002 f8f9 	bl	801af6c <_Bfree>
 8018d7a:	9805      	ldr	r0, [sp, #20]
 8018d7c:	4621      	mov	r1, r4
 8018d7e:	f002 f8f5 	bl	801af6c <_Bfree>
 8018d82:	e600      	b.n	8018986 <_strtod_l+0x76>
 8018d84:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8018d88:	1be0      	subs	r0, r4, r7
 8018d8a:	4281      	cmp	r1, r0
 8018d8c:	dbbc      	blt.n	8018d08 <_strtod_l+0x3f8>
 8018d8e:	4a40      	ldr	r2, [pc, #256]	@ (8018e90 <_strtod_l+0x580>)
 8018d90:	f1c3 030f 	rsb	r3, r3, #15
 8018d94:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8018d98:	ed91 7b00 	vldr	d7, [r1]
 8018d9c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018d9e:	ec4b ab16 	vmov	d6, sl, fp
 8018da2:	1acb      	subs	r3, r1, r3
 8018da4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8018da8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018dac:	ed92 6b00 	vldr	d6, [r2]
 8018db0:	e796      	b.n	8018ce0 <_strtod_l+0x3d0>
 8018db2:	3116      	adds	r1, #22
 8018db4:	dba8      	blt.n	8018d08 <_strtod_l+0x3f8>
 8018db6:	4b36      	ldr	r3, [pc, #216]	@ (8018e90 <_strtod_l+0x580>)
 8018db8:	1b3c      	subs	r4, r7, r4
 8018dba:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8018dbe:	ed94 7b00 	vldr	d7, [r4]
 8018dc2:	ec4b ab16 	vmov	d6, sl, fp
 8018dc6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8018dca:	e78b      	b.n	8018ce4 <_strtod_l+0x3d4>
 8018dcc:	2000      	movs	r0, #0
 8018dce:	ec4b ab17 	vmov	d7, sl, fp
 8018dd2:	4e30      	ldr	r6, [pc, #192]	@ (8018e94 <_strtod_l+0x584>)
 8018dd4:	1112      	asrs	r2, r2, #4
 8018dd6:	4601      	mov	r1, r0
 8018dd8:	2a01      	cmp	r2, #1
 8018dda:	dc23      	bgt.n	8018e24 <_strtod_l+0x514>
 8018ddc:	b108      	cbz	r0, 8018de2 <_strtod_l+0x4d2>
 8018dde:	ec5b ab17 	vmov	sl, fp, d7
 8018de2:	4a2c      	ldr	r2, [pc, #176]	@ (8018e94 <_strtod_l+0x584>)
 8018de4:	482c      	ldr	r0, [pc, #176]	@ (8018e98 <_strtod_l+0x588>)
 8018de6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8018dea:	ed92 7b00 	vldr	d7, [r2]
 8018dee:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8018df2:	ec4b ab16 	vmov	d6, sl, fp
 8018df6:	4a29      	ldr	r2, [pc, #164]	@ (8018e9c <_strtod_l+0x58c>)
 8018df8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018dfc:	ee17 1a90 	vmov	r1, s15
 8018e00:	400a      	ands	r2, r1
 8018e02:	4282      	cmp	r2, r0
 8018e04:	ec5b ab17 	vmov	sl, fp, d7
 8018e08:	d898      	bhi.n	8018d3c <_strtod_l+0x42c>
 8018e0a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8018e0e:	4282      	cmp	r2, r0
 8018e10:	bf86      	itte	hi
 8018e12:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8018ea0 <_strtod_l+0x590>
 8018e16:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8018e1a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8018e1e:	2200      	movs	r2, #0
 8018e20:	9206      	str	r2, [sp, #24]
 8018e22:	e076      	b.n	8018f12 <_strtod_l+0x602>
 8018e24:	f012 0f01 	tst.w	r2, #1
 8018e28:	d004      	beq.n	8018e34 <_strtod_l+0x524>
 8018e2a:	ed96 6b00 	vldr	d6, [r6]
 8018e2e:	2001      	movs	r0, #1
 8018e30:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018e34:	3101      	adds	r1, #1
 8018e36:	1052      	asrs	r2, r2, #1
 8018e38:	3608      	adds	r6, #8
 8018e3a:	e7cd      	b.n	8018dd8 <_strtod_l+0x4c8>
 8018e3c:	d0ef      	beq.n	8018e1e <_strtod_l+0x50e>
 8018e3e:	4252      	negs	r2, r2
 8018e40:	f012 000f 	ands.w	r0, r2, #15
 8018e44:	d00a      	beq.n	8018e5c <_strtod_l+0x54c>
 8018e46:	4912      	ldr	r1, [pc, #72]	@ (8018e90 <_strtod_l+0x580>)
 8018e48:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8018e4c:	ed91 7b00 	vldr	d7, [r1]
 8018e50:	ec4b ab16 	vmov	d6, sl, fp
 8018e54:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8018e58:	ec5b ab17 	vmov	sl, fp, d7
 8018e5c:	1112      	asrs	r2, r2, #4
 8018e5e:	d0de      	beq.n	8018e1e <_strtod_l+0x50e>
 8018e60:	2a1f      	cmp	r2, #31
 8018e62:	dd1f      	ble.n	8018ea4 <_strtod_l+0x594>
 8018e64:	2400      	movs	r4, #0
 8018e66:	4625      	mov	r5, r4
 8018e68:	9407      	str	r4, [sp, #28]
 8018e6a:	4626      	mov	r6, r4
 8018e6c:	9a05      	ldr	r2, [sp, #20]
 8018e6e:	2322      	movs	r3, #34	@ 0x22
 8018e70:	f04f 0a00 	mov.w	sl, #0
 8018e74:	f04f 0b00 	mov.w	fp, #0
 8018e78:	6013      	str	r3, [r2, #0]
 8018e7a:	e76a      	b.n	8018d52 <_strtod_l+0x442>
 8018e7c:	0801d723 	.word	0x0801d723
 8018e80:	0801d8ec 	.word	0x0801d8ec
 8018e84:	0801d71b 	.word	0x0801d71b
 8018e88:	0801d75c 	.word	0x0801d75c
 8018e8c:	0801d8eb 	.word	0x0801d8eb
 8018e90:	0801da78 	.word	0x0801da78
 8018e94:	0801da50 	.word	0x0801da50
 8018e98:	7ca00000 	.word	0x7ca00000
 8018e9c:	7ff00000 	.word	0x7ff00000
 8018ea0:	7fefffff 	.word	0x7fefffff
 8018ea4:	f012 0110 	ands.w	r1, r2, #16
 8018ea8:	bf18      	it	ne
 8018eaa:	216a      	movne	r1, #106	@ 0x6a
 8018eac:	9106      	str	r1, [sp, #24]
 8018eae:	ec4b ab17 	vmov	d7, sl, fp
 8018eb2:	49af      	ldr	r1, [pc, #700]	@ (8019170 <_strtod_l+0x860>)
 8018eb4:	2000      	movs	r0, #0
 8018eb6:	07d6      	lsls	r6, r2, #31
 8018eb8:	d504      	bpl.n	8018ec4 <_strtod_l+0x5b4>
 8018eba:	ed91 6b00 	vldr	d6, [r1]
 8018ebe:	2001      	movs	r0, #1
 8018ec0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018ec4:	1052      	asrs	r2, r2, #1
 8018ec6:	f101 0108 	add.w	r1, r1, #8
 8018eca:	d1f4      	bne.n	8018eb6 <_strtod_l+0x5a6>
 8018ecc:	b108      	cbz	r0, 8018ed2 <_strtod_l+0x5c2>
 8018ece:	ec5b ab17 	vmov	sl, fp, d7
 8018ed2:	9a06      	ldr	r2, [sp, #24]
 8018ed4:	b1b2      	cbz	r2, 8018f04 <_strtod_l+0x5f4>
 8018ed6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8018eda:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8018ede:	2a00      	cmp	r2, #0
 8018ee0:	4658      	mov	r0, fp
 8018ee2:	dd0f      	ble.n	8018f04 <_strtod_l+0x5f4>
 8018ee4:	2a1f      	cmp	r2, #31
 8018ee6:	dd55      	ble.n	8018f94 <_strtod_l+0x684>
 8018ee8:	2a34      	cmp	r2, #52	@ 0x34
 8018eea:	bfde      	ittt	le
 8018eec:	f04f 32ff 	movle.w	r2, #4294967295	@ 0xffffffff
 8018ef0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8018ef4:	408a      	lslle	r2, r1
 8018ef6:	f04f 0a00 	mov.w	sl, #0
 8018efa:	bfcc      	ite	gt
 8018efc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8018f00:	ea02 0b00 	andle.w	fp, r2, r0
 8018f04:	ec4b ab17 	vmov	d7, sl, fp
 8018f08:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018f10:	d0a8      	beq.n	8018e64 <_strtod_l+0x554>
 8018f12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8018f14:	9805      	ldr	r0, [sp, #20]
 8018f16:	f8cd 9000 	str.w	r9, [sp]
 8018f1a:	462a      	mov	r2, r5
 8018f1c:	f002 f88e 	bl	801b03c <__s2b>
 8018f20:	9007      	str	r0, [sp, #28]
 8018f22:	2800      	cmp	r0, #0
 8018f24:	f43f af0a 	beq.w	8018d3c <_strtod_l+0x42c>
 8018f28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018f2a:	1b3f      	subs	r7, r7, r4
 8018f2c:	2b00      	cmp	r3, #0
 8018f2e:	bfb4      	ite	lt
 8018f30:	463b      	movlt	r3, r7
 8018f32:	2300      	movge	r3, #0
 8018f34:	930a      	str	r3, [sp, #40]	@ 0x28
 8018f36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018f38:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8019160 <_strtod_l+0x850>
 8018f3c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8018f40:	2400      	movs	r4, #0
 8018f42:	930d      	str	r3, [sp, #52]	@ 0x34
 8018f44:	4625      	mov	r5, r4
 8018f46:	9b07      	ldr	r3, [sp, #28]
 8018f48:	9805      	ldr	r0, [sp, #20]
 8018f4a:	6859      	ldr	r1, [r3, #4]
 8018f4c:	f001 ffce 	bl	801aeec <_Balloc>
 8018f50:	4606      	mov	r6, r0
 8018f52:	2800      	cmp	r0, #0
 8018f54:	f43f aef6 	beq.w	8018d44 <_strtod_l+0x434>
 8018f58:	9b07      	ldr	r3, [sp, #28]
 8018f5a:	691a      	ldr	r2, [r3, #16]
 8018f5c:	ec4b ab19 	vmov	d9, sl, fp
 8018f60:	3202      	adds	r2, #2
 8018f62:	f103 010c 	add.w	r1, r3, #12
 8018f66:	0092      	lsls	r2, r2, #2
 8018f68:	300c      	adds	r0, #12
 8018f6a:	f000 fc23 	bl	80197b4 <memcpy>
 8018f6e:	eeb0 0b49 	vmov.f64	d0, d9
 8018f72:	9805      	ldr	r0, [sp, #20]
 8018f74:	aa14      	add	r2, sp, #80	@ 0x50
 8018f76:	a913      	add	r1, sp, #76	@ 0x4c
 8018f78:	f002 fb94 	bl	801b6a4 <__d2b>
 8018f7c:	9012      	str	r0, [sp, #72]	@ 0x48
 8018f7e:	2800      	cmp	r0, #0
 8018f80:	f43f aee0 	beq.w	8018d44 <_strtod_l+0x434>
 8018f84:	9805      	ldr	r0, [sp, #20]
 8018f86:	2101      	movs	r1, #1
 8018f88:	f002 f8ee 	bl	801b168 <__i2b>
 8018f8c:	4605      	mov	r5, r0
 8018f8e:	b940      	cbnz	r0, 8018fa2 <_strtod_l+0x692>
 8018f90:	2500      	movs	r5, #0
 8018f92:	e6d7      	b.n	8018d44 <_strtod_l+0x434>
 8018f94:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8018f98:	fa01 f202 	lsl.w	r2, r1, r2
 8018f9c:	ea02 0a0a 	and.w	sl, r2, sl
 8018fa0:	e7b0      	b.n	8018f04 <_strtod_l+0x5f4>
 8018fa2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8018fa4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8018fa6:	2f00      	cmp	r7, #0
 8018fa8:	bfab      	itete	ge
 8018faa:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8018fac:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8018fae:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8018fb2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8018fb6:	bfac      	ite	ge
 8018fb8:	eb07 0903 	addge.w	r9, r7, r3
 8018fbc:	eba3 0807 	sublt.w	r8, r3, r7
 8018fc0:	9b06      	ldr	r3, [sp, #24]
 8018fc2:	1aff      	subs	r7, r7, r3
 8018fc4:	4417      	add	r7, r2
 8018fc6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8018fca:	4a6a      	ldr	r2, [pc, #424]	@ (8019174 <_strtod_l+0x864>)
 8018fcc:	3f01      	subs	r7, #1
 8018fce:	4297      	cmp	r7, r2
 8018fd0:	da51      	bge.n	8019076 <_strtod_l+0x766>
 8018fd2:	1bd1      	subs	r1, r2, r7
 8018fd4:	291f      	cmp	r1, #31
 8018fd6:	eba3 0301 	sub.w	r3, r3, r1
 8018fda:	f04f 0201 	mov.w	r2, #1
 8018fde:	dc3e      	bgt.n	801905e <_strtod_l+0x74e>
 8018fe0:	408a      	lsls	r2, r1
 8018fe2:	920c      	str	r2, [sp, #48]	@ 0x30
 8018fe4:	2200      	movs	r2, #0
 8018fe6:	920b      	str	r2, [sp, #44]	@ 0x2c
 8018fe8:	eb09 0703 	add.w	r7, r9, r3
 8018fec:	4498      	add	r8, r3
 8018fee:	9b06      	ldr	r3, [sp, #24]
 8018ff0:	45b9      	cmp	r9, r7
 8018ff2:	4498      	add	r8, r3
 8018ff4:	464b      	mov	r3, r9
 8018ff6:	bfa8      	it	ge
 8018ff8:	463b      	movge	r3, r7
 8018ffa:	4543      	cmp	r3, r8
 8018ffc:	bfa8      	it	ge
 8018ffe:	4643      	movge	r3, r8
 8019000:	2b00      	cmp	r3, #0
 8019002:	bfc2      	ittt	gt
 8019004:	1aff      	subgt	r7, r7, r3
 8019006:	eba8 0803 	subgt.w	r8, r8, r3
 801900a:	eba9 0903 	subgt.w	r9, r9, r3
 801900e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019010:	2b00      	cmp	r3, #0
 8019012:	dd16      	ble.n	8019042 <_strtod_l+0x732>
 8019014:	4629      	mov	r1, r5
 8019016:	9805      	ldr	r0, [sp, #20]
 8019018:	461a      	mov	r2, r3
 801901a:	f002 f95d 	bl	801b2d8 <__pow5mult>
 801901e:	4605      	mov	r5, r0
 8019020:	2800      	cmp	r0, #0
 8019022:	d0b5      	beq.n	8018f90 <_strtod_l+0x680>
 8019024:	4601      	mov	r1, r0
 8019026:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8019028:	9805      	ldr	r0, [sp, #20]
 801902a:	f002 f8b3 	bl	801b194 <__multiply>
 801902e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8019030:	2800      	cmp	r0, #0
 8019032:	f43f ae87 	beq.w	8018d44 <_strtod_l+0x434>
 8019036:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8019038:	9805      	ldr	r0, [sp, #20]
 801903a:	f001 ff97 	bl	801af6c <_Bfree>
 801903e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019040:	9312      	str	r3, [sp, #72]	@ 0x48
 8019042:	2f00      	cmp	r7, #0
 8019044:	dc1b      	bgt.n	801907e <_strtod_l+0x76e>
 8019046:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019048:	2b00      	cmp	r3, #0
 801904a:	dd21      	ble.n	8019090 <_strtod_l+0x780>
 801904c:	4631      	mov	r1, r6
 801904e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019050:	9805      	ldr	r0, [sp, #20]
 8019052:	f002 f941 	bl	801b2d8 <__pow5mult>
 8019056:	4606      	mov	r6, r0
 8019058:	b9d0      	cbnz	r0, 8019090 <_strtod_l+0x780>
 801905a:	2600      	movs	r6, #0
 801905c:	e672      	b.n	8018d44 <_strtod_l+0x434>
 801905e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8019062:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8019066:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801906a:	37e2      	adds	r7, #226	@ 0xe2
 801906c:	fa02 f107 	lsl.w	r1, r2, r7
 8019070:	910b      	str	r1, [sp, #44]	@ 0x2c
 8019072:	920c      	str	r2, [sp, #48]	@ 0x30
 8019074:	e7b8      	b.n	8018fe8 <_strtod_l+0x6d8>
 8019076:	2200      	movs	r2, #0
 8019078:	920b      	str	r2, [sp, #44]	@ 0x2c
 801907a:	2201      	movs	r2, #1
 801907c:	e7f9      	b.n	8019072 <_strtod_l+0x762>
 801907e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8019080:	9805      	ldr	r0, [sp, #20]
 8019082:	463a      	mov	r2, r7
 8019084:	f002 f982 	bl	801b38c <__lshift>
 8019088:	9012      	str	r0, [sp, #72]	@ 0x48
 801908a:	2800      	cmp	r0, #0
 801908c:	d1db      	bne.n	8019046 <_strtod_l+0x736>
 801908e:	e659      	b.n	8018d44 <_strtod_l+0x434>
 8019090:	f1b8 0f00 	cmp.w	r8, #0
 8019094:	dd07      	ble.n	80190a6 <_strtod_l+0x796>
 8019096:	4631      	mov	r1, r6
 8019098:	9805      	ldr	r0, [sp, #20]
 801909a:	4642      	mov	r2, r8
 801909c:	f002 f976 	bl	801b38c <__lshift>
 80190a0:	4606      	mov	r6, r0
 80190a2:	2800      	cmp	r0, #0
 80190a4:	d0d9      	beq.n	801905a <_strtod_l+0x74a>
 80190a6:	f1b9 0f00 	cmp.w	r9, #0
 80190aa:	dd08      	ble.n	80190be <_strtod_l+0x7ae>
 80190ac:	4629      	mov	r1, r5
 80190ae:	9805      	ldr	r0, [sp, #20]
 80190b0:	464a      	mov	r2, r9
 80190b2:	f002 f96b 	bl	801b38c <__lshift>
 80190b6:	4605      	mov	r5, r0
 80190b8:	2800      	cmp	r0, #0
 80190ba:	f43f ae43 	beq.w	8018d44 <_strtod_l+0x434>
 80190be:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80190c0:	9805      	ldr	r0, [sp, #20]
 80190c2:	4632      	mov	r2, r6
 80190c4:	f002 f9ea 	bl	801b49c <__mdiff>
 80190c8:	4604      	mov	r4, r0
 80190ca:	2800      	cmp	r0, #0
 80190cc:	f43f ae3a 	beq.w	8018d44 <_strtod_l+0x434>
 80190d0:	2300      	movs	r3, #0
 80190d2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 80190d6:	60c3      	str	r3, [r0, #12]
 80190d8:	4629      	mov	r1, r5
 80190da:	f002 f9c3 	bl	801b464 <__mcmp>
 80190de:	2800      	cmp	r0, #0
 80190e0:	da4c      	bge.n	801917c <_strtod_l+0x86c>
 80190e2:	ea58 080a 	orrs.w	r8, r8, sl
 80190e6:	d172      	bne.n	80191ce <_strtod_l+0x8be>
 80190e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80190ec:	2b00      	cmp	r3, #0
 80190ee:	d16e      	bne.n	80191ce <_strtod_l+0x8be>
 80190f0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80190f4:	0d1b      	lsrs	r3, r3, #20
 80190f6:	051b      	lsls	r3, r3, #20
 80190f8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80190fc:	d967      	bls.n	80191ce <_strtod_l+0x8be>
 80190fe:	6963      	ldr	r3, [r4, #20]
 8019100:	b913      	cbnz	r3, 8019108 <_strtod_l+0x7f8>
 8019102:	6923      	ldr	r3, [r4, #16]
 8019104:	2b01      	cmp	r3, #1
 8019106:	dd62      	ble.n	80191ce <_strtod_l+0x8be>
 8019108:	4621      	mov	r1, r4
 801910a:	2201      	movs	r2, #1
 801910c:	9805      	ldr	r0, [sp, #20]
 801910e:	f002 f93d 	bl	801b38c <__lshift>
 8019112:	4629      	mov	r1, r5
 8019114:	4604      	mov	r4, r0
 8019116:	f002 f9a5 	bl	801b464 <__mcmp>
 801911a:	2800      	cmp	r0, #0
 801911c:	dd57      	ble.n	80191ce <_strtod_l+0x8be>
 801911e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019122:	9a06      	ldr	r2, [sp, #24]
 8019124:	0d1b      	lsrs	r3, r3, #20
 8019126:	051b      	lsls	r3, r3, #20
 8019128:	2a00      	cmp	r2, #0
 801912a:	d06e      	beq.n	801920a <_strtod_l+0x8fa>
 801912c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8019130:	d86b      	bhi.n	801920a <_strtod_l+0x8fa>
 8019132:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8019136:	f67f ae99 	bls.w	8018e6c <_strtod_l+0x55c>
 801913a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8019168 <_strtod_l+0x858>
 801913e:	ec4b ab16 	vmov	d6, sl, fp
 8019142:	4b0d      	ldr	r3, [pc, #52]	@ (8019178 <_strtod_l+0x868>)
 8019144:	ee26 7b07 	vmul.f64	d7, d6, d7
 8019148:	ee17 2a90 	vmov	r2, s15
 801914c:	4013      	ands	r3, r2
 801914e:	ec5b ab17 	vmov	sl, fp, d7
 8019152:	2b00      	cmp	r3, #0
 8019154:	f47f ae01 	bne.w	8018d5a <_strtod_l+0x44a>
 8019158:	9a05      	ldr	r2, [sp, #20]
 801915a:	2322      	movs	r3, #34	@ 0x22
 801915c:	6013      	str	r3, [r2, #0]
 801915e:	e5fc      	b.n	8018d5a <_strtod_l+0x44a>
 8019160:	ffc00000 	.word	0xffc00000
 8019164:	41dfffff 	.word	0x41dfffff
 8019168:	00000000 	.word	0x00000000
 801916c:	39500000 	.word	0x39500000
 8019170:	0801d918 	.word	0x0801d918
 8019174:	fffffc02 	.word	0xfffffc02
 8019178:	7ff00000 	.word	0x7ff00000
 801917c:	46d9      	mov	r9, fp
 801917e:	d15d      	bne.n	801923c <_strtod_l+0x92c>
 8019180:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019184:	f1b8 0f00 	cmp.w	r8, #0
 8019188:	d02a      	beq.n	80191e0 <_strtod_l+0x8d0>
 801918a:	4aa9      	ldr	r2, [pc, #676]	@ (8019430 <_strtod_l+0xb20>)
 801918c:	4293      	cmp	r3, r2
 801918e:	d12a      	bne.n	80191e6 <_strtod_l+0x8d6>
 8019190:	9b06      	ldr	r3, [sp, #24]
 8019192:	4652      	mov	r2, sl
 8019194:	b1fb      	cbz	r3, 80191d6 <_strtod_l+0x8c6>
 8019196:	4ba7      	ldr	r3, [pc, #668]	@ (8019434 <_strtod_l+0xb24>)
 8019198:	ea0b 0303 	and.w	r3, fp, r3
 801919c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80191a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80191a4:	d81a      	bhi.n	80191dc <_strtod_l+0x8cc>
 80191a6:	0d1b      	lsrs	r3, r3, #20
 80191a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80191ac:	fa01 f303 	lsl.w	r3, r1, r3
 80191b0:	429a      	cmp	r2, r3
 80191b2:	d118      	bne.n	80191e6 <_strtod_l+0x8d6>
 80191b4:	4ba0      	ldr	r3, [pc, #640]	@ (8019438 <_strtod_l+0xb28>)
 80191b6:	4599      	cmp	r9, r3
 80191b8:	d102      	bne.n	80191c0 <_strtod_l+0x8b0>
 80191ba:	3201      	adds	r2, #1
 80191bc:	f43f adc2 	beq.w	8018d44 <_strtod_l+0x434>
 80191c0:	4b9c      	ldr	r3, [pc, #624]	@ (8019434 <_strtod_l+0xb24>)
 80191c2:	ea09 0303 	and.w	r3, r9, r3
 80191c6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 80191ca:	f04f 0a00 	mov.w	sl, #0
 80191ce:	9b06      	ldr	r3, [sp, #24]
 80191d0:	2b00      	cmp	r3, #0
 80191d2:	d1b2      	bne.n	801913a <_strtod_l+0x82a>
 80191d4:	e5c1      	b.n	8018d5a <_strtod_l+0x44a>
 80191d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80191da:	e7e9      	b.n	80191b0 <_strtod_l+0x8a0>
 80191dc:	460b      	mov	r3, r1
 80191de:	e7e7      	b.n	80191b0 <_strtod_l+0x8a0>
 80191e0:	ea53 030a 	orrs.w	r3, r3, sl
 80191e4:	d09b      	beq.n	801911e <_strtod_l+0x80e>
 80191e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80191e8:	b1c3      	cbz	r3, 801921c <_strtod_l+0x90c>
 80191ea:	ea13 0f09 	tst.w	r3, r9
 80191ee:	d0ee      	beq.n	80191ce <_strtod_l+0x8be>
 80191f0:	9a06      	ldr	r2, [sp, #24]
 80191f2:	4650      	mov	r0, sl
 80191f4:	4659      	mov	r1, fp
 80191f6:	f1b8 0f00 	cmp.w	r8, #0
 80191fa:	d013      	beq.n	8019224 <_strtod_l+0x914>
 80191fc:	f7ff fb6c 	bl	80188d8 <sulp>
 8019200:	ee39 7b00 	vadd.f64	d7, d9, d0
 8019204:	ec5b ab17 	vmov	sl, fp, d7
 8019208:	e7e1      	b.n	80191ce <_strtod_l+0x8be>
 801920a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801920e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8019212:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8019216:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801921a:	e7d8      	b.n	80191ce <_strtod_l+0x8be>
 801921c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801921e:	ea13 0f0a 	tst.w	r3, sl
 8019222:	e7e4      	b.n	80191ee <_strtod_l+0x8de>
 8019224:	f7ff fb58 	bl	80188d8 <sulp>
 8019228:	ee39 0b40 	vsub.f64	d0, d9, d0
 801922c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8019230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019234:	ec5b ab10 	vmov	sl, fp, d0
 8019238:	d1c9      	bne.n	80191ce <_strtod_l+0x8be>
 801923a:	e617      	b.n	8018e6c <_strtod_l+0x55c>
 801923c:	4629      	mov	r1, r5
 801923e:	4620      	mov	r0, r4
 8019240:	f002 fa88 	bl	801b754 <__ratio>
 8019244:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8019248:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801924c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019250:	d85d      	bhi.n	801930e <_strtod_l+0x9fe>
 8019252:	f1b8 0f00 	cmp.w	r8, #0
 8019256:	d164      	bne.n	8019322 <_strtod_l+0xa12>
 8019258:	f1ba 0f00 	cmp.w	sl, #0
 801925c:	d14b      	bne.n	80192f6 <_strtod_l+0x9e6>
 801925e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019262:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8019266:	2b00      	cmp	r3, #0
 8019268:	d160      	bne.n	801932c <_strtod_l+0xa1c>
 801926a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801926e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8019272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019276:	d401      	bmi.n	801927c <_strtod_l+0x96c>
 8019278:	ee20 8b08 	vmul.f64	d8, d0, d8
 801927c:	eeb1 ab48 	vneg.f64	d10, d8
 8019280:	486c      	ldr	r0, [pc, #432]	@ (8019434 <_strtod_l+0xb24>)
 8019282:	496e      	ldr	r1, [pc, #440]	@ (801943c <_strtod_l+0xb2c>)
 8019284:	ea09 0700 	and.w	r7, r9, r0
 8019288:	428f      	cmp	r7, r1
 801928a:	ec53 2b1a 	vmov	r2, r3, d10
 801928e:	d17d      	bne.n	801938c <_strtod_l+0xa7c>
 8019290:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8019294:	ec4b ab1c 	vmov	d12, sl, fp
 8019298:	eeb0 0b4c 	vmov.f64	d0, d12
 801929c:	f002 f992 	bl	801b5c4 <__ulp>
 80192a0:	4864      	ldr	r0, [pc, #400]	@ (8019434 <_strtod_l+0xb24>)
 80192a2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 80192a6:	ee1c 3a90 	vmov	r3, s25
 80192aa:	4a65      	ldr	r2, [pc, #404]	@ (8019440 <_strtod_l+0xb30>)
 80192ac:	ea03 0100 	and.w	r1, r3, r0
 80192b0:	4291      	cmp	r1, r2
 80192b2:	ec5b ab1c 	vmov	sl, fp, d12
 80192b6:	d93c      	bls.n	8019332 <_strtod_l+0xa22>
 80192b8:	ee19 2a90 	vmov	r2, s19
 80192bc:	4b5e      	ldr	r3, [pc, #376]	@ (8019438 <_strtod_l+0xb28>)
 80192be:	429a      	cmp	r2, r3
 80192c0:	d104      	bne.n	80192cc <_strtod_l+0x9bc>
 80192c2:	ee19 3a10 	vmov	r3, s18
 80192c6:	3301      	adds	r3, #1
 80192c8:	f43f ad3c 	beq.w	8018d44 <_strtod_l+0x434>
 80192cc:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8019438 <_strtod_l+0xb28>
 80192d0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80192d4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80192d6:	9805      	ldr	r0, [sp, #20]
 80192d8:	f001 fe48 	bl	801af6c <_Bfree>
 80192dc:	9805      	ldr	r0, [sp, #20]
 80192de:	4631      	mov	r1, r6
 80192e0:	f001 fe44 	bl	801af6c <_Bfree>
 80192e4:	9805      	ldr	r0, [sp, #20]
 80192e6:	4629      	mov	r1, r5
 80192e8:	f001 fe40 	bl	801af6c <_Bfree>
 80192ec:	9805      	ldr	r0, [sp, #20]
 80192ee:	4621      	mov	r1, r4
 80192f0:	f001 fe3c 	bl	801af6c <_Bfree>
 80192f4:	e627      	b.n	8018f46 <_strtod_l+0x636>
 80192f6:	f1ba 0f01 	cmp.w	sl, #1
 80192fa:	d103      	bne.n	8019304 <_strtod_l+0x9f4>
 80192fc:	f1bb 0f00 	cmp.w	fp, #0
 8019300:	f43f adb4 	beq.w	8018e6c <_strtod_l+0x55c>
 8019304:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8019308:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801930c:	e7b8      	b.n	8019280 <_strtod_l+0x970>
 801930e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8019312:	ee20 8b08 	vmul.f64	d8, d0, d8
 8019316:	f1b8 0f00 	cmp.w	r8, #0
 801931a:	d0af      	beq.n	801927c <_strtod_l+0x96c>
 801931c:	eeb0 ab48 	vmov.f64	d10, d8
 8019320:	e7ae      	b.n	8019280 <_strtod_l+0x970>
 8019322:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8019326:	eeb0 8b4a 	vmov.f64	d8, d10
 801932a:	e7a9      	b.n	8019280 <_strtod_l+0x970>
 801932c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8019330:	e7a6      	b.n	8019280 <_strtod_l+0x970>
 8019332:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8019336:	9b06      	ldr	r3, [sp, #24]
 8019338:	46d9      	mov	r9, fp
 801933a:	2b00      	cmp	r3, #0
 801933c:	d1ca      	bne.n	80192d4 <_strtod_l+0x9c4>
 801933e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019342:	0d1b      	lsrs	r3, r3, #20
 8019344:	051b      	lsls	r3, r3, #20
 8019346:	429f      	cmp	r7, r3
 8019348:	d1c4      	bne.n	80192d4 <_strtod_l+0x9c4>
 801934a:	ec51 0b18 	vmov	r0, r1, d8
 801934e:	f7e7 f9f3 	bl	8000738 <__aeabi_d2lz>
 8019352:	f7e7 f9c3 	bl	80006dc <__aeabi_l2d>
 8019356:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801935a:	ec41 0b17 	vmov	d7, r0, r1
 801935e:	ea49 090a 	orr.w	r9, r9, sl
 8019362:	ea59 0908 	orrs.w	r9, r9, r8
 8019366:	ee38 8b47 	vsub.f64	d8, d8, d7
 801936a:	d03c      	beq.n	80193e6 <_strtod_l+0xad6>
 801936c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8019418 <_strtod_l+0xb08>
 8019370:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8019374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019378:	f53f acef 	bmi.w	8018d5a <_strtod_l+0x44a>
 801937c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8019420 <_strtod_l+0xb10>
 8019380:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8019384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019388:	dda4      	ble.n	80192d4 <_strtod_l+0x9c4>
 801938a:	e4e6      	b.n	8018d5a <_strtod_l+0x44a>
 801938c:	9906      	ldr	r1, [sp, #24]
 801938e:	b1e1      	cbz	r1, 80193ca <_strtod_l+0xaba>
 8019390:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8019394:	d819      	bhi.n	80193ca <_strtod_l+0xaba>
 8019396:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801939a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801939e:	d811      	bhi.n	80193c4 <_strtod_l+0xab4>
 80193a0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80193a4:	ee18 3a10 	vmov	r3, s16
 80193a8:	2b01      	cmp	r3, #1
 80193aa:	bf38      	it	cc
 80193ac:	2301      	movcc	r3, #1
 80193ae:	ee08 3a10 	vmov	s16, r3
 80193b2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80193b6:	f1b8 0f00 	cmp.w	r8, #0
 80193ba:	d111      	bne.n	80193e0 <_strtod_l+0xad0>
 80193bc:	eeb1 7b48 	vneg.f64	d7, d8
 80193c0:	ec53 2b17 	vmov	r2, r3, d7
 80193c4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 80193c8:	1bcb      	subs	r3, r1, r7
 80193ca:	eeb0 0b49 	vmov.f64	d0, d9
 80193ce:	ec43 2b1a 	vmov	d10, r2, r3
 80193d2:	f002 f8f7 	bl	801b5c4 <__ulp>
 80193d6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 80193da:	ec5b ab19 	vmov	sl, fp, d9
 80193de:	e7aa      	b.n	8019336 <_strtod_l+0xa26>
 80193e0:	eeb0 7b48 	vmov.f64	d7, d8
 80193e4:	e7ec      	b.n	80193c0 <_strtod_l+0xab0>
 80193e6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8019428 <_strtod_l+0xb18>
 80193ea:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80193ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80193f2:	f57f af6f 	bpl.w	80192d4 <_strtod_l+0x9c4>
 80193f6:	e4b0      	b.n	8018d5a <_strtod_l+0x44a>
 80193f8:	2300      	movs	r3, #0
 80193fa:	9308      	str	r3, [sp, #32]
 80193fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80193fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8019400:	6013      	str	r3, [r2, #0]
 8019402:	f7ff bac4 	b.w	801898e <_strtod_l+0x7e>
 8019406:	2a65      	cmp	r2, #101	@ 0x65
 8019408:	f43f abbf 	beq.w	8018b8a <_strtod_l+0x27a>
 801940c:	2a45      	cmp	r2, #69	@ 0x45
 801940e:	f43f abbc 	beq.w	8018b8a <_strtod_l+0x27a>
 8019412:	2101      	movs	r1, #1
 8019414:	f7ff bbf4 	b.w	8018c00 <_strtod_l+0x2f0>
 8019418:	94a03595 	.word	0x94a03595
 801941c:	3fdfffff 	.word	0x3fdfffff
 8019420:	35afe535 	.word	0x35afe535
 8019424:	3fe00000 	.word	0x3fe00000
 8019428:	94a03595 	.word	0x94a03595
 801942c:	3fcfffff 	.word	0x3fcfffff
 8019430:	000fffff 	.word	0x000fffff
 8019434:	7ff00000 	.word	0x7ff00000
 8019438:	7fefffff 	.word	0x7fefffff
 801943c:	7fe00000 	.word	0x7fe00000
 8019440:	7c9fffff 	.word	0x7c9fffff

08019444 <_strtod_r>:
 8019444:	4b01      	ldr	r3, [pc, #4]	@ (801944c <_strtod_r+0x8>)
 8019446:	f7ff ba63 	b.w	8018910 <_strtod_l>
 801944a:	bf00      	nop
 801944c:	24000020 	.word	0x24000020

08019450 <_strtol_l.isra.0>:
 8019450:	2b24      	cmp	r3, #36	@ 0x24
 8019452:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019456:	4686      	mov	lr, r0
 8019458:	4690      	mov	r8, r2
 801945a:	d801      	bhi.n	8019460 <_strtol_l.isra.0+0x10>
 801945c:	2b01      	cmp	r3, #1
 801945e:	d106      	bne.n	801946e <_strtol_l.isra.0+0x1e>
 8019460:	f000 f918 	bl	8019694 <__errno>
 8019464:	2316      	movs	r3, #22
 8019466:	6003      	str	r3, [r0, #0]
 8019468:	2000      	movs	r0, #0
 801946a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801946e:	4834      	ldr	r0, [pc, #208]	@ (8019540 <_strtol_l.isra.0+0xf0>)
 8019470:	460d      	mov	r5, r1
 8019472:	462a      	mov	r2, r5
 8019474:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019478:	5d06      	ldrb	r6, [r0, r4]
 801947a:	f016 0608 	ands.w	r6, r6, #8
 801947e:	d1f8      	bne.n	8019472 <_strtol_l.isra.0+0x22>
 8019480:	2c2d      	cmp	r4, #45	@ 0x2d
 8019482:	d110      	bne.n	80194a6 <_strtol_l.isra.0+0x56>
 8019484:	782c      	ldrb	r4, [r5, #0]
 8019486:	2601      	movs	r6, #1
 8019488:	1c95      	adds	r5, r2, #2
 801948a:	f033 0210 	bics.w	r2, r3, #16
 801948e:	d115      	bne.n	80194bc <_strtol_l.isra.0+0x6c>
 8019490:	2c30      	cmp	r4, #48	@ 0x30
 8019492:	d10d      	bne.n	80194b0 <_strtol_l.isra.0+0x60>
 8019494:	782a      	ldrb	r2, [r5, #0]
 8019496:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801949a:	2a58      	cmp	r2, #88	@ 0x58
 801949c:	d108      	bne.n	80194b0 <_strtol_l.isra.0+0x60>
 801949e:	786c      	ldrb	r4, [r5, #1]
 80194a0:	3502      	adds	r5, #2
 80194a2:	2310      	movs	r3, #16
 80194a4:	e00a      	b.n	80194bc <_strtol_l.isra.0+0x6c>
 80194a6:	2c2b      	cmp	r4, #43	@ 0x2b
 80194a8:	bf04      	itt	eq
 80194aa:	782c      	ldrbeq	r4, [r5, #0]
 80194ac:	1c95      	addeq	r5, r2, #2
 80194ae:	e7ec      	b.n	801948a <_strtol_l.isra.0+0x3a>
 80194b0:	2b00      	cmp	r3, #0
 80194b2:	d1f6      	bne.n	80194a2 <_strtol_l.isra.0+0x52>
 80194b4:	2c30      	cmp	r4, #48	@ 0x30
 80194b6:	bf14      	ite	ne
 80194b8:	230a      	movne	r3, #10
 80194ba:	2308      	moveq	r3, #8
 80194bc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80194c0:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80194c4:	2200      	movs	r2, #0
 80194c6:	fbbc f9f3 	udiv	r9, ip, r3
 80194ca:	4610      	mov	r0, r2
 80194cc:	fb03 ca19 	mls	sl, r3, r9, ip
 80194d0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80194d4:	2f09      	cmp	r7, #9
 80194d6:	d80f      	bhi.n	80194f8 <_strtol_l.isra.0+0xa8>
 80194d8:	463c      	mov	r4, r7
 80194da:	42a3      	cmp	r3, r4
 80194dc:	dd1b      	ble.n	8019516 <_strtol_l.isra.0+0xc6>
 80194de:	1c57      	adds	r7, r2, #1
 80194e0:	d007      	beq.n	80194f2 <_strtol_l.isra.0+0xa2>
 80194e2:	4581      	cmp	r9, r0
 80194e4:	d314      	bcc.n	8019510 <_strtol_l.isra.0+0xc0>
 80194e6:	d101      	bne.n	80194ec <_strtol_l.isra.0+0x9c>
 80194e8:	45a2      	cmp	sl, r4
 80194ea:	db11      	blt.n	8019510 <_strtol_l.isra.0+0xc0>
 80194ec:	fb00 4003 	mla	r0, r0, r3, r4
 80194f0:	2201      	movs	r2, #1
 80194f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80194f6:	e7eb      	b.n	80194d0 <_strtol_l.isra.0+0x80>
 80194f8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80194fc:	2f19      	cmp	r7, #25
 80194fe:	d801      	bhi.n	8019504 <_strtol_l.isra.0+0xb4>
 8019500:	3c37      	subs	r4, #55	@ 0x37
 8019502:	e7ea      	b.n	80194da <_strtol_l.isra.0+0x8a>
 8019504:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8019508:	2f19      	cmp	r7, #25
 801950a:	d804      	bhi.n	8019516 <_strtol_l.isra.0+0xc6>
 801950c:	3c57      	subs	r4, #87	@ 0x57
 801950e:	e7e4      	b.n	80194da <_strtol_l.isra.0+0x8a>
 8019510:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019514:	e7ed      	b.n	80194f2 <_strtol_l.isra.0+0xa2>
 8019516:	1c53      	adds	r3, r2, #1
 8019518:	d108      	bne.n	801952c <_strtol_l.isra.0+0xdc>
 801951a:	2322      	movs	r3, #34	@ 0x22
 801951c:	f8ce 3000 	str.w	r3, [lr]
 8019520:	4660      	mov	r0, ip
 8019522:	f1b8 0f00 	cmp.w	r8, #0
 8019526:	d0a0      	beq.n	801946a <_strtol_l.isra.0+0x1a>
 8019528:	1e69      	subs	r1, r5, #1
 801952a:	e006      	b.n	801953a <_strtol_l.isra.0+0xea>
 801952c:	b106      	cbz	r6, 8019530 <_strtol_l.isra.0+0xe0>
 801952e:	4240      	negs	r0, r0
 8019530:	f1b8 0f00 	cmp.w	r8, #0
 8019534:	d099      	beq.n	801946a <_strtol_l.isra.0+0x1a>
 8019536:	2a00      	cmp	r2, #0
 8019538:	d1f6      	bne.n	8019528 <_strtol_l.isra.0+0xd8>
 801953a:	f8c8 1000 	str.w	r1, [r8]
 801953e:	e794      	b.n	801946a <_strtol_l.isra.0+0x1a>
 8019540:	0801d941 	.word	0x0801d941

08019544 <_strtol_r>:
 8019544:	f7ff bf84 	b.w	8019450 <_strtol_l.isra.0>

08019548 <_fwalk_sglue>:
 8019548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801954c:	4607      	mov	r7, r0
 801954e:	4688      	mov	r8, r1
 8019550:	4614      	mov	r4, r2
 8019552:	2600      	movs	r6, #0
 8019554:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019558:	f1b9 0901 	subs.w	r9, r9, #1
 801955c:	d505      	bpl.n	801956a <_fwalk_sglue+0x22>
 801955e:	6824      	ldr	r4, [r4, #0]
 8019560:	2c00      	cmp	r4, #0
 8019562:	d1f7      	bne.n	8019554 <_fwalk_sglue+0xc>
 8019564:	4630      	mov	r0, r6
 8019566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801956a:	89ab      	ldrh	r3, [r5, #12]
 801956c:	2b01      	cmp	r3, #1
 801956e:	d907      	bls.n	8019580 <_fwalk_sglue+0x38>
 8019570:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019574:	3301      	adds	r3, #1
 8019576:	d003      	beq.n	8019580 <_fwalk_sglue+0x38>
 8019578:	4629      	mov	r1, r5
 801957a:	4638      	mov	r0, r7
 801957c:	47c0      	blx	r8
 801957e:	4306      	orrs	r6, r0
 8019580:	3568      	adds	r5, #104	@ 0x68
 8019582:	e7e9      	b.n	8019558 <_fwalk_sglue+0x10>

08019584 <memmove>:
 8019584:	4288      	cmp	r0, r1
 8019586:	b510      	push	{r4, lr}
 8019588:	eb01 0402 	add.w	r4, r1, r2
 801958c:	d902      	bls.n	8019594 <memmove+0x10>
 801958e:	4284      	cmp	r4, r0
 8019590:	4623      	mov	r3, r4
 8019592:	d807      	bhi.n	80195a4 <memmove+0x20>
 8019594:	1e43      	subs	r3, r0, #1
 8019596:	42a1      	cmp	r1, r4
 8019598:	d008      	beq.n	80195ac <memmove+0x28>
 801959a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801959e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80195a2:	e7f8      	b.n	8019596 <memmove+0x12>
 80195a4:	4402      	add	r2, r0
 80195a6:	4601      	mov	r1, r0
 80195a8:	428a      	cmp	r2, r1
 80195aa:	d100      	bne.n	80195ae <memmove+0x2a>
 80195ac:	bd10      	pop	{r4, pc}
 80195ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80195b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80195b6:	e7f7      	b.n	80195a8 <memmove+0x24>

080195b8 <memset>:
 80195b8:	4402      	add	r2, r0
 80195ba:	4603      	mov	r3, r0
 80195bc:	4293      	cmp	r3, r2
 80195be:	d100      	bne.n	80195c2 <memset+0xa>
 80195c0:	4770      	bx	lr
 80195c2:	f803 1b01 	strb.w	r1, [r3], #1
 80195c6:	e7f9      	b.n	80195bc <memset+0x4>

080195c8 <strncmp>:
 80195c8:	b510      	push	{r4, lr}
 80195ca:	b16a      	cbz	r2, 80195e8 <strncmp+0x20>
 80195cc:	3901      	subs	r1, #1
 80195ce:	1884      	adds	r4, r0, r2
 80195d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80195d4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80195d8:	429a      	cmp	r2, r3
 80195da:	d103      	bne.n	80195e4 <strncmp+0x1c>
 80195dc:	42a0      	cmp	r0, r4
 80195de:	d001      	beq.n	80195e4 <strncmp+0x1c>
 80195e0:	2a00      	cmp	r2, #0
 80195e2:	d1f5      	bne.n	80195d0 <strncmp+0x8>
 80195e4:	1ad0      	subs	r0, r2, r3
 80195e6:	bd10      	pop	{r4, pc}
 80195e8:	4610      	mov	r0, r2
 80195ea:	e7fc      	b.n	80195e6 <strncmp+0x1e>

080195ec <_raise_r>:
 80195ec:	291f      	cmp	r1, #31
 80195ee:	b538      	push	{r3, r4, r5, lr}
 80195f0:	4605      	mov	r5, r0
 80195f2:	460c      	mov	r4, r1
 80195f4:	d904      	bls.n	8019600 <_raise_r+0x14>
 80195f6:	2316      	movs	r3, #22
 80195f8:	6003      	str	r3, [r0, #0]
 80195fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80195fe:	bd38      	pop	{r3, r4, r5, pc}
 8019600:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8019602:	b112      	cbz	r2, 801960a <_raise_r+0x1e>
 8019604:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019608:	b94b      	cbnz	r3, 801961e <_raise_r+0x32>
 801960a:	4628      	mov	r0, r5
 801960c:	f000 f830 	bl	8019670 <_getpid_r>
 8019610:	4622      	mov	r2, r4
 8019612:	4601      	mov	r1, r0
 8019614:	4628      	mov	r0, r5
 8019616:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801961a:	f000 b817 	b.w	801964c <_kill_r>
 801961e:	2b01      	cmp	r3, #1
 8019620:	d00a      	beq.n	8019638 <_raise_r+0x4c>
 8019622:	1c59      	adds	r1, r3, #1
 8019624:	d103      	bne.n	801962e <_raise_r+0x42>
 8019626:	2316      	movs	r3, #22
 8019628:	6003      	str	r3, [r0, #0]
 801962a:	2001      	movs	r0, #1
 801962c:	e7e7      	b.n	80195fe <_raise_r+0x12>
 801962e:	2100      	movs	r1, #0
 8019630:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8019634:	4620      	mov	r0, r4
 8019636:	4798      	blx	r3
 8019638:	2000      	movs	r0, #0
 801963a:	e7e0      	b.n	80195fe <_raise_r+0x12>

0801963c <raise>:
 801963c:	4b02      	ldr	r3, [pc, #8]	@ (8019648 <raise+0xc>)
 801963e:	4601      	mov	r1, r0
 8019640:	6818      	ldr	r0, [r3, #0]
 8019642:	f7ff bfd3 	b.w	80195ec <_raise_r>
 8019646:	bf00      	nop
 8019648:	2400018c 	.word	0x2400018c

0801964c <_kill_r>:
 801964c:	b538      	push	{r3, r4, r5, lr}
 801964e:	4d07      	ldr	r5, [pc, #28]	@ (801966c <_kill_r+0x20>)
 8019650:	2300      	movs	r3, #0
 8019652:	4604      	mov	r4, r0
 8019654:	4608      	mov	r0, r1
 8019656:	4611      	mov	r1, r2
 8019658:	602b      	str	r3, [r5, #0]
 801965a:	f7ed fc97 	bl	8006f8c <_kill>
 801965e:	1c43      	adds	r3, r0, #1
 8019660:	d102      	bne.n	8019668 <_kill_r+0x1c>
 8019662:	682b      	ldr	r3, [r5, #0]
 8019664:	b103      	cbz	r3, 8019668 <_kill_r+0x1c>
 8019666:	6023      	str	r3, [r4, #0]
 8019668:	bd38      	pop	{r3, r4, r5, pc}
 801966a:	bf00      	nop
 801966c:	24006518 	.word	0x24006518

08019670 <_getpid_r>:
 8019670:	f7ed bc84 	b.w	8006f7c <_getpid>

08019674 <_sbrk_r>:
 8019674:	b538      	push	{r3, r4, r5, lr}
 8019676:	4d06      	ldr	r5, [pc, #24]	@ (8019690 <_sbrk_r+0x1c>)
 8019678:	2300      	movs	r3, #0
 801967a:	4604      	mov	r4, r0
 801967c:	4608      	mov	r0, r1
 801967e:	602b      	str	r3, [r5, #0]
 8019680:	f7ed fd0c 	bl	800709c <_sbrk>
 8019684:	1c43      	adds	r3, r0, #1
 8019686:	d102      	bne.n	801968e <_sbrk_r+0x1a>
 8019688:	682b      	ldr	r3, [r5, #0]
 801968a:	b103      	cbz	r3, 801968e <_sbrk_r+0x1a>
 801968c:	6023      	str	r3, [r4, #0]
 801968e:	bd38      	pop	{r3, r4, r5, pc}
 8019690:	24006518 	.word	0x24006518

08019694 <__errno>:
 8019694:	4b01      	ldr	r3, [pc, #4]	@ (801969c <__errno+0x8>)
 8019696:	6818      	ldr	r0, [r3, #0]
 8019698:	4770      	bx	lr
 801969a:	bf00      	nop
 801969c:	2400018c 	.word	0x2400018c

080196a0 <__libc_init_array>:
 80196a0:	b570      	push	{r4, r5, r6, lr}
 80196a2:	4d0d      	ldr	r5, [pc, #52]	@ (80196d8 <__libc_init_array+0x38>)
 80196a4:	4c0d      	ldr	r4, [pc, #52]	@ (80196dc <__libc_init_array+0x3c>)
 80196a6:	1b64      	subs	r4, r4, r5
 80196a8:	10a4      	asrs	r4, r4, #2
 80196aa:	2600      	movs	r6, #0
 80196ac:	42a6      	cmp	r6, r4
 80196ae:	d109      	bne.n	80196c4 <__libc_init_array+0x24>
 80196b0:	4d0b      	ldr	r5, [pc, #44]	@ (80196e0 <__libc_init_array+0x40>)
 80196b2:	4c0c      	ldr	r4, [pc, #48]	@ (80196e4 <__libc_init_array+0x44>)
 80196b4:	f002 fc2c 	bl	801bf10 <_init>
 80196b8:	1b64      	subs	r4, r4, r5
 80196ba:	10a4      	asrs	r4, r4, #2
 80196bc:	2600      	movs	r6, #0
 80196be:	42a6      	cmp	r6, r4
 80196c0:	d105      	bne.n	80196ce <__libc_init_array+0x2e>
 80196c2:	bd70      	pop	{r4, r5, r6, pc}
 80196c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80196c8:	4798      	blx	r3
 80196ca:	3601      	adds	r6, #1
 80196cc:	e7ee      	b.n	80196ac <__libc_init_array+0xc>
 80196ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80196d2:	4798      	blx	r3
 80196d4:	3601      	adds	r6, #1
 80196d6:	e7f2      	b.n	80196be <__libc_init_array+0x1e>
 80196d8:	0801db48 	.word	0x0801db48
 80196dc:	0801db48 	.word	0x0801db48
 80196e0:	0801db48 	.word	0x0801db48
 80196e4:	0801db54 	.word	0x0801db54

080196e8 <__retarget_lock_init_recursive>:
 80196e8:	4770      	bx	lr

080196ea <__retarget_lock_acquire_recursive>:
 80196ea:	4770      	bx	lr

080196ec <__retarget_lock_release_recursive>:
 80196ec:	4770      	bx	lr
	...

080196f0 <_localeconv_r>:
 80196f0:	4800      	ldr	r0, [pc, #0]	@ (80196f4 <_localeconv_r+0x4>)
 80196f2:	4770      	bx	lr
 80196f4:	24000110 	.word	0x24000110

080196f8 <_reclaim_reent>:
 80196f8:	4b2d      	ldr	r3, [pc, #180]	@ (80197b0 <_reclaim_reent+0xb8>)
 80196fa:	681b      	ldr	r3, [r3, #0]
 80196fc:	4283      	cmp	r3, r0
 80196fe:	b570      	push	{r4, r5, r6, lr}
 8019700:	4604      	mov	r4, r0
 8019702:	d053      	beq.n	80197ac <_reclaim_reent+0xb4>
 8019704:	69c3      	ldr	r3, [r0, #28]
 8019706:	b31b      	cbz	r3, 8019750 <_reclaim_reent+0x58>
 8019708:	68db      	ldr	r3, [r3, #12]
 801970a:	b163      	cbz	r3, 8019726 <_reclaim_reent+0x2e>
 801970c:	2500      	movs	r5, #0
 801970e:	69e3      	ldr	r3, [r4, #28]
 8019710:	68db      	ldr	r3, [r3, #12]
 8019712:	5959      	ldr	r1, [r3, r5]
 8019714:	b9b1      	cbnz	r1, 8019744 <_reclaim_reent+0x4c>
 8019716:	3504      	adds	r5, #4
 8019718:	2d80      	cmp	r5, #128	@ 0x80
 801971a:	d1f8      	bne.n	801970e <_reclaim_reent+0x16>
 801971c:	69e3      	ldr	r3, [r4, #28]
 801971e:	4620      	mov	r0, r4
 8019720:	68d9      	ldr	r1, [r3, #12]
 8019722:	f000 fe4b 	bl	801a3bc <_free_r>
 8019726:	69e3      	ldr	r3, [r4, #28]
 8019728:	6819      	ldr	r1, [r3, #0]
 801972a:	b111      	cbz	r1, 8019732 <_reclaim_reent+0x3a>
 801972c:	4620      	mov	r0, r4
 801972e:	f000 fe45 	bl	801a3bc <_free_r>
 8019732:	69e3      	ldr	r3, [r4, #28]
 8019734:	689d      	ldr	r5, [r3, #8]
 8019736:	b15d      	cbz	r5, 8019750 <_reclaim_reent+0x58>
 8019738:	4629      	mov	r1, r5
 801973a:	4620      	mov	r0, r4
 801973c:	682d      	ldr	r5, [r5, #0]
 801973e:	f000 fe3d 	bl	801a3bc <_free_r>
 8019742:	e7f8      	b.n	8019736 <_reclaim_reent+0x3e>
 8019744:	680e      	ldr	r6, [r1, #0]
 8019746:	4620      	mov	r0, r4
 8019748:	f000 fe38 	bl	801a3bc <_free_r>
 801974c:	4631      	mov	r1, r6
 801974e:	e7e1      	b.n	8019714 <_reclaim_reent+0x1c>
 8019750:	6961      	ldr	r1, [r4, #20]
 8019752:	b111      	cbz	r1, 801975a <_reclaim_reent+0x62>
 8019754:	4620      	mov	r0, r4
 8019756:	f000 fe31 	bl	801a3bc <_free_r>
 801975a:	69e1      	ldr	r1, [r4, #28]
 801975c:	b111      	cbz	r1, 8019764 <_reclaim_reent+0x6c>
 801975e:	4620      	mov	r0, r4
 8019760:	f000 fe2c 	bl	801a3bc <_free_r>
 8019764:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8019766:	b111      	cbz	r1, 801976e <_reclaim_reent+0x76>
 8019768:	4620      	mov	r0, r4
 801976a:	f000 fe27 	bl	801a3bc <_free_r>
 801976e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019770:	b111      	cbz	r1, 8019778 <_reclaim_reent+0x80>
 8019772:	4620      	mov	r0, r4
 8019774:	f000 fe22 	bl	801a3bc <_free_r>
 8019778:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801977a:	b111      	cbz	r1, 8019782 <_reclaim_reent+0x8a>
 801977c:	4620      	mov	r0, r4
 801977e:	f000 fe1d 	bl	801a3bc <_free_r>
 8019782:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8019784:	b111      	cbz	r1, 801978c <_reclaim_reent+0x94>
 8019786:	4620      	mov	r0, r4
 8019788:	f000 fe18 	bl	801a3bc <_free_r>
 801978c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801978e:	b111      	cbz	r1, 8019796 <_reclaim_reent+0x9e>
 8019790:	4620      	mov	r0, r4
 8019792:	f000 fe13 	bl	801a3bc <_free_r>
 8019796:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8019798:	b111      	cbz	r1, 80197a0 <_reclaim_reent+0xa8>
 801979a:	4620      	mov	r0, r4
 801979c:	f000 fe0e 	bl	801a3bc <_free_r>
 80197a0:	6a23      	ldr	r3, [r4, #32]
 80197a2:	b11b      	cbz	r3, 80197ac <_reclaim_reent+0xb4>
 80197a4:	4620      	mov	r0, r4
 80197a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80197aa:	4718      	bx	r3
 80197ac:	bd70      	pop	{r4, r5, r6, pc}
 80197ae:	bf00      	nop
 80197b0:	2400018c 	.word	0x2400018c

080197b4 <memcpy>:
 80197b4:	440a      	add	r2, r1
 80197b6:	4291      	cmp	r1, r2
 80197b8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80197bc:	d100      	bne.n	80197c0 <memcpy+0xc>
 80197be:	4770      	bx	lr
 80197c0:	b510      	push	{r4, lr}
 80197c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80197c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80197ca:	4291      	cmp	r1, r2
 80197cc:	d1f9      	bne.n	80197c2 <memcpy+0xe>
 80197ce:	bd10      	pop	{r4, pc}

080197d0 <nan>:
 80197d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80197d8 <nan+0x8>
 80197d4:	4770      	bx	lr
 80197d6:	bf00      	nop
 80197d8:	00000000 	.word	0x00000000
 80197dc:	7ff80000 	.word	0x7ff80000

080197e0 <nanf>:
 80197e0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80197e8 <nanf+0x8>
 80197e4:	4770      	bx	lr
 80197e6:	bf00      	nop
 80197e8:	7fc00000 	.word	0x7fc00000

080197ec <quorem>:
 80197ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80197f0:	6903      	ldr	r3, [r0, #16]
 80197f2:	690c      	ldr	r4, [r1, #16]
 80197f4:	42a3      	cmp	r3, r4
 80197f6:	4607      	mov	r7, r0
 80197f8:	db7e      	blt.n	80198f8 <quorem+0x10c>
 80197fa:	3c01      	subs	r4, #1
 80197fc:	f101 0814 	add.w	r8, r1, #20
 8019800:	00a3      	lsls	r3, r4, #2
 8019802:	f100 0514 	add.w	r5, r0, #20
 8019806:	9300      	str	r3, [sp, #0]
 8019808:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801980c:	9301      	str	r3, [sp, #4]
 801980e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019812:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019816:	3301      	adds	r3, #1
 8019818:	429a      	cmp	r2, r3
 801981a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801981e:	fbb2 f6f3 	udiv	r6, r2, r3
 8019822:	d32e      	bcc.n	8019882 <quorem+0x96>
 8019824:	f04f 0a00 	mov.w	sl, #0
 8019828:	46c4      	mov	ip, r8
 801982a:	46ae      	mov	lr, r5
 801982c:	46d3      	mov	fp, sl
 801982e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8019832:	b298      	uxth	r0, r3
 8019834:	fb06 a000 	mla	r0, r6, r0, sl
 8019838:	0c02      	lsrs	r2, r0, #16
 801983a:	0c1b      	lsrs	r3, r3, #16
 801983c:	fb06 2303 	mla	r3, r6, r3, r2
 8019840:	f8de 2000 	ldr.w	r2, [lr]
 8019844:	b280      	uxth	r0, r0
 8019846:	b292      	uxth	r2, r2
 8019848:	1a12      	subs	r2, r2, r0
 801984a:	445a      	add	r2, fp
 801984c:	f8de 0000 	ldr.w	r0, [lr]
 8019850:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019854:	b29b      	uxth	r3, r3
 8019856:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801985a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801985e:	b292      	uxth	r2, r2
 8019860:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8019864:	45e1      	cmp	r9, ip
 8019866:	f84e 2b04 	str.w	r2, [lr], #4
 801986a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801986e:	d2de      	bcs.n	801982e <quorem+0x42>
 8019870:	9b00      	ldr	r3, [sp, #0]
 8019872:	58eb      	ldr	r3, [r5, r3]
 8019874:	b92b      	cbnz	r3, 8019882 <quorem+0x96>
 8019876:	9b01      	ldr	r3, [sp, #4]
 8019878:	3b04      	subs	r3, #4
 801987a:	429d      	cmp	r5, r3
 801987c:	461a      	mov	r2, r3
 801987e:	d32f      	bcc.n	80198e0 <quorem+0xf4>
 8019880:	613c      	str	r4, [r7, #16]
 8019882:	4638      	mov	r0, r7
 8019884:	f001 fdee 	bl	801b464 <__mcmp>
 8019888:	2800      	cmp	r0, #0
 801988a:	db25      	blt.n	80198d8 <quorem+0xec>
 801988c:	4629      	mov	r1, r5
 801988e:	2000      	movs	r0, #0
 8019890:	f858 2b04 	ldr.w	r2, [r8], #4
 8019894:	f8d1 c000 	ldr.w	ip, [r1]
 8019898:	fa1f fe82 	uxth.w	lr, r2
 801989c:	fa1f f38c 	uxth.w	r3, ip
 80198a0:	eba3 030e 	sub.w	r3, r3, lr
 80198a4:	4403      	add	r3, r0
 80198a6:	0c12      	lsrs	r2, r2, #16
 80198a8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80198ac:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80198b0:	b29b      	uxth	r3, r3
 80198b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80198b6:	45c1      	cmp	r9, r8
 80198b8:	f841 3b04 	str.w	r3, [r1], #4
 80198bc:	ea4f 4022 	mov.w	r0, r2, asr #16
 80198c0:	d2e6      	bcs.n	8019890 <quorem+0xa4>
 80198c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80198c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80198ca:	b922      	cbnz	r2, 80198d6 <quorem+0xea>
 80198cc:	3b04      	subs	r3, #4
 80198ce:	429d      	cmp	r5, r3
 80198d0:	461a      	mov	r2, r3
 80198d2:	d30b      	bcc.n	80198ec <quorem+0x100>
 80198d4:	613c      	str	r4, [r7, #16]
 80198d6:	3601      	adds	r6, #1
 80198d8:	4630      	mov	r0, r6
 80198da:	b003      	add	sp, #12
 80198dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80198e0:	6812      	ldr	r2, [r2, #0]
 80198e2:	3b04      	subs	r3, #4
 80198e4:	2a00      	cmp	r2, #0
 80198e6:	d1cb      	bne.n	8019880 <quorem+0x94>
 80198e8:	3c01      	subs	r4, #1
 80198ea:	e7c6      	b.n	801987a <quorem+0x8e>
 80198ec:	6812      	ldr	r2, [r2, #0]
 80198ee:	3b04      	subs	r3, #4
 80198f0:	2a00      	cmp	r2, #0
 80198f2:	d1ef      	bne.n	80198d4 <quorem+0xe8>
 80198f4:	3c01      	subs	r4, #1
 80198f6:	e7ea      	b.n	80198ce <quorem+0xe2>
 80198f8:	2000      	movs	r0, #0
 80198fa:	e7ee      	b.n	80198da <quorem+0xee>
 80198fc:	0000      	movs	r0, r0
	...

08019900 <_dtoa_r>:
 8019900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019904:	ed2d 8b02 	vpush	{d8}
 8019908:	69c7      	ldr	r7, [r0, #28]
 801990a:	b091      	sub	sp, #68	@ 0x44
 801990c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8019910:	ec55 4b10 	vmov	r4, r5, d0
 8019914:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8019916:	9107      	str	r1, [sp, #28]
 8019918:	4681      	mov	r9, r0
 801991a:	9209      	str	r2, [sp, #36]	@ 0x24
 801991c:	930d      	str	r3, [sp, #52]	@ 0x34
 801991e:	b97f      	cbnz	r7, 8019940 <_dtoa_r+0x40>
 8019920:	2010      	movs	r0, #16
 8019922:	f7fe fac3 	bl	8017eac <malloc>
 8019926:	4602      	mov	r2, r0
 8019928:	f8c9 001c 	str.w	r0, [r9, #28]
 801992c:	b920      	cbnz	r0, 8019938 <_dtoa_r+0x38>
 801992e:	4ba0      	ldr	r3, [pc, #640]	@ (8019bb0 <_dtoa_r+0x2b0>)
 8019930:	21ef      	movs	r1, #239	@ 0xef
 8019932:	48a0      	ldr	r0, [pc, #640]	@ (8019bb4 <_dtoa_r+0x2b4>)
 8019934:	f002 f846 	bl	801b9c4 <__assert_func>
 8019938:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801993c:	6007      	str	r7, [r0, #0]
 801993e:	60c7      	str	r7, [r0, #12]
 8019940:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019944:	6819      	ldr	r1, [r3, #0]
 8019946:	b159      	cbz	r1, 8019960 <_dtoa_r+0x60>
 8019948:	685a      	ldr	r2, [r3, #4]
 801994a:	604a      	str	r2, [r1, #4]
 801994c:	2301      	movs	r3, #1
 801994e:	4093      	lsls	r3, r2
 8019950:	608b      	str	r3, [r1, #8]
 8019952:	4648      	mov	r0, r9
 8019954:	f001 fb0a 	bl	801af6c <_Bfree>
 8019958:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801995c:	2200      	movs	r2, #0
 801995e:	601a      	str	r2, [r3, #0]
 8019960:	1e2b      	subs	r3, r5, #0
 8019962:	bfbb      	ittet	lt
 8019964:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8019968:	9303      	strlt	r3, [sp, #12]
 801996a:	2300      	movge	r3, #0
 801996c:	2201      	movlt	r2, #1
 801996e:	bfac      	ite	ge
 8019970:	6033      	strge	r3, [r6, #0]
 8019972:	6032      	strlt	r2, [r6, #0]
 8019974:	4b90      	ldr	r3, [pc, #576]	@ (8019bb8 <_dtoa_r+0x2b8>)
 8019976:	9e03      	ldr	r6, [sp, #12]
 8019978:	43b3      	bics	r3, r6
 801997a:	d110      	bne.n	801999e <_dtoa_r+0x9e>
 801997c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801997e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8019982:	6013      	str	r3, [r2, #0]
 8019984:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8019988:	4323      	orrs	r3, r4
 801998a:	f000 84e6 	beq.w	801a35a <_dtoa_r+0xa5a>
 801998e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019990:	4f8a      	ldr	r7, [pc, #552]	@ (8019bbc <_dtoa_r+0x2bc>)
 8019992:	2b00      	cmp	r3, #0
 8019994:	f000 84e8 	beq.w	801a368 <_dtoa_r+0xa68>
 8019998:	1cfb      	adds	r3, r7, #3
 801999a:	f000 bce3 	b.w	801a364 <_dtoa_r+0xa64>
 801999e:	ed9d 8b02 	vldr	d8, [sp, #8]
 80199a2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80199a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199aa:	d10a      	bne.n	80199c2 <_dtoa_r+0xc2>
 80199ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80199ae:	2301      	movs	r3, #1
 80199b0:	6013      	str	r3, [r2, #0]
 80199b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80199b4:	b113      	cbz	r3, 80199bc <_dtoa_r+0xbc>
 80199b6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80199b8:	4b81      	ldr	r3, [pc, #516]	@ (8019bc0 <_dtoa_r+0x2c0>)
 80199ba:	6013      	str	r3, [r2, #0]
 80199bc:	4f81      	ldr	r7, [pc, #516]	@ (8019bc4 <_dtoa_r+0x2c4>)
 80199be:	f000 bcd3 	b.w	801a368 <_dtoa_r+0xa68>
 80199c2:	aa0e      	add	r2, sp, #56	@ 0x38
 80199c4:	a90f      	add	r1, sp, #60	@ 0x3c
 80199c6:	4648      	mov	r0, r9
 80199c8:	eeb0 0b48 	vmov.f64	d0, d8
 80199cc:	f001 fe6a 	bl	801b6a4 <__d2b>
 80199d0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80199d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80199d6:	9001      	str	r0, [sp, #4]
 80199d8:	2b00      	cmp	r3, #0
 80199da:	d045      	beq.n	8019a68 <_dtoa_r+0x168>
 80199dc:	eeb0 7b48 	vmov.f64	d7, d8
 80199e0:	ee18 1a90 	vmov	r1, s17
 80199e4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80199e8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80199ec:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80199f0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80199f4:	2500      	movs	r5, #0
 80199f6:	ee07 1a90 	vmov	s15, r1
 80199fa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80199fe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8019b98 <_dtoa_r+0x298>
 8019a02:	ee37 7b46 	vsub.f64	d7, d7, d6
 8019a06:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8019ba0 <_dtoa_r+0x2a0>
 8019a0a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8019a0e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8019ba8 <_dtoa_r+0x2a8>
 8019a12:	ee07 3a90 	vmov	s15, r3
 8019a16:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8019a1a:	eeb0 7b46 	vmov.f64	d7, d6
 8019a1e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8019a22:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8019a26:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8019a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a2e:	ee16 8a90 	vmov	r8, s13
 8019a32:	d508      	bpl.n	8019a46 <_dtoa_r+0x146>
 8019a34:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8019a38:	eeb4 6b47 	vcmp.f64	d6, d7
 8019a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a40:	bf18      	it	ne
 8019a42:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8019a46:	f1b8 0f16 	cmp.w	r8, #22
 8019a4a:	d82b      	bhi.n	8019aa4 <_dtoa_r+0x1a4>
 8019a4c:	495e      	ldr	r1, [pc, #376]	@ (8019bc8 <_dtoa_r+0x2c8>)
 8019a4e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8019a52:	ed91 7b00 	vldr	d7, [r1]
 8019a56:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8019a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a5e:	d501      	bpl.n	8019a64 <_dtoa_r+0x164>
 8019a60:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8019a64:	2100      	movs	r1, #0
 8019a66:	e01e      	b.n	8019aa6 <_dtoa_r+0x1a6>
 8019a68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019a6a:	4413      	add	r3, r2
 8019a6c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8019a70:	2920      	cmp	r1, #32
 8019a72:	bfc1      	itttt	gt
 8019a74:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8019a78:	408e      	lslgt	r6, r1
 8019a7a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8019a7e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8019a82:	bfd6      	itet	le
 8019a84:	f1c1 0120 	rsble	r1, r1, #32
 8019a88:	4331      	orrgt	r1, r6
 8019a8a:	fa04 f101 	lslle.w	r1, r4, r1
 8019a8e:	ee07 1a90 	vmov	s15, r1
 8019a92:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8019a96:	3b01      	subs	r3, #1
 8019a98:	ee17 1a90 	vmov	r1, s15
 8019a9c:	2501      	movs	r5, #1
 8019a9e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8019aa2:	e7a8      	b.n	80199f6 <_dtoa_r+0xf6>
 8019aa4:	2101      	movs	r1, #1
 8019aa6:	1ad2      	subs	r2, r2, r3
 8019aa8:	1e53      	subs	r3, r2, #1
 8019aaa:	9306      	str	r3, [sp, #24]
 8019aac:	bf45      	ittet	mi
 8019aae:	f1c2 0301 	rsbmi	r3, r2, #1
 8019ab2:	9304      	strmi	r3, [sp, #16]
 8019ab4:	2300      	movpl	r3, #0
 8019ab6:	2300      	movmi	r3, #0
 8019ab8:	bf4c      	ite	mi
 8019aba:	9306      	strmi	r3, [sp, #24]
 8019abc:	9304      	strpl	r3, [sp, #16]
 8019abe:	f1b8 0f00 	cmp.w	r8, #0
 8019ac2:	910c      	str	r1, [sp, #48]	@ 0x30
 8019ac4:	db18      	blt.n	8019af8 <_dtoa_r+0x1f8>
 8019ac6:	9b06      	ldr	r3, [sp, #24]
 8019ac8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8019acc:	4443      	add	r3, r8
 8019ace:	9306      	str	r3, [sp, #24]
 8019ad0:	2300      	movs	r3, #0
 8019ad2:	9a07      	ldr	r2, [sp, #28]
 8019ad4:	2a09      	cmp	r2, #9
 8019ad6:	d845      	bhi.n	8019b64 <_dtoa_r+0x264>
 8019ad8:	2a05      	cmp	r2, #5
 8019ada:	bfc4      	itt	gt
 8019adc:	3a04      	subgt	r2, #4
 8019ade:	9207      	strgt	r2, [sp, #28]
 8019ae0:	9a07      	ldr	r2, [sp, #28]
 8019ae2:	f1a2 0202 	sub.w	r2, r2, #2
 8019ae6:	bfcc      	ite	gt
 8019ae8:	2400      	movgt	r4, #0
 8019aea:	2401      	movle	r4, #1
 8019aec:	2a03      	cmp	r2, #3
 8019aee:	d844      	bhi.n	8019b7a <_dtoa_r+0x27a>
 8019af0:	e8df f002 	tbb	[pc, r2]
 8019af4:	0b173634 	.word	0x0b173634
 8019af8:	9b04      	ldr	r3, [sp, #16]
 8019afa:	2200      	movs	r2, #0
 8019afc:	eba3 0308 	sub.w	r3, r3, r8
 8019b00:	9304      	str	r3, [sp, #16]
 8019b02:	920a      	str	r2, [sp, #40]	@ 0x28
 8019b04:	f1c8 0300 	rsb	r3, r8, #0
 8019b08:	e7e3      	b.n	8019ad2 <_dtoa_r+0x1d2>
 8019b0a:	2201      	movs	r2, #1
 8019b0c:	9208      	str	r2, [sp, #32]
 8019b0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019b10:	eb08 0b02 	add.w	fp, r8, r2
 8019b14:	f10b 0a01 	add.w	sl, fp, #1
 8019b18:	4652      	mov	r2, sl
 8019b1a:	2a01      	cmp	r2, #1
 8019b1c:	bfb8      	it	lt
 8019b1e:	2201      	movlt	r2, #1
 8019b20:	e006      	b.n	8019b30 <_dtoa_r+0x230>
 8019b22:	2201      	movs	r2, #1
 8019b24:	9208      	str	r2, [sp, #32]
 8019b26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019b28:	2a00      	cmp	r2, #0
 8019b2a:	dd29      	ble.n	8019b80 <_dtoa_r+0x280>
 8019b2c:	4693      	mov	fp, r2
 8019b2e:	4692      	mov	sl, r2
 8019b30:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8019b34:	2100      	movs	r1, #0
 8019b36:	2004      	movs	r0, #4
 8019b38:	f100 0614 	add.w	r6, r0, #20
 8019b3c:	4296      	cmp	r6, r2
 8019b3e:	d926      	bls.n	8019b8e <_dtoa_r+0x28e>
 8019b40:	6079      	str	r1, [r7, #4]
 8019b42:	4648      	mov	r0, r9
 8019b44:	9305      	str	r3, [sp, #20]
 8019b46:	f001 f9d1 	bl	801aeec <_Balloc>
 8019b4a:	9b05      	ldr	r3, [sp, #20]
 8019b4c:	4607      	mov	r7, r0
 8019b4e:	2800      	cmp	r0, #0
 8019b50:	d13e      	bne.n	8019bd0 <_dtoa_r+0x2d0>
 8019b52:	4b1e      	ldr	r3, [pc, #120]	@ (8019bcc <_dtoa_r+0x2cc>)
 8019b54:	4602      	mov	r2, r0
 8019b56:	f240 11af 	movw	r1, #431	@ 0x1af
 8019b5a:	e6ea      	b.n	8019932 <_dtoa_r+0x32>
 8019b5c:	2200      	movs	r2, #0
 8019b5e:	e7e1      	b.n	8019b24 <_dtoa_r+0x224>
 8019b60:	2200      	movs	r2, #0
 8019b62:	e7d3      	b.n	8019b0c <_dtoa_r+0x20c>
 8019b64:	2401      	movs	r4, #1
 8019b66:	2200      	movs	r2, #0
 8019b68:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8019b6c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8019b70:	2100      	movs	r1, #0
 8019b72:	46da      	mov	sl, fp
 8019b74:	2212      	movs	r2, #18
 8019b76:	9109      	str	r1, [sp, #36]	@ 0x24
 8019b78:	e7da      	b.n	8019b30 <_dtoa_r+0x230>
 8019b7a:	2201      	movs	r2, #1
 8019b7c:	9208      	str	r2, [sp, #32]
 8019b7e:	e7f5      	b.n	8019b6c <_dtoa_r+0x26c>
 8019b80:	f04f 0b01 	mov.w	fp, #1
 8019b84:	46da      	mov	sl, fp
 8019b86:	465a      	mov	r2, fp
 8019b88:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8019b8c:	e7d0      	b.n	8019b30 <_dtoa_r+0x230>
 8019b8e:	3101      	adds	r1, #1
 8019b90:	0040      	lsls	r0, r0, #1
 8019b92:	e7d1      	b.n	8019b38 <_dtoa_r+0x238>
 8019b94:	f3af 8000 	nop.w
 8019b98:	636f4361 	.word	0x636f4361
 8019b9c:	3fd287a7 	.word	0x3fd287a7
 8019ba0:	8b60c8b3 	.word	0x8b60c8b3
 8019ba4:	3fc68a28 	.word	0x3fc68a28
 8019ba8:	509f79fb 	.word	0x509f79fb
 8019bac:	3fd34413 	.word	0x3fd34413
 8019bb0:	0801d766 	.word	0x0801d766
 8019bb4:	0801d77d 	.word	0x0801d77d
 8019bb8:	7ff00000 	.word	0x7ff00000
 8019bbc:	0801d762 	.word	0x0801d762
 8019bc0:	0801d727 	.word	0x0801d727
 8019bc4:	0801d726 	.word	0x0801d726
 8019bc8:	0801da78 	.word	0x0801da78
 8019bcc:	0801d7d5 	.word	0x0801d7d5
 8019bd0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8019bd4:	f1ba 0f0e 	cmp.w	sl, #14
 8019bd8:	6010      	str	r0, [r2, #0]
 8019bda:	d86e      	bhi.n	8019cba <_dtoa_r+0x3ba>
 8019bdc:	2c00      	cmp	r4, #0
 8019bde:	d06c      	beq.n	8019cba <_dtoa_r+0x3ba>
 8019be0:	f1b8 0f00 	cmp.w	r8, #0
 8019be4:	f340 80b4 	ble.w	8019d50 <_dtoa_r+0x450>
 8019be8:	4ac8      	ldr	r2, [pc, #800]	@ (8019f0c <_dtoa_r+0x60c>)
 8019bea:	f008 010f 	and.w	r1, r8, #15
 8019bee:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8019bf2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8019bf6:	ed92 7b00 	vldr	d7, [r2]
 8019bfa:	ea4f 1128 	mov.w	r1, r8, asr #4
 8019bfe:	f000 809b 	beq.w	8019d38 <_dtoa_r+0x438>
 8019c02:	4ac3      	ldr	r2, [pc, #780]	@ (8019f10 <_dtoa_r+0x610>)
 8019c04:	ed92 6b08 	vldr	d6, [r2, #32]
 8019c08:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8019c0c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8019c10:	f001 010f 	and.w	r1, r1, #15
 8019c14:	2203      	movs	r2, #3
 8019c16:	48be      	ldr	r0, [pc, #760]	@ (8019f10 <_dtoa_r+0x610>)
 8019c18:	2900      	cmp	r1, #0
 8019c1a:	f040 808f 	bne.w	8019d3c <_dtoa_r+0x43c>
 8019c1e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8019c22:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8019c26:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019c2a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8019c2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019c30:	2900      	cmp	r1, #0
 8019c32:	f000 80b3 	beq.w	8019d9c <_dtoa_r+0x49c>
 8019c36:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8019c3a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8019c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c42:	f140 80ab 	bpl.w	8019d9c <_dtoa_r+0x49c>
 8019c46:	f1ba 0f00 	cmp.w	sl, #0
 8019c4a:	f000 80a7 	beq.w	8019d9c <_dtoa_r+0x49c>
 8019c4e:	f1bb 0f00 	cmp.w	fp, #0
 8019c52:	dd30      	ble.n	8019cb6 <_dtoa_r+0x3b6>
 8019c54:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8019c58:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019c5c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019c60:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8019c64:	9105      	str	r1, [sp, #20]
 8019c66:	3201      	adds	r2, #1
 8019c68:	465c      	mov	r4, fp
 8019c6a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8019c6e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8019c72:	ee07 2a90 	vmov	s15, r2
 8019c76:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8019c7a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8019c7e:	ee15 2a90 	vmov	r2, s11
 8019c82:	ec51 0b15 	vmov	r0, r1, d5
 8019c86:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8019c8a:	2c00      	cmp	r4, #0
 8019c8c:	f040 808a 	bne.w	8019da4 <_dtoa_r+0x4a4>
 8019c90:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8019c94:	ee36 6b47 	vsub.f64	d6, d6, d7
 8019c98:	ec41 0b17 	vmov	d7, r0, r1
 8019c9c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ca4:	f300 826a 	bgt.w	801a17c <_dtoa_r+0x87c>
 8019ca8:	eeb1 7b47 	vneg.f64	d7, d7
 8019cac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019cb4:	d423      	bmi.n	8019cfe <_dtoa_r+0x3fe>
 8019cb6:	ed8d 8b02 	vstr	d8, [sp, #8]
 8019cba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8019cbc:	2a00      	cmp	r2, #0
 8019cbe:	f2c0 8129 	blt.w	8019f14 <_dtoa_r+0x614>
 8019cc2:	f1b8 0f0e 	cmp.w	r8, #14
 8019cc6:	f300 8125 	bgt.w	8019f14 <_dtoa_r+0x614>
 8019cca:	4b90      	ldr	r3, [pc, #576]	@ (8019f0c <_dtoa_r+0x60c>)
 8019ccc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8019cd0:	ed93 6b00 	vldr	d6, [r3]
 8019cd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019cd6:	2b00      	cmp	r3, #0
 8019cd8:	f280 80c8 	bge.w	8019e6c <_dtoa_r+0x56c>
 8019cdc:	f1ba 0f00 	cmp.w	sl, #0
 8019ce0:	f300 80c4 	bgt.w	8019e6c <_dtoa_r+0x56c>
 8019ce4:	d10b      	bne.n	8019cfe <_dtoa_r+0x3fe>
 8019ce6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8019cea:	ee26 6b07 	vmul.f64	d6, d6, d7
 8019cee:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019cf2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019cfa:	f2c0 823c 	blt.w	801a176 <_dtoa_r+0x876>
 8019cfe:	2400      	movs	r4, #0
 8019d00:	4625      	mov	r5, r4
 8019d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d04:	43db      	mvns	r3, r3
 8019d06:	9305      	str	r3, [sp, #20]
 8019d08:	463e      	mov	r6, r7
 8019d0a:	f04f 0800 	mov.w	r8, #0
 8019d0e:	4621      	mov	r1, r4
 8019d10:	4648      	mov	r0, r9
 8019d12:	f001 f92b 	bl	801af6c <_Bfree>
 8019d16:	2d00      	cmp	r5, #0
 8019d18:	f000 80a2 	beq.w	8019e60 <_dtoa_r+0x560>
 8019d1c:	f1b8 0f00 	cmp.w	r8, #0
 8019d20:	d005      	beq.n	8019d2e <_dtoa_r+0x42e>
 8019d22:	45a8      	cmp	r8, r5
 8019d24:	d003      	beq.n	8019d2e <_dtoa_r+0x42e>
 8019d26:	4641      	mov	r1, r8
 8019d28:	4648      	mov	r0, r9
 8019d2a:	f001 f91f 	bl	801af6c <_Bfree>
 8019d2e:	4629      	mov	r1, r5
 8019d30:	4648      	mov	r0, r9
 8019d32:	f001 f91b 	bl	801af6c <_Bfree>
 8019d36:	e093      	b.n	8019e60 <_dtoa_r+0x560>
 8019d38:	2202      	movs	r2, #2
 8019d3a:	e76c      	b.n	8019c16 <_dtoa_r+0x316>
 8019d3c:	07cc      	lsls	r4, r1, #31
 8019d3e:	d504      	bpl.n	8019d4a <_dtoa_r+0x44a>
 8019d40:	ed90 6b00 	vldr	d6, [r0]
 8019d44:	3201      	adds	r2, #1
 8019d46:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019d4a:	1049      	asrs	r1, r1, #1
 8019d4c:	3008      	adds	r0, #8
 8019d4e:	e763      	b.n	8019c18 <_dtoa_r+0x318>
 8019d50:	d022      	beq.n	8019d98 <_dtoa_r+0x498>
 8019d52:	f1c8 0100 	rsb	r1, r8, #0
 8019d56:	4a6d      	ldr	r2, [pc, #436]	@ (8019f0c <_dtoa_r+0x60c>)
 8019d58:	f001 000f 	and.w	r0, r1, #15
 8019d5c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8019d60:	ed92 7b00 	vldr	d7, [r2]
 8019d64:	ee28 7b07 	vmul.f64	d7, d8, d7
 8019d68:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019d6c:	4868      	ldr	r0, [pc, #416]	@ (8019f10 <_dtoa_r+0x610>)
 8019d6e:	1109      	asrs	r1, r1, #4
 8019d70:	2400      	movs	r4, #0
 8019d72:	2202      	movs	r2, #2
 8019d74:	b929      	cbnz	r1, 8019d82 <_dtoa_r+0x482>
 8019d76:	2c00      	cmp	r4, #0
 8019d78:	f43f af57 	beq.w	8019c2a <_dtoa_r+0x32a>
 8019d7c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019d80:	e753      	b.n	8019c2a <_dtoa_r+0x32a>
 8019d82:	07ce      	lsls	r6, r1, #31
 8019d84:	d505      	bpl.n	8019d92 <_dtoa_r+0x492>
 8019d86:	ed90 6b00 	vldr	d6, [r0]
 8019d8a:	3201      	adds	r2, #1
 8019d8c:	2401      	movs	r4, #1
 8019d8e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019d92:	1049      	asrs	r1, r1, #1
 8019d94:	3008      	adds	r0, #8
 8019d96:	e7ed      	b.n	8019d74 <_dtoa_r+0x474>
 8019d98:	2202      	movs	r2, #2
 8019d9a:	e746      	b.n	8019c2a <_dtoa_r+0x32a>
 8019d9c:	f8cd 8014 	str.w	r8, [sp, #20]
 8019da0:	4654      	mov	r4, sl
 8019da2:	e762      	b.n	8019c6a <_dtoa_r+0x36a>
 8019da4:	4a59      	ldr	r2, [pc, #356]	@ (8019f0c <_dtoa_r+0x60c>)
 8019da6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8019daa:	ed12 4b02 	vldr	d4, [r2, #-8]
 8019dae:	9a08      	ldr	r2, [sp, #32]
 8019db0:	ec41 0b17 	vmov	d7, r0, r1
 8019db4:	443c      	add	r4, r7
 8019db6:	b34a      	cbz	r2, 8019e0c <_dtoa_r+0x50c>
 8019db8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8019dbc:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8019dc0:	463e      	mov	r6, r7
 8019dc2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8019dc6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8019dca:	ee35 7b47 	vsub.f64	d7, d5, d7
 8019dce:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8019dd2:	ee14 2a90 	vmov	r2, s9
 8019dd6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8019dda:	3230      	adds	r2, #48	@ 0x30
 8019ddc:	ee36 6b45 	vsub.f64	d6, d6, d5
 8019de0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019de8:	f806 2b01 	strb.w	r2, [r6], #1
 8019dec:	d438      	bmi.n	8019e60 <_dtoa_r+0x560>
 8019dee:	ee32 5b46 	vsub.f64	d5, d2, d6
 8019df2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8019df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019dfa:	d46e      	bmi.n	8019eda <_dtoa_r+0x5da>
 8019dfc:	42a6      	cmp	r6, r4
 8019dfe:	f43f af5a 	beq.w	8019cb6 <_dtoa_r+0x3b6>
 8019e02:	ee27 7b03 	vmul.f64	d7, d7, d3
 8019e06:	ee26 6b03 	vmul.f64	d6, d6, d3
 8019e0a:	e7e0      	b.n	8019dce <_dtoa_r+0x4ce>
 8019e0c:	4621      	mov	r1, r4
 8019e0e:	463e      	mov	r6, r7
 8019e10:	ee27 7b04 	vmul.f64	d7, d7, d4
 8019e14:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8019e18:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8019e1c:	ee14 2a90 	vmov	r2, s9
 8019e20:	3230      	adds	r2, #48	@ 0x30
 8019e22:	f806 2b01 	strb.w	r2, [r6], #1
 8019e26:	42a6      	cmp	r6, r4
 8019e28:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8019e2c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8019e30:	d119      	bne.n	8019e66 <_dtoa_r+0x566>
 8019e32:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8019e36:	ee37 4b05 	vadd.f64	d4, d7, d5
 8019e3a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8019e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e42:	dc4a      	bgt.n	8019eda <_dtoa_r+0x5da>
 8019e44:	ee35 5b47 	vsub.f64	d5, d5, d7
 8019e48:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8019e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e50:	f57f af31 	bpl.w	8019cb6 <_dtoa_r+0x3b6>
 8019e54:	460e      	mov	r6, r1
 8019e56:	3901      	subs	r1, #1
 8019e58:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8019e5c:	2b30      	cmp	r3, #48	@ 0x30
 8019e5e:	d0f9      	beq.n	8019e54 <_dtoa_r+0x554>
 8019e60:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8019e64:	e027      	b.n	8019eb6 <_dtoa_r+0x5b6>
 8019e66:	ee26 6b03 	vmul.f64	d6, d6, d3
 8019e6a:	e7d5      	b.n	8019e18 <_dtoa_r+0x518>
 8019e6c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019e70:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8019e74:	463e      	mov	r6, r7
 8019e76:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8019e7a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8019e7e:	ee15 3a10 	vmov	r3, s10
 8019e82:	3330      	adds	r3, #48	@ 0x30
 8019e84:	f806 3b01 	strb.w	r3, [r6], #1
 8019e88:	1bf3      	subs	r3, r6, r7
 8019e8a:	459a      	cmp	sl, r3
 8019e8c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8019e90:	eea3 7b46 	vfms.f64	d7, d3, d6
 8019e94:	d132      	bne.n	8019efc <_dtoa_r+0x5fc>
 8019e96:	ee37 7b07 	vadd.f64	d7, d7, d7
 8019e9a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8019e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ea2:	dc18      	bgt.n	8019ed6 <_dtoa_r+0x5d6>
 8019ea4:	eeb4 7b46 	vcmp.f64	d7, d6
 8019ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019eac:	d103      	bne.n	8019eb6 <_dtoa_r+0x5b6>
 8019eae:	ee15 3a10 	vmov	r3, s10
 8019eb2:	07db      	lsls	r3, r3, #31
 8019eb4:	d40f      	bmi.n	8019ed6 <_dtoa_r+0x5d6>
 8019eb6:	9901      	ldr	r1, [sp, #4]
 8019eb8:	4648      	mov	r0, r9
 8019eba:	f001 f857 	bl	801af6c <_Bfree>
 8019ebe:	2300      	movs	r3, #0
 8019ec0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019ec2:	7033      	strb	r3, [r6, #0]
 8019ec4:	f108 0301 	add.w	r3, r8, #1
 8019ec8:	6013      	str	r3, [r2, #0]
 8019eca:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019ecc:	2b00      	cmp	r3, #0
 8019ece:	f000 824b 	beq.w	801a368 <_dtoa_r+0xa68>
 8019ed2:	601e      	str	r6, [r3, #0]
 8019ed4:	e248      	b.n	801a368 <_dtoa_r+0xa68>
 8019ed6:	f8cd 8014 	str.w	r8, [sp, #20]
 8019eda:	4633      	mov	r3, r6
 8019edc:	461e      	mov	r6, r3
 8019ede:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019ee2:	2a39      	cmp	r2, #57	@ 0x39
 8019ee4:	d106      	bne.n	8019ef4 <_dtoa_r+0x5f4>
 8019ee6:	429f      	cmp	r7, r3
 8019ee8:	d1f8      	bne.n	8019edc <_dtoa_r+0x5dc>
 8019eea:	9a05      	ldr	r2, [sp, #20]
 8019eec:	3201      	adds	r2, #1
 8019eee:	9205      	str	r2, [sp, #20]
 8019ef0:	2230      	movs	r2, #48	@ 0x30
 8019ef2:	703a      	strb	r2, [r7, #0]
 8019ef4:	781a      	ldrb	r2, [r3, #0]
 8019ef6:	3201      	adds	r2, #1
 8019ef8:	701a      	strb	r2, [r3, #0]
 8019efa:	e7b1      	b.n	8019e60 <_dtoa_r+0x560>
 8019efc:	ee27 7b04 	vmul.f64	d7, d7, d4
 8019f00:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f08:	d1b5      	bne.n	8019e76 <_dtoa_r+0x576>
 8019f0a:	e7d4      	b.n	8019eb6 <_dtoa_r+0x5b6>
 8019f0c:	0801da78 	.word	0x0801da78
 8019f10:	0801da50 	.word	0x0801da50
 8019f14:	9908      	ldr	r1, [sp, #32]
 8019f16:	2900      	cmp	r1, #0
 8019f18:	f000 80e9 	beq.w	801a0ee <_dtoa_r+0x7ee>
 8019f1c:	9907      	ldr	r1, [sp, #28]
 8019f1e:	2901      	cmp	r1, #1
 8019f20:	f300 80cb 	bgt.w	801a0ba <_dtoa_r+0x7ba>
 8019f24:	2d00      	cmp	r5, #0
 8019f26:	f000 80c4 	beq.w	801a0b2 <_dtoa_r+0x7b2>
 8019f2a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8019f2e:	9e04      	ldr	r6, [sp, #16]
 8019f30:	461c      	mov	r4, r3
 8019f32:	9305      	str	r3, [sp, #20]
 8019f34:	9b04      	ldr	r3, [sp, #16]
 8019f36:	4413      	add	r3, r2
 8019f38:	9304      	str	r3, [sp, #16]
 8019f3a:	9b06      	ldr	r3, [sp, #24]
 8019f3c:	2101      	movs	r1, #1
 8019f3e:	4413      	add	r3, r2
 8019f40:	4648      	mov	r0, r9
 8019f42:	9306      	str	r3, [sp, #24]
 8019f44:	f001 f910 	bl	801b168 <__i2b>
 8019f48:	9b05      	ldr	r3, [sp, #20]
 8019f4a:	4605      	mov	r5, r0
 8019f4c:	b166      	cbz	r6, 8019f68 <_dtoa_r+0x668>
 8019f4e:	9a06      	ldr	r2, [sp, #24]
 8019f50:	2a00      	cmp	r2, #0
 8019f52:	dd09      	ble.n	8019f68 <_dtoa_r+0x668>
 8019f54:	42b2      	cmp	r2, r6
 8019f56:	9904      	ldr	r1, [sp, #16]
 8019f58:	bfa8      	it	ge
 8019f5a:	4632      	movge	r2, r6
 8019f5c:	1a89      	subs	r1, r1, r2
 8019f5e:	9104      	str	r1, [sp, #16]
 8019f60:	9906      	ldr	r1, [sp, #24]
 8019f62:	1ab6      	subs	r6, r6, r2
 8019f64:	1a8a      	subs	r2, r1, r2
 8019f66:	9206      	str	r2, [sp, #24]
 8019f68:	b30b      	cbz	r3, 8019fae <_dtoa_r+0x6ae>
 8019f6a:	9a08      	ldr	r2, [sp, #32]
 8019f6c:	2a00      	cmp	r2, #0
 8019f6e:	f000 80c5 	beq.w	801a0fc <_dtoa_r+0x7fc>
 8019f72:	2c00      	cmp	r4, #0
 8019f74:	f000 80bf 	beq.w	801a0f6 <_dtoa_r+0x7f6>
 8019f78:	4629      	mov	r1, r5
 8019f7a:	4622      	mov	r2, r4
 8019f7c:	4648      	mov	r0, r9
 8019f7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019f80:	f001 f9aa 	bl	801b2d8 <__pow5mult>
 8019f84:	9a01      	ldr	r2, [sp, #4]
 8019f86:	4601      	mov	r1, r0
 8019f88:	4605      	mov	r5, r0
 8019f8a:	4648      	mov	r0, r9
 8019f8c:	f001 f902 	bl	801b194 <__multiply>
 8019f90:	9901      	ldr	r1, [sp, #4]
 8019f92:	9005      	str	r0, [sp, #20]
 8019f94:	4648      	mov	r0, r9
 8019f96:	f000 ffe9 	bl	801af6c <_Bfree>
 8019f9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019f9c:	1b1b      	subs	r3, r3, r4
 8019f9e:	f000 80b0 	beq.w	801a102 <_dtoa_r+0x802>
 8019fa2:	9905      	ldr	r1, [sp, #20]
 8019fa4:	461a      	mov	r2, r3
 8019fa6:	4648      	mov	r0, r9
 8019fa8:	f001 f996 	bl	801b2d8 <__pow5mult>
 8019fac:	9001      	str	r0, [sp, #4]
 8019fae:	2101      	movs	r1, #1
 8019fb0:	4648      	mov	r0, r9
 8019fb2:	f001 f8d9 	bl	801b168 <__i2b>
 8019fb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019fb8:	4604      	mov	r4, r0
 8019fba:	2b00      	cmp	r3, #0
 8019fbc:	f000 81da 	beq.w	801a374 <_dtoa_r+0xa74>
 8019fc0:	461a      	mov	r2, r3
 8019fc2:	4601      	mov	r1, r0
 8019fc4:	4648      	mov	r0, r9
 8019fc6:	f001 f987 	bl	801b2d8 <__pow5mult>
 8019fca:	9b07      	ldr	r3, [sp, #28]
 8019fcc:	2b01      	cmp	r3, #1
 8019fce:	4604      	mov	r4, r0
 8019fd0:	f300 80a0 	bgt.w	801a114 <_dtoa_r+0x814>
 8019fd4:	9b02      	ldr	r3, [sp, #8]
 8019fd6:	2b00      	cmp	r3, #0
 8019fd8:	f040 8096 	bne.w	801a108 <_dtoa_r+0x808>
 8019fdc:	9b03      	ldr	r3, [sp, #12]
 8019fde:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8019fe2:	2a00      	cmp	r2, #0
 8019fe4:	f040 8092 	bne.w	801a10c <_dtoa_r+0x80c>
 8019fe8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8019fec:	0d12      	lsrs	r2, r2, #20
 8019fee:	0512      	lsls	r2, r2, #20
 8019ff0:	2a00      	cmp	r2, #0
 8019ff2:	f000 808d 	beq.w	801a110 <_dtoa_r+0x810>
 8019ff6:	9b04      	ldr	r3, [sp, #16]
 8019ff8:	3301      	adds	r3, #1
 8019ffa:	9304      	str	r3, [sp, #16]
 8019ffc:	9b06      	ldr	r3, [sp, #24]
 8019ffe:	3301      	adds	r3, #1
 801a000:	9306      	str	r3, [sp, #24]
 801a002:	2301      	movs	r3, #1
 801a004:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a006:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a008:	2b00      	cmp	r3, #0
 801a00a:	f000 81b9 	beq.w	801a380 <_dtoa_r+0xa80>
 801a00e:	6922      	ldr	r2, [r4, #16]
 801a010:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801a014:	6910      	ldr	r0, [r2, #16]
 801a016:	f001 f85b 	bl	801b0d0 <__hi0bits>
 801a01a:	f1c0 0020 	rsb	r0, r0, #32
 801a01e:	9b06      	ldr	r3, [sp, #24]
 801a020:	4418      	add	r0, r3
 801a022:	f010 001f 	ands.w	r0, r0, #31
 801a026:	f000 8081 	beq.w	801a12c <_dtoa_r+0x82c>
 801a02a:	f1c0 0220 	rsb	r2, r0, #32
 801a02e:	2a04      	cmp	r2, #4
 801a030:	dd73      	ble.n	801a11a <_dtoa_r+0x81a>
 801a032:	9b04      	ldr	r3, [sp, #16]
 801a034:	f1c0 001c 	rsb	r0, r0, #28
 801a038:	4403      	add	r3, r0
 801a03a:	9304      	str	r3, [sp, #16]
 801a03c:	9b06      	ldr	r3, [sp, #24]
 801a03e:	4406      	add	r6, r0
 801a040:	4403      	add	r3, r0
 801a042:	9306      	str	r3, [sp, #24]
 801a044:	9b04      	ldr	r3, [sp, #16]
 801a046:	2b00      	cmp	r3, #0
 801a048:	dd05      	ble.n	801a056 <_dtoa_r+0x756>
 801a04a:	9901      	ldr	r1, [sp, #4]
 801a04c:	461a      	mov	r2, r3
 801a04e:	4648      	mov	r0, r9
 801a050:	f001 f99c 	bl	801b38c <__lshift>
 801a054:	9001      	str	r0, [sp, #4]
 801a056:	9b06      	ldr	r3, [sp, #24]
 801a058:	2b00      	cmp	r3, #0
 801a05a:	dd05      	ble.n	801a068 <_dtoa_r+0x768>
 801a05c:	4621      	mov	r1, r4
 801a05e:	461a      	mov	r2, r3
 801a060:	4648      	mov	r0, r9
 801a062:	f001 f993 	bl	801b38c <__lshift>
 801a066:	4604      	mov	r4, r0
 801a068:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a06a:	2b00      	cmp	r3, #0
 801a06c:	d060      	beq.n	801a130 <_dtoa_r+0x830>
 801a06e:	9801      	ldr	r0, [sp, #4]
 801a070:	4621      	mov	r1, r4
 801a072:	f001 f9f7 	bl	801b464 <__mcmp>
 801a076:	2800      	cmp	r0, #0
 801a078:	da5a      	bge.n	801a130 <_dtoa_r+0x830>
 801a07a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801a07e:	9305      	str	r3, [sp, #20]
 801a080:	9901      	ldr	r1, [sp, #4]
 801a082:	2300      	movs	r3, #0
 801a084:	220a      	movs	r2, #10
 801a086:	4648      	mov	r0, r9
 801a088:	f000 ff92 	bl	801afb0 <__multadd>
 801a08c:	9b08      	ldr	r3, [sp, #32]
 801a08e:	9001      	str	r0, [sp, #4]
 801a090:	2b00      	cmp	r3, #0
 801a092:	f000 8177 	beq.w	801a384 <_dtoa_r+0xa84>
 801a096:	4629      	mov	r1, r5
 801a098:	2300      	movs	r3, #0
 801a09a:	220a      	movs	r2, #10
 801a09c:	4648      	mov	r0, r9
 801a09e:	f000 ff87 	bl	801afb0 <__multadd>
 801a0a2:	f1bb 0f00 	cmp.w	fp, #0
 801a0a6:	4605      	mov	r5, r0
 801a0a8:	dc6e      	bgt.n	801a188 <_dtoa_r+0x888>
 801a0aa:	9b07      	ldr	r3, [sp, #28]
 801a0ac:	2b02      	cmp	r3, #2
 801a0ae:	dc48      	bgt.n	801a142 <_dtoa_r+0x842>
 801a0b0:	e06a      	b.n	801a188 <_dtoa_r+0x888>
 801a0b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a0b4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801a0b8:	e739      	b.n	8019f2e <_dtoa_r+0x62e>
 801a0ba:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 801a0be:	42a3      	cmp	r3, r4
 801a0c0:	db07      	blt.n	801a0d2 <_dtoa_r+0x7d2>
 801a0c2:	f1ba 0f00 	cmp.w	sl, #0
 801a0c6:	eba3 0404 	sub.w	r4, r3, r4
 801a0ca:	db0b      	blt.n	801a0e4 <_dtoa_r+0x7e4>
 801a0cc:	9e04      	ldr	r6, [sp, #16]
 801a0ce:	4652      	mov	r2, sl
 801a0d0:	e72f      	b.n	8019f32 <_dtoa_r+0x632>
 801a0d2:	1ae2      	subs	r2, r4, r3
 801a0d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a0d6:	9e04      	ldr	r6, [sp, #16]
 801a0d8:	4413      	add	r3, r2
 801a0da:	930a      	str	r3, [sp, #40]	@ 0x28
 801a0dc:	4652      	mov	r2, sl
 801a0de:	4623      	mov	r3, r4
 801a0e0:	2400      	movs	r4, #0
 801a0e2:	e726      	b.n	8019f32 <_dtoa_r+0x632>
 801a0e4:	9a04      	ldr	r2, [sp, #16]
 801a0e6:	eba2 060a 	sub.w	r6, r2, sl
 801a0ea:	2200      	movs	r2, #0
 801a0ec:	e721      	b.n	8019f32 <_dtoa_r+0x632>
 801a0ee:	9e04      	ldr	r6, [sp, #16]
 801a0f0:	9d08      	ldr	r5, [sp, #32]
 801a0f2:	461c      	mov	r4, r3
 801a0f4:	e72a      	b.n	8019f4c <_dtoa_r+0x64c>
 801a0f6:	9a01      	ldr	r2, [sp, #4]
 801a0f8:	9205      	str	r2, [sp, #20]
 801a0fa:	e752      	b.n	8019fa2 <_dtoa_r+0x6a2>
 801a0fc:	9901      	ldr	r1, [sp, #4]
 801a0fe:	461a      	mov	r2, r3
 801a100:	e751      	b.n	8019fa6 <_dtoa_r+0x6a6>
 801a102:	9b05      	ldr	r3, [sp, #20]
 801a104:	9301      	str	r3, [sp, #4]
 801a106:	e752      	b.n	8019fae <_dtoa_r+0x6ae>
 801a108:	2300      	movs	r3, #0
 801a10a:	e77b      	b.n	801a004 <_dtoa_r+0x704>
 801a10c:	9b02      	ldr	r3, [sp, #8]
 801a10e:	e779      	b.n	801a004 <_dtoa_r+0x704>
 801a110:	920b      	str	r2, [sp, #44]	@ 0x2c
 801a112:	e778      	b.n	801a006 <_dtoa_r+0x706>
 801a114:	2300      	movs	r3, #0
 801a116:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a118:	e779      	b.n	801a00e <_dtoa_r+0x70e>
 801a11a:	d093      	beq.n	801a044 <_dtoa_r+0x744>
 801a11c:	9b04      	ldr	r3, [sp, #16]
 801a11e:	321c      	adds	r2, #28
 801a120:	4413      	add	r3, r2
 801a122:	9304      	str	r3, [sp, #16]
 801a124:	9b06      	ldr	r3, [sp, #24]
 801a126:	4416      	add	r6, r2
 801a128:	4413      	add	r3, r2
 801a12a:	e78a      	b.n	801a042 <_dtoa_r+0x742>
 801a12c:	4602      	mov	r2, r0
 801a12e:	e7f5      	b.n	801a11c <_dtoa_r+0x81c>
 801a130:	f1ba 0f00 	cmp.w	sl, #0
 801a134:	f8cd 8014 	str.w	r8, [sp, #20]
 801a138:	46d3      	mov	fp, sl
 801a13a:	dc21      	bgt.n	801a180 <_dtoa_r+0x880>
 801a13c:	9b07      	ldr	r3, [sp, #28]
 801a13e:	2b02      	cmp	r3, #2
 801a140:	dd1e      	ble.n	801a180 <_dtoa_r+0x880>
 801a142:	f1bb 0f00 	cmp.w	fp, #0
 801a146:	f47f addc 	bne.w	8019d02 <_dtoa_r+0x402>
 801a14a:	4621      	mov	r1, r4
 801a14c:	465b      	mov	r3, fp
 801a14e:	2205      	movs	r2, #5
 801a150:	4648      	mov	r0, r9
 801a152:	f000 ff2d 	bl	801afb0 <__multadd>
 801a156:	4601      	mov	r1, r0
 801a158:	4604      	mov	r4, r0
 801a15a:	9801      	ldr	r0, [sp, #4]
 801a15c:	f001 f982 	bl	801b464 <__mcmp>
 801a160:	2800      	cmp	r0, #0
 801a162:	f77f adce 	ble.w	8019d02 <_dtoa_r+0x402>
 801a166:	463e      	mov	r6, r7
 801a168:	2331      	movs	r3, #49	@ 0x31
 801a16a:	f806 3b01 	strb.w	r3, [r6], #1
 801a16e:	9b05      	ldr	r3, [sp, #20]
 801a170:	3301      	adds	r3, #1
 801a172:	9305      	str	r3, [sp, #20]
 801a174:	e5c9      	b.n	8019d0a <_dtoa_r+0x40a>
 801a176:	f8cd 8014 	str.w	r8, [sp, #20]
 801a17a:	4654      	mov	r4, sl
 801a17c:	4625      	mov	r5, r4
 801a17e:	e7f2      	b.n	801a166 <_dtoa_r+0x866>
 801a180:	9b08      	ldr	r3, [sp, #32]
 801a182:	2b00      	cmp	r3, #0
 801a184:	f000 8102 	beq.w	801a38c <_dtoa_r+0xa8c>
 801a188:	2e00      	cmp	r6, #0
 801a18a:	dd05      	ble.n	801a198 <_dtoa_r+0x898>
 801a18c:	4629      	mov	r1, r5
 801a18e:	4632      	mov	r2, r6
 801a190:	4648      	mov	r0, r9
 801a192:	f001 f8fb 	bl	801b38c <__lshift>
 801a196:	4605      	mov	r5, r0
 801a198:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a19a:	2b00      	cmp	r3, #0
 801a19c:	d058      	beq.n	801a250 <_dtoa_r+0x950>
 801a19e:	6869      	ldr	r1, [r5, #4]
 801a1a0:	4648      	mov	r0, r9
 801a1a2:	f000 fea3 	bl	801aeec <_Balloc>
 801a1a6:	4606      	mov	r6, r0
 801a1a8:	b928      	cbnz	r0, 801a1b6 <_dtoa_r+0x8b6>
 801a1aa:	4b82      	ldr	r3, [pc, #520]	@ (801a3b4 <_dtoa_r+0xab4>)
 801a1ac:	4602      	mov	r2, r0
 801a1ae:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801a1b2:	f7ff bbbe 	b.w	8019932 <_dtoa_r+0x32>
 801a1b6:	692a      	ldr	r2, [r5, #16]
 801a1b8:	3202      	adds	r2, #2
 801a1ba:	0092      	lsls	r2, r2, #2
 801a1bc:	f105 010c 	add.w	r1, r5, #12
 801a1c0:	300c      	adds	r0, #12
 801a1c2:	f7ff faf7 	bl	80197b4 <memcpy>
 801a1c6:	2201      	movs	r2, #1
 801a1c8:	4631      	mov	r1, r6
 801a1ca:	4648      	mov	r0, r9
 801a1cc:	f001 f8de 	bl	801b38c <__lshift>
 801a1d0:	1c7b      	adds	r3, r7, #1
 801a1d2:	9304      	str	r3, [sp, #16]
 801a1d4:	eb07 030b 	add.w	r3, r7, fp
 801a1d8:	9309      	str	r3, [sp, #36]	@ 0x24
 801a1da:	9b02      	ldr	r3, [sp, #8]
 801a1dc:	f003 0301 	and.w	r3, r3, #1
 801a1e0:	46a8      	mov	r8, r5
 801a1e2:	9308      	str	r3, [sp, #32]
 801a1e4:	4605      	mov	r5, r0
 801a1e6:	9b04      	ldr	r3, [sp, #16]
 801a1e8:	9801      	ldr	r0, [sp, #4]
 801a1ea:	4621      	mov	r1, r4
 801a1ec:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 801a1f0:	f7ff fafc 	bl	80197ec <quorem>
 801a1f4:	4641      	mov	r1, r8
 801a1f6:	9002      	str	r0, [sp, #8]
 801a1f8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801a1fc:	9801      	ldr	r0, [sp, #4]
 801a1fe:	f001 f931 	bl	801b464 <__mcmp>
 801a202:	462a      	mov	r2, r5
 801a204:	9006      	str	r0, [sp, #24]
 801a206:	4621      	mov	r1, r4
 801a208:	4648      	mov	r0, r9
 801a20a:	f001 f947 	bl	801b49c <__mdiff>
 801a20e:	68c2      	ldr	r2, [r0, #12]
 801a210:	4606      	mov	r6, r0
 801a212:	b9fa      	cbnz	r2, 801a254 <_dtoa_r+0x954>
 801a214:	4601      	mov	r1, r0
 801a216:	9801      	ldr	r0, [sp, #4]
 801a218:	f001 f924 	bl	801b464 <__mcmp>
 801a21c:	4602      	mov	r2, r0
 801a21e:	4631      	mov	r1, r6
 801a220:	4648      	mov	r0, r9
 801a222:	920a      	str	r2, [sp, #40]	@ 0x28
 801a224:	f000 fea2 	bl	801af6c <_Bfree>
 801a228:	9b07      	ldr	r3, [sp, #28]
 801a22a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801a22c:	9e04      	ldr	r6, [sp, #16]
 801a22e:	ea42 0103 	orr.w	r1, r2, r3
 801a232:	9b08      	ldr	r3, [sp, #32]
 801a234:	4319      	orrs	r1, r3
 801a236:	d10f      	bne.n	801a258 <_dtoa_r+0x958>
 801a238:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801a23c:	d028      	beq.n	801a290 <_dtoa_r+0x990>
 801a23e:	9b06      	ldr	r3, [sp, #24]
 801a240:	2b00      	cmp	r3, #0
 801a242:	dd02      	ble.n	801a24a <_dtoa_r+0x94a>
 801a244:	9b02      	ldr	r3, [sp, #8]
 801a246:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801a24a:	f88b a000 	strb.w	sl, [fp]
 801a24e:	e55e      	b.n	8019d0e <_dtoa_r+0x40e>
 801a250:	4628      	mov	r0, r5
 801a252:	e7bd      	b.n	801a1d0 <_dtoa_r+0x8d0>
 801a254:	2201      	movs	r2, #1
 801a256:	e7e2      	b.n	801a21e <_dtoa_r+0x91e>
 801a258:	9b06      	ldr	r3, [sp, #24]
 801a25a:	2b00      	cmp	r3, #0
 801a25c:	db04      	blt.n	801a268 <_dtoa_r+0x968>
 801a25e:	9907      	ldr	r1, [sp, #28]
 801a260:	430b      	orrs	r3, r1
 801a262:	9908      	ldr	r1, [sp, #32]
 801a264:	430b      	orrs	r3, r1
 801a266:	d120      	bne.n	801a2aa <_dtoa_r+0x9aa>
 801a268:	2a00      	cmp	r2, #0
 801a26a:	ddee      	ble.n	801a24a <_dtoa_r+0x94a>
 801a26c:	9901      	ldr	r1, [sp, #4]
 801a26e:	2201      	movs	r2, #1
 801a270:	4648      	mov	r0, r9
 801a272:	f001 f88b 	bl	801b38c <__lshift>
 801a276:	4621      	mov	r1, r4
 801a278:	9001      	str	r0, [sp, #4]
 801a27a:	f001 f8f3 	bl	801b464 <__mcmp>
 801a27e:	2800      	cmp	r0, #0
 801a280:	dc03      	bgt.n	801a28a <_dtoa_r+0x98a>
 801a282:	d1e2      	bne.n	801a24a <_dtoa_r+0x94a>
 801a284:	f01a 0f01 	tst.w	sl, #1
 801a288:	d0df      	beq.n	801a24a <_dtoa_r+0x94a>
 801a28a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801a28e:	d1d9      	bne.n	801a244 <_dtoa_r+0x944>
 801a290:	2339      	movs	r3, #57	@ 0x39
 801a292:	f88b 3000 	strb.w	r3, [fp]
 801a296:	4633      	mov	r3, r6
 801a298:	461e      	mov	r6, r3
 801a29a:	3b01      	subs	r3, #1
 801a29c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801a2a0:	2a39      	cmp	r2, #57	@ 0x39
 801a2a2:	d052      	beq.n	801a34a <_dtoa_r+0xa4a>
 801a2a4:	3201      	adds	r2, #1
 801a2a6:	701a      	strb	r2, [r3, #0]
 801a2a8:	e531      	b.n	8019d0e <_dtoa_r+0x40e>
 801a2aa:	2a00      	cmp	r2, #0
 801a2ac:	dd07      	ble.n	801a2be <_dtoa_r+0x9be>
 801a2ae:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801a2b2:	d0ed      	beq.n	801a290 <_dtoa_r+0x990>
 801a2b4:	f10a 0301 	add.w	r3, sl, #1
 801a2b8:	f88b 3000 	strb.w	r3, [fp]
 801a2bc:	e527      	b.n	8019d0e <_dtoa_r+0x40e>
 801a2be:	9b04      	ldr	r3, [sp, #16]
 801a2c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a2c2:	f803 ac01 	strb.w	sl, [r3, #-1]
 801a2c6:	4293      	cmp	r3, r2
 801a2c8:	d029      	beq.n	801a31e <_dtoa_r+0xa1e>
 801a2ca:	9901      	ldr	r1, [sp, #4]
 801a2cc:	2300      	movs	r3, #0
 801a2ce:	220a      	movs	r2, #10
 801a2d0:	4648      	mov	r0, r9
 801a2d2:	f000 fe6d 	bl	801afb0 <__multadd>
 801a2d6:	45a8      	cmp	r8, r5
 801a2d8:	9001      	str	r0, [sp, #4]
 801a2da:	f04f 0300 	mov.w	r3, #0
 801a2de:	f04f 020a 	mov.w	r2, #10
 801a2e2:	4641      	mov	r1, r8
 801a2e4:	4648      	mov	r0, r9
 801a2e6:	d107      	bne.n	801a2f8 <_dtoa_r+0x9f8>
 801a2e8:	f000 fe62 	bl	801afb0 <__multadd>
 801a2ec:	4680      	mov	r8, r0
 801a2ee:	4605      	mov	r5, r0
 801a2f0:	9b04      	ldr	r3, [sp, #16]
 801a2f2:	3301      	adds	r3, #1
 801a2f4:	9304      	str	r3, [sp, #16]
 801a2f6:	e776      	b.n	801a1e6 <_dtoa_r+0x8e6>
 801a2f8:	f000 fe5a 	bl	801afb0 <__multadd>
 801a2fc:	4629      	mov	r1, r5
 801a2fe:	4680      	mov	r8, r0
 801a300:	2300      	movs	r3, #0
 801a302:	220a      	movs	r2, #10
 801a304:	4648      	mov	r0, r9
 801a306:	f000 fe53 	bl	801afb0 <__multadd>
 801a30a:	4605      	mov	r5, r0
 801a30c:	e7f0      	b.n	801a2f0 <_dtoa_r+0x9f0>
 801a30e:	f1bb 0f00 	cmp.w	fp, #0
 801a312:	bfcc      	ite	gt
 801a314:	465e      	movgt	r6, fp
 801a316:	2601      	movle	r6, #1
 801a318:	443e      	add	r6, r7
 801a31a:	f04f 0800 	mov.w	r8, #0
 801a31e:	9901      	ldr	r1, [sp, #4]
 801a320:	2201      	movs	r2, #1
 801a322:	4648      	mov	r0, r9
 801a324:	f001 f832 	bl	801b38c <__lshift>
 801a328:	4621      	mov	r1, r4
 801a32a:	9001      	str	r0, [sp, #4]
 801a32c:	f001 f89a 	bl	801b464 <__mcmp>
 801a330:	2800      	cmp	r0, #0
 801a332:	dcb0      	bgt.n	801a296 <_dtoa_r+0x996>
 801a334:	d102      	bne.n	801a33c <_dtoa_r+0xa3c>
 801a336:	f01a 0f01 	tst.w	sl, #1
 801a33a:	d1ac      	bne.n	801a296 <_dtoa_r+0x996>
 801a33c:	4633      	mov	r3, r6
 801a33e:	461e      	mov	r6, r3
 801a340:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a344:	2a30      	cmp	r2, #48	@ 0x30
 801a346:	d0fa      	beq.n	801a33e <_dtoa_r+0xa3e>
 801a348:	e4e1      	b.n	8019d0e <_dtoa_r+0x40e>
 801a34a:	429f      	cmp	r7, r3
 801a34c:	d1a4      	bne.n	801a298 <_dtoa_r+0x998>
 801a34e:	9b05      	ldr	r3, [sp, #20]
 801a350:	3301      	adds	r3, #1
 801a352:	9305      	str	r3, [sp, #20]
 801a354:	2331      	movs	r3, #49	@ 0x31
 801a356:	703b      	strb	r3, [r7, #0]
 801a358:	e4d9      	b.n	8019d0e <_dtoa_r+0x40e>
 801a35a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a35c:	4f16      	ldr	r7, [pc, #88]	@ (801a3b8 <_dtoa_r+0xab8>)
 801a35e:	b11b      	cbz	r3, 801a368 <_dtoa_r+0xa68>
 801a360:	f107 0308 	add.w	r3, r7, #8
 801a364:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801a366:	6013      	str	r3, [r2, #0]
 801a368:	4638      	mov	r0, r7
 801a36a:	b011      	add	sp, #68	@ 0x44
 801a36c:	ecbd 8b02 	vpop	{d8}
 801a370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a374:	9b07      	ldr	r3, [sp, #28]
 801a376:	2b01      	cmp	r3, #1
 801a378:	f77f ae2c 	ble.w	8019fd4 <_dtoa_r+0x6d4>
 801a37c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a37e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a380:	2001      	movs	r0, #1
 801a382:	e64c      	b.n	801a01e <_dtoa_r+0x71e>
 801a384:	f1bb 0f00 	cmp.w	fp, #0
 801a388:	f77f aed8 	ble.w	801a13c <_dtoa_r+0x83c>
 801a38c:	463e      	mov	r6, r7
 801a38e:	9801      	ldr	r0, [sp, #4]
 801a390:	4621      	mov	r1, r4
 801a392:	f7ff fa2b 	bl	80197ec <quorem>
 801a396:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801a39a:	f806 ab01 	strb.w	sl, [r6], #1
 801a39e:	1bf2      	subs	r2, r6, r7
 801a3a0:	4593      	cmp	fp, r2
 801a3a2:	ddb4      	ble.n	801a30e <_dtoa_r+0xa0e>
 801a3a4:	9901      	ldr	r1, [sp, #4]
 801a3a6:	2300      	movs	r3, #0
 801a3a8:	220a      	movs	r2, #10
 801a3aa:	4648      	mov	r0, r9
 801a3ac:	f000 fe00 	bl	801afb0 <__multadd>
 801a3b0:	9001      	str	r0, [sp, #4]
 801a3b2:	e7ec      	b.n	801a38e <_dtoa_r+0xa8e>
 801a3b4:	0801d7d5 	.word	0x0801d7d5
 801a3b8:	0801d759 	.word	0x0801d759

0801a3bc <_free_r>:
 801a3bc:	b538      	push	{r3, r4, r5, lr}
 801a3be:	4605      	mov	r5, r0
 801a3c0:	2900      	cmp	r1, #0
 801a3c2:	d041      	beq.n	801a448 <_free_r+0x8c>
 801a3c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a3c8:	1f0c      	subs	r4, r1, #4
 801a3ca:	2b00      	cmp	r3, #0
 801a3cc:	bfb8      	it	lt
 801a3ce:	18e4      	addlt	r4, r4, r3
 801a3d0:	f7fe f9b0 	bl	8018734 <__malloc_lock>
 801a3d4:	4a1d      	ldr	r2, [pc, #116]	@ (801a44c <_free_r+0x90>)
 801a3d6:	6813      	ldr	r3, [r2, #0]
 801a3d8:	b933      	cbnz	r3, 801a3e8 <_free_r+0x2c>
 801a3da:	6063      	str	r3, [r4, #4]
 801a3dc:	6014      	str	r4, [r2, #0]
 801a3de:	4628      	mov	r0, r5
 801a3e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a3e4:	f7fe b9ac 	b.w	8018740 <__malloc_unlock>
 801a3e8:	42a3      	cmp	r3, r4
 801a3ea:	d908      	bls.n	801a3fe <_free_r+0x42>
 801a3ec:	6820      	ldr	r0, [r4, #0]
 801a3ee:	1821      	adds	r1, r4, r0
 801a3f0:	428b      	cmp	r3, r1
 801a3f2:	bf01      	itttt	eq
 801a3f4:	6819      	ldreq	r1, [r3, #0]
 801a3f6:	685b      	ldreq	r3, [r3, #4]
 801a3f8:	1809      	addeq	r1, r1, r0
 801a3fa:	6021      	streq	r1, [r4, #0]
 801a3fc:	e7ed      	b.n	801a3da <_free_r+0x1e>
 801a3fe:	461a      	mov	r2, r3
 801a400:	685b      	ldr	r3, [r3, #4]
 801a402:	b10b      	cbz	r3, 801a408 <_free_r+0x4c>
 801a404:	42a3      	cmp	r3, r4
 801a406:	d9fa      	bls.n	801a3fe <_free_r+0x42>
 801a408:	6811      	ldr	r1, [r2, #0]
 801a40a:	1850      	adds	r0, r2, r1
 801a40c:	42a0      	cmp	r0, r4
 801a40e:	d10b      	bne.n	801a428 <_free_r+0x6c>
 801a410:	6820      	ldr	r0, [r4, #0]
 801a412:	4401      	add	r1, r0
 801a414:	1850      	adds	r0, r2, r1
 801a416:	4283      	cmp	r3, r0
 801a418:	6011      	str	r1, [r2, #0]
 801a41a:	d1e0      	bne.n	801a3de <_free_r+0x22>
 801a41c:	6818      	ldr	r0, [r3, #0]
 801a41e:	685b      	ldr	r3, [r3, #4]
 801a420:	6053      	str	r3, [r2, #4]
 801a422:	4408      	add	r0, r1
 801a424:	6010      	str	r0, [r2, #0]
 801a426:	e7da      	b.n	801a3de <_free_r+0x22>
 801a428:	d902      	bls.n	801a430 <_free_r+0x74>
 801a42a:	230c      	movs	r3, #12
 801a42c:	602b      	str	r3, [r5, #0]
 801a42e:	e7d6      	b.n	801a3de <_free_r+0x22>
 801a430:	6820      	ldr	r0, [r4, #0]
 801a432:	1821      	adds	r1, r4, r0
 801a434:	428b      	cmp	r3, r1
 801a436:	bf04      	itt	eq
 801a438:	6819      	ldreq	r1, [r3, #0]
 801a43a:	685b      	ldreq	r3, [r3, #4]
 801a43c:	6063      	str	r3, [r4, #4]
 801a43e:	bf04      	itt	eq
 801a440:	1809      	addeq	r1, r1, r0
 801a442:	6021      	streq	r1, [r4, #0]
 801a444:	6054      	str	r4, [r2, #4]
 801a446:	e7ca      	b.n	801a3de <_free_r+0x22>
 801a448:	bd38      	pop	{r3, r4, r5, pc}
 801a44a:	bf00      	nop
 801a44c:	240063d4 	.word	0x240063d4

0801a450 <rshift>:
 801a450:	6903      	ldr	r3, [r0, #16]
 801a452:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801a456:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a45a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801a45e:	f100 0414 	add.w	r4, r0, #20
 801a462:	dd45      	ble.n	801a4f0 <rshift+0xa0>
 801a464:	f011 011f 	ands.w	r1, r1, #31
 801a468:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801a46c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801a470:	d10c      	bne.n	801a48c <rshift+0x3c>
 801a472:	f100 0710 	add.w	r7, r0, #16
 801a476:	4629      	mov	r1, r5
 801a478:	42b1      	cmp	r1, r6
 801a47a:	d334      	bcc.n	801a4e6 <rshift+0x96>
 801a47c:	1a9b      	subs	r3, r3, r2
 801a47e:	009b      	lsls	r3, r3, #2
 801a480:	1eea      	subs	r2, r5, #3
 801a482:	4296      	cmp	r6, r2
 801a484:	bf38      	it	cc
 801a486:	2300      	movcc	r3, #0
 801a488:	4423      	add	r3, r4
 801a48a:	e015      	b.n	801a4b8 <rshift+0x68>
 801a48c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801a490:	f1c1 0820 	rsb	r8, r1, #32
 801a494:	40cf      	lsrs	r7, r1
 801a496:	f105 0e04 	add.w	lr, r5, #4
 801a49a:	46a1      	mov	r9, r4
 801a49c:	4576      	cmp	r6, lr
 801a49e:	46f4      	mov	ip, lr
 801a4a0:	d815      	bhi.n	801a4ce <rshift+0x7e>
 801a4a2:	1a9a      	subs	r2, r3, r2
 801a4a4:	0092      	lsls	r2, r2, #2
 801a4a6:	3a04      	subs	r2, #4
 801a4a8:	3501      	adds	r5, #1
 801a4aa:	42ae      	cmp	r6, r5
 801a4ac:	bf38      	it	cc
 801a4ae:	2200      	movcc	r2, #0
 801a4b0:	18a3      	adds	r3, r4, r2
 801a4b2:	50a7      	str	r7, [r4, r2]
 801a4b4:	b107      	cbz	r7, 801a4b8 <rshift+0x68>
 801a4b6:	3304      	adds	r3, #4
 801a4b8:	1b1a      	subs	r2, r3, r4
 801a4ba:	42a3      	cmp	r3, r4
 801a4bc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801a4c0:	bf08      	it	eq
 801a4c2:	2300      	moveq	r3, #0
 801a4c4:	6102      	str	r2, [r0, #16]
 801a4c6:	bf08      	it	eq
 801a4c8:	6143      	streq	r3, [r0, #20]
 801a4ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a4ce:	f8dc c000 	ldr.w	ip, [ip]
 801a4d2:	fa0c fc08 	lsl.w	ip, ip, r8
 801a4d6:	ea4c 0707 	orr.w	r7, ip, r7
 801a4da:	f849 7b04 	str.w	r7, [r9], #4
 801a4de:	f85e 7b04 	ldr.w	r7, [lr], #4
 801a4e2:	40cf      	lsrs	r7, r1
 801a4e4:	e7da      	b.n	801a49c <rshift+0x4c>
 801a4e6:	f851 cb04 	ldr.w	ip, [r1], #4
 801a4ea:	f847 cf04 	str.w	ip, [r7, #4]!
 801a4ee:	e7c3      	b.n	801a478 <rshift+0x28>
 801a4f0:	4623      	mov	r3, r4
 801a4f2:	e7e1      	b.n	801a4b8 <rshift+0x68>

0801a4f4 <__hexdig_fun>:
 801a4f4:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801a4f8:	2b09      	cmp	r3, #9
 801a4fa:	d802      	bhi.n	801a502 <__hexdig_fun+0xe>
 801a4fc:	3820      	subs	r0, #32
 801a4fe:	b2c0      	uxtb	r0, r0
 801a500:	4770      	bx	lr
 801a502:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801a506:	2b05      	cmp	r3, #5
 801a508:	d801      	bhi.n	801a50e <__hexdig_fun+0x1a>
 801a50a:	3847      	subs	r0, #71	@ 0x47
 801a50c:	e7f7      	b.n	801a4fe <__hexdig_fun+0xa>
 801a50e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801a512:	2b05      	cmp	r3, #5
 801a514:	d801      	bhi.n	801a51a <__hexdig_fun+0x26>
 801a516:	3827      	subs	r0, #39	@ 0x27
 801a518:	e7f1      	b.n	801a4fe <__hexdig_fun+0xa>
 801a51a:	2000      	movs	r0, #0
 801a51c:	4770      	bx	lr
	...

0801a520 <__gethex>:
 801a520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a524:	b085      	sub	sp, #20
 801a526:	468a      	mov	sl, r1
 801a528:	9302      	str	r3, [sp, #8]
 801a52a:	680b      	ldr	r3, [r1, #0]
 801a52c:	9001      	str	r0, [sp, #4]
 801a52e:	4690      	mov	r8, r2
 801a530:	1c9c      	adds	r4, r3, #2
 801a532:	46a1      	mov	r9, r4
 801a534:	f814 0b01 	ldrb.w	r0, [r4], #1
 801a538:	2830      	cmp	r0, #48	@ 0x30
 801a53a:	d0fa      	beq.n	801a532 <__gethex+0x12>
 801a53c:	eba9 0303 	sub.w	r3, r9, r3
 801a540:	f1a3 0b02 	sub.w	fp, r3, #2
 801a544:	f7ff ffd6 	bl	801a4f4 <__hexdig_fun>
 801a548:	4605      	mov	r5, r0
 801a54a:	2800      	cmp	r0, #0
 801a54c:	d168      	bne.n	801a620 <__gethex+0x100>
 801a54e:	49a0      	ldr	r1, [pc, #640]	@ (801a7d0 <__gethex+0x2b0>)
 801a550:	2201      	movs	r2, #1
 801a552:	4648      	mov	r0, r9
 801a554:	f7ff f838 	bl	80195c8 <strncmp>
 801a558:	4607      	mov	r7, r0
 801a55a:	2800      	cmp	r0, #0
 801a55c:	d167      	bne.n	801a62e <__gethex+0x10e>
 801a55e:	f899 0001 	ldrb.w	r0, [r9, #1]
 801a562:	4626      	mov	r6, r4
 801a564:	f7ff ffc6 	bl	801a4f4 <__hexdig_fun>
 801a568:	2800      	cmp	r0, #0
 801a56a:	d062      	beq.n	801a632 <__gethex+0x112>
 801a56c:	4623      	mov	r3, r4
 801a56e:	7818      	ldrb	r0, [r3, #0]
 801a570:	2830      	cmp	r0, #48	@ 0x30
 801a572:	4699      	mov	r9, r3
 801a574:	f103 0301 	add.w	r3, r3, #1
 801a578:	d0f9      	beq.n	801a56e <__gethex+0x4e>
 801a57a:	f7ff ffbb 	bl	801a4f4 <__hexdig_fun>
 801a57e:	fab0 f580 	clz	r5, r0
 801a582:	096d      	lsrs	r5, r5, #5
 801a584:	f04f 0b01 	mov.w	fp, #1
 801a588:	464a      	mov	r2, r9
 801a58a:	4616      	mov	r6, r2
 801a58c:	3201      	adds	r2, #1
 801a58e:	7830      	ldrb	r0, [r6, #0]
 801a590:	f7ff ffb0 	bl	801a4f4 <__hexdig_fun>
 801a594:	2800      	cmp	r0, #0
 801a596:	d1f8      	bne.n	801a58a <__gethex+0x6a>
 801a598:	498d      	ldr	r1, [pc, #564]	@ (801a7d0 <__gethex+0x2b0>)
 801a59a:	2201      	movs	r2, #1
 801a59c:	4630      	mov	r0, r6
 801a59e:	f7ff f813 	bl	80195c8 <strncmp>
 801a5a2:	2800      	cmp	r0, #0
 801a5a4:	d13f      	bne.n	801a626 <__gethex+0x106>
 801a5a6:	b944      	cbnz	r4, 801a5ba <__gethex+0x9a>
 801a5a8:	1c74      	adds	r4, r6, #1
 801a5aa:	4622      	mov	r2, r4
 801a5ac:	4616      	mov	r6, r2
 801a5ae:	3201      	adds	r2, #1
 801a5b0:	7830      	ldrb	r0, [r6, #0]
 801a5b2:	f7ff ff9f 	bl	801a4f4 <__hexdig_fun>
 801a5b6:	2800      	cmp	r0, #0
 801a5b8:	d1f8      	bne.n	801a5ac <__gethex+0x8c>
 801a5ba:	1ba4      	subs	r4, r4, r6
 801a5bc:	00a7      	lsls	r7, r4, #2
 801a5be:	7833      	ldrb	r3, [r6, #0]
 801a5c0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801a5c4:	2b50      	cmp	r3, #80	@ 0x50
 801a5c6:	d13e      	bne.n	801a646 <__gethex+0x126>
 801a5c8:	7873      	ldrb	r3, [r6, #1]
 801a5ca:	2b2b      	cmp	r3, #43	@ 0x2b
 801a5cc:	d033      	beq.n	801a636 <__gethex+0x116>
 801a5ce:	2b2d      	cmp	r3, #45	@ 0x2d
 801a5d0:	d034      	beq.n	801a63c <__gethex+0x11c>
 801a5d2:	1c71      	adds	r1, r6, #1
 801a5d4:	2400      	movs	r4, #0
 801a5d6:	7808      	ldrb	r0, [r1, #0]
 801a5d8:	f7ff ff8c 	bl	801a4f4 <__hexdig_fun>
 801a5dc:	1e43      	subs	r3, r0, #1
 801a5de:	b2db      	uxtb	r3, r3
 801a5e0:	2b18      	cmp	r3, #24
 801a5e2:	d830      	bhi.n	801a646 <__gethex+0x126>
 801a5e4:	f1a0 0210 	sub.w	r2, r0, #16
 801a5e8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801a5ec:	f7ff ff82 	bl	801a4f4 <__hexdig_fun>
 801a5f0:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 801a5f4:	fa5f fc8c 	uxtb.w	ip, ip
 801a5f8:	f1bc 0f18 	cmp.w	ip, #24
 801a5fc:	f04f 030a 	mov.w	r3, #10
 801a600:	d91e      	bls.n	801a640 <__gethex+0x120>
 801a602:	b104      	cbz	r4, 801a606 <__gethex+0xe6>
 801a604:	4252      	negs	r2, r2
 801a606:	4417      	add	r7, r2
 801a608:	f8ca 1000 	str.w	r1, [sl]
 801a60c:	b1ed      	cbz	r5, 801a64a <__gethex+0x12a>
 801a60e:	f1bb 0f00 	cmp.w	fp, #0
 801a612:	bf0c      	ite	eq
 801a614:	2506      	moveq	r5, #6
 801a616:	2500      	movne	r5, #0
 801a618:	4628      	mov	r0, r5
 801a61a:	b005      	add	sp, #20
 801a61c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a620:	2500      	movs	r5, #0
 801a622:	462c      	mov	r4, r5
 801a624:	e7b0      	b.n	801a588 <__gethex+0x68>
 801a626:	2c00      	cmp	r4, #0
 801a628:	d1c7      	bne.n	801a5ba <__gethex+0x9a>
 801a62a:	4627      	mov	r7, r4
 801a62c:	e7c7      	b.n	801a5be <__gethex+0x9e>
 801a62e:	464e      	mov	r6, r9
 801a630:	462f      	mov	r7, r5
 801a632:	2501      	movs	r5, #1
 801a634:	e7c3      	b.n	801a5be <__gethex+0x9e>
 801a636:	2400      	movs	r4, #0
 801a638:	1cb1      	adds	r1, r6, #2
 801a63a:	e7cc      	b.n	801a5d6 <__gethex+0xb6>
 801a63c:	2401      	movs	r4, #1
 801a63e:	e7fb      	b.n	801a638 <__gethex+0x118>
 801a640:	fb03 0002 	mla	r0, r3, r2, r0
 801a644:	e7ce      	b.n	801a5e4 <__gethex+0xc4>
 801a646:	4631      	mov	r1, r6
 801a648:	e7de      	b.n	801a608 <__gethex+0xe8>
 801a64a:	eba6 0309 	sub.w	r3, r6, r9
 801a64e:	3b01      	subs	r3, #1
 801a650:	4629      	mov	r1, r5
 801a652:	2b07      	cmp	r3, #7
 801a654:	dc0a      	bgt.n	801a66c <__gethex+0x14c>
 801a656:	9801      	ldr	r0, [sp, #4]
 801a658:	f000 fc48 	bl	801aeec <_Balloc>
 801a65c:	4604      	mov	r4, r0
 801a65e:	b940      	cbnz	r0, 801a672 <__gethex+0x152>
 801a660:	4b5c      	ldr	r3, [pc, #368]	@ (801a7d4 <__gethex+0x2b4>)
 801a662:	4602      	mov	r2, r0
 801a664:	21e4      	movs	r1, #228	@ 0xe4
 801a666:	485c      	ldr	r0, [pc, #368]	@ (801a7d8 <__gethex+0x2b8>)
 801a668:	f001 f9ac 	bl	801b9c4 <__assert_func>
 801a66c:	3101      	adds	r1, #1
 801a66e:	105b      	asrs	r3, r3, #1
 801a670:	e7ef      	b.n	801a652 <__gethex+0x132>
 801a672:	f100 0a14 	add.w	sl, r0, #20
 801a676:	2300      	movs	r3, #0
 801a678:	4655      	mov	r5, sl
 801a67a:	469b      	mov	fp, r3
 801a67c:	45b1      	cmp	r9, r6
 801a67e:	d337      	bcc.n	801a6f0 <__gethex+0x1d0>
 801a680:	f845 bb04 	str.w	fp, [r5], #4
 801a684:	eba5 050a 	sub.w	r5, r5, sl
 801a688:	10ad      	asrs	r5, r5, #2
 801a68a:	6125      	str	r5, [r4, #16]
 801a68c:	4658      	mov	r0, fp
 801a68e:	f000 fd1f 	bl	801b0d0 <__hi0bits>
 801a692:	016d      	lsls	r5, r5, #5
 801a694:	f8d8 6000 	ldr.w	r6, [r8]
 801a698:	1a2d      	subs	r5, r5, r0
 801a69a:	42b5      	cmp	r5, r6
 801a69c:	dd54      	ble.n	801a748 <__gethex+0x228>
 801a69e:	1bad      	subs	r5, r5, r6
 801a6a0:	4629      	mov	r1, r5
 801a6a2:	4620      	mov	r0, r4
 801a6a4:	f001 f8a8 	bl	801b7f8 <__any_on>
 801a6a8:	4681      	mov	r9, r0
 801a6aa:	b178      	cbz	r0, 801a6cc <__gethex+0x1ac>
 801a6ac:	1e6b      	subs	r3, r5, #1
 801a6ae:	1159      	asrs	r1, r3, #5
 801a6b0:	f003 021f 	and.w	r2, r3, #31
 801a6b4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801a6b8:	f04f 0901 	mov.w	r9, #1
 801a6bc:	fa09 f202 	lsl.w	r2, r9, r2
 801a6c0:	420a      	tst	r2, r1
 801a6c2:	d003      	beq.n	801a6cc <__gethex+0x1ac>
 801a6c4:	454b      	cmp	r3, r9
 801a6c6:	dc36      	bgt.n	801a736 <__gethex+0x216>
 801a6c8:	f04f 0902 	mov.w	r9, #2
 801a6cc:	4629      	mov	r1, r5
 801a6ce:	4620      	mov	r0, r4
 801a6d0:	f7ff febe 	bl	801a450 <rshift>
 801a6d4:	442f      	add	r7, r5
 801a6d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a6da:	42bb      	cmp	r3, r7
 801a6dc:	da42      	bge.n	801a764 <__gethex+0x244>
 801a6de:	9801      	ldr	r0, [sp, #4]
 801a6e0:	4621      	mov	r1, r4
 801a6e2:	f000 fc43 	bl	801af6c <_Bfree>
 801a6e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a6e8:	2300      	movs	r3, #0
 801a6ea:	6013      	str	r3, [r2, #0]
 801a6ec:	25a3      	movs	r5, #163	@ 0xa3
 801a6ee:	e793      	b.n	801a618 <__gethex+0xf8>
 801a6f0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801a6f4:	2a2e      	cmp	r2, #46	@ 0x2e
 801a6f6:	d012      	beq.n	801a71e <__gethex+0x1fe>
 801a6f8:	2b20      	cmp	r3, #32
 801a6fa:	d104      	bne.n	801a706 <__gethex+0x1e6>
 801a6fc:	f845 bb04 	str.w	fp, [r5], #4
 801a700:	f04f 0b00 	mov.w	fp, #0
 801a704:	465b      	mov	r3, fp
 801a706:	7830      	ldrb	r0, [r6, #0]
 801a708:	9303      	str	r3, [sp, #12]
 801a70a:	f7ff fef3 	bl	801a4f4 <__hexdig_fun>
 801a70e:	9b03      	ldr	r3, [sp, #12]
 801a710:	f000 000f 	and.w	r0, r0, #15
 801a714:	4098      	lsls	r0, r3
 801a716:	ea4b 0b00 	orr.w	fp, fp, r0
 801a71a:	3304      	adds	r3, #4
 801a71c:	e7ae      	b.n	801a67c <__gethex+0x15c>
 801a71e:	45b1      	cmp	r9, r6
 801a720:	d8ea      	bhi.n	801a6f8 <__gethex+0x1d8>
 801a722:	492b      	ldr	r1, [pc, #172]	@ (801a7d0 <__gethex+0x2b0>)
 801a724:	9303      	str	r3, [sp, #12]
 801a726:	2201      	movs	r2, #1
 801a728:	4630      	mov	r0, r6
 801a72a:	f7fe ff4d 	bl	80195c8 <strncmp>
 801a72e:	9b03      	ldr	r3, [sp, #12]
 801a730:	2800      	cmp	r0, #0
 801a732:	d1e1      	bne.n	801a6f8 <__gethex+0x1d8>
 801a734:	e7a2      	b.n	801a67c <__gethex+0x15c>
 801a736:	1ea9      	subs	r1, r5, #2
 801a738:	4620      	mov	r0, r4
 801a73a:	f001 f85d 	bl	801b7f8 <__any_on>
 801a73e:	2800      	cmp	r0, #0
 801a740:	d0c2      	beq.n	801a6c8 <__gethex+0x1a8>
 801a742:	f04f 0903 	mov.w	r9, #3
 801a746:	e7c1      	b.n	801a6cc <__gethex+0x1ac>
 801a748:	da09      	bge.n	801a75e <__gethex+0x23e>
 801a74a:	1b75      	subs	r5, r6, r5
 801a74c:	4621      	mov	r1, r4
 801a74e:	9801      	ldr	r0, [sp, #4]
 801a750:	462a      	mov	r2, r5
 801a752:	f000 fe1b 	bl	801b38c <__lshift>
 801a756:	1b7f      	subs	r7, r7, r5
 801a758:	4604      	mov	r4, r0
 801a75a:	f100 0a14 	add.w	sl, r0, #20
 801a75e:	f04f 0900 	mov.w	r9, #0
 801a762:	e7b8      	b.n	801a6d6 <__gethex+0x1b6>
 801a764:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801a768:	42bd      	cmp	r5, r7
 801a76a:	dd6f      	ble.n	801a84c <__gethex+0x32c>
 801a76c:	1bed      	subs	r5, r5, r7
 801a76e:	42ae      	cmp	r6, r5
 801a770:	dc34      	bgt.n	801a7dc <__gethex+0x2bc>
 801a772:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a776:	2b02      	cmp	r3, #2
 801a778:	d022      	beq.n	801a7c0 <__gethex+0x2a0>
 801a77a:	2b03      	cmp	r3, #3
 801a77c:	d024      	beq.n	801a7c8 <__gethex+0x2a8>
 801a77e:	2b01      	cmp	r3, #1
 801a780:	d115      	bne.n	801a7ae <__gethex+0x28e>
 801a782:	42ae      	cmp	r6, r5
 801a784:	d113      	bne.n	801a7ae <__gethex+0x28e>
 801a786:	2e01      	cmp	r6, #1
 801a788:	d10b      	bne.n	801a7a2 <__gethex+0x282>
 801a78a:	9a02      	ldr	r2, [sp, #8]
 801a78c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801a790:	6013      	str	r3, [r2, #0]
 801a792:	2301      	movs	r3, #1
 801a794:	6123      	str	r3, [r4, #16]
 801a796:	f8ca 3000 	str.w	r3, [sl]
 801a79a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a79c:	2562      	movs	r5, #98	@ 0x62
 801a79e:	601c      	str	r4, [r3, #0]
 801a7a0:	e73a      	b.n	801a618 <__gethex+0xf8>
 801a7a2:	1e71      	subs	r1, r6, #1
 801a7a4:	4620      	mov	r0, r4
 801a7a6:	f001 f827 	bl	801b7f8 <__any_on>
 801a7aa:	2800      	cmp	r0, #0
 801a7ac:	d1ed      	bne.n	801a78a <__gethex+0x26a>
 801a7ae:	9801      	ldr	r0, [sp, #4]
 801a7b0:	4621      	mov	r1, r4
 801a7b2:	f000 fbdb 	bl	801af6c <_Bfree>
 801a7b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a7b8:	2300      	movs	r3, #0
 801a7ba:	6013      	str	r3, [r2, #0]
 801a7bc:	2550      	movs	r5, #80	@ 0x50
 801a7be:	e72b      	b.n	801a618 <__gethex+0xf8>
 801a7c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a7c2:	2b00      	cmp	r3, #0
 801a7c4:	d1f3      	bne.n	801a7ae <__gethex+0x28e>
 801a7c6:	e7e0      	b.n	801a78a <__gethex+0x26a>
 801a7c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a7ca:	2b00      	cmp	r3, #0
 801a7cc:	d1dd      	bne.n	801a78a <__gethex+0x26a>
 801a7ce:	e7ee      	b.n	801a7ae <__gethex+0x28e>
 801a7d0:	0801d74f 	.word	0x0801d74f
 801a7d4:	0801d7d5 	.word	0x0801d7d5
 801a7d8:	0801d7e6 	.word	0x0801d7e6
 801a7dc:	1e6f      	subs	r7, r5, #1
 801a7de:	f1b9 0f00 	cmp.w	r9, #0
 801a7e2:	d130      	bne.n	801a846 <__gethex+0x326>
 801a7e4:	b127      	cbz	r7, 801a7f0 <__gethex+0x2d0>
 801a7e6:	4639      	mov	r1, r7
 801a7e8:	4620      	mov	r0, r4
 801a7ea:	f001 f805 	bl	801b7f8 <__any_on>
 801a7ee:	4681      	mov	r9, r0
 801a7f0:	117a      	asrs	r2, r7, #5
 801a7f2:	2301      	movs	r3, #1
 801a7f4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801a7f8:	f007 071f 	and.w	r7, r7, #31
 801a7fc:	40bb      	lsls	r3, r7
 801a7fe:	4213      	tst	r3, r2
 801a800:	4629      	mov	r1, r5
 801a802:	4620      	mov	r0, r4
 801a804:	bf18      	it	ne
 801a806:	f049 0902 	orrne.w	r9, r9, #2
 801a80a:	f7ff fe21 	bl	801a450 <rshift>
 801a80e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801a812:	1b76      	subs	r6, r6, r5
 801a814:	2502      	movs	r5, #2
 801a816:	f1b9 0f00 	cmp.w	r9, #0
 801a81a:	d047      	beq.n	801a8ac <__gethex+0x38c>
 801a81c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a820:	2b02      	cmp	r3, #2
 801a822:	d015      	beq.n	801a850 <__gethex+0x330>
 801a824:	2b03      	cmp	r3, #3
 801a826:	d017      	beq.n	801a858 <__gethex+0x338>
 801a828:	2b01      	cmp	r3, #1
 801a82a:	d109      	bne.n	801a840 <__gethex+0x320>
 801a82c:	f019 0f02 	tst.w	r9, #2
 801a830:	d006      	beq.n	801a840 <__gethex+0x320>
 801a832:	f8da 3000 	ldr.w	r3, [sl]
 801a836:	ea49 0903 	orr.w	r9, r9, r3
 801a83a:	f019 0f01 	tst.w	r9, #1
 801a83e:	d10e      	bne.n	801a85e <__gethex+0x33e>
 801a840:	f045 0510 	orr.w	r5, r5, #16
 801a844:	e032      	b.n	801a8ac <__gethex+0x38c>
 801a846:	f04f 0901 	mov.w	r9, #1
 801a84a:	e7d1      	b.n	801a7f0 <__gethex+0x2d0>
 801a84c:	2501      	movs	r5, #1
 801a84e:	e7e2      	b.n	801a816 <__gethex+0x2f6>
 801a850:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a852:	f1c3 0301 	rsb	r3, r3, #1
 801a856:	930f      	str	r3, [sp, #60]	@ 0x3c
 801a858:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a85a:	2b00      	cmp	r3, #0
 801a85c:	d0f0      	beq.n	801a840 <__gethex+0x320>
 801a85e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801a862:	f104 0314 	add.w	r3, r4, #20
 801a866:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801a86a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801a86e:	f04f 0c00 	mov.w	ip, #0
 801a872:	4618      	mov	r0, r3
 801a874:	f853 2b04 	ldr.w	r2, [r3], #4
 801a878:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 801a87c:	d01b      	beq.n	801a8b6 <__gethex+0x396>
 801a87e:	3201      	adds	r2, #1
 801a880:	6002      	str	r2, [r0, #0]
 801a882:	2d02      	cmp	r5, #2
 801a884:	f104 0314 	add.w	r3, r4, #20
 801a888:	d13c      	bne.n	801a904 <__gethex+0x3e4>
 801a88a:	f8d8 2000 	ldr.w	r2, [r8]
 801a88e:	3a01      	subs	r2, #1
 801a890:	42b2      	cmp	r2, r6
 801a892:	d109      	bne.n	801a8a8 <__gethex+0x388>
 801a894:	1171      	asrs	r1, r6, #5
 801a896:	2201      	movs	r2, #1
 801a898:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a89c:	f006 061f 	and.w	r6, r6, #31
 801a8a0:	fa02 f606 	lsl.w	r6, r2, r6
 801a8a4:	421e      	tst	r6, r3
 801a8a6:	d13a      	bne.n	801a91e <__gethex+0x3fe>
 801a8a8:	f045 0520 	orr.w	r5, r5, #32
 801a8ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a8ae:	601c      	str	r4, [r3, #0]
 801a8b0:	9b02      	ldr	r3, [sp, #8]
 801a8b2:	601f      	str	r7, [r3, #0]
 801a8b4:	e6b0      	b.n	801a618 <__gethex+0xf8>
 801a8b6:	4299      	cmp	r1, r3
 801a8b8:	f843 cc04 	str.w	ip, [r3, #-4]
 801a8bc:	d8d9      	bhi.n	801a872 <__gethex+0x352>
 801a8be:	68a3      	ldr	r3, [r4, #8]
 801a8c0:	459b      	cmp	fp, r3
 801a8c2:	db17      	blt.n	801a8f4 <__gethex+0x3d4>
 801a8c4:	6861      	ldr	r1, [r4, #4]
 801a8c6:	9801      	ldr	r0, [sp, #4]
 801a8c8:	3101      	adds	r1, #1
 801a8ca:	f000 fb0f 	bl	801aeec <_Balloc>
 801a8ce:	4681      	mov	r9, r0
 801a8d0:	b918      	cbnz	r0, 801a8da <__gethex+0x3ba>
 801a8d2:	4b1a      	ldr	r3, [pc, #104]	@ (801a93c <__gethex+0x41c>)
 801a8d4:	4602      	mov	r2, r0
 801a8d6:	2184      	movs	r1, #132	@ 0x84
 801a8d8:	e6c5      	b.n	801a666 <__gethex+0x146>
 801a8da:	6922      	ldr	r2, [r4, #16]
 801a8dc:	3202      	adds	r2, #2
 801a8de:	f104 010c 	add.w	r1, r4, #12
 801a8e2:	0092      	lsls	r2, r2, #2
 801a8e4:	300c      	adds	r0, #12
 801a8e6:	f7fe ff65 	bl	80197b4 <memcpy>
 801a8ea:	4621      	mov	r1, r4
 801a8ec:	9801      	ldr	r0, [sp, #4]
 801a8ee:	f000 fb3d 	bl	801af6c <_Bfree>
 801a8f2:	464c      	mov	r4, r9
 801a8f4:	6923      	ldr	r3, [r4, #16]
 801a8f6:	1c5a      	adds	r2, r3, #1
 801a8f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801a8fc:	6122      	str	r2, [r4, #16]
 801a8fe:	2201      	movs	r2, #1
 801a900:	615a      	str	r2, [r3, #20]
 801a902:	e7be      	b.n	801a882 <__gethex+0x362>
 801a904:	6922      	ldr	r2, [r4, #16]
 801a906:	455a      	cmp	r2, fp
 801a908:	dd0b      	ble.n	801a922 <__gethex+0x402>
 801a90a:	2101      	movs	r1, #1
 801a90c:	4620      	mov	r0, r4
 801a90e:	f7ff fd9f 	bl	801a450 <rshift>
 801a912:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a916:	3701      	adds	r7, #1
 801a918:	42bb      	cmp	r3, r7
 801a91a:	f6ff aee0 	blt.w	801a6de <__gethex+0x1be>
 801a91e:	2501      	movs	r5, #1
 801a920:	e7c2      	b.n	801a8a8 <__gethex+0x388>
 801a922:	f016 061f 	ands.w	r6, r6, #31
 801a926:	d0fa      	beq.n	801a91e <__gethex+0x3fe>
 801a928:	4453      	add	r3, sl
 801a92a:	f1c6 0620 	rsb	r6, r6, #32
 801a92e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801a932:	f000 fbcd 	bl	801b0d0 <__hi0bits>
 801a936:	42b0      	cmp	r0, r6
 801a938:	dbe7      	blt.n	801a90a <__gethex+0x3ea>
 801a93a:	e7f0      	b.n	801a91e <__gethex+0x3fe>
 801a93c:	0801d7d5 	.word	0x0801d7d5

0801a940 <L_shift>:
 801a940:	f1c2 0208 	rsb	r2, r2, #8
 801a944:	0092      	lsls	r2, r2, #2
 801a946:	b570      	push	{r4, r5, r6, lr}
 801a948:	f1c2 0620 	rsb	r6, r2, #32
 801a94c:	6843      	ldr	r3, [r0, #4]
 801a94e:	6804      	ldr	r4, [r0, #0]
 801a950:	fa03 f506 	lsl.w	r5, r3, r6
 801a954:	432c      	orrs	r4, r5
 801a956:	40d3      	lsrs	r3, r2
 801a958:	6004      	str	r4, [r0, #0]
 801a95a:	f840 3f04 	str.w	r3, [r0, #4]!
 801a95e:	4288      	cmp	r0, r1
 801a960:	d3f4      	bcc.n	801a94c <L_shift+0xc>
 801a962:	bd70      	pop	{r4, r5, r6, pc}

0801a964 <__match>:
 801a964:	b530      	push	{r4, r5, lr}
 801a966:	6803      	ldr	r3, [r0, #0]
 801a968:	3301      	adds	r3, #1
 801a96a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a96e:	b914      	cbnz	r4, 801a976 <__match+0x12>
 801a970:	6003      	str	r3, [r0, #0]
 801a972:	2001      	movs	r0, #1
 801a974:	bd30      	pop	{r4, r5, pc}
 801a976:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a97a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801a97e:	2d19      	cmp	r5, #25
 801a980:	bf98      	it	ls
 801a982:	3220      	addls	r2, #32
 801a984:	42a2      	cmp	r2, r4
 801a986:	d0f0      	beq.n	801a96a <__match+0x6>
 801a988:	2000      	movs	r0, #0
 801a98a:	e7f3      	b.n	801a974 <__match+0x10>

0801a98c <__hexnan>:
 801a98c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a990:	680b      	ldr	r3, [r1, #0]
 801a992:	6801      	ldr	r1, [r0, #0]
 801a994:	115e      	asrs	r6, r3, #5
 801a996:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801a99a:	f013 031f 	ands.w	r3, r3, #31
 801a99e:	b087      	sub	sp, #28
 801a9a0:	bf18      	it	ne
 801a9a2:	3604      	addne	r6, #4
 801a9a4:	2500      	movs	r5, #0
 801a9a6:	1f37      	subs	r7, r6, #4
 801a9a8:	4682      	mov	sl, r0
 801a9aa:	4690      	mov	r8, r2
 801a9ac:	9301      	str	r3, [sp, #4]
 801a9ae:	f846 5c04 	str.w	r5, [r6, #-4]
 801a9b2:	46b9      	mov	r9, r7
 801a9b4:	463c      	mov	r4, r7
 801a9b6:	9502      	str	r5, [sp, #8]
 801a9b8:	46ab      	mov	fp, r5
 801a9ba:	784a      	ldrb	r2, [r1, #1]
 801a9bc:	1c4b      	adds	r3, r1, #1
 801a9be:	9303      	str	r3, [sp, #12]
 801a9c0:	b342      	cbz	r2, 801aa14 <__hexnan+0x88>
 801a9c2:	4610      	mov	r0, r2
 801a9c4:	9105      	str	r1, [sp, #20]
 801a9c6:	9204      	str	r2, [sp, #16]
 801a9c8:	f7ff fd94 	bl	801a4f4 <__hexdig_fun>
 801a9cc:	2800      	cmp	r0, #0
 801a9ce:	d151      	bne.n	801aa74 <__hexnan+0xe8>
 801a9d0:	9a04      	ldr	r2, [sp, #16]
 801a9d2:	9905      	ldr	r1, [sp, #20]
 801a9d4:	2a20      	cmp	r2, #32
 801a9d6:	d818      	bhi.n	801aa0a <__hexnan+0x7e>
 801a9d8:	9b02      	ldr	r3, [sp, #8]
 801a9da:	459b      	cmp	fp, r3
 801a9dc:	dd13      	ble.n	801aa06 <__hexnan+0x7a>
 801a9de:	454c      	cmp	r4, r9
 801a9e0:	d206      	bcs.n	801a9f0 <__hexnan+0x64>
 801a9e2:	2d07      	cmp	r5, #7
 801a9e4:	dc04      	bgt.n	801a9f0 <__hexnan+0x64>
 801a9e6:	462a      	mov	r2, r5
 801a9e8:	4649      	mov	r1, r9
 801a9ea:	4620      	mov	r0, r4
 801a9ec:	f7ff ffa8 	bl	801a940 <L_shift>
 801a9f0:	4544      	cmp	r4, r8
 801a9f2:	d952      	bls.n	801aa9a <__hexnan+0x10e>
 801a9f4:	2300      	movs	r3, #0
 801a9f6:	f1a4 0904 	sub.w	r9, r4, #4
 801a9fa:	f844 3c04 	str.w	r3, [r4, #-4]
 801a9fe:	f8cd b008 	str.w	fp, [sp, #8]
 801aa02:	464c      	mov	r4, r9
 801aa04:	461d      	mov	r5, r3
 801aa06:	9903      	ldr	r1, [sp, #12]
 801aa08:	e7d7      	b.n	801a9ba <__hexnan+0x2e>
 801aa0a:	2a29      	cmp	r2, #41	@ 0x29
 801aa0c:	d157      	bne.n	801aabe <__hexnan+0x132>
 801aa0e:	3102      	adds	r1, #2
 801aa10:	f8ca 1000 	str.w	r1, [sl]
 801aa14:	f1bb 0f00 	cmp.w	fp, #0
 801aa18:	d051      	beq.n	801aabe <__hexnan+0x132>
 801aa1a:	454c      	cmp	r4, r9
 801aa1c:	d206      	bcs.n	801aa2c <__hexnan+0xa0>
 801aa1e:	2d07      	cmp	r5, #7
 801aa20:	dc04      	bgt.n	801aa2c <__hexnan+0xa0>
 801aa22:	462a      	mov	r2, r5
 801aa24:	4649      	mov	r1, r9
 801aa26:	4620      	mov	r0, r4
 801aa28:	f7ff ff8a 	bl	801a940 <L_shift>
 801aa2c:	4544      	cmp	r4, r8
 801aa2e:	d936      	bls.n	801aa9e <__hexnan+0x112>
 801aa30:	f1a8 0204 	sub.w	r2, r8, #4
 801aa34:	4623      	mov	r3, r4
 801aa36:	f853 1b04 	ldr.w	r1, [r3], #4
 801aa3a:	f842 1f04 	str.w	r1, [r2, #4]!
 801aa3e:	429f      	cmp	r7, r3
 801aa40:	d2f9      	bcs.n	801aa36 <__hexnan+0xaa>
 801aa42:	1b3b      	subs	r3, r7, r4
 801aa44:	f023 0303 	bic.w	r3, r3, #3
 801aa48:	3304      	adds	r3, #4
 801aa4a:	3401      	adds	r4, #1
 801aa4c:	3e03      	subs	r6, #3
 801aa4e:	42b4      	cmp	r4, r6
 801aa50:	bf88      	it	hi
 801aa52:	2304      	movhi	r3, #4
 801aa54:	4443      	add	r3, r8
 801aa56:	2200      	movs	r2, #0
 801aa58:	f843 2b04 	str.w	r2, [r3], #4
 801aa5c:	429f      	cmp	r7, r3
 801aa5e:	d2fb      	bcs.n	801aa58 <__hexnan+0xcc>
 801aa60:	683b      	ldr	r3, [r7, #0]
 801aa62:	b91b      	cbnz	r3, 801aa6c <__hexnan+0xe0>
 801aa64:	4547      	cmp	r7, r8
 801aa66:	d128      	bne.n	801aaba <__hexnan+0x12e>
 801aa68:	2301      	movs	r3, #1
 801aa6a:	603b      	str	r3, [r7, #0]
 801aa6c:	2005      	movs	r0, #5
 801aa6e:	b007      	add	sp, #28
 801aa70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa74:	3501      	adds	r5, #1
 801aa76:	2d08      	cmp	r5, #8
 801aa78:	f10b 0b01 	add.w	fp, fp, #1
 801aa7c:	dd06      	ble.n	801aa8c <__hexnan+0x100>
 801aa7e:	4544      	cmp	r4, r8
 801aa80:	d9c1      	bls.n	801aa06 <__hexnan+0x7a>
 801aa82:	2300      	movs	r3, #0
 801aa84:	f844 3c04 	str.w	r3, [r4, #-4]
 801aa88:	2501      	movs	r5, #1
 801aa8a:	3c04      	subs	r4, #4
 801aa8c:	6822      	ldr	r2, [r4, #0]
 801aa8e:	f000 000f 	and.w	r0, r0, #15
 801aa92:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801aa96:	6020      	str	r0, [r4, #0]
 801aa98:	e7b5      	b.n	801aa06 <__hexnan+0x7a>
 801aa9a:	2508      	movs	r5, #8
 801aa9c:	e7b3      	b.n	801aa06 <__hexnan+0x7a>
 801aa9e:	9b01      	ldr	r3, [sp, #4]
 801aaa0:	2b00      	cmp	r3, #0
 801aaa2:	d0dd      	beq.n	801aa60 <__hexnan+0xd4>
 801aaa4:	f1c3 0320 	rsb	r3, r3, #32
 801aaa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801aaac:	40da      	lsrs	r2, r3
 801aaae:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801aab2:	4013      	ands	r3, r2
 801aab4:	f846 3c04 	str.w	r3, [r6, #-4]
 801aab8:	e7d2      	b.n	801aa60 <__hexnan+0xd4>
 801aaba:	3f04      	subs	r7, #4
 801aabc:	e7d0      	b.n	801aa60 <__hexnan+0xd4>
 801aabe:	2004      	movs	r0, #4
 801aac0:	e7d5      	b.n	801aa6e <__hexnan+0xe2>

0801aac2 <__ssputs_r>:
 801aac2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aac6:	688e      	ldr	r6, [r1, #8]
 801aac8:	461f      	mov	r7, r3
 801aaca:	42be      	cmp	r6, r7
 801aacc:	680b      	ldr	r3, [r1, #0]
 801aace:	4682      	mov	sl, r0
 801aad0:	460c      	mov	r4, r1
 801aad2:	4690      	mov	r8, r2
 801aad4:	d82d      	bhi.n	801ab32 <__ssputs_r+0x70>
 801aad6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801aada:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801aade:	d026      	beq.n	801ab2e <__ssputs_r+0x6c>
 801aae0:	6965      	ldr	r5, [r4, #20]
 801aae2:	6909      	ldr	r1, [r1, #16]
 801aae4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801aae8:	eba3 0901 	sub.w	r9, r3, r1
 801aaec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801aaf0:	1c7b      	adds	r3, r7, #1
 801aaf2:	444b      	add	r3, r9
 801aaf4:	106d      	asrs	r5, r5, #1
 801aaf6:	429d      	cmp	r5, r3
 801aaf8:	bf38      	it	cc
 801aafa:	461d      	movcc	r5, r3
 801aafc:	0553      	lsls	r3, r2, #21
 801aafe:	d527      	bpl.n	801ab50 <__ssputs_r+0x8e>
 801ab00:	4629      	mov	r1, r5
 801ab02:	f7fd fa05 	bl	8017f10 <_malloc_r>
 801ab06:	4606      	mov	r6, r0
 801ab08:	b360      	cbz	r0, 801ab64 <__ssputs_r+0xa2>
 801ab0a:	6921      	ldr	r1, [r4, #16]
 801ab0c:	464a      	mov	r2, r9
 801ab0e:	f7fe fe51 	bl	80197b4 <memcpy>
 801ab12:	89a3      	ldrh	r3, [r4, #12]
 801ab14:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801ab18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ab1c:	81a3      	strh	r3, [r4, #12]
 801ab1e:	6126      	str	r6, [r4, #16]
 801ab20:	6165      	str	r5, [r4, #20]
 801ab22:	444e      	add	r6, r9
 801ab24:	eba5 0509 	sub.w	r5, r5, r9
 801ab28:	6026      	str	r6, [r4, #0]
 801ab2a:	60a5      	str	r5, [r4, #8]
 801ab2c:	463e      	mov	r6, r7
 801ab2e:	42be      	cmp	r6, r7
 801ab30:	d900      	bls.n	801ab34 <__ssputs_r+0x72>
 801ab32:	463e      	mov	r6, r7
 801ab34:	6820      	ldr	r0, [r4, #0]
 801ab36:	4632      	mov	r2, r6
 801ab38:	4641      	mov	r1, r8
 801ab3a:	f7fe fd23 	bl	8019584 <memmove>
 801ab3e:	68a3      	ldr	r3, [r4, #8]
 801ab40:	1b9b      	subs	r3, r3, r6
 801ab42:	60a3      	str	r3, [r4, #8]
 801ab44:	6823      	ldr	r3, [r4, #0]
 801ab46:	4433      	add	r3, r6
 801ab48:	6023      	str	r3, [r4, #0]
 801ab4a:	2000      	movs	r0, #0
 801ab4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ab50:	462a      	mov	r2, r5
 801ab52:	f000 feb5 	bl	801b8c0 <_realloc_r>
 801ab56:	4606      	mov	r6, r0
 801ab58:	2800      	cmp	r0, #0
 801ab5a:	d1e0      	bne.n	801ab1e <__ssputs_r+0x5c>
 801ab5c:	6921      	ldr	r1, [r4, #16]
 801ab5e:	4650      	mov	r0, sl
 801ab60:	f7ff fc2c 	bl	801a3bc <_free_r>
 801ab64:	230c      	movs	r3, #12
 801ab66:	f8ca 3000 	str.w	r3, [sl]
 801ab6a:	89a3      	ldrh	r3, [r4, #12]
 801ab6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ab70:	81a3      	strh	r3, [r4, #12]
 801ab72:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ab76:	e7e9      	b.n	801ab4c <__ssputs_r+0x8a>

0801ab78 <_svfiprintf_r>:
 801ab78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab7c:	4698      	mov	r8, r3
 801ab7e:	898b      	ldrh	r3, [r1, #12]
 801ab80:	061b      	lsls	r3, r3, #24
 801ab82:	b09d      	sub	sp, #116	@ 0x74
 801ab84:	4607      	mov	r7, r0
 801ab86:	460d      	mov	r5, r1
 801ab88:	4614      	mov	r4, r2
 801ab8a:	d510      	bpl.n	801abae <_svfiprintf_r+0x36>
 801ab8c:	690b      	ldr	r3, [r1, #16]
 801ab8e:	b973      	cbnz	r3, 801abae <_svfiprintf_r+0x36>
 801ab90:	2140      	movs	r1, #64	@ 0x40
 801ab92:	f7fd f9bd 	bl	8017f10 <_malloc_r>
 801ab96:	6028      	str	r0, [r5, #0]
 801ab98:	6128      	str	r0, [r5, #16]
 801ab9a:	b930      	cbnz	r0, 801abaa <_svfiprintf_r+0x32>
 801ab9c:	230c      	movs	r3, #12
 801ab9e:	603b      	str	r3, [r7, #0]
 801aba0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801aba4:	b01d      	add	sp, #116	@ 0x74
 801aba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801abaa:	2340      	movs	r3, #64	@ 0x40
 801abac:	616b      	str	r3, [r5, #20]
 801abae:	2300      	movs	r3, #0
 801abb0:	9309      	str	r3, [sp, #36]	@ 0x24
 801abb2:	2320      	movs	r3, #32
 801abb4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801abb8:	f8cd 800c 	str.w	r8, [sp, #12]
 801abbc:	2330      	movs	r3, #48	@ 0x30
 801abbe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801ad5c <_svfiprintf_r+0x1e4>
 801abc2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801abc6:	f04f 0901 	mov.w	r9, #1
 801abca:	4623      	mov	r3, r4
 801abcc:	469a      	mov	sl, r3
 801abce:	f813 2b01 	ldrb.w	r2, [r3], #1
 801abd2:	b10a      	cbz	r2, 801abd8 <_svfiprintf_r+0x60>
 801abd4:	2a25      	cmp	r2, #37	@ 0x25
 801abd6:	d1f9      	bne.n	801abcc <_svfiprintf_r+0x54>
 801abd8:	ebba 0b04 	subs.w	fp, sl, r4
 801abdc:	d00b      	beq.n	801abf6 <_svfiprintf_r+0x7e>
 801abde:	465b      	mov	r3, fp
 801abe0:	4622      	mov	r2, r4
 801abe2:	4629      	mov	r1, r5
 801abe4:	4638      	mov	r0, r7
 801abe6:	f7ff ff6c 	bl	801aac2 <__ssputs_r>
 801abea:	3001      	adds	r0, #1
 801abec:	f000 80a7 	beq.w	801ad3e <_svfiprintf_r+0x1c6>
 801abf0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801abf2:	445a      	add	r2, fp
 801abf4:	9209      	str	r2, [sp, #36]	@ 0x24
 801abf6:	f89a 3000 	ldrb.w	r3, [sl]
 801abfa:	2b00      	cmp	r3, #0
 801abfc:	f000 809f 	beq.w	801ad3e <_svfiprintf_r+0x1c6>
 801ac00:	2300      	movs	r3, #0
 801ac02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801ac06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ac0a:	f10a 0a01 	add.w	sl, sl, #1
 801ac0e:	9304      	str	r3, [sp, #16]
 801ac10:	9307      	str	r3, [sp, #28]
 801ac12:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ac16:	931a      	str	r3, [sp, #104]	@ 0x68
 801ac18:	4654      	mov	r4, sl
 801ac1a:	2205      	movs	r2, #5
 801ac1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ac20:	484e      	ldr	r0, [pc, #312]	@ (801ad5c <_svfiprintf_r+0x1e4>)
 801ac22:	f7e5 fb75 	bl	8000310 <memchr>
 801ac26:	9a04      	ldr	r2, [sp, #16]
 801ac28:	b9d8      	cbnz	r0, 801ac62 <_svfiprintf_r+0xea>
 801ac2a:	06d0      	lsls	r0, r2, #27
 801ac2c:	bf44      	itt	mi
 801ac2e:	2320      	movmi	r3, #32
 801ac30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ac34:	0711      	lsls	r1, r2, #28
 801ac36:	bf44      	itt	mi
 801ac38:	232b      	movmi	r3, #43	@ 0x2b
 801ac3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ac3e:	f89a 3000 	ldrb.w	r3, [sl]
 801ac42:	2b2a      	cmp	r3, #42	@ 0x2a
 801ac44:	d015      	beq.n	801ac72 <_svfiprintf_r+0xfa>
 801ac46:	9a07      	ldr	r2, [sp, #28]
 801ac48:	4654      	mov	r4, sl
 801ac4a:	2000      	movs	r0, #0
 801ac4c:	f04f 0c0a 	mov.w	ip, #10
 801ac50:	4621      	mov	r1, r4
 801ac52:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ac56:	3b30      	subs	r3, #48	@ 0x30
 801ac58:	2b09      	cmp	r3, #9
 801ac5a:	d94b      	bls.n	801acf4 <_svfiprintf_r+0x17c>
 801ac5c:	b1b0      	cbz	r0, 801ac8c <_svfiprintf_r+0x114>
 801ac5e:	9207      	str	r2, [sp, #28]
 801ac60:	e014      	b.n	801ac8c <_svfiprintf_r+0x114>
 801ac62:	eba0 0308 	sub.w	r3, r0, r8
 801ac66:	fa09 f303 	lsl.w	r3, r9, r3
 801ac6a:	4313      	orrs	r3, r2
 801ac6c:	9304      	str	r3, [sp, #16]
 801ac6e:	46a2      	mov	sl, r4
 801ac70:	e7d2      	b.n	801ac18 <_svfiprintf_r+0xa0>
 801ac72:	9b03      	ldr	r3, [sp, #12]
 801ac74:	1d19      	adds	r1, r3, #4
 801ac76:	681b      	ldr	r3, [r3, #0]
 801ac78:	9103      	str	r1, [sp, #12]
 801ac7a:	2b00      	cmp	r3, #0
 801ac7c:	bfbb      	ittet	lt
 801ac7e:	425b      	neglt	r3, r3
 801ac80:	f042 0202 	orrlt.w	r2, r2, #2
 801ac84:	9307      	strge	r3, [sp, #28]
 801ac86:	9307      	strlt	r3, [sp, #28]
 801ac88:	bfb8      	it	lt
 801ac8a:	9204      	strlt	r2, [sp, #16]
 801ac8c:	7823      	ldrb	r3, [r4, #0]
 801ac8e:	2b2e      	cmp	r3, #46	@ 0x2e
 801ac90:	d10a      	bne.n	801aca8 <_svfiprintf_r+0x130>
 801ac92:	7863      	ldrb	r3, [r4, #1]
 801ac94:	2b2a      	cmp	r3, #42	@ 0x2a
 801ac96:	d132      	bne.n	801acfe <_svfiprintf_r+0x186>
 801ac98:	9b03      	ldr	r3, [sp, #12]
 801ac9a:	1d1a      	adds	r2, r3, #4
 801ac9c:	681b      	ldr	r3, [r3, #0]
 801ac9e:	9203      	str	r2, [sp, #12]
 801aca0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801aca4:	3402      	adds	r4, #2
 801aca6:	9305      	str	r3, [sp, #20]
 801aca8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801ad6c <_svfiprintf_r+0x1f4>
 801acac:	7821      	ldrb	r1, [r4, #0]
 801acae:	2203      	movs	r2, #3
 801acb0:	4650      	mov	r0, sl
 801acb2:	f7e5 fb2d 	bl	8000310 <memchr>
 801acb6:	b138      	cbz	r0, 801acc8 <_svfiprintf_r+0x150>
 801acb8:	9b04      	ldr	r3, [sp, #16]
 801acba:	eba0 000a 	sub.w	r0, r0, sl
 801acbe:	2240      	movs	r2, #64	@ 0x40
 801acc0:	4082      	lsls	r2, r0
 801acc2:	4313      	orrs	r3, r2
 801acc4:	3401      	adds	r4, #1
 801acc6:	9304      	str	r3, [sp, #16]
 801acc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801accc:	4824      	ldr	r0, [pc, #144]	@ (801ad60 <_svfiprintf_r+0x1e8>)
 801acce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801acd2:	2206      	movs	r2, #6
 801acd4:	f7e5 fb1c 	bl	8000310 <memchr>
 801acd8:	2800      	cmp	r0, #0
 801acda:	d036      	beq.n	801ad4a <_svfiprintf_r+0x1d2>
 801acdc:	4b21      	ldr	r3, [pc, #132]	@ (801ad64 <_svfiprintf_r+0x1ec>)
 801acde:	bb1b      	cbnz	r3, 801ad28 <_svfiprintf_r+0x1b0>
 801ace0:	9b03      	ldr	r3, [sp, #12]
 801ace2:	3307      	adds	r3, #7
 801ace4:	f023 0307 	bic.w	r3, r3, #7
 801ace8:	3308      	adds	r3, #8
 801acea:	9303      	str	r3, [sp, #12]
 801acec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801acee:	4433      	add	r3, r6
 801acf0:	9309      	str	r3, [sp, #36]	@ 0x24
 801acf2:	e76a      	b.n	801abca <_svfiprintf_r+0x52>
 801acf4:	fb0c 3202 	mla	r2, ip, r2, r3
 801acf8:	460c      	mov	r4, r1
 801acfa:	2001      	movs	r0, #1
 801acfc:	e7a8      	b.n	801ac50 <_svfiprintf_r+0xd8>
 801acfe:	2300      	movs	r3, #0
 801ad00:	3401      	adds	r4, #1
 801ad02:	9305      	str	r3, [sp, #20]
 801ad04:	4619      	mov	r1, r3
 801ad06:	f04f 0c0a 	mov.w	ip, #10
 801ad0a:	4620      	mov	r0, r4
 801ad0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ad10:	3a30      	subs	r2, #48	@ 0x30
 801ad12:	2a09      	cmp	r2, #9
 801ad14:	d903      	bls.n	801ad1e <_svfiprintf_r+0x1a6>
 801ad16:	2b00      	cmp	r3, #0
 801ad18:	d0c6      	beq.n	801aca8 <_svfiprintf_r+0x130>
 801ad1a:	9105      	str	r1, [sp, #20]
 801ad1c:	e7c4      	b.n	801aca8 <_svfiprintf_r+0x130>
 801ad1e:	fb0c 2101 	mla	r1, ip, r1, r2
 801ad22:	4604      	mov	r4, r0
 801ad24:	2301      	movs	r3, #1
 801ad26:	e7f0      	b.n	801ad0a <_svfiprintf_r+0x192>
 801ad28:	ab03      	add	r3, sp, #12
 801ad2a:	9300      	str	r3, [sp, #0]
 801ad2c:	462a      	mov	r2, r5
 801ad2e:	4b0e      	ldr	r3, [pc, #56]	@ (801ad68 <_svfiprintf_r+0x1f0>)
 801ad30:	a904      	add	r1, sp, #16
 801ad32:	4638      	mov	r0, r7
 801ad34:	f7fc fea0 	bl	8017a78 <_printf_float>
 801ad38:	1c42      	adds	r2, r0, #1
 801ad3a:	4606      	mov	r6, r0
 801ad3c:	d1d6      	bne.n	801acec <_svfiprintf_r+0x174>
 801ad3e:	89ab      	ldrh	r3, [r5, #12]
 801ad40:	065b      	lsls	r3, r3, #25
 801ad42:	f53f af2d 	bmi.w	801aba0 <_svfiprintf_r+0x28>
 801ad46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ad48:	e72c      	b.n	801aba4 <_svfiprintf_r+0x2c>
 801ad4a:	ab03      	add	r3, sp, #12
 801ad4c:	9300      	str	r3, [sp, #0]
 801ad4e:	462a      	mov	r2, r5
 801ad50:	4b05      	ldr	r3, [pc, #20]	@ (801ad68 <_svfiprintf_r+0x1f0>)
 801ad52:	a904      	add	r1, sp, #16
 801ad54:	4638      	mov	r0, r7
 801ad56:	f7fd f9c9 	bl	80180ec <_printf_i>
 801ad5a:	e7ed      	b.n	801ad38 <_svfiprintf_r+0x1c0>
 801ad5c:	0801d846 	.word	0x0801d846
 801ad60:	0801d850 	.word	0x0801d850
 801ad64:	08017a79 	.word	0x08017a79
 801ad68:	0801aac3 	.word	0x0801aac3
 801ad6c:	0801d84c 	.word	0x0801d84c

0801ad70 <__ascii_mbtowc>:
 801ad70:	b082      	sub	sp, #8
 801ad72:	b901      	cbnz	r1, 801ad76 <__ascii_mbtowc+0x6>
 801ad74:	a901      	add	r1, sp, #4
 801ad76:	b142      	cbz	r2, 801ad8a <__ascii_mbtowc+0x1a>
 801ad78:	b14b      	cbz	r3, 801ad8e <__ascii_mbtowc+0x1e>
 801ad7a:	7813      	ldrb	r3, [r2, #0]
 801ad7c:	600b      	str	r3, [r1, #0]
 801ad7e:	7812      	ldrb	r2, [r2, #0]
 801ad80:	1e10      	subs	r0, r2, #0
 801ad82:	bf18      	it	ne
 801ad84:	2001      	movne	r0, #1
 801ad86:	b002      	add	sp, #8
 801ad88:	4770      	bx	lr
 801ad8a:	4610      	mov	r0, r2
 801ad8c:	e7fb      	b.n	801ad86 <__ascii_mbtowc+0x16>
 801ad8e:	f06f 0001 	mvn.w	r0, #1
 801ad92:	e7f8      	b.n	801ad86 <__ascii_mbtowc+0x16>

0801ad94 <__sflush_r>:
 801ad94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ad98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ad9c:	0716      	lsls	r6, r2, #28
 801ad9e:	4605      	mov	r5, r0
 801ada0:	460c      	mov	r4, r1
 801ada2:	d454      	bmi.n	801ae4e <__sflush_r+0xba>
 801ada4:	684b      	ldr	r3, [r1, #4]
 801ada6:	2b00      	cmp	r3, #0
 801ada8:	dc02      	bgt.n	801adb0 <__sflush_r+0x1c>
 801adaa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801adac:	2b00      	cmp	r3, #0
 801adae:	dd48      	ble.n	801ae42 <__sflush_r+0xae>
 801adb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801adb2:	2e00      	cmp	r6, #0
 801adb4:	d045      	beq.n	801ae42 <__sflush_r+0xae>
 801adb6:	2300      	movs	r3, #0
 801adb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801adbc:	682f      	ldr	r7, [r5, #0]
 801adbe:	6a21      	ldr	r1, [r4, #32]
 801adc0:	602b      	str	r3, [r5, #0]
 801adc2:	d030      	beq.n	801ae26 <__sflush_r+0x92>
 801adc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801adc6:	89a3      	ldrh	r3, [r4, #12]
 801adc8:	0759      	lsls	r1, r3, #29
 801adca:	d505      	bpl.n	801add8 <__sflush_r+0x44>
 801adcc:	6863      	ldr	r3, [r4, #4]
 801adce:	1ad2      	subs	r2, r2, r3
 801add0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801add2:	b10b      	cbz	r3, 801add8 <__sflush_r+0x44>
 801add4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801add6:	1ad2      	subs	r2, r2, r3
 801add8:	2300      	movs	r3, #0
 801adda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801addc:	6a21      	ldr	r1, [r4, #32]
 801adde:	4628      	mov	r0, r5
 801ade0:	47b0      	blx	r6
 801ade2:	1c43      	adds	r3, r0, #1
 801ade4:	89a3      	ldrh	r3, [r4, #12]
 801ade6:	d106      	bne.n	801adf6 <__sflush_r+0x62>
 801ade8:	6829      	ldr	r1, [r5, #0]
 801adea:	291d      	cmp	r1, #29
 801adec:	d82b      	bhi.n	801ae46 <__sflush_r+0xb2>
 801adee:	4a2a      	ldr	r2, [pc, #168]	@ (801ae98 <__sflush_r+0x104>)
 801adf0:	40ca      	lsrs	r2, r1
 801adf2:	07d6      	lsls	r6, r2, #31
 801adf4:	d527      	bpl.n	801ae46 <__sflush_r+0xb2>
 801adf6:	2200      	movs	r2, #0
 801adf8:	6062      	str	r2, [r4, #4]
 801adfa:	04d9      	lsls	r1, r3, #19
 801adfc:	6922      	ldr	r2, [r4, #16]
 801adfe:	6022      	str	r2, [r4, #0]
 801ae00:	d504      	bpl.n	801ae0c <__sflush_r+0x78>
 801ae02:	1c42      	adds	r2, r0, #1
 801ae04:	d101      	bne.n	801ae0a <__sflush_r+0x76>
 801ae06:	682b      	ldr	r3, [r5, #0]
 801ae08:	b903      	cbnz	r3, 801ae0c <__sflush_r+0x78>
 801ae0a:	6560      	str	r0, [r4, #84]	@ 0x54
 801ae0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ae0e:	602f      	str	r7, [r5, #0]
 801ae10:	b1b9      	cbz	r1, 801ae42 <__sflush_r+0xae>
 801ae12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ae16:	4299      	cmp	r1, r3
 801ae18:	d002      	beq.n	801ae20 <__sflush_r+0x8c>
 801ae1a:	4628      	mov	r0, r5
 801ae1c:	f7ff face 	bl	801a3bc <_free_r>
 801ae20:	2300      	movs	r3, #0
 801ae22:	6363      	str	r3, [r4, #52]	@ 0x34
 801ae24:	e00d      	b.n	801ae42 <__sflush_r+0xae>
 801ae26:	2301      	movs	r3, #1
 801ae28:	4628      	mov	r0, r5
 801ae2a:	47b0      	blx	r6
 801ae2c:	4602      	mov	r2, r0
 801ae2e:	1c50      	adds	r0, r2, #1
 801ae30:	d1c9      	bne.n	801adc6 <__sflush_r+0x32>
 801ae32:	682b      	ldr	r3, [r5, #0]
 801ae34:	2b00      	cmp	r3, #0
 801ae36:	d0c6      	beq.n	801adc6 <__sflush_r+0x32>
 801ae38:	2b1d      	cmp	r3, #29
 801ae3a:	d001      	beq.n	801ae40 <__sflush_r+0xac>
 801ae3c:	2b16      	cmp	r3, #22
 801ae3e:	d11e      	bne.n	801ae7e <__sflush_r+0xea>
 801ae40:	602f      	str	r7, [r5, #0]
 801ae42:	2000      	movs	r0, #0
 801ae44:	e022      	b.n	801ae8c <__sflush_r+0xf8>
 801ae46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ae4a:	b21b      	sxth	r3, r3
 801ae4c:	e01b      	b.n	801ae86 <__sflush_r+0xf2>
 801ae4e:	690f      	ldr	r7, [r1, #16]
 801ae50:	2f00      	cmp	r7, #0
 801ae52:	d0f6      	beq.n	801ae42 <__sflush_r+0xae>
 801ae54:	0793      	lsls	r3, r2, #30
 801ae56:	680e      	ldr	r6, [r1, #0]
 801ae58:	bf08      	it	eq
 801ae5a:	694b      	ldreq	r3, [r1, #20]
 801ae5c:	600f      	str	r7, [r1, #0]
 801ae5e:	bf18      	it	ne
 801ae60:	2300      	movne	r3, #0
 801ae62:	eba6 0807 	sub.w	r8, r6, r7
 801ae66:	608b      	str	r3, [r1, #8]
 801ae68:	f1b8 0f00 	cmp.w	r8, #0
 801ae6c:	dde9      	ble.n	801ae42 <__sflush_r+0xae>
 801ae6e:	6a21      	ldr	r1, [r4, #32]
 801ae70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ae72:	4643      	mov	r3, r8
 801ae74:	463a      	mov	r2, r7
 801ae76:	4628      	mov	r0, r5
 801ae78:	47b0      	blx	r6
 801ae7a:	2800      	cmp	r0, #0
 801ae7c:	dc08      	bgt.n	801ae90 <__sflush_r+0xfc>
 801ae7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ae82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ae86:	81a3      	strh	r3, [r4, #12]
 801ae88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ae8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ae90:	4407      	add	r7, r0
 801ae92:	eba8 0800 	sub.w	r8, r8, r0
 801ae96:	e7e7      	b.n	801ae68 <__sflush_r+0xd4>
 801ae98:	20400001 	.word	0x20400001

0801ae9c <_fflush_r>:
 801ae9c:	b538      	push	{r3, r4, r5, lr}
 801ae9e:	690b      	ldr	r3, [r1, #16]
 801aea0:	4605      	mov	r5, r0
 801aea2:	460c      	mov	r4, r1
 801aea4:	b913      	cbnz	r3, 801aeac <_fflush_r+0x10>
 801aea6:	2500      	movs	r5, #0
 801aea8:	4628      	mov	r0, r5
 801aeaa:	bd38      	pop	{r3, r4, r5, pc}
 801aeac:	b118      	cbz	r0, 801aeb6 <_fflush_r+0x1a>
 801aeae:	6a03      	ldr	r3, [r0, #32]
 801aeb0:	b90b      	cbnz	r3, 801aeb6 <_fflush_r+0x1a>
 801aeb2:	f7fd fcf9 	bl	80188a8 <__sinit>
 801aeb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801aeba:	2b00      	cmp	r3, #0
 801aebc:	d0f3      	beq.n	801aea6 <_fflush_r+0xa>
 801aebe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801aec0:	07d0      	lsls	r0, r2, #31
 801aec2:	d404      	bmi.n	801aece <_fflush_r+0x32>
 801aec4:	0599      	lsls	r1, r3, #22
 801aec6:	d402      	bmi.n	801aece <_fflush_r+0x32>
 801aec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801aeca:	f7fe fc0e 	bl	80196ea <__retarget_lock_acquire_recursive>
 801aece:	4628      	mov	r0, r5
 801aed0:	4621      	mov	r1, r4
 801aed2:	f7ff ff5f 	bl	801ad94 <__sflush_r>
 801aed6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801aed8:	07da      	lsls	r2, r3, #31
 801aeda:	4605      	mov	r5, r0
 801aedc:	d4e4      	bmi.n	801aea8 <_fflush_r+0xc>
 801aede:	89a3      	ldrh	r3, [r4, #12]
 801aee0:	059b      	lsls	r3, r3, #22
 801aee2:	d4e1      	bmi.n	801aea8 <_fflush_r+0xc>
 801aee4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801aee6:	f7fe fc01 	bl	80196ec <__retarget_lock_release_recursive>
 801aeea:	e7dd      	b.n	801aea8 <_fflush_r+0xc>

0801aeec <_Balloc>:
 801aeec:	b570      	push	{r4, r5, r6, lr}
 801aeee:	69c6      	ldr	r6, [r0, #28]
 801aef0:	4604      	mov	r4, r0
 801aef2:	460d      	mov	r5, r1
 801aef4:	b976      	cbnz	r6, 801af14 <_Balloc+0x28>
 801aef6:	2010      	movs	r0, #16
 801aef8:	f7fc ffd8 	bl	8017eac <malloc>
 801aefc:	4602      	mov	r2, r0
 801aefe:	61e0      	str	r0, [r4, #28]
 801af00:	b920      	cbnz	r0, 801af0c <_Balloc+0x20>
 801af02:	4b18      	ldr	r3, [pc, #96]	@ (801af64 <_Balloc+0x78>)
 801af04:	4818      	ldr	r0, [pc, #96]	@ (801af68 <_Balloc+0x7c>)
 801af06:	216b      	movs	r1, #107	@ 0x6b
 801af08:	f000 fd5c 	bl	801b9c4 <__assert_func>
 801af0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801af10:	6006      	str	r6, [r0, #0]
 801af12:	60c6      	str	r6, [r0, #12]
 801af14:	69e6      	ldr	r6, [r4, #28]
 801af16:	68f3      	ldr	r3, [r6, #12]
 801af18:	b183      	cbz	r3, 801af3c <_Balloc+0x50>
 801af1a:	69e3      	ldr	r3, [r4, #28]
 801af1c:	68db      	ldr	r3, [r3, #12]
 801af1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801af22:	b9b8      	cbnz	r0, 801af54 <_Balloc+0x68>
 801af24:	2101      	movs	r1, #1
 801af26:	fa01 f605 	lsl.w	r6, r1, r5
 801af2a:	1d72      	adds	r2, r6, #5
 801af2c:	0092      	lsls	r2, r2, #2
 801af2e:	4620      	mov	r0, r4
 801af30:	f000 fd66 	bl	801ba00 <_calloc_r>
 801af34:	b160      	cbz	r0, 801af50 <_Balloc+0x64>
 801af36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801af3a:	e00e      	b.n	801af5a <_Balloc+0x6e>
 801af3c:	2221      	movs	r2, #33	@ 0x21
 801af3e:	2104      	movs	r1, #4
 801af40:	4620      	mov	r0, r4
 801af42:	f000 fd5d 	bl	801ba00 <_calloc_r>
 801af46:	69e3      	ldr	r3, [r4, #28]
 801af48:	60f0      	str	r0, [r6, #12]
 801af4a:	68db      	ldr	r3, [r3, #12]
 801af4c:	2b00      	cmp	r3, #0
 801af4e:	d1e4      	bne.n	801af1a <_Balloc+0x2e>
 801af50:	2000      	movs	r0, #0
 801af52:	bd70      	pop	{r4, r5, r6, pc}
 801af54:	6802      	ldr	r2, [r0, #0]
 801af56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801af5a:	2300      	movs	r3, #0
 801af5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801af60:	e7f7      	b.n	801af52 <_Balloc+0x66>
 801af62:	bf00      	nop
 801af64:	0801d766 	.word	0x0801d766
 801af68:	0801d857 	.word	0x0801d857

0801af6c <_Bfree>:
 801af6c:	b570      	push	{r4, r5, r6, lr}
 801af6e:	69c6      	ldr	r6, [r0, #28]
 801af70:	4605      	mov	r5, r0
 801af72:	460c      	mov	r4, r1
 801af74:	b976      	cbnz	r6, 801af94 <_Bfree+0x28>
 801af76:	2010      	movs	r0, #16
 801af78:	f7fc ff98 	bl	8017eac <malloc>
 801af7c:	4602      	mov	r2, r0
 801af7e:	61e8      	str	r0, [r5, #28]
 801af80:	b920      	cbnz	r0, 801af8c <_Bfree+0x20>
 801af82:	4b09      	ldr	r3, [pc, #36]	@ (801afa8 <_Bfree+0x3c>)
 801af84:	4809      	ldr	r0, [pc, #36]	@ (801afac <_Bfree+0x40>)
 801af86:	218f      	movs	r1, #143	@ 0x8f
 801af88:	f000 fd1c 	bl	801b9c4 <__assert_func>
 801af8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801af90:	6006      	str	r6, [r0, #0]
 801af92:	60c6      	str	r6, [r0, #12]
 801af94:	b13c      	cbz	r4, 801afa6 <_Bfree+0x3a>
 801af96:	69eb      	ldr	r3, [r5, #28]
 801af98:	6862      	ldr	r2, [r4, #4]
 801af9a:	68db      	ldr	r3, [r3, #12]
 801af9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801afa0:	6021      	str	r1, [r4, #0]
 801afa2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801afa6:	bd70      	pop	{r4, r5, r6, pc}
 801afa8:	0801d766 	.word	0x0801d766
 801afac:	0801d857 	.word	0x0801d857

0801afb0 <__multadd>:
 801afb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801afb4:	690d      	ldr	r5, [r1, #16]
 801afb6:	4607      	mov	r7, r0
 801afb8:	460c      	mov	r4, r1
 801afba:	461e      	mov	r6, r3
 801afbc:	f101 0c14 	add.w	ip, r1, #20
 801afc0:	2000      	movs	r0, #0
 801afc2:	f8dc 3000 	ldr.w	r3, [ip]
 801afc6:	b299      	uxth	r1, r3
 801afc8:	fb02 6101 	mla	r1, r2, r1, r6
 801afcc:	0c1e      	lsrs	r6, r3, #16
 801afce:	0c0b      	lsrs	r3, r1, #16
 801afd0:	fb02 3306 	mla	r3, r2, r6, r3
 801afd4:	b289      	uxth	r1, r1
 801afd6:	3001      	adds	r0, #1
 801afd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801afdc:	4285      	cmp	r5, r0
 801afde:	f84c 1b04 	str.w	r1, [ip], #4
 801afe2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801afe6:	dcec      	bgt.n	801afc2 <__multadd+0x12>
 801afe8:	b30e      	cbz	r6, 801b02e <__multadd+0x7e>
 801afea:	68a3      	ldr	r3, [r4, #8]
 801afec:	42ab      	cmp	r3, r5
 801afee:	dc19      	bgt.n	801b024 <__multadd+0x74>
 801aff0:	6861      	ldr	r1, [r4, #4]
 801aff2:	4638      	mov	r0, r7
 801aff4:	3101      	adds	r1, #1
 801aff6:	f7ff ff79 	bl	801aeec <_Balloc>
 801affa:	4680      	mov	r8, r0
 801affc:	b928      	cbnz	r0, 801b00a <__multadd+0x5a>
 801affe:	4602      	mov	r2, r0
 801b000:	4b0c      	ldr	r3, [pc, #48]	@ (801b034 <__multadd+0x84>)
 801b002:	480d      	ldr	r0, [pc, #52]	@ (801b038 <__multadd+0x88>)
 801b004:	21ba      	movs	r1, #186	@ 0xba
 801b006:	f000 fcdd 	bl	801b9c4 <__assert_func>
 801b00a:	6922      	ldr	r2, [r4, #16]
 801b00c:	3202      	adds	r2, #2
 801b00e:	f104 010c 	add.w	r1, r4, #12
 801b012:	0092      	lsls	r2, r2, #2
 801b014:	300c      	adds	r0, #12
 801b016:	f7fe fbcd 	bl	80197b4 <memcpy>
 801b01a:	4621      	mov	r1, r4
 801b01c:	4638      	mov	r0, r7
 801b01e:	f7ff ffa5 	bl	801af6c <_Bfree>
 801b022:	4644      	mov	r4, r8
 801b024:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b028:	3501      	adds	r5, #1
 801b02a:	615e      	str	r6, [r3, #20]
 801b02c:	6125      	str	r5, [r4, #16]
 801b02e:	4620      	mov	r0, r4
 801b030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b034:	0801d7d5 	.word	0x0801d7d5
 801b038:	0801d857 	.word	0x0801d857

0801b03c <__s2b>:
 801b03c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b040:	460c      	mov	r4, r1
 801b042:	4615      	mov	r5, r2
 801b044:	461f      	mov	r7, r3
 801b046:	2209      	movs	r2, #9
 801b048:	3308      	adds	r3, #8
 801b04a:	4606      	mov	r6, r0
 801b04c:	fb93 f3f2 	sdiv	r3, r3, r2
 801b050:	2100      	movs	r1, #0
 801b052:	2201      	movs	r2, #1
 801b054:	429a      	cmp	r2, r3
 801b056:	db09      	blt.n	801b06c <__s2b+0x30>
 801b058:	4630      	mov	r0, r6
 801b05a:	f7ff ff47 	bl	801aeec <_Balloc>
 801b05e:	b940      	cbnz	r0, 801b072 <__s2b+0x36>
 801b060:	4602      	mov	r2, r0
 801b062:	4b19      	ldr	r3, [pc, #100]	@ (801b0c8 <__s2b+0x8c>)
 801b064:	4819      	ldr	r0, [pc, #100]	@ (801b0cc <__s2b+0x90>)
 801b066:	21d3      	movs	r1, #211	@ 0xd3
 801b068:	f000 fcac 	bl	801b9c4 <__assert_func>
 801b06c:	0052      	lsls	r2, r2, #1
 801b06e:	3101      	adds	r1, #1
 801b070:	e7f0      	b.n	801b054 <__s2b+0x18>
 801b072:	9b08      	ldr	r3, [sp, #32]
 801b074:	6143      	str	r3, [r0, #20]
 801b076:	2d09      	cmp	r5, #9
 801b078:	f04f 0301 	mov.w	r3, #1
 801b07c:	6103      	str	r3, [r0, #16]
 801b07e:	dd16      	ble.n	801b0ae <__s2b+0x72>
 801b080:	f104 0909 	add.w	r9, r4, #9
 801b084:	46c8      	mov	r8, r9
 801b086:	442c      	add	r4, r5
 801b088:	f818 3b01 	ldrb.w	r3, [r8], #1
 801b08c:	4601      	mov	r1, r0
 801b08e:	3b30      	subs	r3, #48	@ 0x30
 801b090:	220a      	movs	r2, #10
 801b092:	4630      	mov	r0, r6
 801b094:	f7ff ff8c 	bl	801afb0 <__multadd>
 801b098:	45a0      	cmp	r8, r4
 801b09a:	d1f5      	bne.n	801b088 <__s2b+0x4c>
 801b09c:	f1a5 0408 	sub.w	r4, r5, #8
 801b0a0:	444c      	add	r4, r9
 801b0a2:	1b2d      	subs	r5, r5, r4
 801b0a4:	1963      	adds	r3, r4, r5
 801b0a6:	42bb      	cmp	r3, r7
 801b0a8:	db04      	blt.n	801b0b4 <__s2b+0x78>
 801b0aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b0ae:	340a      	adds	r4, #10
 801b0b0:	2509      	movs	r5, #9
 801b0b2:	e7f6      	b.n	801b0a2 <__s2b+0x66>
 801b0b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 801b0b8:	4601      	mov	r1, r0
 801b0ba:	3b30      	subs	r3, #48	@ 0x30
 801b0bc:	220a      	movs	r2, #10
 801b0be:	4630      	mov	r0, r6
 801b0c0:	f7ff ff76 	bl	801afb0 <__multadd>
 801b0c4:	e7ee      	b.n	801b0a4 <__s2b+0x68>
 801b0c6:	bf00      	nop
 801b0c8:	0801d7d5 	.word	0x0801d7d5
 801b0cc:	0801d857 	.word	0x0801d857

0801b0d0 <__hi0bits>:
 801b0d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801b0d4:	4603      	mov	r3, r0
 801b0d6:	bf36      	itet	cc
 801b0d8:	0403      	lslcc	r3, r0, #16
 801b0da:	2000      	movcs	r0, #0
 801b0dc:	2010      	movcc	r0, #16
 801b0de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801b0e2:	bf3c      	itt	cc
 801b0e4:	021b      	lslcc	r3, r3, #8
 801b0e6:	3008      	addcc	r0, #8
 801b0e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801b0ec:	bf3c      	itt	cc
 801b0ee:	011b      	lslcc	r3, r3, #4
 801b0f0:	3004      	addcc	r0, #4
 801b0f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b0f6:	bf3c      	itt	cc
 801b0f8:	009b      	lslcc	r3, r3, #2
 801b0fa:	3002      	addcc	r0, #2
 801b0fc:	2b00      	cmp	r3, #0
 801b0fe:	db05      	blt.n	801b10c <__hi0bits+0x3c>
 801b100:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801b104:	f100 0001 	add.w	r0, r0, #1
 801b108:	bf08      	it	eq
 801b10a:	2020      	moveq	r0, #32
 801b10c:	4770      	bx	lr

0801b10e <__lo0bits>:
 801b10e:	6803      	ldr	r3, [r0, #0]
 801b110:	4602      	mov	r2, r0
 801b112:	f013 0007 	ands.w	r0, r3, #7
 801b116:	d00b      	beq.n	801b130 <__lo0bits+0x22>
 801b118:	07d9      	lsls	r1, r3, #31
 801b11a:	d421      	bmi.n	801b160 <__lo0bits+0x52>
 801b11c:	0798      	lsls	r0, r3, #30
 801b11e:	bf49      	itett	mi
 801b120:	085b      	lsrmi	r3, r3, #1
 801b122:	089b      	lsrpl	r3, r3, #2
 801b124:	2001      	movmi	r0, #1
 801b126:	6013      	strmi	r3, [r2, #0]
 801b128:	bf5c      	itt	pl
 801b12a:	6013      	strpl	r3, [r2, #0]
 801b12c:	2002      	movpl	r0, #2
 801b12e:	4770      	bx	lr
 801b130:	b299      	uxth	r1, r3
 801b132:	b909      	cbnz	r1, 801b138 <__lo0bits+0x2a>
 801b134:	0c1b      	lsrs	r3, r3, #16
 801b136:	2010      	movs	r0, #16
 801b138:	b2d9      	uxtb	r1, r3
 801b13a:	b909      	cbnz	r1, 801b140 <__lo0bits+0x32>
 801b13c:	3008      	adds	r0, #8
 801b13e:	0a1b      	lsrs	r3, r3, #8
 801b140:	0719      	lsls	r1, r3, #28
 801b142:	bf04      	itt	eq
 801b144:	091b      	lsreq	r3, r3, #4
 801b146:	3004      	addeq	r0, #4
 801b148:	0799      	lsls	r1, r3, #30
 801b14a:	bf04      	itt	eq
 801b14c:	089b      	lsreq	r3, r3, #2
 801b14e:	3002      	addeq	r0, #2
 801b150:	07d9      	lsls	r1, r3, #31
 801b152:	d403      	bmi.n	801b15c <__lo0bits+0x4e>
 801b154:	085b      	lsrs	r3, r3, #1
 801b156:	f100 0001 	add.w	r0, r0, #1
 801b15a:	d003      	beq.n	801b164 <__lo0bits+0x56>
 801b15c:	6013      	str	r3, [r2, #0]
 801b15e:	4770      	bx	lr
 801b160:	2000      	movs	r0, #0
 801b162:	4770      	bx	lr
 801b164:	2020      	movs	r0, #32
 801b166:	4770      	bx	lr

0801b168 <__i2b>:
 801b168:	b510      	push	{r4, lr}
 801b16a:	460c      	mov	r4, r1
 801b16c:	2101      	movs	r1, #1
 801b16e:	f7ff febd 	bl	801aeec <_Balloc>
 801b172:	4602      	mov	r2, r0
 801b174:	b928      	cbnz	r0, 801b182 <__i2b+0x1a>
 801b176:	4b05      	ldr	r3, [pc, #20]	@ (801b18c <__i2b+0x24>)
 801b178:	4805      	ldr	r0, [pc, #20]	@ (801b190 <__i2b+0x28>)
 801b17a:	f240 1145 	movw	r1, #325	@ 0x145
 801b17e:	f000 fc21 	bl	801b9c4 <__assert_func>
 801b182:	2301      	movs	r3, #1
 801b184:	6144      	str	r4, [r0, #20]
 801b186:	6103      	str	r3, [r0, #16]
 801b188:	bd10      	pop	{r4, pc}
 801b18a:	bf00      	nop
 801b18c:	0801d7d5 	.word	0x0801d7d5
 801b190:	0801d857 	.word	0x0801d857

0801b194 <__multiply>:
 801b194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b198:	4617      	mov	r7, r2
 801b19a:	690a      	ldr	r2, [r1, #16]
 801b19c:	693b      	ldr	r3, [r7, #16]
 801b19e:	429a      	cmp	r2, r3
 801b1a0:	bfa8      	it	ge
 801b1a2:	463b      	movge	r3, r7
 801b1a4:	4689      	mov	r9, r1
 801b1a6:	bfa4      	itt	ge
 801b1a8:	460f      	movge	r7, r1
 801b1aa:	4699      	movge	r9, r3
 801b1ac:	693d      	ldr	r5, [r7, #16]
 801b1ae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801b1b2:	68bb      	ldr	r3, [r7, #8]
 801b1b4:	6879      	ldr	r1, [r7, #4]
 801b1b6:	eb05 060a 	add.w	r6, r5, sl
 801b1ba:	42b3      	cmp	r3, r6
 801b1bc:	b085      	sub	sp, #20
 801b1be:	bfb8      	it	lt
 801b1c0:	3101      	addlt	r1, #1
 801b1c2:	f7ff fe93 	bl	801aeec <_Balloc>
 801b1c6:	b930      	cbnz	r0, 801b1d6 <__multiply+0x42>
 801b1c8:	4602      	mov	r2, r0
 801b1ca:	4b41      	ldr	r3, [pc, #260]	@ (801b2d0 <__multiply+0x13c>)
 801b1cc:	4841      	ldr	r0, [pc, #260]	@ (801b2d4 <__multiply+0x140>)
 801b1ce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801b1d2:	f000 fbf7 	bl	801b9c4 <__assert_func>
 801b1d6:	f100 0414 	add.w	r4, r0, #20
 801b1da:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801b1de:	4623      	mov	r3, r4
 801b1e0:	2200      	movs	r2, #0
 801b1e2:	4573      	cmp	r3, lr
 801b1e4:	d320      	bcc.n	801b228 <__multiply+0x94>
 801b1e6:	f107 0814 	add.w	r8, r7, #20
 801b1ea:	f109 0114 	add.w	r1, r9, #20
 801b1ee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801b1f2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801b1f6:	9302      	str	r3, [sp, #8]
 801b1f8:	1beb      	subs	r3, r5, r7
 801b1fa:	3b15      	subs	r3, #21
 801b1fc:	f023 0303 	bic.w	r3, r3, #3
 801b200:	3304      	adds	r3, #4
 801b202:	3715      	adds	r7, #21
 801b204:	42bd      	cmp	r5, r7
 801b206:	bf38      	it	cc
 801b208:	2304      	movcc	r3, #4
 801b20a:	9301      	str	r3, [sp, #4]
 801b20c:	9b02      	ldr	r3, [sp, #8]
 801b20e:	9103      	str	r1, [sp, #12]
 801b210:	428b      	cmp	r3, r1
 801b212:	d80c      	bhi.n	801b22e <__multiply+0x9a>
 801b214:	2e00      	cmp	r6, #0
 801b216:	dd03      	ble.n	801b220 <__multiply+0x8c>
 801b218:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801b21c:	2b00      	cmp	r3, #0
 801b21e:	d055      	beq.n	801b2cc <__multiply+0x138>
 801b220:	6106      	str	r6, [r0, #16]
 801b222:	b005      	add	sp, #20
 801b224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b228:	f843 2b04 	str.w	r2, [r3], #4
 801b22c:	e7d9      	b.n	801b1e2 <__multiply+0x4e>
 801b22e:	f8b1 a000 	ldrh.w	sl, [r1]
 801b232:	f1ba 0f00 	cmp.w	sl, #0
 801b236:	d01f      	beq.n	801b278 <__multiply+0xe4>
 801b238:	46c4      	mov	ip, r8
 801b23a:	46a1      	mov	r9, r4
 801b23c:	2700      	movs	r7, #0
 801b23e:	f85c 2b04 	ldr.w	r2, [ip], #4
 801b242:	f8d9 3000 	ldr.w	r3, [r9]
 801b246:	fa1f fb82 	uxth.w	fp, r2
 801b24a:	b29b      	uxth	r3, r3
 801b24c:	fb0a 330b 	mla	r3, sl, fp, r3
 801b250:	443b      	add	r3, r7
 801b252:	f8d9 7000 	ldr.w	r7, [r9]
 801b256:	0c12      	lsrs	r2, r2, #16
 801b258:	0c3f      	lsrs	r7, r7, #16
 801b25a:	fb0a 7202 	mla	r2, sl, r2, r7
 801b25e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801b262:	b29b      	uxth	r3, r3
 801b264:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b268:	4565      	cmp	r5, ip
 801b26a:	f849 3b04 	str.w	r3, [r9], #4
 801b26e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801b272:	d8e4      	bhi.n	801b23e <__multiply+0xaa>
 801b274:	9b01      	ldr	r3, [sp, #4]
 801b276:	50e7      	str	r7, [r4, r3]
 801b278:	9b03      	ldr	r3, [sp, #12]
 801b27a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801b27e:	3104      	adds	r1, #4
 801b280:	f1b9 0f00 	cmp.w	r9, #0
 801b284:	d020      	beq.n	801b2c8 <__multiply+0x134>
 801b286:	6823      	ldr	r3, [r4, #0]
 801b288:	4647      	mov	r7, r8
 801b28a:	46a4      	mov	ip, r4
 801b28c:	f04f 0a00 	mov.w	sl, #0
 801b290:	f8b7 b000 	ldrh.w	fp, [r7]
 801b294:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801b298:	fb09 220b 	mla	r2, r9, fp, r2
 801b29c:	4452      	add	r2, sl
 801b29e:	b29b      	uxth	r3, r3
 801b2a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b2a4:	f84c 3b04 	str.w	r3, [ip], #4
 801b2a8:	f857 3b04 	ldr.w	r3, [r7], #4
 801b2ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b2b0:	f8bc 3000 	ldrh.w	r3, [ip]
 801b2b4:	fb09 330a 	mla	r3, r9, sl, r3
 801b2b8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801b2bc:	42bd      	cmp	r5, r7
 801b2be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b2c2:	d8e5      	bhi.n	801b290 <__multiply+0xfc>
 801b2c4:	9a01      	ldr	r2, [sp, #4]
 801b2c6:	50a3      	str	r3, [r4, r2]
 801b2c8:	3404      	adds	r4, #4
 801b2ca:	e79f      	b.n	801b20c <__multiply+0x78>
 801b2cc:	3e01      	subs	r6, #1
 801b2ce:	e7a1      	b.n	801b214 <__multiply+0x80>
 801b2d0:	0801d7d5 	.word	0x0801d7d5
 801b2d4:	0801d857 	.word	0x0801d857

0801b2d8 <__pow5mult>:
 801b2d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b2dc:	4615      	mov	r5, r2
 801b2de:	f012 0203 	ands.w	r2, r2, #3
 801b2e2:	4607      	mov	r7, r0
 801b2e4:	460e      	mov	r6, r1
 801b2e6:	d007      	beq.n	801b2f8 <__pow5mult+0x20>
 801b2e8:	4c25      	ldr	r4, [pc, #148]	@ (801b380 <__pow5mult+0xa8>)
 801b2ea:	3a01      	subs	r2, #1
 801b2ec:	2300      	movs	r3, #0
 801b2ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b2f2:	f7ff fe5d 	bl	801afb0 <__multadd>
 801b2f6:	4606      	mov	r6, r0
 801b2f8:	10ad      	asrs	r5, r5, #2
 801b2fa:	d03d      	beq.n	801b378 <__pow5mult+0xa0>
 801b2fc:	69fc      	ldr	r4, [r7, #28]
 801b2fe:	b97c      	cbnz	r4, 801b320 <__pow5mult+0x48>
 801b300:	2010      	movs	r0, #16
 801b302:	f7fc fdd3 	bl	8017eac <malloc>
 801b306:	4602      	mov	r2, r0
 801b308:	61f8      	str	r0, [r7, #28]
 801b30a:	b928      	cbnz	r0, 801b318 <__pow5mult+0x40>
 801b30c:	4b1d      	ldr	r3, [pc, #116]	@ (801b384 <__pow5mult+0xac>)
 801b30e:	481e      	ldr	r0, [pc, #120]	@ (801b388 <__pow5mult+0xb0>)
 801b310:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801b314:	f000 fb56 	bl	801b9c4 <__assert_func>
 801b318:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b31c:	6004      	str	r4, [r0, #0]
 801b31e:	60c4      	str	r4, [r0, #12]
 801b320:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801b324:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b328:	b94c      	cbnz	r4, 801b33e <__pow5mult+0x66>
 801b32a:	f240 2171 	movw	r1, #625	@ 0x271
 801b32e:	4638      	mov	r0, r7
 801b330:	f7ff ff1a 	bl	801b168 <__i2b>
 801b334:	2300      	movs	r3, #0
 801b336:	f8c8 0008 	str.w	r0, [r8, #8]
 801b33a:	4604      	mov	r4, r0
 801b33c:	6003      	str	r3, [r0, #0]
 801b33e:	f04f 0900 	mov.w	r9, #0
 801b342:	07eb      	lsls	r3, r5, #31
 801b344:	d50a      	bpl.n	801b35c <__pow5mult+0x84>
 801b346:	4631      	mov	r1, r6
 801b348:	4622      	mov	r2, r4
 801b34a:	4638      	mov	r0, r7
 801b34c:	f7ff ff22 	bl	801b194 <__multiply>
 801b350:	4631      	mov	r1, r6
 801b352:	4680      	mov	r8, r0
 801b354:	4638      	mov	r0, r7
 801b356:	f7ff fe09 	bl	801af6c <_Bfree>
 801b35a:	4646      	mov	r6, r8
 801b35c:	106d      	asrs	r5, r5, #1
 801b35e:	d00b      	beq.n	801b378 <__pow5mult+0xa0>
 801b360:	6820      	ldr	r0, [r4, #0]
 801b362:	b938      	cbnz	r0, 801b374 <__pow5mult+0x9c>
 801b364:	4622      	mov	r2, r4
 801b366:	4621      	mov	r1, r4
 801b368:	4638      	mov	r0, r7
 801b36a:	f7ff ff13 	bl	801b194 <__multiply>
 801b36e:	6020      	str	r0, [r4, #0]
 801b370:	f8c0 9000 	str.w	r9, [r0]
 801b374:	4604      	mov	r4, r0
 801b376:	e7e4      	b.n	801b342 <__pow5mult+0x6a>
 801b378:	4630      	mov	r0, r6
 801b37a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b37e:	bf00      	nop
 801b380:	0801da44 	.word	0x0801da44
 801b384:	0801d766 	.word	0x0801d766
 801b388:	0801d857 	.word	0x0801d857

0801b38c <__lshift>:
 801b38c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b390:	460c      	mov	r4, r1
 801b392:	6849      	ldr	r1, [r1, #4]
 801b394:	6923      	ldr	r3, [r4, #16]
 801b396:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b39a:	68a3      	ldr	r3, [r4, #8]
 801b39c:	4607      	mov	r7, r0
 801b39e:	4691      	mov	r9, r2
 801b3a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b3a4:	f108 0601 	add.w	r6, r8, #1
 801b3a8:	42b3      	cmp	r3, r6
 801b3aa:	db0b      	blt.n	801b3c4 <__lshift+0x38>
 801b3ac:	4638      	mov	r0, r7
 801b3ae:	f7ff fd9d 	bl	801aeec <_Balloc>
 801b3b2:	4605      	mov	r5, r0
 801b3b4:	b948      	cbnz	r0, 801b3ca <__lshift+0x3e>
 801b3b6:	4602      	mov	r2, r0
 801b3b8:	4b28      	ldr	r3, [pc, #160]	@ (801b45c <__lshift+0xd0>)
 801b3ba:	4829      	ldr	r0, [pc, #164]	@ (801b460 <__lshift+0xd4>)
 801b3bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801b3c0:	f000 fb00 	bl	801b9c4 <__assert_func>
 801b3c4:	3101      	adds	r1, #1
 801b3c6:	005b      	lsls	r3, r3, #1
 801b3c8:	e7ee      	b.n	801b3a8 <__lshift+0x1c>
 801b3ca:	2300      	movs	r3, #0
 801b3cc:	f100 0114 	add.w	r1, r0, #20
 801b3d0:	f100 0210 	add.w	r2, r0, #16
 801b3d4:	4618      	mov	r0, r3
 801b3d6:	4553      	cmp	r3, sl
 801b3d8:	db33      	blt.n	801b442 <__lshift+0xb6>
 801b3da:	6920      	ldr	r0, [r4, #16]
 801b3dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b3e0:	f104 0314 	add.w	r3, r4, #20
 801b3e4:	f019 091f 	ands.w	r9, r9, #31
 801b3e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b3ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801b3f0:	d02b      	beq.n	801b44a <__lshift+0xbe>
 801b3f2:	f1c9 0e20 	rsb	lr, r9, #32
 801b3f6:	468a      	mov	sl, r1
 801b3f8:	2200      	movs	r2, #0
 801b3fa:	6818      	ldr	r0, [r3, #0]
 801b3fc:	fa00 f009 	lsl.w	r0, r0, r9
 801b400:	4310      	orrs	r0, r2
 801b402:	f84a 0b04 	str.w	r0, [sl], #4
 801b406:	f853 2b04 	ldr.w	r2, [r3], #4
 801b40a:	459c      	cmp	ip, r3
 801b40c:	fa22 f20e 	lsr.w	r2, r2, lr
 801b410:	d8f3      	bhi.n	801b3fa <__lshift+0x6e>
 801b412:	ebac 0304 	sub.w	r3, ip, r4
 801b416:	3b15      	subs	r3, #21
 801b418:	f023 0303 	bic.w	r3, r3, #3
 801b41c:	3304      	adds	r3, #4
 801b41e:	f104 0015 	add.w	r0, r4, #21
 801b422:	4560      	cmp	r0, ip
 801b424:	bf88      	it	hi
 801b426:	2304      	movhi	r3, #4
 801b428:	50ca      	str	r2, [r1, r3]
 801b42a:	b10a      	cbz	r2, 801b430 <__lshift+0xa4>
 801b42c:	f108 0602 	add.w	r6, r8, #2
 801b430:	3e01      	subs	r6, #1
 801b432:	4638      	mov	r0, r7
 801b434:	612e      	str	r6, [r5, #16]
 801b436:	4621      	mov	r1, r4
 801b438:	f7ff fd98 	bl	801af6c <_Bfree>
 801b43c:	4628      	mov	r0, r5
 801b43e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b442:	f842 0f04 	str.w	r0, [r2, #4]!
 801b446:	3301      	adds	r3, #1
 801b448:	e7c5      	b.n	801b3d6 <__lshift+0x4a>
 801b44a:	3904      	subs	r1, #4
 801b44c:	f853 2b04 	ldr.w	r2, [r3], #4
 801b450:	f841 2f04 	str.w	r2, [r1, #4]!
 801b454:	459c      	cmp	ip, r3
 801b456:	d8f9      	bhi.n	801b44c <__lshift+0xc0>
 801b458:	e7ea      	b.n	801b430 <__lshift+0xa4>
 801b45a:	bf00      	nop
 801b45c:	0801d7d5 	.word	0x0801d7d5
 801b460:	0801d857 	.word	0x0801d857

0801b464 <__mcmp>:
 801b464:	690a      	ldr	r2, [r1, #16]
 801b466:	4603      	mov	r3, r0
 801b468:	6900      	ldr	r0, [r0, #16]
 801b46a:	1a80      	subs	r0, r0, r2
 801b46c:	b530      	push	{r4, r5, lr}
 801b46e:	d10e      	bne.n	801b48e <__mcmp+0x2a>
 801b470:	3314      	adds	r3, #20
 801b472:	3114      	adds	r1, #20
 801b474:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801b478:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801b47c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801b480:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801b484:	4295      	cmp	r5, r2
 801b486:	d003      	beq.n	801b490 <__mcmp+0x2c>
 801b488:	d205      	bcs.n	801b496 <__mcmp+0x32>
 801b48a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801b48e:	bd30      	pop	{r4, r5, pc}
 801b490:	42a3      	cmp	r3, r4
 801b492:	d3f3      	bcc.n	801b47c <__mcmp+0x18>
 801b494:	e7fb      	b.n	801b48e <__mcmp+0x2a>
 801b496:	2001      	movs	r0, #1
 801b498:	e7f9      	b.n	801b48e <__mcmp+0x2a>
	...

0801b49c <__mdiff>:
 801b49c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b4a0:	4689      	mov	r9, r1
 801b4a2:	4606      	mov	r6, r0
 801b4a4:	4611      	mov	r1, r2
 801b4a6:	4648      	mov	r0, r9
 801b4a8:	4614      	mov	r4, r2
 801b4aa:	f7ff ffdb 	bl	801b464 <__mcmp>
 801b4ae:	1e05      	subs	r5, r0, #0
 801b4b0:	d112      	bne.n	801b4d8 <__mdiff+0x3c>
 801b4b2:	4629      	mov	r1, r5
 801b4b4:	4630      	mov	r0, r6
 801b4b6:	f7ff fd19 	bl	801aeec <_Balloc>
 801b4ba:	4602      	mov	r2, r0
 801b4bc:	b928      	cbnz	r0, 801b4ca <__mdiff+0x2e>
 801b4be:	4b3f      	ldr	r3, [pc, #252]	@ (801b5bc <__mdiff+0x120>)
 801b4c0:	f240 2137 	movw	r1, #567	@ 0x237
 801b4c4:	483e      	ldr	r0, [pc, #248]	@ (801b5c0 <__mdiff+0x124>)
 801b4c6:	f000 fa7d 	bl	801b9c4 <__assert_func>
 801b4ca:	2301      	movs	r3, #1
 801b4cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b4d0:	4610      	mov	r0, r2
 801b4d2:	b003      	add	sp, #12
 801b4d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b4d8:	bfbc      	itt	lt
 801b4da:	464b      	movlt	r3, r9
 801b4dc:	46a1      	movlt	r9, r4
 801b4de:	4630      	mov	r0, r6
 801b4e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801b4e4:	bfba      	itte	lt
 801b4e6:	461c      	movlt	r4, r3
 801b4e8:	2501      	movlt	r5, #1
 801b4ea:	2500      	movge	r5, #0
 801b4ec:	f7ff fcfe 	bl	801aeec <_Balloc>
 801b4f0:	4602      	mov	r2, r0
 801b4f2:	b918      	cbnz	r0, 801b4fc <__mdiff+0x60>
 801b4f4:	4b31      	ldr	r3, [pc, #196]	@ (801b5bc <__mdiff+0x120>)
 801b4f6:	f240 2145 	movw	r1, #581	@ 0x245
 801b4fa:	e7e3      	b.n	801b4c4 <__mdiff+0x28>
 801b4fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801b500:	6926      	ldr	r6, [r4, #16]
 801b502:	60c5      	str	r5, [r0, #12]
 801b504:	f109 0310 	add.w	r3, r9, #16
 801b508:	f109 0514 	add.w	r5, r9, #20
 801b50c:	f104 0e14 	add.w	lr, r4, #20
 801b510:	f100 0b14 	add.w	fp, r0, #20
 801b514:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801b518:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801b51c:	9301      	str	r3, [sp, #4]
 801b51e:	46d9      	mov	r9, fp
 801b520:	f04f 0c00 	mov.w	ip, #0
 801b524:	9b01      	ldr	r3, [sp, #4]
 801b526:	f85e 0b04 	ldr.w	r0, [lr], #4
 801b52a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801b52e:	9301      	str	r3, [sp, #4]
 801b530:	fa1f f38a 	uxth.w	r3, sl
 801b534:	4619      	mov	r1, r3
 801b536:	b283      	uxth	r3, r0
 801b538:	1acb      	subs	r3, r1, r3
 801b53a:	0c00      	lsrs	r0, r0, #16
 801b53c:	4463      	add	r3, ip
 801b53e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801b542:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801b546:	b29b      	uxth	r3, r3
 801b548:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801b54c:	4576      	cmp	r6, lr
 801b54e:	f849 3b04 	str.w	r3, [r9], #4
 801b552:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b556:	d8e5      	bhi.n	801b524 <__mdiff+0x88>
 801b558:	1b33      	subs	r3, r6, r4
 801b55a:	3b15      	subs	r3, #21
 801b55c:	f023 0303 	bic.w	r3, r3, #3
 801b560:	3415      	adds	r4, #21
 801b562:	3304      	adds	r3, #4
 801b564:	42a6      	cmp	r6, r4
 801b566:	bf38      	it	cc
 801b568:	2304      	movcc	r3, #4
 801b56a:	441d      	add	r5, r3
 801b56c:	445b      	add	r3, fp
 801b56e:	461e      	mov	r6, r3
 801b570:	462c      	mov	r4, r5
 801b572:	4544      	cmp	r4, r8
 801b574:	d30e      	bcc.n	801b594 <__mdiff+0xf8>
 801b576:	f108 0103 	add.w	r1, r8, #3
 801b57a:	1b49      	subs	r1, r1, r5
 801b57c:	f021 0103 	bic.w	r1, r1, #3
 801b580:	3d03      	subs	r5, #3
 801b582:	45a8      	cmp	r8, r5
 801b584:	bf38      	it	cc
 801b586:	2100      	movcc	r1, #0
 801b588:	440b      	add	r3, r1
 801b58a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b58e:	b191      	cbz	r1, 801b5b6 <__mdiff+0x11a>
 801b590:	6117      	str	r7, [r2, #16]
 801b592:	e79d      	b.n	801b4d0 <__mdiff+0x34>
 801b594:	f854 1b04 	ldr.w	r1, [r4], #4
 801b598:	46e6      	mov	lr, ip
 801b59a:	0c08      	lsrs	r0, r1, #16
 801b59c:	fa1c fc81 	uxtah	ip, ip, r1
 801b5a0:	4471      	add	r1, lr
 801b5a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801b5a6:	b289      	uxth	r1, r1
 801b5a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801b5ac:	f846 1b04 	str.w	r1, [r6], #4
 801b5b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b5b4:	e7dd      	b.n	801b572 <__mdiff+0xd6>
 801b5b6:	3f01      	subs	r7, #1
 801b5b8:	e7e7      	b.n	801b58a <__mdiff+0xee>
 801b5ba:	bf00      	nop
 801b5bc:	0801d7d5 	.word	0x0801d7d5
 801b5c0:	0801d857 	.word	0x0801d857

0801b5c4 <__ulp>:
 801b5c4:	b082      	sub	sp, #8
 801b5c6:	ed8d 0b00 	vstr	d0, [sp]
 801b5ca:	9a01      	ldr	r2, [sp, #4]
 801b5cc:	4b0f      	ldr	r3, [pc, #60]	@ (801b60c <__ulp+0x48>)
 801b5ce:	4013      	ands	r3, r2
 801b5d0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801b5d4:	2b00      	cmp	r3, #0
 801b5d6:	dc08      	bgt.n	801b5ea <__ulp+0x26>
 801b5d8:	425b      	negs	r3, r3
 801b5da:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801b5de:	ea4f 5223 	mov.w	r2, r3, asr #20
 801b5e2:	da04      	bge.n	801b5ee <__ulp+0x2a>
 801b5e4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801b5e8:	4113      	asrs	r3, r2
 801b5ea:	2200      	movs	r2, #0
 801b5ec:	e008      	b.n	801b600 <__ulp+0x3c>
 801b5ee:	f1a2 0314 	sub.w	r3, r2, #20
 801b5f2:	2b1e      	cmp	r3, #30
 801b5f4:	bfda      	itte	le
 801b5f6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801b5fa:	40da      	lsrle	r2, r3
 801b5fc:	2201      	movgt	r2, #1
 801b5fe:	2300      	movs	r3, #0
 801b600:	4619      	mov	r1, r3
 801b602:	4610      	mov	r0, r2
 801b604:	ec41 0b10 	vmov	d0, r0, r1
 801b608:	b002      	add	sp, #8
 801b60a:	4770      	bx	lr
 801b60c:	7ff00000 	.word	0x7ff00000

0801b610 <__b2d>:
 801b610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b614:	6906      	ldr	r6, [r0, #16]
 801b616:	f100 0814 	add.w	r8, r0, #20
 801b61a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801b61e:	1f37      	subs	r7, r6, #4
 801b620:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801b624:	4610      	mov	r0, r2
 801b626:	f7ff fd53 	bl	801b0d0 <__hi0bits>
 801b62a:	f1c0 0320 	rsb	r3, r0, #32
 801b62e:	280a      	cmp	r0, #10
 801b630:	600b      	str	r3, [r1, #0]
 801b632:	491b      	ldr	r1, [pc, #108]	@ (801b6a0 <__b2d+0x90>)
 801b634:	dc15      	bgt.n	801b662 <__b2d+0x52>
 801b636:	f1c0 0c0b 	rsb	ip, r0, #11
 801b63a:	fa22 f30c 	lsr.w	r3, r2, ip
 801b63e:	45b8      	cmp	r8, r7
 801b640:	ea43 0501 	orr.w	r5, r3, r1
 801b644:	bf34      	ite	cc
 801b646:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801b64a:	2300      	movcs	r3, #0
 801b64c:	3015      	adds	r0, #21
 801b64e:	fa02 f000 	lsl.w	r0, r2, r0
 801b652:	fa23 f30c 	lsr.w	r3, r3, ip
 801b656:	4303      	orrs	r3, r0
 801b658:	461c      	mov	r4, r3
 801b65a:	ec45 4b10 	vmov	d0, r4, r5
 801b65e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b662:	45b8      	cmp	r8, r7
 801b664:	bf3a      	itte	cc
 801b666:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801b66a:	f1a6 0708 	subcc.w	r7, r6, #8
 801b66e:	2300      	movcs	r3, #0
 801b670:	380b      	subs	r0, #11
 801b672:	d012      	beq.n	801b69a <__b2d+0x8a>
 801b674:	f1c0 0120 	rsb	r1, r0, #32
 801b678:	fa23 f401 	lsr.w	r4, r3, r1
 801b67c:	4082      	lsls	r2, r0
 801b67e:	4322      	orrs	r2, r4
 801b680:	4547      	cmp	r7, r8
 801b682:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801b686:	bf8c      	ite	hi
 801b688:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801b68c:	2200      	movls	r2, #0
 801b68e:	4083      	lsls	r3, r0
 801b690:	40ca      	lsrs	r2, r1
 801b692:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801b696:	4313      	orrs	r3, r2
 801b698:	e7de      	b.n	801b658 <__b2d+0x48>
 801b69a:	ea42 0501 	orr.w	r5, r2, r1
 801b69e:	e7db      	b.n	801b658 <__b2d+0x48>
 801b6a0:	3ff00000 	.word	0x3ff00000

0801b6a4 <__d2b>:
 801b6a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b6a8:	460f      	mov	r7, r1
 801b6aa:	2101      	movs	r1, #1
 801b6ac:	ec59 8b10 	vmov	r8, r9, d0
 801b6b0:	4616      	mov	r6, r2
 801b6b2:	f7ff fc1b 	bl	801aeec <_Balloc>
 801b6b6:	4604      	mov	r4, r0
 801b6b8:	b930      	cbnz	r0, 801b6c8 <__d2b+0x24>
 801b6ba:	4602      	mov	r2, r0
 801b6bc:	4b23      	ldr	r3, [pc, #140]	@ (801b74c <__d2b+0xa8>)
 801b6be:	4824      	ldr	r0, [pc, #144]	@ (801b750 <__d2b+0xac>)
 801b6c0:	f240 310f 	movw	r1, #783	@ 0x30f
 801b6c4:	f000 f97e 	bl	801b9c4 <__assert_func>
 801b6c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801b6cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b6d0:	b10d      	cbz	r5, 801b6d6 <__d2b+0x32>
 801b6d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801b6d6:	9301      	str	r3, [sp, #4]
 801b6d8:	f1b8 0300 	subs.w	r3, r8, #0
 801b6dc:	d023      	beq.n	801b726 <__d2b+0x82>
 801b6de:	4668      	mov	r0, sp
 801b6e0:	9300      	str	r3, [sp, #0]
 801b6e2:	f7ff fd14 	bl	801b10e <__lo0bits>
 801b6e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 801b6ea:	b1d0      	cbz	r0, 801b722 <__d2b+0x7e>
 801b6ec:	f1c0 0320 	rsb	r3, r0, #32
 801b6f0:	fa02 f303 	lsl.w	r3, r2, r3
 801b6f4:	430b      	orrs	r3, r1
 801b6f6:	40c2      	lsrs	r2, r0
 801b6f8:	6163      	str	r3, [r4, #20]
 801b6fa:	9201      	str	r2, [sp, #4]
 801b6fc:	9b01      	ldr	r3, [sp, #4]
 801b6fe:	61a3      	str	r3, [r4, #24]
 801b700:	2b00      	cmp	r3, #0
 801b702:	bf0c      	ite	eq
 801b704:	2201      	moveq	r2, #1
 801b706:	2202      	movne	r2, #2
 801b708:	6122      	str	r2, [r4, #16]
 801b70a:	b1a5      	cbz	r5, 801b736 <__d2b+0x92>
 801b70c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801b710:	4405      	add	r5, r0
 801b712:	603d      	str	r5, [r7, #0]
 801b714:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801b718:	6030      	str	r0, [r6, #0]
 801b71a:	4620      	mov	r0, r4
 801b71c:	b003      	add	sp, #12
 801b71e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b722:	6161      	str	r1, [r4, #20]
 801b724:	e7ea      	b.n	801b6fc <__d2b+0x58>
 801b726:	a801      	add	r0, sp, #4
 801b728:	f7ff fcf1 	bl	801b10e <__lo0bits>
 801b72c:	9b01      	ldr	r3, [sp, #4]
 801b72e:	6163      	str	r3, [r4, #20]
 801b730:	3020      	adds	r0, #32
 801b732:	2201      	movs	r2, #1
 801b734:	e7e8      	b.n	801b708 <__d2b+0x64>
 801b736:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b73a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801b73e:	6038      	str	r0, [r7, #0]
 801b740:	6918      	ldr	r0, [r3, #16]
 801b742:	f7ff fcc5 	bl	801b0d0 <__hi0bits>
 801b746:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b74a:	e7e5      	b.n	801b718 <__d2b+0x74>
 801b74c:	0801d7d5 	.word	0x0801d7d5
 801b750:	0801d857 	.word	0x0801d857

0801b754 <__ratio>:
 801b754:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b758:	4688      	mov	r8, r1
 801b75a:	4669      	mov	r1, sp
 801b75c:	4681      	mov	r9, r0
 801b75e:	f7ff ff57 	bl	801b610 <__b2d>
 801b762:	a901      	add	r1, sp, #4
 801b764:	4640      	mov	r0, r8
 801b766:	ec55 4b10 	vmov	r4, r5, d0
 801b76a:	f7ff ff51 	bl	801b610 <__b2d>
 801b76e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801b772:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801b776:	1ad2      	subs	r2, r2, r3
 801b778:	e9dd 3100 	ldrd	r3, r1, [sp]
 801b77c:	1a5b      	subs	r3, r3, r1
 801b77e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801b782:	ec57 6b10 	vmov	r6, r7, d0
 801b786:	2b00      	cmp	r3, #0
 801b788:	bfd6      	itet	le
 801b78a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801b78e:	462a      	movgt	r2, r5
 801b790:	463a      	movle	r2, r7
 801b792:	46ab      	mov	fp, r5
 801b794:	46a2      	mov	sl, r4
 801b796:	bfce      	itee	gt
 801b798:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801b79c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801b7a0:	ee00 3a90 	vmovle	s1, r3
 801b7a4:	ec4b ab17 	vmov	d7, sl, fp
 801b7a8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801b7ac:	b003      	add	sp, #12
 801b7ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801b7b2 <__copybits>:
 801b7b2:	3901      	subs	r1, #1
 801b7b4:	b570      	push	{r4, r5, r6, lr}
 801b7b6:	1149      	asrs	r1, r1, #5
 801b7b8:	6914      	ldr	r4, [r2, #16]
 801b7ba:	3101      	adds	r1, #1
 801b7bc:	f102 0314 	add.w	r3, r2, #20
 801b7c0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801b7c4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801b7c8:	1f05      	subs	r5, r0, #4
 801b7ca:	42a3      	cmp	r3, r4
 801b7cc:	d30c      	bcc.n	801b7e8 <__copybits+0x36>
 801b7ce:	1aa3      	subs	r3, r4, r2
 801b7d0:	3b11      	subs	r3, #17
 801b7d2:	f023 0303 	bic.w	r3, r3, #3
 801b7d6:	3211      	adds	r2, #17
 801b7d8:	42a2      	cmp	r2, r4
 801b7da:	bf88      	it	hi
 801b7dc:	2300      	movhi	r3, #0
 801b7de:	4418      	add	r0, r3
 801b7e0:	2300      	movs	r3, #0
 801b7e2:	4288      	cmp	r0, r1
 801b7e4:	d305      	bcc.n	801b7f2 <__copybits+0x40>
 801b7e6:	bd70      	pop	{r4, r5, r6, pc}
 801b7e8:	f853 6b04 	ldr.w	r6, [r3], #4
 801b7ec:	f845 6f04 	str.w	r6, [r5, #4]!
 801b7f0:	e7eb      	b.n	801b7ca <__copybits+0x18>
 801b7f2:	f840 3b04 	str.w	r3, [r0], #4
 801b7f6:	e7f4      	b.n	801b7e2 <__copybits+0x30>

0801b7f8 <__any_on>:
 801b7f8:	f100 0214 	add.w	r2, r0, #20
 801b7fc:	6900      	ldr	r0, [r0, #16]
 801b7fe:	114b      	asrs	r3, r1, #5
 801b800:	4298      	cmp	r0, r3
 801b802:	b510      	push	{r4, lr}
 801b804:	db11      	blt.n	801b82a <__any_on+0x32>
 801b806:	dd0a      	ble.n	801b81e <__any_on+0x26>
 801b808:	f011 011f 	ands.w	r1, r1, #31
 801b80c:	d007      	beq.n	801b81e <__any_on+0x26>
 801b80e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801b812:	fa24 f001 	lsr.w	r0, r4, r1
 801b816:	fa00 f101 	lsl.w	r1, r0, r1
 801b81a:	428c      	cmp	r4, r1
 801b81c:	d10b      	bne.n	801b836 <__any_on+0x3e>
 801b81e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801b822:	4293      	cmp	r3, r2
 801b824:	d803      	bhi.n	801b82e <__any_on+0x36>
 801b826:	2000      	movs	r0, #0
 801b828:	bd10      	pop	{r4, pc}
 801b82a:	4603      	mov	r3, r0
 801b82c:	e7f7      	b.n	801b81e <__any_on+0x26>
 801b82e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b832:	2900      	cmp	r1, #0
 801b834:	d0f5      	beq.n	801b822 <__any_on+0x2a>
 801b836:	2001      	movs	r0, #1
 801b838:	e7f6      	b.n	801b828 <__any_on+0x30>

0801b83a <__sread>:
 801b83a:	b510      	push	{r4, lr}
 801b83c:	460c      	mov	r4, r1
 801b83e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b842:	f000 f88b 	bl	801b95c <_read_r>
 801b846:	2800      	cmp	r0, #0
 801b848:	bfab      	itete	ge
 801b84a:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801b84c:	89a3      	ldrhlt	r3, [r4, #12]
 801b84e:	181b      	addge	r3, r3, r0
 801b850:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801b854:	bfac      	ite	ge
 801b856:	6563      	strge	r3, [r4, #84]	@ 0x54
 801b858:	81a3      	strhlt	r3, [r4, #12]
 801b85a:	bd10      	pop	{r4, pc}

0801b85c <__swrite>:
 801b85c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b860:	461f      	mov	r7, r3
 801b862:	898b      	ldrh	r3, [r1, #12]
 801b864:	05db      	lsls	r3, r3, #23
 801b866:	4605      	mov	r5, r0
 801b868:	460c      	mov	r4, r1
 801b86a:	4616      	mov	r6, r2
 801b86c:	d505      	bpl.n	801b87a <__swrite+0x1e>
 801b86e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b872:	2302      	movs	r3, #2
 801b874:	2200      	movs	r2, #0
 801b876:	f000 f85f 	bl	801b938 <_lseek_r>
 801b87a:	89a3      	ldrh	r3, [r4, #12]
 801b87c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b880:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801b884:	81a3      	strh	r3, [r4, #12]
 801b886:	4632      	mov	r2, r6
 801b888:	463b      	mov	r3, r7
 801b88a:	4628      	mov	r0, r5
 801b88c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b890:	f000 b876 	b.w	801b980 <_write_r>

0801b894 <__sseek>:
 801b894:	b510      	push	{r4, lr}
 801b896:	460c      	mov	r4, r1
 801b898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b89c:	f000 f84c 	bl	801b938 <_lseek_r>
 801b8a0:	1c43      	adds	r3, r0, #1
 801b8a2:	89a3      	ldrh	r3, [r4, #12]
 801b8a4:	bf15      	itete	ne
 801b8a6:	6560      	strne	r0, [r4, #84]	@ 0x54
 801b8a8:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801b8ac:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801b8b0:	81a3      	strheq	r3, [r4, #12]
 801b8b2:	bf18      	it	ne
 801b8b4:	81a3      	strhne	r3, [r4, #12]
 801b8b6:	bd10      	pop	{r4, pc}

0801b8b8 <__sclose>:
 801b8b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b8bc:	f000 b872 	b.w	801b9a4 <_close_r>

0801b8c0 <_realloc_r>:
 801b8c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b8c4:	4607      	mov	r7, r0
 801b8c6:	4614      	mov	r4, r2
 801b8c8:	460d      	mov	r5, r1
 801b8ca:	b921      	cbnz	r1, 801b8d6 <_realloc_r+0x16>
 801b8cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b8d0:	4611      	mov	r1, r2
 801b8d2:	f7fc bb1d 	b.w	8017f10 <_malloc_r>
 801b8d6:	b92a      	cbnz	r2, 801b8e4 <_realloc_r+0x24>
 801b8d8:	f7fe fd70 	bl	801a3bc <_free_r>
 801b8dc:	4625      	mov	r5, r4
 801b8de:	4628      	mov	r0, r5
 801b8e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b8e4:	f000 f8a0 	bl	801ba28 <_malloc_usable_size_r>
 801b8e8:	4284      	cmp	r4, r0
 801b8ea:	4606      	mov	r6, r0
 801b8ec:	d802      	bhi.n	801b8f4 <_realloc_r+0x34>
 801b8ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801b8f2:	d8f4      	bhi.n	801b8de <_realloc_r+0x1e>
 801b8f4:	4621      	mov	r1, r4
 801b8f6:	4638      	mov	r0, r7
 801b8f8:	f7fc fb0a 	bl	8017f10 <_malloc_r>
 801b8fc:	4680      	mov	r8, r0
 801b8fe:	b908      	cbnz	r0, 801b904 <_realloc_r+0x44>
 801b900:	4645      	mov	r5, r8
 801b902:	e7ec      	b.n	801b8de <_realloc_r+0x1e>
 801b904:	42b4      	cmp	r4, r6
 801b906:	4622      	mov	r2, r4
 801b908:	4629      	mov	r1, r5
 801b90a:	bf28      	it	cs
 801b90c:	4632      	movcs	r2, r6
 801b90e:	f7fd ff51 	bl	80197b4 <memcpy>
 801b912:	4629      	mov	r1, r5
 801b914:	4638      	mov	r0, r7
 801b916:	f7fe fd51 	bl	801a3bc <_free_r>
 801b91a:	e7f1      	b.n	801b900 <_realloc_r+0x40>

0801b91c <__ascii_wctomb>:
 801b91c:	4603      	mov	r3, r0
 801b91e:	4608      	mov	r0, r1
 801b920:	b141      	cbz	r1, 801b934 <__ascii_wctomb+0x18>
 801b922:	2aff      	cmp	r2, #255	@ 0xff
 801b924:	d904      	bls.n	801b930 <__ascii_wctomb+0x14>
 801b926:	228a      	movs	r2, #138	@ 0x8a
 801b928:	601a      	str	r2, [r3, #0]
 801b92a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801b92e:	4770      	bx	lr
 801b930:	700a      	strb	r2, [r1, #0]
 801b932:	2001      	movs	r0, #1
 801b934:	4770      	bx	lr
	...

0801b938 <_lseek_r>:
 801b938:	b538      	push	{r3, r4, r5, lr}
 801b93a:	4d07      	ldr	r5, [pc, #28]	@ (801b958 <_lseek_r+0x20>)
 801b93c:	4604      	mov	r4, r0
 801b93e:	4608      	mov	r0, r1
 801b940:	4611      	mov	r1, r2
 801b942:	2200      	movs	r2, #0
 801b944:	602a      	str	r2, [r5, #0]
 801b946:	461a      	mov	r2, r3
 801b948:	f7eb fb9b 	bl	8007082 <_lseek>
 801b94c:	1c43      	adds	r3, r0, #1
 801b94e:	d102      	bne.n	801b956 <_lseek_r+0x1e>
 801b950:	682b      	ldr	r3, [r5, #0]
 801b952:	b103      	cbz	r3, 801b956 <_lseek_r+0x1e>
 801b954:	6023      	str	r3, [r4, #0]
 801b956:	bd38      	pop	{r3, r4, r5, pc}
 801b958:	24006518 	.word	0x24006518

0801b95c <_read_r>:
 801b95c:	b538      	push	{r3, r4, r5, lr}
 801b95e:	4d07      	ldr	r5, [pc, #28]	@ (801b97c <_read_r+0x20>)
 801b960:	4604      	mov	r4, r0
 801b962:	4608      	mov	r0, r1
 801b964:	4611      	mov	r1, r2
 801b966:	2200      	movs	r2, #0
 801b968:	602a      	str	r2, [r5, #0]
 801b96a:	461a      	mov	r2, r3
 801b96c:	f7eb fb29 	bl	8006fc2 <_read>
 801b970:	1c43      	adds	r3, r0, #1
 801b972:	d102      	bne.n	801b97a <_read_r+0x1e>
 801b974:	682b      	ldr	r3, [r5, #0]
 801b976:	b103      	cbz	r3, 801b97a <_read_r+0x1e>
 801b978:	6023      	str	r3, [r4, #0]
 801b97a:	bd38      	pop	{r3, r4, r5, pc}
 801b97c:	24006518 	.word	0x24006518

0801b980 <_write_r>:
 801b980:	b538      	push	{r3, r4, r5, lr}
 801b982:	4d07      	ldr	r5, [pc, #28]	@ (801b9a0 <_write_r+0x20>)
 801b984:	4604      	mov	r4, r0
 801b986:	4608      	mov	r0, r1
 801b988:	4611      	mov	r1, r2
 801b98a:	2200      	movs	r2, #0
 801b98c:	602a      	str	r2, [r5, #0]
 801b98e:	461a      	mov	r2, r3
 801b990:	f7eb fb34 	bl	8006ffc <_write>
 801b994:	1c43      	adds	r3, r0, #1
 801b996:	d102      	bne.n	801b99e <_write_r+0x1e>
 801b998:	682b      	ldr	r3, [r5, #0]
 801b99a:	b103      	cbz	r3, 801b99e <_write_r+0x1e>
 801b99c:	6023      	str	r3, [r4, #0]
 801b99e:	bd38      	pop	{r3, r4, r5, pc}
 801b9a0:	24006518 	.word	0x24006518

0801b9a4 <_close_r>:
 801b9a4:	b538      	push	{r3, r4, r5, lr}
 801b9a6:	4d06      	ldr	r5, [pc, #24]	@ (801b9c0 <_close_r+0x1c>)
 801b9a8:	2300      	movs	r3, #0
 801b9aa:	4604      	mov	r4, r0
 801b9ac:	4608      	mov	r0, r1
 801b9ae:	602b      	str	r3, [r5, #0]
 801b9b0:	f7eb fb40 	bl	8007034 <_close>
 801b9b4:	1c43      	adds	r3, r0, #1
 801b9b6:	d102      	bne.n	801b9be <_close_r+0x1a>
 801b9b8:	682b      	ldr	r3, [r5, #0]
 801b9ba:	b103      	cbz	r3, 801b9be <_close_r+0x1a>
 801b9bc:	6023      	str	r3, [r4, #0]
 801b9be:	bd38      	pop	{r3, r4, r5, pc}
 801b9c0:	24006518 	.word	0x24006518

0801b9c4 <__assert_func>:
 801b9c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b9c6:	4614      	mov	r4, r2
 801b9c8:	461a      	mov	r2, r3
 801b9ca:	4b09      	ldr	r3, [pc, #36]	@ (801b9f0 <__assert_func+0x2c>)
 801b9cc:	681b      	ldr	r3, [r3, #0]
 801b9ce:	4605      	mov	r5, r0
 801b9d0:	68d8      	ldr	r0, [r3, #12]
 801b9d2:	b14c      	cbz	r4, 801b9e8 <__assert_func+0x24>
 801b9d4:	4b07      	ldr	r3, [pc, #28]	@ (801b9f4 <__assert_func+0x30>)
 801b9d6:	9100      	str	r1, [sp, #0]
 801b9d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b9dc:	4906      	ldr	r1, [pc, #24]	@ (801b9f8 <__assert_func+0x34>)
 801b9de:	462b      	mov	r3, r5
 801b9e0:	f000 f82a 	bl	801ba38 <fiprintf>
 801b9e4:	f7fb ffb2 	bl	801794c <abort>
 801b9e8:	4b04      	ldr	r3, [pc, #16]	@ (801b9fc <__assert_func+0x38>)
 801b9ea:	461c      	mov	r4, r3
 801b9ec:	e7f3      	b.n	801b9d6 <__assert_func+0x12>
 801b9ee:	bf00      	nop
 801b9f0:	2400018c 	.word	0x2400018c
 801b9f4:	0801d8b0 	.word	0x0801d8b0
 801b9f8:	0801d8bd 	.word	0x0801d8bd
 801b9fc:	0801d8eb 	.word	0x0801d8eb

0801ba00 <_calloc_r>:
 801ba00:	b570      	push	{r4, r5, r6, lr}
 801ba02:	fba1 5402 	umull	r5, r4, r1, r2
 801ba06:	b934      	cbnz	r4, 801ba16 <_calloc_r+0x16>
 801ba08:	4629      	mov	r1, r5
 801ba0a:	f7fc fa81 	bl	8017f10 <_malloc_r>
 801ba0e:	4606      	mov	r6, r0
 801ba10:	b928      	cbnz	r0, 801ba1e <_calloc_r+0x1e>
 801ba12:	4630      	mov	r0, r6
 801ba14:	bd70      	pop	{r4, r5, r6, pc}
 801ba16:	220c      	movs	r2, #12
 801ba18:	6002      	str	r2, [r0, #0]
 801ba1a:	2600      	movs	r6, #0
 801ba1c:	e7f9      	b.n	801ba12 <_calloc_r+0x12>
 801ba1e:	462a      	mov	r2, r5
 801ba20:	4621      	mov	r1, r4
 801ba22:	f7fd fdc9 	bl	80195b8 <memset>
 801ba26:	e7f4      	b.n	801ba12 <_calloc_r+0x12>

0801ba28 <_malloc_usable_size_r>:
 801ba28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ba2c:	1f18      	subs	r0, r3, #4
 801ba2e:	2b00      	cmp	r3, #0
 801ba30:	bfbc      	itt	lt
 801ba32:	580b      	ldrlt	r3, [r1, r0]
 801ba34:	18c0      	addlt	r0, r0, r3
 801ba36:	4770      	bx	lr

0801ba38 <fiprintf>:
 801ba38:	b40e      	push	{r1, r2, r3}
 801ba3a:	b503      	push	{r0, r1, lr}
 801ba3c:	4601      	mov	r1, r0
 801ba3e:	ab03      	add	r3, sp, #12
 801ba40:	4805      	ldr	r0, [pc, #20]	@ (801ba58 <fiprintf+0x20>)
 801ba42:	f853 2b04 	ldr.w	r2, [r3], #4
 801ba46:	6800      	ldr	r0, [r0, #0]
 801ba48:	9301      	str	r3, [sp, #4]
 801ba4a:	f000 f831 	bl	801bab0 <_vfiprintf_r>
 801ba4e:	b002      	add	sp, #8
 801ba50:	f85d eb04 	ldr.w	lr, [sp], #4
 801ba54:	b003      	add	sp, #12
 801ba56:	4770      	bx	lr
 801ba58:	2400018c 	.word	0x2400018c

0801ba5c <__sfputc_r>:
 801ba5c:	6893      	ldr	r3, [r2, #8]
 801ba5e:	3b01      	subs	r3, #1
 801ba60:	2b00      	cmp	r3, #0
 801ba62:	b410      	push	{r4}
 801ba64:	6093      	str	r3, [r2, #8]
 801ba66:	da08      	bge.n	801ba7a <__sfputc_r+0x1e>
 801ba68:	6994      	ldr	r4, [r2, #24]
 801ba6a:	42a3      	cmp	r3, r4
 801ba6c:	db01      	blt.n	801ba72 <__sfputc_r+0x16>
 801ba6e:	290a      	cmp	r1, #10
 801ba70:	d103      	bne.n	801ba7a <__sfputc_r+0x1e>
 801ba72:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ba76:	f000 b933 	b.w	801bce0 <__swbuf_r>
 801ba7a:	6813      	ldr	r3, [r2, #0]
 801ba7c:	1c58      	adds	r0, r3, #1
 801ba7e:	6010      	str	r0, [r2, #0]
 801ba80:	7019      	strb	r1, [r3, #0]
 801ba82:	4608      	mov	r0, r1
 801ba84:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ba88:	4770      	bx	lr

0801ba8a <__sfputs_r>:
 801ba8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ba8c:	4606      	mov	r6, r0
 801ba8e:	460f      	mov	r7, r1
 801ba90:	4614      	mov	r4, r2
 801ba92:	18d5      	adds	r5, r2, r3
 801ba94:	42ac      	cmp	r4, r5
 801ba96:	d101      	bne.n	801ba9c <__sfputs_r+0x12>
 801ba98:	2000      	movs	r0, #0
 801ba9a:	e007      	b.n	801baac <__sfputs_r+0x22>
 801ba9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801baa0:	463a      	mov	r2, r7
 801baa2:	4630      	mov	r0, r6
 801baa4:	f7ff ffda 	bl	801ba5c <__sfputc_r>
 801baa8:	1c43      	adds	r3, r0, #1
 801baaa:	d1f3      	bne.n	801ba94 <__sfputs_r+0xa>
 801baac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801bab0 <_vfiprintf_r>:
 801bab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bab4:	460d      	mov	r5, r1
 801bab6:	b09d      	sub	sp, #116	@ 0x74
 801bab8:	4614      	mov	r4, r2
 801baba:	4698      	mov	r8, r3
 801babc:	4606      	mov	r6, r0
 801babe:	b118      	cbz	r0, 801bac8 <_vfiprintf_r+0x18>
 801bac0:	6a03      	ldr	r3, [r0, #32]
 801bac2:	b90b      	cbnz	r3, 801bac8 <_vfiprintf_r+0x18>
 801bac4:	f7fc fef0 	bl	80188a8 <__sinit>
 801bac8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801baca:	07d9      	lsls	r1, r3, #31
 801bacc:	d405      	bmi.n	801bada <_vfiprintf_r+0x2a>
 801bace:	89ab      	ldrh	r3, [r5, #12]
 801bad0:	059a      	lsls	r2, r3, #22
 801bad2:	d402      	bmi.n	801bada <_vfiprintf_r+0x2a>
 801bad4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801bad6:	f7fd fe08 	bl	80196ea <__retarget_lock_acquire_recursive>
 801bada:	89ab      	ldrh	r3, [r5, #12]
 801badc:	071b      	lsls	r3, r3, #28
 801bade:	d501      	bpl.n	801bae4 <_vfiprintf_r+0x34>
 801bae0:	692b      	ldr	r3, [r5, #16]
 801bae2:	b99b      	cbnz	r3, 801bb0c <_vfiprintf_r+0x5c>
 801bae4:	4629      	mov	r1, r5
 801bae6:	4630      	mov	r0, r6
 801bae8:	f000 f938 	bl	801bd5c <__swsetup_r>
 801baec:	b170      	cbz	r0, 801bb0c <_vfiprintf_r+0x5c>
 801baee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801baf0:	07dc      	lsls	r4, r3, #31
 801baf2:	d504      	bpl.n	801bafe <_vfiprintf_r+0x4e>
 801baf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801baf8:	b01d      	add	sp, #116	@ 0x74
 801bafa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bafe:	89ab      	ldrh	r3, [r5, #12]
 801bb00:	0598      	lsls	r0, r3, #22
 801bb02:	d4f7      	bmi.n	801baf4 <_vfiprintf_r+0x44>
 801bb04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801bb06:	f7fd fdf1 	bl	80196ec <__retarget_lock_release_recursive>
 801bb0a:	e7f3      	b.n	801baf4 <_vfiprintf_r+0x44>
 801bb0c:	2300      	movs	r3, #0
 801bb0e:	9309      	str	r3, [sp, #36]	@ 0x24
 801bb10:	2320      	movs	r3, #32
 801bb12:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801bb16:	f8cd 800c 	str.w	r8, [sp, #12]
 801bb1a:	2330      	movs	r3, #48	@ 0x30
 801bb1c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801bccc <_vfiprintf_r+0x21c>
 801bb20:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801bb24:	f04f 0901 	mov.w	r9, #1
 801bb28:	4623      	mov	r3, r4
 801bb2a:	469a      	mov	sl, r3
 801bb2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bb30:	b10a      	cbz	r2, 801bb36 <_vfiprintf_r+0x86>
 801bb32:	2a25      	cmp	r2, #37	@ 0x25
 801bb34:	d1f9      	bne.n	801bb2a <_vfiprintf_r+0x7a>
 801bb36:	ebba 0b04 	subs.w	fp, sl, r4
 801bb3a:	d00b      	beq.n	801bb54 <_vfiprintf_r+0xa4>
 801bb3c:	465b      	mov	r3, fp
 801bb3e:	4622      	mov	r2, r4
 801bb40:	4629      	mov	r1, r5
 801bb42:	4630      	mov	r0, r6
 801bb44:	f7ff ffa1 	bl	801ba8a <__sfputs_r>
 801bb48:	3001      	adds	r0, #1
 801bb4a:	f000 80a7 	beq.w	801bc9c <_vfiprintf_r+0x1ec>
 801bb4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801bb50:	445a      	add	r2, fp
 801bb52:	9209      	str	r2, [sp, #36]	@ 0x24
 801bb54:	f89a 3000 	ldrb.w	r3, [sl]
 801bb58:	2b00      	cmp	r3, #0
 801bb5a:	f000 809f 	beq.w	801bc9c <_vfiprintf_r+0x1ec>
 801bb5e:	2300      	movs	r3, #0
 801bb60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801bb64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bb68:	f10a 0a01 	add.w	sl, sl, #1
 801bb6c:	9304      	str	r3, [sp, #16]
 801bb6e:	9307      	str	r3, [sp, #28]
 801bb70:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801bb74:	931a      	str	r3, [sp, #104]	@ 0x68
 801bb76:	4654      	mov	r4, sl
 801bb78:	2205      	movs	r2, #5
 801bb7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bb7e:	4853      	ldr	r0, [pc, #332]	@ (801bccc <_vfiprintf_r+0x21c>)
 801bb80:	f7e4 fbc6 	bl	8000310 <memchr>
 801bb84:	9a04      	ldr	r2, [sp, #16]
 801bb86:	b9d8      	cbnz	r0, 801bbc0 <_vfiprintf_r+0x110>
 801bb88:	06d1      	lsls	r1, r2, #27
 801bb8a:	bf44      	itt	mi
 801bb8c:	2320      	movmi	r3, #32
 801bb8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801bb92:	0713      	lsls	r3, r2, #28
 801bb94:	bf44      	itt	mi
 801bb96:	232b      	movmi	r3, #43	@ 0x2b
 801bb98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801bb9c:	f89a 3000 	ldrb.w	r3, [sl]
 801bba0:	2b2a      	cmp	r3, #42	@ 0x2a
 801bba2:	d015      	beq.n	801bbd0 <_vfiprintf_r+0x120>
 801bba4:	9a07      	ldr	r2, [sp, #28]
 801bba6:	4654      	mov	r4, sl
 801bba8:	2000      	movs	r0, #0
 801bbaa:	f04f 0c0a 	mov.w	ip, #10
 801bbae:	4621      	mov	r1, r4
 801bbb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801bbb4:	3b30      	subs	r3, #48	@ 0x30
 801bbb6:	2b09      	cmp	r3, #9
 801bbb8:	d94b      	bls.n	801bc52 <_vfiprintf_r+0x1a2>
 801bbba:	b1b0      	cbz	r0, 801bbea <_vfiprintf_r+0x13a>
 801bbbc:	9207      	str	r2, [sp, #28]
 801bbbe:	e014      	b.n	801bbea <_vfiprintf_r+0x13a>
 801bbc0:	eba0 0308 	sub.w	r3, r0, r8
 801bbc4:	fa09 f303 	lsl.w	r3, r9, r3
 801bbc8:	4313      	orrs	r3, r2
 801bbca:	9304      	str	r3, [sp, #16]
 801bbcc:	46a2      	mov	sl, r4
 801bbce:	e7d2      	b.n	801bb76 <_vfiprintf_r+0xc6>
 801bbd0:	9b03      	ldr	r3, [sp, #12]
 801bbd2:	1d19      	adds	r1, r3, #4
 801bbd4:	681b      	ldr	r3, [r3, #0]
 801bbd6:	9103      	str	r1, [sp, #12]
 801bbd8:	2b00      	cmp	r3, #0
 801bbda:	bfbb      	ittet	lt
 801bbdc:	425b      	neglt	r3, r3
 801bbde:	f042 0202 	orrlt.w	r2, r2, #2
 801bbe2:	9307      	strge	r3, [sp, #28]
 801bbe4:	9307      	strlt	r3, [sp, #28]
 801bbe6:	bfb8      	it	lt
 801bbe8:	9204      	strlt	r2, [sp, #16]
 801bbea:	7823      	ldrb	r3, [r4, #0]
 801bbec:	2b2e      	cmp	r3, #46	@ 0x2e
 801bbee:	d10a      	bne.n	801bc06 <_vfiprintf_r+0x156>
 801bbf0:	7863      	ldrb	r3, [r4, #1]
 801bbf2:	2b2a      	cmp	r3, #42	@ 0x2a
 801bbf4:	d132      	bne.n	801bc5c <_vfiprintf_r+0x1ac>
 801bbf6:	9b03      	ldr	r3, [sp, #12]
 801bbf8:	1d1a      	adds	r2, r3, #4
 801bbfa:	681b      	ldr	r3, [r3, #0]
 801bbfc:	9203      	str	r2, [sp, #12]
 801bbfe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801bc02:	3402      	adds	r4, #2
 801bc04:	9305      	str	r3, [sp, #20]
 801bc06:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801bcdc <_vfiprintf_r+0x22c>
 801bc0a:	7821      	ldrb	r1, [r4, #0]
 801bc0c:	2203      	movs	r2, #3
 801bc0e:	4650      	mov	r0, sl
 801bc10:	f7e4 fb7e 	bl	8000310 <memchr>
 801bc14:	b138      	cbz	r0, 801bc26 <_vfiprintf_r+0x176>
 801bc16:	9b04      	ldr	r3, [sp, #16]
 801bc18:	eba0 000a 	sub.w	r0, r0, sl
 801bc1c:	2240      	movs	r2, #64	@ 0x40
 801bc1e:	4082      	lsls	r2, r0
 801bc20:	4313      	orrs	r3, r2
 801bc22:	3401      	adds	r4, #1
 801bc24:	9304      	str	r3, [sp, #16]
 801bc26:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bc2a:	4829      	ldr	r0, [pc, #164]	@ (801bcd0 <_vfiprintf_r+0x220>)
 801bc2c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801bc30:	2206      	movs	r2, #6
 801bc32:	f7e4 fb6d 	bl	8000310 <memchr>
 801bc36:	2800      	cmp	r0, #0
 801bc38:	d03f      	beq.n	801bcba <_vfiprintf_r+0x20a>
 801bc3a:	4b26      	ldr	r3, [pc, #152]	@ (801bcd4 <_vfiprintf_r+0x224>)
 801bc3c:	bb1b      	cbnz	r3, 801bc86 <_vfiprintf_r+0x1d6>
 801bc3e:	9b03      	ldr	r3, [sp, #12]
 801bc40:	3307      	adds	r3, #7
 801bc42:	f023 0307 	bic.w	r3, r3, #7
 801bc46:	3308      	adds	r3, #8
 801bc48:	9303      	str	r3, [sp, #12]
 801bc4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bc4c:	443b      	add	r3, r7
 801bc4e:	9309      	str	r3, [sp, #36]	@ 0x24
 801bc50:	e76a      	b.n	801bb28 <_vfiprintf_r+0x78>
 801bc52:	fb0c 3202 	mla	r2, ip, r2, r3
 801bc56:	460c      	mov	r4, r1
 801bc58:	2001      	movs	r0, #1
 801bc5a:	e7a8      	b.n	801bbae <_vfiprintf_r+0xfe>
 801bc5c:	2300      	movs	r3, #0
 801bc5e:	3401      	adds	r4, #1
 801bc60:	9305      	str	r3, [sp, #20]
 801bc62:	4619      	mov	r1, r3
 801bc64:	f04f 0c0a 	mov.w	ip, #10
 801bc68:	4620      	mov	r0, r4
 801bc6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bc6e:	3a30      	subs	r2, #48	@ 0x30
 801bc70:	2a09      	cmp	r2, #9
 801bc72:	d903      	bls.n	801bc7c <_vfiprintf_r+0x1cc>
 801bc74:	2b00      	cmp	r3, #0
 801bc76:	d0c6      	beq.n	801bc06 <_vfiprintf_r+0x156>
 801bc78:	9105      	str	r1, [sp, #20]
 801bc7a:	e7c4      	b.n	801bc06 <_vfiprintf_r+0x156>
 801bc7c:	fb0c 2101 	mla	r1, ip, r1, r2
 801bc80:	4604      	mov	r4, r0
 801bc82:	2301      	movs	r3, #1
 801bc84:	e7f0      	b.n	801bc68 <_vfiprintf_r+0x1b8>
 801bc86:	ab03      	add	r3, sp, #12
 801bc88:	9300      	str	r3, [sp, #0]
 801bc8a:	462a      	mov	r2, r5
 801bc8c:	4b12      	ldr	r3, [pc, #72]	@ (801bcd8 <_vfiprintf_r+0x228>)
 801bc8e:	a904      	add	r1, sp, #16
 801bc90:	4630      	mov	r0, r6
 801bc92:	f7fb fef1 	bl	8017a78 <_printf_float>
 801bc96:	4607      	mov	r7, r0
 801bc98:	1c78      	adds	r0, r7, #1
 801bc9a:	d1d6      	bne.n	801bc4a <_vfiprintf_r+0x19a>
 801bc9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801bc9e:	07d9      	lsls	r1, r3, #31
 801bca0:	d405      	bmi.n	801bcae <_vfiprintf_r+0x1fe>
 801bca2:	89ab      	ldrh	r3, [r5, #12]
 801bca4:	059a      	lsls	r2, r3, #22
 801bca6:	d402      	bmi.n	801bcae <_vfiprintf_r+0x1fe>
 801bca8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801bcaa:	f7fd fd1f 	bl	80196ec <__retarget_lock_release_recursive>
 801bcae:	89ab      	ldrh	r3, [r5, #12]
 801bcb0:	065b      	lsls	r3, r3, #25
 801bcb2:	f53f af1f 	bmi.w	801baf4 <_vfiprintf_r+0x44>
 801bcb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801bcb8:	e71e      	b.n	801baf8 <_vfiprintf_r+0x48>
 801bcba:	ab03      	add	r3, sp, #12
 801bcbc:	9300      	str	r3, [sp, #0]
 801bcbe:	462a      	mov	r2, r5
 801bcc0:	4b05      	ldr	r3, [pc, #20]	@ (801bcd8 <_vfiprintf_r+0x228>)
 801bcc2:	a904      	add	r1, sp, #16
 801bcc4:	4630      	mov	r0, r6
 801bcc6:	f7fc fa11 	bl	80180ec <_printf_i>
 801bcca:	e7e4      	b.n	801bc96 <_vfiprintf_r+0x1e6>
 801bccc:	0801d846 	.word	0x0801d846
 801bcd0:	0801d850 	.word	0x0801d850
 801bcd4:	08017a79 	.word	0x08017a79
 801bcd8:	0801ba8b 	.word	0x0801ba8b
 801bcdc:	0801d84c 	.word	0x0801d84c

0801bce0 <__swbuf_r>:
 801bce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bce2:	460e      	mov	r6, r1
 801bce4:	4614      	mov	r4, r2
 801bce6:	4605      	mov	r5, r0
 801bce8:	b118      	cbz	r0, 801bcf2 <__swbuf_r+0x12>
 801bcea:	6a03      	ldr	r3, [r0, #32]
 801bcec:	b90b      	cbnz	r3, 801bcf2 <__swbuf_r+0x12>
 801bcee:	f7fc fddb 	bl	80188a8 <__sinit>
 801bcf2:	69a3      	ldr	r3, [r4, #24]
 801bcf4:	60a3      	str	r3, [r4, #8]
 801bcf6:	89a3      	ldrh	r3, [r4, #12]
 801bcf8:	071a      	lsls	r2, r3, #28
 801bcfa:	d501      	bpl.n	801bd00 <__swbuf_r+0x20>
 801bcfc:	6923      	ldr	r3, [r4, #16]
 801bcfe:	b943      	cbnz	r3, 801bd12 <__swbuf_r+0x32>
 801bd00:	4621      	mov	r1, r4
 801bd02:	4628      	mov	r0, r5
 801bd04:	f000 f82a 	bl	801bd5c <__swsetup_r>
 801bd08:	b118      	cbz	r0, 801bd12 <__swbuf_r+0x32>
 801bd0a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801bd0e:	4638      	mov	r0, r7
 801bd10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bd12:	6823      	ldr	r3, [r4, #0]
 801bd14:	6922      	ldr	r2, [r4, #16]
 801bd16:	1a98      	subs	r0, r3, r2
 801bd18:	6963      	ldr	r3, [r4, #20]
 801bd1a:	b2f6      	uxtb	r6, r6
 801bd1c:	4283      	cmp	r3, r0
 801bd1e:	4637      	mov	r7, r6
 801bd20:	dc05      	bgt.n	801bd2e <__swbuf_r+0x4e>
 801bd22:	4621      	mov	r1, r4
 801bd24:	4628      	mov	r0, r5
 801bd26:	f7ff f8b9 	bl	801ae9c <_fflush_r>
 801bd2a:	2800      	cmp	r0, #0
 801bd2c:	d1ed      	bne.n	801bd0a <__swbuf_r+0x2a>
 801bd2e:	68a3      	ldr	r3, [r4, #8]
 801bd30:	3b01      	subs	r3, #1
 801bd32:	60a3      	str	r3, [r4, #8]
 801bd34:	6823      	ldr	r3, [r4, #0]
 801bd36:	1c5a      	adds	r2, r3, #1
 801bd38:	6022      	str	r2, [r4, #0]
 801bd3a:	701e      	strb	r6, [r3, #0]
 801bd3c:	6962      	ldr	r2, [r4, #20]
 801bd3e:	1c43      	adds	r3, r0, #1
 801bd40:	429a      	cmp	r2, r3
 801bd42:	d004      	beq.n	801bd4e <__swbuf_r+0x6e>
 801bd44:	89a3      	ldrh	r3, [r4, #12]
 801bd46:	07db      	lsls	r3, r3, #31
 801bd48:	d5e1      	bpl.n	801bd0e <__swbuf_r+0x2e>
 801bd4a:	2e0a      	cmp	r6, #10
 801bd4c:	d1df      	bne.n	801bd0e <__swbuf_r+0x2e>
 801bd4e:	4621      	mov	r1, r4
 801bd50:	4628      	mov	r0, r5
 801bd52:	f7ff f8a3 	bl	801ae9c <_fflush_r>
 801bd56:	2800      	cmp	r0, #0
 801bd58:	d0d9      	beq.n	801bd0e <__swbuf_r+0x2e>
 801bd5a:	e7d6      	b.n	801bd0a <__swbuf_r+0x2a>

0801bd5c <__swsetup_r>:
 801bd5c:	b538      	push	{r3, r4, r5, lr}
 801bd5e:	4b29      	ldr	r3, [pc, #164]	@ (801be04 <__swsetup_r+0xa8>)
 801bd60:	4605      	mov	r5, r0
 801bd62:	6818      	ldr	r0, [r3, #0]
 801bd64:	460c      	mov	r4, r1
 801bd66:	b118      	cbz	r0, 801bd70 <__swsetup_r+0x14>
 801bd68:	6a03      	ldr	r3, [r0, #32]
 801bd6a:	b90b      	cbnz	r3, 801bd70 <__swsetup_r+0x14>
 801bd6c:	f7fc fd9c 	bl	80188a8 <__sinit>
 801bd70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bd74:	0719      	lsls	r1, r3, #28
 801bd76:	d422      	bmi.n	801bdbe <__swsetup_r+0x62>
 801bd78:	06da      	lsls	r2, r3, #27
 801bd7a:	d407      	bmi.n	801bd8c <__swsetup_r+0x30>
 801bd7c:	2209      	movs	r2, #9
 801bd7e:	602a      	str	r2, [r5, #0]
 801bd80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bd84:	81a3      	strh	r3, [r4, #12]
 801bd86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801bd8a:	e033      	b.n	801bdf4 <__swsetup_r+0x98>
 801bd8c:	0758      	lsls	r0, r3, #29
 801bd8e:	d512      	bpl.n	801bdb6 <__swsetup_r+0x5a>
 801bd90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801bd92:	b141      	cbz	r1, 801bda6 <__swsetup_r+0x4a>
 801bd94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801bd98:	4299      	cmp	r1, r3
 801bd9a:	d002      	beq.n	801bda2 <__swsetup_r+0x46>
 801bd9c:	4628      	mov	r0, r5
 801bd9e:	f7fe fb0d 	bl	801a3bc <_free_r>
 801bda2:	2300      	movs	r3, #0
 801bda4:	6363      	str	r3, [r4, #52]	@ 0x34
 801bda6:	89a3      	ldrh	r3, [r4, #12]
 801bda8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801bdac:	81a3      	strh	r3, [r4, #12]
 801bdae:	2300      	movs	r3, #0
 801bdb0:	6063      	str	r3, [r4, #4]
 801bdb2:	6923      	ldr	r3, [r4, #16]
 801bdb4:	6023      	str	r3, [r4, #0]
 801bdb6:	89a3      	ldrh	r3, [r4, #12]
 801bdb8:	f043 0308 	orr.w	r3, r3, #8
 801bdbc:	81a3      	strh	r3, [r4, #12]
 801bdbe:	6923      	ldr	r3, [r4, #16]
 801bdc0:	b94b      	cbnz	r3, 801bdd6 <__swsetup_r+0x7a>
 801bdc2:	89a3      	ldrh	r3, [r4, #12]
 801bdc4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801bdc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801bdcc:	d003      	beq.n	801bdd6 <__swsetup_r+0x7a>
 801bdce:	4621      	mov	r1, r4
 801bdd0:	4628      	mov	r0, r5
 801bdd2:	f000 f83f 	bl	801be54 <__smakebuf_r>
 801bdd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bdda:	f013 0201 	ands.w	r2, r3, #1
 801bdde:	d00a      	beq.n	801bdf6 <__swsetup_r+0x9a>
 801bde0:	2200      	movs	r2, #0
 801bde2:	60a2      	str	r2, [r4, #8]
 801bde4:	6962      	ldr	r2, [r4, #20]
 801bde6:	4252      	negs	r2, r2
 801bde8:	61a2      	str	r2, [r4, #24]
 801bdea:	6922      	ldr	r2, [r4, #16]
 801bdec:	b942      	cbnz	r2, 801be00 <__swsetup_r+0xa4>
 801bdee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801bdf2:	d1c5      	bne.n	801bd80 <__swsetup_r+0x24>
 801bdf4:	bd38      	pop	{r3, r4, r5, pc}
 801bdf6:	0799      	lsls	r1, r3, #30
 801bdf8:	bf58      	it	pl
 801bdfa:	6962      	ldrpl	r2, [r4, #20]
 801bdfc:	60a2      	str	r2, [r4, #8]
 801bdfe:	e7f4      	b.n	801bdea <__swsetup_r+0x8e>
 801be00:	2000      	movs	r0, #0
 801be02:	e7f7      	b.n	801bdf4 <__swsetup_r+0x98>
 801be04:	2400018c 	.word	0x2400018c

0801be08 <__swhatbuf_r>:
 801be08:	b570      	push	{r4, r5, r6, lr}
 801be0a:	460c      	mov	r4, r1
 801be0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801be10:	2900      	cmp	r1, #0
 801be12:	b096      	sub	sp, #88	@ 0x58
 801be14:	4615      	mov	r5, r2
 801be16:	461e      	mov	r6, r3
 801be18:	da0d      	bge.n	801be36 <__swhatbuf_r+0x2e>
 801be1a:	89a3      	ldrh	r3, [r4, #12]
 801be1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801be20:	f04f 0100 	mov.w	r1, #0
 801be24:	bf14      	ite	ne
 801be26:	2340      	movne	r3, #64	@ 0x40
 801be28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801be2c:	2000      	movs	r0, #0
 801be2e:	6031      	str	r1, [r6, #0]
 801be30:	602b      	str	r3, [r5, #0]
 801be32:	b016      	add	sp, #88	@ 0x58
 801be34:	bd70      	pop	{r4, r5, r6, pc}
 801be36:	466a      	mov	r2, sp
 801be38:	f000 f858 	bl	801beec <_fstat_r>
 801be3c:	2800      	cmp	r0, #0
 801be3e:	dbec      	blt.n	801be1a <__swhatbuf_r+0x12>
 801be40:	9901      	ldr	r1, [sp, #4]
 801be42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801be46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801be4a:	4259      	negs	r1, r3
 801be4c:	4159      	adcs	r1, r3
 801be4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801be52:	e7eb      	b.n	801be2c <__swhatbuf_r+0x24>

0801be54 <__smakebuf_r>:
 801be54:	898b      	ldrh	r3, [r1, #12]
 801be56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801be58:	079d      	lsls	r5, r3, #30
 801be5a:	4606      	mov	r6, r0
 801be5c:	460c      	mov	r4, r1
 801be5e:	d507      	bpl.n	801be70 <__smakebuf_r+0x1c>
 801be60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801be64:	6023      	str	r3, [r4, #0]
 801be66:	6123      	str	r3, [r4, #16]
 801be68:	2301      	movs	r3, #1
 801be6a:	6163      	str	r3, [r4, #20]
 801be6c:	b003      	add	sp, #12
 801be6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801be70:	ab01      	add	r3, sp, #4
 801be72:	466a      	mov	r2, sp
 801be74:	f7ff ffc8 	bl	801be08 <__swhatbuf_r>
 801be78:	9f00      	ldr	r7, [sp, #0]
 801be7a:	4605      	mov	r5, r0
 801be7c:	4639      	mov	r1, r7
 801be7e:	4630      	mov	r0, r6
 801be80:	f7fc f846 	bl	8017f10 <_malloc_r>
 801be84:	b948      	cbnz	r0, 801be9a <__smakebuf_r+0x46>
 801be86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be8a:	059a      	lsls	r2, r3, #22
 801be8c:	d4ee      	bmi.n	801be6c <__smakebuf_r+0x18>
 801be8e:	f023 0303 	bic.w	r3, r3, #3
 801be92:	f043 0302 	orr.w	r3, r3, #2
 801be96:	81a3      	strh	r3, [r4, #12]
 801be98:	e7e2      	b.n	801be60 <__smakebuf_r+0xc>
 801be9a:	89a3      	ldrh	r3, [r4, #12]
 801be9c:	6020      	str	r0, [r4, #0]
 801be9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bea2:	81a3      	strh	r3, [r4, #12]
 801bea4:	9b01      	ldr	r3, [sp, #4]
 801bea6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801beaa:	b15b      	cbz	r3, 801bec4 <__smakebuf_r+0x70>
 801beac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801beb0:	4630      	mov	r0, r6
 801beb2:	f000 f80b 	bl	801becc <_isatty_r>
 801beb6:	b128      	cbz	r0, 801bec4 <__smakebuf_r+0x70>
 801beb8:	89a3      	ldrh	r3, [r4, #12]
 801beba:	f023 0303 	bic.w	r3, r3, #3
 801bebe:	f043 0301 	orr.w	r3, r3, #1
 801bec2:	81a3      	strh	r3, [r4, #12]
 801bec4:	89a3      	ldrh	r3, [r4, #12]
 801bec6:	431d      	orrs	r5, r3
 801bec8:	81a5      	strh	r5, [r4, #12]
 801beca:	e7cf      	b.n	801be6c <__smakebuf_r+0x18>

0801becc <_isatty_r>:
 801becc:	b538      	push	{r3, r4, r5, lr}
 801bece:	4d06      	ldr	r5, [pc, #24]	@ (801bee8 <_isatty_r+0x1c>)
 801bed0:	2300      	movs	r3, #0
 801bed2:	4604      	mov	r4, r0
 801bed4:	4608      	mov	r0, r1
 801bed6:	602b      	str	r3, [r5, #0]
 801bed8:	f7eb f8c8 	bl	800706c <_isatty>
 801bedc:	1c43      	adds	r3, r0, #1
 801bede:	d102      	bne.n	801bee6 <_isatty_r+0x1a>
 801bee0:	682b      	ldr	r3, [r5, #0]
 801bee2:	b103      	cbz	r3, 801bee6 <_isatty_r+0x1a>
 801bee4:	6023      	str	r3, [r4, #0]
 801bee6:	bd38      	pop	{r3, r4, r5, pc}
 801bee8:	24006518 	.word	0x24006518

0801beec <_fstat_r>:
 801beec:	b538      	push	{r3, r4, r5, lr}
 801beee:	4d07      	ldr	r5, [pc, #28]	@ (801bf0c <_fstat_r+0x20>)
 801bef0:	2300      	movs	r3, #0
 801bef2:	4604      	mov	r4, r0
 801bef4:	4608      	mov	r0, r1
 801bef6:	4611      	mov	r1, r2
 801bef8:	602b      	str	r3, [r5, #0]
 801befa:	f7eb f8a7 	bl	800704c <_fstat>
 801befe:	1c43      	adds	r3, r0, #1
 801bf00:	d102      	bne.n	801bf08 <_fstat_r+0x1c>
 801bf02:	682b      	ldr	r3, [r5, #0]
 801bf04:	b103      	cbz	r3, 801bf08 <_fstat_r+0x1c>
 801bf06:	6023      	str	r3, [r4, #0]
 801bf08:	bd38      	pop	{r3, r4, r5, pc}
 801bf0a:	bf00      	nop
 801bf0c:	24006518 	.word	0x24006518

0801bf10 <_init>:
 801bf10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bf12:	bf00      	nop
 801bf14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bf16:	bc08      	pop	{r3}
 801bf18:	469e      	mov	lr, r3
 801bf1a:	4770      	bx	lr

0801bf1c <_fini>:
 801bf1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bf1e:	bf00      	nop
 801bf20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bf22:	bc08      	pop	{r3}
 801bf24:	469e      	mov	lr, r3
 801bf26:	4770      	bx	lr
