<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>12.000</TargetClockPeriod>
  <AchievedClockPeriod>8.674</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>8.674</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>8.674</CP_SYNTH>
  <CP_TARGET>12.000</CP_TARGET>
  <SLACK_FINAL>3.326</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>3.326</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>3.326</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>3.326</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>1833</FF>
    <LATCH>0</LATCH>
    <LUT>2257</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="case_9" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="41">grp_case_9_Pipeline_L_s4_1_fu_1108 mac_muladd_3s_3s_16s_17_4_1_U58 mac_muladd_3s_3s_5s_6_4_1_U50 mac_muladd_3s_3s_6s_7_4_1_U53 mac_muladd_3s_3s_6s_7_4_1_U54 mac_muladd_3s_3s_6s_7_4_1_U55 mac_muladd_3s_3s_6s_7_4_1_U56 mac_muladd_4s_3s_12s_12_4_1_U59 mac_muladd_4s_3s_4s_7_4_1_U57 mac_muladd_4s_3s_9s_9_4_1_U49 mac_muladd_8s_3s_12s_12_4_1_U60 mac_muladd_8s_3s_14s_14_4_1_U52 mac_muladd_9s_3s_9s_12_4_1_U51 mul_12s_3s_15_1_1_U31 mul_15s_4s_16_1_1_U39 mul_4s_3s_7_1_1_U12 mul_4s_3s_7_1_1_U18 mul_4s_3s_7_1_1_U29 mul_4s_5s_5_1_1_U38 mul_5s_3s_5_1_1_U36 mul_5s_3s_6_1_1_U47 mul_5s_3s_8_1_1_U30 mul_6s_2s_8_1_1_U23 mul_6s_3s_9_1_1_U20 mul_6s_3s_9_1_1_U33 mul_6s_6s_12_1_1_U26 mul_6s_6s_6_1_1_U44 mul_7s_3s_7_1_1_U35 mul_7s_3s_7_1_1_U37 mul_7s_7s_7_1_1_U45 mul_8s_2s_10_1_1_U27 mul_8s_3s_11_1_1_U19 mul_8s_3s_11_1_1_U46 mul_8s_3s_11_1_1_U48 mul_8s_3s_11_1_1_U9 mul_8s_4s_12_1_1_U24 mul_8s_5s_13_1_1_U17 mul_8s_7s_15_1_1_U32 mul_8s_8s_8_1_1_U11 mul_9s_3s_9_1_1_U34 mul_9s_4s_10_1_1_U16</SubModules>
    <Resources FF="1833" LUT="2257" LogicLUT="2257"/>
    <LocalResources FF="1503" LUT="800" LogicLUT="800"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_case_9_Pipeline_L_s4_1_fu_1108" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_case_9_Pipeline_L_s4_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="56" LUT="96" LogicLUT="96"/>
    <LocalResources FF="54" LUT="33" LogicLUT="33"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_case_9_Pipeline_L_s4_1_fu_1108/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="case_9_case_9_Pipeline_L_s4_1.v" ORIG_REF_NAME="case_9_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="63" LogicLUT="63"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_3s_3s_16s_17_4_1_U58" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_3s_3s_16s_17_4_1">
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_3s_3s_5s_6_4_1_U50" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_3s_3s_5s_6_4_1">
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_3s_3s_6s_7_4_1_U53" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1">
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_3s_3s_6s_7_4_1_U54" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1">
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_3s_3s_6s_7_4_1_U55" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1">
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_3s_3s_6s_7_4_1_U56" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1">
    <Resources FF="7" LUT="196" LogicLUT="196"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_4s_3s_12s_12_4_1_U59" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_4s_3s_12s_12_4_1">
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_4s_3s_4s_7_4_1_U57" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_4s_3s_4s_7_4_1">
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_4s_3s_9s_9_4_1_U49" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_4s_3s_9s_9_4_1">
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_8s_3s_12s_12_4_1_U60" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_8s_3s_12s_12_4_1">
    <Resources FF="35" LUT="99" LogicLUT="99"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_8s_3s_14s_14_4_1_U52" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_8s_3s_14s_14_4_1">
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_9s_3s_9s_12_4_1_U51" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mac_muladd_9s_3s_9s_12_4_1">
    <Resources FF="36" LUT="72" LogicLUT="72"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_3s_15_1_1_U31" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_12s_3s_15_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_15s_4s_16_1_1_U39" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_15s_4s_16_1_1">
    <Resources LUT="54" LogicLUT="54"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_4s_3s_7_1_1_U12" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_4s_3s_7_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_4s_3s_7_1_1_U18" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_4s_3s_7_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_4s_3s_7_1_1_U29" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_4s_3s_7_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_4s_5s_5_1_1_U38" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_4s_5s_5_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_5s_3s_5_1_1_U36" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_5s_3s_5_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_5s_3s_6_1_1_U47" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_5s_3s_6_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_5s_3s_8_1_1_U30" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_5s_3s_8_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_2s_8_1_1_U23" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_6s_2s_8_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_3s_9_1_1_U20" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_6s_3s_9_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_3s_9_1_1_U33" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_6s_3s_9_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_6s_12_1_1_U26" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_6s_6s_12_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_6s_6_1_1_U44" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_6s_6s_6_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_3s_7_1_1_U35" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_7s_3s_7_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_3s_7_1_1_U37" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_7s_3s_7_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_7s_7_1_1_U45" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_7s_7s_7_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_2s_10_1_1_U27" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_8s_2s_10_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_3s_11_1_1_U19" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_8s_3s_11_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_3s_11_1_1_U46" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_8s_3s_11_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_3s_11_1_1_U48" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_8s_3s_11_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_3s_11_1_1_U9" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_8s_3s_11_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_4s_12_1_1_U24" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_8s_4s_12_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_5s_13_1_1_U17" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_8s_5s_13_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_7s_15_1_1_U32" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_8s_7s_15_1_1">
    <Resources LUT="68" LogicLUT="68"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_8s_8_1_1_U11" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_8s_8s_8_1_1">
    <Resources LUT="60" LogicLUT="60"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_3s_9_1_1_U34" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_9s_3s_9_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_4s_10_1_1_U16" DEPTH="1" FILE_NAME="case_9.v" ORIG_REF_NAME="case_9_mul_9s_4s_10_1_1">
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="8.699" DATAPATH_LOGIC_DELAY="5.673" DATAPATH_NET_DELAY="3.026" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]/D" LOGIC_LEVELS="13" MAX_FANOUT="17" SLACK="3.326" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_9.v" LINE_NUMBER="2475"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_49" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3451"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_44" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_47" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_7" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[17]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[17]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_9.v" LINE_NUMBER="2516"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.577" DATAPATH_LOGIC_DELAY="5.551" DATAPATH_NET_DELAY="3.026" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[16]/D" LOGIC_LEVELS="12" MAX_FANOUT="17" SLACK="3.448" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_9.v" LINE_NUMBER="2475"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_49" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3451"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_44" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_47" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_7" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_9.v" LINE_NUMBER="2516"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.512" DATAPATH_LOGIC_DELAY="5.486" DATAPATH_NET_DELAY="3.026" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[15]/D" LOGIC_LEVELS="12" MAX_FANOUT="17" SLACK="3.513" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_9.v" LINE_NUMBER="2475"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_49" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3451"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_44" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_47" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_14" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_15" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[16]_i_7" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[15]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_9.v" LINE_NUMBER="2516"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.361" DATAPATH_LOGIC_DELAY="5.335" DATAPATH_NET_DELAY="3.026" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[14]/D" LOGIC_LEVELS="12" MAX_FANOUT="17" SLACK="3.664" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_9.v" LINE_NUMBER="2475"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_50" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3451"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_33" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_18" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_8" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3621"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[14]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_9.v" LINE_NUMBER="2516"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.256" DATAPATH_LOGIC_DELAY="5.230" DATAPATH_NET_DELAY="3.026" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[13]/D" LOGIC_LEVELS="12" MAX_FANOUT="17" SLACK="3.769" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_i4387_lcssa_phi_fu_338_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_9.v" LINE_NUMBER="2475"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_50" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3451"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_30" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_33" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_18" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[4]_i_8" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[4]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_10" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3599"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475[12]_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="case_9.v" LINE_NUMBER="3621"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[12]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/add_ln231_8_reg_5475_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_9_mac_muladd_3s_3s_6s_7_4_1.v" LINE_NUMBER="31"/>
    <CELL NAME="bd_0_i/hls_inst/inst/add_ln231_8_reg_5475_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_9.v" LINE_NUMBER="2516"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/case_9_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/case_9_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/case_9_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/case_9_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/case_9_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/case_9_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/case_9_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
