LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY part4
	PORT(SW: STD_LOGIC_VECTOR(8 DOWNTO 0);
		  LEDR: STD_LOGIC_VECTOR(8 DOWNTO 0);
		  HEX0: STD_LOGIC_VECTOR(0 TO 6);
		  HEX1: STD_LOGIC_VECTOR(0 TO 6);
		  HEX2: STD_LOGIC_VECTOR(0 TO 6);
		  HEX3: STD_LOGIC_VECTOR(0 TO 6);
		  LEDG: STD_LOGIC_VECTOR(7 DOWNTO 0));
END part4;

ARCHITECTURE STRUCTURE OF part4 IS
	COMPONENT displayNumber IS
	PORT(s	:IN	STD_LOGIC_VECTOR(3 DOWNTO 0);
			  HEX	:OUT	STD_LOGIC_VECTOR(0 TO 6));
	END COMPONENT;

BEGIN
	init1: LEDR<=SW;
	init2: displayNumber PORT MAP(SW(7 DOWNTO 4),HEX3);
	init3: displayNumber PORT MAP(sW(3 DOWNTO 0),HEX2);
	
	



END STRUCTURE;
	