<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\software\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx150</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLOCK_IN_27M = PERIOD &quot;CLOCK_IN_27M&quot; 27000 kHz;" ScopeName="">TS_CLOCK_IN_27M = PERIOD TIMEGRP &quot;CLOCK_IN_27M&quot; 27 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_IN_27M = PERIOD TIMEGRP &quot;CLOCK_IN_27M&quot; 27 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmper_CLKFX" slack="3.734" period="6.734" constraintValue="6.734" deviceLimit="3.000" freqLimit="333.333" physResource="pll_m0/dcm_sp_inst/CLKFX" logResource="pll_m0/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y10.CLKFX" clockNet="pll_m0/clkfx"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.037" period="37.037" constraintValue="18.518" deviceLimit="8.000" physResource="pll_m0/dcm_sp_inst/CLKIN" logResource="pll_m0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="pll_m0/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.037" period="37.037" constraintValue="18.518" deviceLimit="8.000" physResource="pll_m0/dcm_sp_inst/CLKIN" logResource="pll_m0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="pll_m0/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLOCK_IN_50M = PERIOD &quot;CLOCK_IN_50M&quot; 50000 kHz;" ScopeName="">TS_CLOCK_IN_50M = PERIOD TIMEGRP &quot;CLOCK_IN_50M&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_IN_50M = PERIOD TIMEGRP &quot;CLOCK_IN_50M&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="15" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" logResource="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" locationPin="PLL_ADV_X0Y2.CLKOUT3" clockNet="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CVBS_CLKP&quot; = PERIOD &quot;CVBS_CLKP&quot;  9.295ns;" ScopeName="">TS_CVBS_CLKP = PERIOD TIMEGRP &quot;CVBS_CLKP&quot; 9.295 ns HIGH 50%;</twConstName><twItemCnt>101</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>69</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.723</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/data2_5 (SLICE_X24Y159.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.572</twSlack><twSrc BELType="FF">demux_m0/vin_data_d0_5</twSrc><twDest BELType="FF">demux_m0/data2_5</twDest><twTotPathDel>5.863</twTotPathDel><twClkSkew dest = "0.932" src = "1.757">0.825</twClkSkew><twDelConst>9.295</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>demux_m0/vin_data_d0_5</twSrc><twDest BELType='FF'>demux_m0/data2_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tw2867_108m</twSrcClk><twPathDel><twSite>ILOGIC_X2Y173.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>demux_m0/vin_data_d0&lt;5&gt;</twComp><twBEL>demux_m0/vin_data_d0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y159.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.971</twDelInfo><twComp>demux_m0/vin_data_d0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y159.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>demux_m0/data2&lt;7&gt;</twComp><twBEL>demux_m0/data2_5</twBEL></twPathDel><twLogDel>1.892</twLogDel><twRouteDel>3.971</twRouteDel><twTotDel>5.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.295">tw2867_108m</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/data3_4 (SLICE_X24Y158.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.579</twSlack><twSrc BELType="FF">demux_m0/vin_data_d0_4</twSrc><twDest BELType="FF">demux_m0/data3_4</twDest><twTotPathDel>5.854</twTotPathDel><twClkSkew dest = "0.931" src = "1.758">0.827</twClkSkew><twDelConst>9.295</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>demux_m0/vin_data_d0_4</twSrc><twDest BELType='FF'>demux_m0/data3_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tw2867_108m</twSrcClk><twPathDel><twSite>ILOGIC_X2Y175.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>demux_m0/vin_data_d0&lt;4&gt;</twComp><twBEL>demux_m0/vin_data_d0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y158.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.962</twDelInfo><twComp>demux_m0/vin_data_d0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y158.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>demux_m0/data3&lt;7&gt;</twComp><twBEL>demux_m0/data3_4</twBEL></twPathDel><twLogDel>1.892</twLogDel><twRouteDel>3.962</twRouteDel><twTotDel>5.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.295">tw2867_108m</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/data1_4 (SLICE_X25Y158.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.592</twSlack><twSrc BELType="FF">demux_m0/vin_data_d0_4</twSrc><twDest BELType="FF">demux_m0/data1_4</twDest><twTotPathDel>5.841</twTotPathDel><twClkSkew dest = "0.931" src = "1.758">0.827</twClkSkew><twDelConst>9.295</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>demux_m0/vin_data_d0_4</twSrc><twDest BELType='FF'>demux_m0/data1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tw2867_108m</twSrcClk><twPathDel><twSite>ILOGIC_X2Y175.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>demux_m0/vin_data_d0&lt;4&gt;</twComp><twBEL>demux_m0/vin_data_d0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y158.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.949</twDelInfo><twComp>demux_m0/vin_data_d0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y158.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>demux_m0/data1&lt;7&gt;</twComp><twBEL>demux_m0/data1_4</twBEL></twPathDel><twLogDel>1.892</twLogDel><twRouteDel>3.949</twRouteDel><twTotDel>5.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.295">tw2867_108m</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CVBS_CLKP = PERIOD TIMEGRP &quot;CVBS_CLKP&quot; 9.295 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/vin_cnt_d0_0 (SLICE_X24Y156.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="FF">demux_m0/vin_cnt_0</twSrc><twDest BELType="FF">demux_m0/vin_cnt_d0_0</twDest><twTotPathDel>0.410</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>demux_m0/vin_cnt_0</twSrc><twDest BELType='FF'>demux_m0/vin_cnt_d0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.295">tw2867_108m</twSrcClk><twPathDel><twSite>SLICE_X25Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>demux_m0/vin_cnt&lt;1&gt;</twComp><twBEL>demux_m0/vin_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y156.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>demux_m0/vin_cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y156.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>demux_m0/vin_cnt_d0&lt;1&gt;</twComp><twBEL>demux_m0/vin_cnt_d0_0</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.295">tw2867_108m</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/vin_cnt_0 (SLICE_X25Y156.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">demux_m0/vin_cnt_0</twSrc><twDest BELType="FF">demux_m0/vin_cnt_0</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>demux_m0/vin_cnt_0</twSrc><twDest BELType='FF'>demux_m0/vin_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.295">tw2867_108m</twSrcClk><twPathDel><twSite>SLICE_X25Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>demux_m0/vin_cnt&lt;1&gt;</twComp><twBEL>demux_m0/vin_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y156.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>demux_m0/vin_cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y156.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>demux_m0/vin_cnt&lt;1&gt;</twComp><twBEL>demux_m0/Mcount_vin_cnt_xor&lt;0&gt;11_INV_0</twBEL><twBEL>demux_m0/vin_cnt_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.295">tw2867_108m</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/vin_cnt_1 (SLICE_X25Y156.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.487</twSlack><twSrc BELType="FF">demux_m0/vin_cnt_1</twSrc><twDest BELType="FF">demux_m0/vin_cnt_1</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>demux_m0/vin_cnt_1</twSrc><twDest BELType='FF'>demux_m0/vin_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.295">tw2867_108m</twSrcClk><twPathDel><twSite>SLICE_X25Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>demux_m0/vin_cnt&lt;1&gt;</twComp><twBEL>demux_m0/vin_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>demux_m0/vin_cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y156.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>demux_m0/vin_cnt&lt;1&gt;</twComp><twBEL>demux_m0/Mcount_vin_cnt_xor&lt;1&gt;11</twBEL><twBEL>demux_m0/vin_cnt_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.074</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.295">tw2867_108m</twDestClk><twPctLog>84.8</twPctLog><twPctRoute>15.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_CVBS_CLKP = PERIOD TIMEGRP &quot;CVBS_CLKP&quot; 9.295 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINPERIOD" name="Tbcper_I" slack="6.629" period="9.295" constraintValue="9.295" deviceLimit="2.666" freqLimit="375.094" physResource="clock_in_clkp_buf/BUFGP_INST/BUFG/I0" logResource="clock_in_clkp_buf/BUFGP_INST/BUFG/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="clock_in_clkp_buf/BUFGP_INST/IBUFG"/><twPinLimit anchorID="31" type="MINPERIOD" name="Tickper" slack="7.429" period="9.295" constraintValue="9.295" deviceLimit="1.866" freqLimit="535.906" physResource="demux_m0/vin_data_d0&lt;0&gt;/CLK0" logResource="demux_m0/vin_data_d0_0/CLK0" locationPin="ILOGIC_X1Y175.CLK0" clockNet="tw2867_108m"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tickper" slack="7.429" period="9.295" constraintValue="9.295" deviceLimit="1.866" freqLimit="535.906" physResource="demux_m0/vin_data_d0&lt;1&gt;/CLK0" logResource="demux_m0/vin_data_d0_1/CLK0" locationPin="ILOGIC_X1Y173.CLK0" clockNet="tw2867_108m"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_CVBS_CLKN&quot; = PERIOD &quot;CVBS_CLKN&quot;  TS_CVBS_CLKP * 4;" ScopeName="">TS_CVBS_CLKN = PERIOD TIMEGRP &quot;CVBS_CLKN&quot; TS_CVBS_CLKP * 4 HIGH 50%;</twConstName><twItemCnt>35435</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5228</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.336</twMinPer></twConstHead><twPathRptBanner iPaths="134" iCriticalPaths="0" sType="EndPoint">Paths for end point video_pro_m1/vin_pro_m0/buffer_f/rdempty (SLICE_X5Y111.A5), 134 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.844</twSlack><twSrc BELType="FF">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twSrc><twDest BELType="FF">video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twTotPathDel>9.277</twTotPathDel><twClkSkew dest = "1.153" src = "1.177">0.024</twClkSkew><twDelConst>37.180</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twSrc><twDest BELType='FF'>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tw2867_27m</twSrcClk><twPathDel><twSite>SLICE_X0Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vfb_vin_de</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f_rdreq1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next8</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;1&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;4&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;5&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;9&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o15</twBEL><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>6.723</twRouteDel><twTotDel>9.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.248</twSlack><twSrc BELType="FF">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twSrc><twDest BELType="FF">video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twTotPathDel>8.873</twTotPathDel><twClkSkew dest = "1.153" src = "1.177">0.024</twClkSkew><twDelConst>37.180</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twSrc><twDest BELType='FF'>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tw2867_27m</twSrcClk><twPathDel><twSite>SLICE_X0Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vfb_vin_de</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f_rdreq1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next8</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;1&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;4&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;1&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/wrptr_b_rd[9]_rdptr_b_rd_next[9]_equal_10_o711</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/wrptr_b_rd[9]_rdptr_b_rd_next[9]_equal_10_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;9&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o15</twBEL><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>6.314</twRouteDel><twTotDel>8.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.732</twSlack><twSrc BELType="FF">video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd_2</twSrc><twDest BELType="FF">video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twTotPathDel>8.395</twTotPathDel><twClkSkew dest = "0.306" src = "0.324">0.018</twClkSkew><twDelConst>37.180</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd_2</twSrc><twDest BELType='FF'>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X2Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tw2867_27m</twSrcClk><twPathDel><twSite>SLICE_X2Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;5&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/wrptr_b_rd&lt;3&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/wrptr_b_rd&lt;3&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>N731</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next8</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;1&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;4&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;5&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;9&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o15</twBEL><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twBEL></twPathDel><twLogDel>3.121</twLogDel><twRouteDel>5.274</twRouteDel><twTotDel>8.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point video_pro_m1/vin_pro_m0/buffer_f/rdempty (SLICE_X5Y111.A1), 166 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.011</twSlack><twSrc BELType="FF">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twSrc><twDest BELType="FF">video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twTotPathDel>9.110</twTotPathDel><twClkSkew dest = "1.153" src = "1.177">0.024</twClkSkew><twDelConst>37.180</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twSrc><twDest BELType='FF'>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tw2867_27m</twSrcClk><twPathDel><twSite>SLICE_X0Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vfb_vin_de</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f_rdreq1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next8</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;1&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;4&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;9&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;6&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/wrptr_b_rd&lt;7&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o15</twBEL><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twBEL></twPathDel><twLogDel>2.222</twLogDel><twRouteDel>6.888</twRouteDel><twTotDel>9.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.776</twSlack><twSrc BELType="FF">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twSrc><twDest BELType="FF">video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twTotPathDel>8.345</twTotPathDel><twClkSkew dest = "1.153" src = "1.177">0.024</twClkSkew><twDelConst>37.180</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twSrc><twDest BELType='FF'>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tw2867_27m</twSrcClk><twPathDel><twSite>SLICE_X0Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vfb_vin_de</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f_rdreq1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f_rdreq</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next8</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/wrptr_b_rd&lt;7&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>N665</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/wrptr_b_rd&lt;7&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y110.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/wrptr_b_rd&lt;7&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o15</twBEL><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twBEL></twPathDel><twLogDel>2.222</twLogDel><twRouteDel>6.123</twRouteDel><twTotDel>8.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.899</twSlack><twSrc BELType="FF">video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd_2</twSrc><twDest BELType="FF">video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twTotPathDel>8.228</twTotPathDel><twClkSkew dest = "0.306" src = "0.324">0.018</twClkSkew><twDelConst>37.180</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd_2</twSrc><twDest BELType='FF'>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tw2867_27m</twSrcClk><twPathDel><twSite>SLICE_X2Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;5&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/wrptr_b_rd&lt;3&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/wrptr_b_rd&lt;3&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>N731</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next8</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdvalid_next</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;1&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;4&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdptr_b_rd&lt;9&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;6&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Result&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/wrptr_b_rd&lt;7&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twComp><twBEL>video_pro_m1/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o15</twBEL><twBEL>video_pro_m1/vin_pro_m0/buffer_f/rdempty</twBEL></twPathDel><twLogDel>2.789</twLogDel><twRouteDel>5.439</twRouteDel><twTotDel>8.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point DeBounce_m0/q_reg_10 (SLICE_X77Y118.D3), 2 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.133</twSlack><twSrc BELType="FF">DeBounce_m0/DFF1</twSrc><twDest BELType="FF">DeBounce_m0/q_reg_10</twDest><twTotPathDel>8.269</twTotPathDel><twClkSkew dest = "0.904" src = "1.647">0.743</twClkSkew><twDelConst>37.180</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DeBounce_m0/DFF1</twSrc><twDest BELType='FF'>DeBounce_m0/q_reg_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X35Y86.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tw2867_27m</twSrcClk><twPathDel><twSite>ILOGIC_X35Y86.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>DeBounce_m0/DFF1</twComp><twBEL>DeBounce_m0/DFF1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y118.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.003</twDelInfo><twComp>DeBounce_m0/DFF1</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DeBounce_m0/DFF2</twComp><twBEL>DeBounce_m0/q_next&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>DeBounce_m0/q_next&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DeBounce_m0/q_reg&lt;10&gt;</twComp><twBEL>DeBounce_m0/q_next&lt;1&gt;1</twBEL><twBEL>DeBounce_m0/q_reg_10</twBEL></twPathDel><twLogDel>2.410</twLogDel><twRouteDel>5.859</twRouteDel><twTotDel>8.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.018</twSlack><twSrc BELType="FF">DeBounce_m0/DFF2</twSrc><twDest BELType="FF">DeBounce_m0/q_reg_10</twDest><twTotPathDel>3.110</twTotPathDel><twClkSkew dest = "0.288" src = "0.305">0.017</twClkSkew><twDelConst>37.180</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DeBounce_m0/DFF2</twSrc><twDest BELType='FF'>DeBounce_m0/q_reg_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tw2867_27m</twSrcClk><twPathDel><twSite>SLICE_X75Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DeBounce_m0/DFF2</twComp><twBEL>DeBounce_m0/DFF2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>DeBounce_m0/DFF2</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DeBounce_m0/DFF2</twComp><twBEL>DeBounce_m0/q_next&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>DeBounce_m0/q_next&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DeBounce_m0/q_reg&lt;10&gt;</twComp><twBEL>DeBounce_m0/q_next&lt;1&gt;1</twBEL><twBEL>DeBounce_m0/q_reg_10</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>2.048</twRouteDel><twTotDel>3.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CVBS_CLKN = PERIOD TIMEGRP &quot;CVBS_CLKN&quot; TS_CVBS_CLKP * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1 (RAMB8_X0Y46.DIADI11), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_11</twSrc><twDest BELType="RAM">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.084" src = "0.080">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_11</twSrc><twDest BELType='RAM'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twSrcClk><twPathDel><twSite>SLICE_X3Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3&lt;11&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_11</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y46.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y46.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1 (RAMB8_X0Y46.DIADI14), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.294</twSlack><twSrc BELType="FF">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_14</twSrc><twDest BELType="RAM">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twDest><twTotPathDel>0.296</twTotPathDel><twClkSkew dest = "0.084" src = "0.082">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_14</twSrc><twDest BELType='RAM'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twSrcClk><twPathDel><twSite>SLICE_X3Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3&lt;15&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_14</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y46.DIADI14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y46.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1 (RAMB8_X0Y46.DIADI15), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.294</twSlack><twSrc BELType="FF">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_15</twSrc><twDest BELType="RAM">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twDest><twTotPathDel>0.296</twTotPathDel><twClkSkew dest = "0.084" src = "0.082">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_15</twSrc><twDest BELType='RAM'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twSrcClk><twPathDel><twSite>SLICE_X3Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3&lt;15&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_15</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y46.DIADI15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y46.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_CVBS_CLKN = PERIOD TIMEGRP &quot;CVBS_CLKN&quot; TS_CVBS_CLKP * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="33.610" period="37.180" constraintValue="37.180" deviceLimit="3.570" freqLimit="280.112" physResource="video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKAWRCLK" logResource="video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKAWRCLK" locationPin="RAMB8_X0Y49.CLKAWRCLK" clockNet="tw2867_27m"/><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="33.610" period="37.180" constraintValue="37.180" deviceLimit="3.570" freqLimit="280.112" physResource="video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKAWRCLK" logResource="video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKAWRCLK" locationPin="RAMB8_X0Y47.CLKAWRCLK" clockNet="tw2867_27m"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="33.610" period="37.180" constraintValue="37.180" deviceLimit="3.570" freqLimit="280.112" physResource="video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKAWRCLK" logResource="video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKAWRCLK" locationPin="RAMB8_X0Y46.CLKAWRCLK" clockNet="tw2867_27m"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_Path_P_N = FROM &quot;CVBS_CLKP&quot; TO &quot;CVBS_CLKN&quot; 3 ns DATAPATHONLY;" ScopeName="">TS_Path_P_N = MAXDELAY FROM TIMEGRP &quot;CVBS_CLKP&quot; TO TIMEGRP &quot;CVBS_CLKN&quot; 3 ns         DATAPATHONLY;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.813</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/data2_d0_5 (SLICE_X25Y151.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>1.187</twSlack><twSrc BELType="FF">demux_m0/data2_5</twSrc><twDest BELType="FF">demux_m0/data2_d0_5</twDest><twTotPathDel>1.813</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>demux_m0/data2_5</twSrc><twDest BELType='FF'>demux_m0/data2_d0_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.885">tw2867_108m</twSrcClk><twPathDel><twSite>SLICE_X24Y159.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>demux_m0/data2&lt;7&gt;</twComp><twBEL>demux_m0/data2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y151.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>demux_m0/data2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y151.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>demux_m0/data2_d0&lt;7&gt;</twComp><twBEL>demux_m0/data2_d0_5</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>1.223</twRouteDel><twTotDel>1.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/data3_d0_7 (SLICE_X25Y151.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>1.199</twSlack><twSrc BELType="FF">demux_m0/data3_7</twSrc><twDest BELType="FF">demux_m0/data3_d0_7</twDest><twTotPathDel>1.801</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>demux_m0/data3_7</twSrc><twDest BELType='FF'>demux_m0/data3_d0_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.885">tw2867_108m</twSrcClk><twPathDel><twSite>SLICE_X24Y158.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>demux_m0/data3&lt;7&gt;</twComp><twBEL>demux_m0/data3_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y151.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>demux_m0/data3&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>demux_m0/data2_d0&lt;7&gt;</twComp><twBEL>demux_m0/data3&lt;7&gt;_rt</twBEL><twBEL>demux_m0/data3_d0_7</twBEL></twPathDel><twLogDel>0.740</twLogDel><twRouteDel>1.061</twRouteDel><twTotDel>1.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/data1_d0_6 (SLICE_X24Y151.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathFromToDelay"><twSlack>1.264</twSlack><twSrc BELType="FF">demux_m0/data1_6</twSrc><twDest BELType="FF">demux_m0/data1_d0_6</twDest><twTotPathDel>1.736</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>demux_m0/data1_6</twSrc><twDest BELType='FF'>demux_m0/data1_d0_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.885">tw2867_108m</twSrcClk><twPathDel><twSite>SLICE_X25Y158.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>demux_m0/data1&lt;7&gt;</twComp><twBEL>demux_m0/data1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y151.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>demux_m0/data1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y151.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>demux_m0/data1_d0&lt;7&gt;</twComp><twBEL>demux_m0/data1_d0_6</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.192</twRouteDel><twTotDel>1.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_Path_P_N = MAXDELAY FROM TIMEGRP &quot;CVBS_CLKP&quot; TO TIMEGRP &quot;CVBS_CLKN&quot; 3 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/data1_d0_0 (SLICE_X21Y153.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="67"><twSlack>0.582</twSlack><twSrc BELType="FF">demux_m0/data1_0</twSrc><twDest BELType="FF">demux_m0/data1_d0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>demux_m0/data1_0</twSrc><twDest BELType='FF'>demux_m0/data1_d0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.180">tw2867_108m</twSrcClk><twPathDel><twSite>SLICE_X20Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>demux_m0/data1&lt;3&gt;</twComp><twBEL>demux_m0/data1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y153.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>demux_m0/data1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y153.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>demux_m0/data1_d0&lt;3&gt;</twComp><twBEL>demux_m0/data1_d0_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.323</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/data1_d0_1 (SLICE_X21Y153.BX), 1 path
</twPathRptBanner><twRacePath anchorID="68"><twSlack>0.583</twSlack><twSrc BELType="FF">demux_m0/data1_1</twSrc><twDest BELType="FF">demux_m0/data1_d0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>demux_m0/data1_1</twSrc><twDest BELType='FF'>demux_m0/data1_d0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.180">tw2867_108m</twSrcClk><twPathDel><twSite>SLICE_X20Y158.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>demux_m0/data1&lt;3&gt;</twComp><twBEL>demux_m0/data1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y153.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>demux_m0/data1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y153.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>demux_m0/data1_d0&lt;3&gt;</twComp><twBEL>demux_m0/data1_d0_1</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point demux_m0/data1_d0_3 (SLICE_X21Y153.DX), 1 path
</twPathRptBanner><twRacePath anchorID="69"><twSlack>0.583</twSlack><twSrc BELType="FF">demux_m0/data1_3</twSrc><twDest BELType="FF">demux_m0/data1_d0_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>demux_m0/data1_3</twSrc><twDest BELType='FF'>demux_m0/data1_d0_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.180">tw2867_108m</twSrcClk><twPathDel><twSite>SLICE_X20Y158.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>demux_m0/data1&lt;3&gt;</twComp><twBEL>demux_m0/data1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y153.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>demux_m0/data1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y153.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>demux_m0/data1_d0&lt;3&gt;</twComp><twBEL>demux_m0/data1_d0_3</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.180">tw2867_27m</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="70" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_CLOCK_IN_27M = PERIOD &quot;CLOCK_IN_27M&quot; 27000 kHz;" ScopeName="">TS_pll_m0_clkfx = PERIOD TIMEGRP &quot;pll_m0_clkfx&quot; TS_CLOCK_IN_27M * 5.5 HIGH         50%;</twConstName><twItemCnt>79329</twItemCnt><twErrCntSetup>33</twErrCntSetup><twErrCntEndPt>33</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14950</twEndPtCnt><twPathErrCnt>71</twPathErrCnt><twMinPer>9.210</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="3" sType="EndPoint">Paths for end point common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_5_1 (SLICE_X122Y71.A5), 3 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.476</twSlack><twSrc BELType="DSP">vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType="FF">common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_5_1</twDest><twTotPathDel>9.039</twTotPathDel><twClkSkew dest = "0.817" src = "0.785">-0.032</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.334" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType='FF'>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_5_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DSP48_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>DSP48_X3Y11.P16</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.048</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/result_b_18b&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>video_b&lt;4&gt;</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Mmux_o_b_8b61</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.140</twDelInfo><twComp>video_b&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_1_1</twComp><twBEL>video_b&lt;5&gt;_rt</twBEL><twBEL>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_5_1</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>7.188</twRouteDel><twTotDel>9.039</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.267</twSlack><twSrc BELType="DSP">vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType="FF">common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_5_1</twDest><twTotPathDel>8.830</twTotPathDel><twClkSkew dest = "0.817" src = "0.785">-0.032</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.334" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType='FF'>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_5_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DSP48_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>DSP48_X3Y11.P17</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.839</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/result_b_18b&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>video_b&lt;4&gt;</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Mmux_o_b_8b61</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.140</twDelInfo><twComp>video_b&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_1_1</twComp><twBEL>video_b&lt;5&gt;_rt</twBEL><twBEL>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_5_1</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>6.979</twRouteDel><twTotDel>8.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.159</twSlack><twSrc BELType="DSP">vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType="FF">common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_5_1</twDest><twTotPathDel>8.722</twTotPathDel><twClkSkew dest = "0.817" src = "0.785">-0.032</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.334" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType='FF'>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_5_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DSP48_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>DSP48_X3Y11.P13</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.731</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/result_b_18b&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>video_b&lt;4&gt;</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Mmux_o_b_8b61</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.140</twDelInfo><twComp>video_b&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_1_1</twComp><twBEL>video_b&lt;5&gt;_rt</twBEL><twBEL>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_5_1</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>6.871</twRouteDel><twTotDel>8.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="3" sType="EndPoint">Paths for end point common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_6_1 (SLICE_X127Y65.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.460</twSlack><twSrc BELType="DSP">vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType="FF">common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_6_1</twDest><twTotPathDel>9.037</twTotPathDel><twClkSkew dest = "0.831" src = "0.785">-0.046</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.334" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType='FF'>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_6_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>DSP48_X3Y11.P17</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.102</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/result_b_18b&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>video_b&lt;6&gt;</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Mmux_o_b_8b71</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.235</twDelInfo><twComp>video_b&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twComp><twBEL>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_6_1</twBEL></twPathDel><twLogDel>1.700</twLogDel><twRouteDel>7.337</twRouteDel><twTotDel>9.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.388</twSlack><twSrc BELType="DSP">vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType="FF">common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_6_1</twDest><twTotPathDel>8.965</twTotPathDel><twClkSkew dest = "0.831" src = "0.785">-0.046</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.334" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType='FF'>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_6_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>DSP48_X3Y11.P16</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.030</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/result_b_18b&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>video_b&lt;6&gt;</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Mmux_o_b_8b71</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.235</twDelInfo><twComp>video_b&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twComp><twBEL>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_6_1</twBEL></twPathDel><twLogDel>1.700</twLogDel><twRouteDel>7.265</twRouteDel><twTotDel>8.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.311</twSlack><twSrc BELType="DSP">vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType="FF">common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_6_1</twDest><twTotPathDel>8.888</twTotPathDel><twClkSkew dest = "0.831" src = "0.785">-0.046</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.334" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType='FF'>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_6_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>DSP48_X3Y11.P14</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.953</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/result_b_18b&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>video_b&lt;6&gt;</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Mmux_o_b_8b71</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.235</twDelInfo><twComp>video_b&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twComp><twBEL>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_6_1</twBEL></twPathDel><twLogDel>1.700</twLogDel><twRouteDel>7.188</twRouteDel><twTotDel>8.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="3" sType="EndPoint">Paths for end point common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1 (SLICE_X127Y65.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.375</twSlack><twSrc BELType="DSP">vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType="FF">common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twDest><twTotPathDel>8.952</twTotPathDel><twClkSkew dest = "0.831" src = "0.785">-0.046</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.334" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType='FF'>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>DSP48_X3Y11.P16</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.048</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/result_b_18b&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>video_b&lt;4&gt;</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Mmux_o_b_8b51</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.223</twDelInfo><twComp>video_b&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twComp><twBEL>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twBEL></twPathDel><twLogDel>1.681</twLogDel><twRouteDel>7.271</twRouteDel><twTotDel>8.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.190</twSlack><twSrc BELType="DSP">vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType="FF">common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twDest><twTotPathDel>8.767</twTotPathDel><twClkSkew dest = "0.831" src = "0.785">-0.046</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.334" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType='FF'>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>DSP48_X3Y11.P12</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.863</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/result_b_18b&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>video_b&lt;4&gt;</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Mmux_o_b_8b51</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.223</twDelInfo><twComp>video_b&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twComp><twBEL>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twBEL></twPathDel><twLogDel>1.681</twLogDel><twRouteDel>7.086</twRouteDel><twTotDel>8.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.166</twSlack><twSrc BELType="DSP">vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType="FF">common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twDest><twTotPathDel>8.743</twTotPathDel><twClkSkew dest = "0.831" src = "0.785">-0.046</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.334" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twSrc><twDest BELType='FF'>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>DSP48_X3Y11.P17</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.839</twDelInfo><twComp>vout_display_pro_m0/ycbcr_to_rgb_m0/result_b_18b&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>video_b&lt;4&gt;</twComp><twBEL>vout_display_pro_m0/ycbcr_to_rgb_m0/Mmux_o_b_8b51</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.223</twDelInfo><twComp>video_b&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twComp><twBEL>common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4_1</twBEL></twPathDel><twLogDel>1.681</twLogDel><twRouteDel>7.062</twRouteDel><twTotDel>8.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_m0_clkfx = PERIOD TIMEGRP &quot;pll_m0_clkfx&quot; TS_CLOCK_IN_27M * 5.5 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT (DSP48_X1Y12.B0), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_0</twSrc><twDest BELType="DSP">video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT</twDest><twTotPathDel>0.321</twTotPathDel><twClkSkew dest = "0.075" src = "0.073">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_0</twSrc><twDest BELType='DSP'>video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0&lt;6&gt;</twComp><twBEL>video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y12.B0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.160</twDelInfo><twComp>video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y12.CLK</twSite><twDelType>Tdspckd_B_B0REG</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT</twComp><twBEL>video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT</twBEL></twPathDel><twLogDel>0.161</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>0.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_pro_m1/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT (DSP48_X1Y22.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">video_pro_m1/vout_pro_m0/scaler_m0/pixel_data1_1</twSrc><twDest BELType="DSP">video_pro_m1/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.070" src = "0.061">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_pro_m1/vout_pro_m0/scaler_m0/pixel_data1_1</twSrc><twDest BELType='DSP'>video_pro_m1/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y88.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>video_pro_m1/vout_pro_m0/scaler_m0/pixel_data1&lt;7&gt;</twComp><twBEL>video_pro_m1/vout_pro_m0/scaler_m0/pixel_data1_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>video_pro_m1/vout_pro_m0/scaler_m0/pixel_data1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y22.CLK</twSite><twDelType>Tdspckd_B_B0REG</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>video_pro_m1/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT</twComp><twBEL>video_pro_m1/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_pro_m1/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT (DSP48_X1Y31.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">video_pro_m1/vout_pro_m0/scaler_m0/pixel_data1_17</twSrc><twDest BELType="DSP">video_pro_m1/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.077" src = "0.070">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_pro_m1/vout_pro_m0/scaler_m0/pixel_data1_17</twSrc><twDest BELType='DSP'>video_pro_m1/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y124.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>video_pro_m1/vout_pro_m0/scaler_m0/pixel_data1&lt;23&gt;</twComp><twBEL>video_pro_m1/vout_pro_m0/scaler_m0/pixel_data1_17</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>video_pro_m1/vout_pro_m0/scaler_m0/pixel_data1&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y31.CLK</twSite><twDelType>Tdspckd_B_B0REG</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>video_pro_m1/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT</twComp><twBEL>video_pro_m1/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">video_clk</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="95"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_m0_clkfx = PERIOD TIMEGRP &quot;pll_m0_clkfx&quot; TS_CLOCK_IN_27M * 5.5 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.164" period="6.734" constraintValue="6.734" deviceLimit="3.570" freqLimit="280.112" physResource="video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem/CLKAWRCLK" logResource="video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem/CLKAWRCLK" locationPin="RAMB8_X1Y12.CLKAWRCLK" clockNet="video_clk"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.164" period="6.734" constraintValue="6.734" deviceLimit="3.570" freqLimit="280.112" physResource="video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem/CLKBRDCLK" logResource="video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem/CLKBRDCLK" locationPin="RAMB8_X1Y12.CLKBRDCLK" clockNet="video_clk"/><twPinLimit anchorID="98" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.164" period="6.734" constraintValue="6.734" deviceLimit="3.570" freqLimit="280.112" physResource="video_pro_m1/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem/CLKAWRCLK" logResource="video_pro_m1/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem/CLKAWRCLK" locationPin="RAMB8_X1Y28.CLKAWRCLK" clockNet="video_clk"/></twPinLimitRpt></twConst><twConst anchorID="99" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_CLOCK_IN_50M = PERIOD &quot;CLOCK_IN_50M&quot; 50000 kHz;" ScopeName="">TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_CLOCK_IN_50M * 1.5625 HIGH 50%;</twConstName><twItemCnt>24208</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1632</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>97.248</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X0Y112.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.278</twSlack><twSrc BELType="CPU">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twTotPathDel>1.751</twTotPathDel><twClkSkew dest = "2.193" src = "6.257">4.064</twClkSkew><twDelConst>0.800</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twLogLvls>0</twLogLvls><twSrcSite>MCB_X0Y1.PLLCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">mem_ctrl_m0/ddr3_m0/c3_sysclk_2x_180</twSrcClk><twPathDel><twSite>MCB_X0Y1.SELFREFRESHMODE</twSite><twDelType>Tmcbcko_SELFREFRESHMODE</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twBEL></twPathDel><twLogDel>1.114</twLogDel><twRouteDel>0.637</twRouteDel><twTotDel>1.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="126" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (SLICE_X32Y71.SR), 126 paths
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.442</twSlack><twSrc BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>9.187</twTotPathDel><twClkSkew dest = "0.284" src = "0.312">0.028</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable212</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y72.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>2.106</twLogDel><twRouteDel>7.081</twRouteDel><twTotDel>9.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.633</twSlack><twSrc BELType="CPU">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>8.968</twTotPathDel><twClkSkew dest = "1.079" src = "1.135">0.056</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.UICLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>MCB_X0Y1.UOREFRSHFLAG</twSite><twDelType>Tmcbcko_UOREFRSHFLAG</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">5.053</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_66_o_equal_237_o&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_66_o_equal_237_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>7.334</twRouteDel><twTotDel>8.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.772</twSlack><twSrc BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>8.854</twTotPathDel><twClkSkew dest = "0.284" src = "0.315">0.031</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X29Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2101&lt;9&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2101&lt;9&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable212</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y72.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>2.082</twLogDel><twRouteDel>6.772</twRouteDel><twTotDel>8.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="126" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (SLICE_X32Y71.SR), 126 paths
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.453</twSlack><twSrc BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twTotPathDel>9.176</twTotPathDel><twClkSkew dest = "0.284" src = "0.312">0.028</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable212</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y72.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twBEL></twPathDel><twLogDel>2.095</twLogDel><twRouteDel>7.081</twRouteDel><twTotDel>9.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.644</twSlack><twSrc BELType="CPU">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twTotPathDel>8.957</twTotPathDel><twClkSkew dest = "1.079" src = "1.135">0.056</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.UICLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>MCB_X0Y1.UOREFRSHFLAG</twSite><twDelType>Tmcbcko_UOREFRSHFLAG</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">5.053</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_66_o_equal_237_o&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_66_o_equal_237_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twBEL></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>7.334</twRouteDel><twTotDel>8.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.783</twSlack><twSrc BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twTotPathDel>8.843</twTotPathDel><twClkSkew dest = "0.284" src = "0.315">0.031</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X29Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2101&lt;9&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2101&lt;9&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable212</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y72.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twBEL></twPathDel><twLogDel>2.071</twLogDel><twRouteDel>6.772</twRouteDel><twTotDel>8.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_CLOCK_IN_50M * 1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9 (SLICE_X26Y80.CE), 7 paths
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.422</twSlack><twSrc BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew dest = "0.662" src = "0.601">-0.061</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;7&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;9&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0903_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0903_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y80.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;9&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9</twBEL></twPathDel><twLogDel>0.288</twLogDel><twRouteDel>0.195</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.497</twSlack><twSrc BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9</twDest><twTotPathDel>0.560</twTotPathDel><twClkSkew dest = "0.662" src = "0.599">-0.063</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;9&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0903_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0903_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y80.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;9&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9</twBEL></twPathDel><twLogDel>0.288</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.532</twSlack><twSrc BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9</twDest><twTotPathDel>0.593</twTotPathDel><twClkSkew dest = "0.662" src = "0.601">-0.061</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;7&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;9&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0903_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0903_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y80.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;9&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9</twBEL></twPathDel><twLogDel>0.288</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X26Y70.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twTotPathDel>0.424</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor&lt;3&gt;11</twBEL><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>86.1</twPctLog><twPctRoute>13.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 (SLICE_X38Y57.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0</twSrc><twDest BELType="FF">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0</twDest><twTotPathDel>0.426</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0</twSrc><twDest BELType='FF'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;0&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;0&gt;</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_66_o_wide_mux_252_OUT&lt;0&gt;</twBEL><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.120</twRouteDel><twTotDel>0.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk</twDestClk><twPctLog>71.8</twPctLog><twPctRoute>28.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="124"><twPinLimitBanner>Component Switching Limit Checks: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_CLOCK_IN_50M * 1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="125" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="126" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk"/><twPinLimit anchorID="127" type="MINPERIOD" name="Tcp" slack="12.320" period="12.800" constraintValue="12.800" deviceLimit="0.480" freqLimit="2083.333" physResource="mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/CLK" logResource="mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK" locationPin="SLICE_X26Y78.CLK" clockNet="mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="128" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_CLOCK_IN_50M = PERIOD &quot;CLOCK_IN_50M&quot; 50000 kHz;" ScopeName="">TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0&quot;         TS_CLOCK_IN_50M * 12.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="129"><twPinLimitBanner>Component Switching Limit Checks: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_CLOCK_IN_50M * 12.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="130" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.101" period="1.600" constraintValue="1.600" deviceLimit="1.499" freqLimit="667.111" physResource="mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="mem_ctrl_m0/ddr3_m0/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="131" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_CLOCK_IN_50M = PERIOD &quot;CLOCK_IN_50M&quot; 50000 kHz;" ScopeName="">TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_CLOCK_IN_50M * 3.125 HIGH 50%;</twConstName><twItemCnt>27208</twItemCnt><twErrCntSetup>81</twErrCntSetup><twErrCntEndPt>81</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5209</twEndPtCnt><twPathErrCnt>290</twPathErrCnt><twMinPer>9.171</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RDEN), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.771</twSlack><twSrc BELType="CPU">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="CPU">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>9.034</twTotPathDel><twClkSkew dest = "0.302" src = "0.312">0.010</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='CPU'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P1RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">phy_clk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1RDEMPTY</twSite><twDelType>Tmcbcko_RDEMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.876</twDelInfo><twComp>mem_ctrl_m0/rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/mem_burst_m0/rd_en_d0</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1_INV_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RDEN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.097</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RDCLK</twSite><twDelType>Tmcbdck_RDEN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.061</twLogDel><twRouteDel>5.973</twRouteDel><twTotDel>9.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">phy_clk</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1RDEN), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.422</twSlack><twSrc BELType="CPU">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="CPU">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>8.695</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='CPU'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P1RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">phy_clk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1RDEMPTY</twSite><twDelType>Tmcbcko_RDEMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.876</twDelInfo><twComp>mem_ctrl_m0/rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_ctrl_m0/mem_burst_m0/rd_en_d0</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1_INV_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1RDEN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.758</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1RDCLK</twSite><twDelType>Tmcbdck_RDEN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.061</twLogDel><twRouteDel>5.634</twRouteDel><twTotDel>8.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">phy_clk</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="47" iCriticalPaths="28" sType="EndPoint">Paths for end point video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_7 (SLICE_X5Y93.CX), 47 paths
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.637</twSlack><twSrc BELType="CPU">mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_7</twDest><twTotPathDel>7.896</twTotPathDel><twClkSkew dest = "0.305" src = "0.319">0.014</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">phy_clk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y89.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>mem_ctrl_m0/wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;8&gt;</twComp><twBEL>mem_ctrl_m0/mem_write_arbi_m0/Mmux_ch3_wr_burst_data_req11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ch3_wr_burst_data_req</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;8&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;5&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;5&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;8&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;7&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_7</twBEL></twPathDel><twLogDel>3.514</twLogDel><twRouteDel>4.382</twRouteDel><twTotDel>7.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">phy_clk</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.766</twSlack><twSrc BELType="FF">video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_8</twSrc><twDest BELType="FF">video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_7</twDest><twTotPathDel>7.031</twTotPathDel><twClkSkew dest = "0.305" src = "0.313">0.008</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_8</twSrc><twDest BELType='FF'>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X3Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">phy_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;8&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y94.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y94.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;3&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next5</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;8&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;5&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;5&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;8&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;7&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_7</twBEL></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>5.162</twRouteDel><twTotDel>7.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">phy_clk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.641</twSlack><twSrc BELType="FF">video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_0</twSrc><twDest BELType="FF">video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_7</twDest><twTotPathDel>6.902</twTotPathDel><twClkSkew dest = "0.196" src = "0.208">0.012</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_0</twSrc><twDest BELType='FF'>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">phy_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;0&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;0&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y93.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next4</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next5</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;8&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;5&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;5&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;8&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd&lt;7&gt;</twComp><twBEL>video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_7</twBEL></twPathDel><twLogDel>1.891</twLogDel><twRouteDel>5.011</twRouteDel><twTotDel>6.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">phy_clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_CLOCK_IN_50M * 3.125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_pro_m1/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y36.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">video_pro_m1/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twSrc><twDest BELType="RAM">video_pro_m1/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.381</twTotPathDel><twClkSkew dest = "0.069" src = "0.067">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_pro_m1/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twSrc><twDest BELType='RAM'>video_pro_m1/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">phy_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>video_pro_m1/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;1&gt;</twComp><twBEL>video_pro_m1/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y36.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.247</twDelInfo><twComp>video_pro_m1/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y36.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>video_pro_m1/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>video_pro_m1/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.247</twRouteDel><twTotDel>0.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">phy_clk</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_6 (SLICE_X0Y79.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_6</twSrc><twDest BELType="FF">video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_6</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_6</twSrc><twDest BELType='FF'>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">phy_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1&lt;7&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1&lt;7&gt;</twComp><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1&lt;6&gt;_rt</twBEL><twBEL>video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_6</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">phy_clk</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_2 (SLICE_X0Y94.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_2</twSrc><twDest BELType="FF">video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_2</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_2</twSrc><twDest BELType='FF'>video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">phy_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1&lt;3&gt;</twComp><twBEL>video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y94.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y94.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1&lt;3&gt;</twComp><twBEL>video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1&lt;2&gt;_rt</twBEL><twBEL>video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">phy_clk</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="148"><twPinLimitBanner>Component Switching Limit Checks: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_CLOCK_IN_50M * 3.125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="149" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKBRDCLK" logResource="video_pro_m3/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKBRDCLK" locationPin="RAMB8_X0Y49.CLKBRDCLK" clockNet="phy_clk"/><twPinLimit anchorID="150" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKBRDCLK" logResource="video_pro_m2/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKBRDCLK" locationPin="RAMB8_X0Y47.CLKBRDCLK" clockNet="phy_clk"/><twPinLimit anchorID="151" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKBRDCLK" logResource="video_pro_m1/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKBRDCLK" locationPin="RAMB8_X0Y46.CLKBRDCLK" clockNet="phy_clk"/></twPinLimitRpt></twConst><twConst anchorID="152" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLOCK_IN_50M = PERIOD &quot;CLOCK_IN_50M&quot; 50000 kHz;" ScopeName="">TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180&quot;         TS_CLOCK_IN_50M * 12.5 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="153"><twPinLimitBanner>Component Switching Limit Checks: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_CLOCK_IN_50M * 12.5 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="154" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.101" period="1.600" constraintValue="1.600" deviceLimit="1.499" freqLimit="667.111" physResource="mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="mem_ctrl_m0/ddr3_m0/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="155"><twConstRollup name="TS_CLOCK_IN_27M" fullName="TS_CLOCK_IN_27M = PERIOD TIMEGRP &quot;CLOCK_IN_27M&quot; 27 MHz HIGH 50%;" type="origin" depth="0" requirement="37.037" prefType="period" actual="16.000" actualRollup="50.655" errors="0" errorRollup="33" items="0" itemsRollup="79329"/><twConstRollup name="TS_pll_m0_clkfx" fullName="TS_pll_m0_clkfx = PERIOD TIMEGRP &quot;pll_m0_clkfx&quot; TS_CLOCK_IN_27M * 5.5 HIGH         50%;" type="child" depth="1" requirement="6.734" prefType="period" actual="9.210" actualRollup="N/A" errors="33" errorRollup="0" items="79329" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="156"><twConstRollup name="TS_CLOCK_IN_50M" fullName="TS_CLOCK_IN_50M = PERIOD TIMEGRP &quot;CLOCK_IN_50M&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="151.950" errors="0" errorRollup="82" items="0" itemsRollup="51416"/><twConstRollup name="TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_CLOCK_IN_50M * 1.5625 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="97.248" actualRollup="N/A" errors="1" errorRollup="0" items="24208" itemsRollup="0"/><twConstRollup name="TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0" fullName="TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0&quot;         TS_CLOCK_IN_50M * 12.5 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_CLOCK_IN_50M * 3.125 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="9.171" actualRollup="N/A" errors="81" errorRollup="0" items="27208" itemsRollup="0"/><twConstRollup name="TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180" fullName="TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180&quot;         TS_CLOCK_IN_50M * 12.5 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="157"><twConstRollup name="TS_CVBS_CLKP" fullName="TS_CVBS_CLKP = PERIOD TIMEGRP &quot;CVBS_CLKP&quot; 9.295 ns HIGH 50%;" type="origin" depth="0" requirement="9.295" prefType="period" actual="6.723" actualRollup="2.334" errors="0" errorRollup="0" items="101" itemsRollup="35435"/><twConstRollup name="TS_CVBS_CLKN" fullName="TS_CVBS_CLKN = PERIOD TIMEGRP &quot;CVBS_CLKN&quot; TS_CVBS_CLKP * 4 HIGH 50%;" type="child" depth="1" requirement="37.180" prefType="period" actual="9.336" actualRollup="N/A" errors="0" errorRollup="0" items="35435" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="158">3</twUnmetConstCnt><twDataSheet anchorID="159" twNameLen="15"><twClk2SUList anchorID="160" twDestWidth="7"><twDest>clk_27m</twDest><twClk2SU><twSrc>clk_27m</twSrc><twRiseRise>9.210</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="161" twDestWidth="7"><twDest>clk_50m</twDest><twClk2SU><twSrc>clk_50m</twSrc><twRiseRise>9.358</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="162" twDestWidth="12"><twDest>cvbs_in_clkn</twDest><twClk2SU><twSrc>cvbs_in_clkn</twSrc><twRiseRise>9.336</twRiseRise></twClk2SU><twClk2SU><twSrc>cvbs_in_clkp</twSrc><twRiseRise>1.813</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="163" twDestWidth="12"><twDest>cvbs_in_clkp</twDest><twClk2SU><twSrc>cvbs_in_clkp</twSrc><twRiseRise>6.723</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="164"><twErrCnt>115</twErrCnt><twScore>68448</twScore><twSetupScore>68448</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>166313</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>29511</twConnCnt></twConstCov><twStats anchorID="165"><twMinPer>97.248</twMinPer><twFootnote number="1" /><twMaxFreq>10.283</twMaxFreq><twMaxFromToDel>1.813</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jul 06 16:29:01 2020 </twTimestamp></twFoot><twClientInfo anchorID="166"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 563 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
