Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: sev_check.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sev_check.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sev_check"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : sev_check
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "sev_check.v" in library work
Module <sev_check> compiled
No errors in compilation
Analysis of file <"sev_check.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <sev_check> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <sev_check>.
WARNING:Xst:905 - "sev_check.v" line 54: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset>, <arb_control>, <A>, <D>, <C>, <E>
Module <sev_check> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sev_check>.
    Related source file is "sev_check.v".
WARNING:Xst:647 - Input <RW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <E> is used but never assigned. This sourceless signal will be automatically connected to value 00100011.
WARNING:Xst:653 - Signal <D> is used but never assigned. This sourceless signal will be automatically connected to value 01100111.
WARNING:Xst:653 - Signal <C> is used but never assigned. This sourceless signal will be automatically connected to value 0000001.
WARNING:Xst:653 - Signal <A> is used but never assigned. This sourceless signal will be automatically connected to value 1000101.
WARNING:Xst:737 - Found 7-bit latch for signal <cathode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 2-bit up counter for signal <ab>.
    Found 2-bit comparator less for signal <ab$cmp_lt0000> created at line 48.
    Found 1-bit register for signal <clk_div>.
    Found 10-bit up counter for signal <count1>.
    Found 10-bit comparator less for signal <count1$cmp_lt0000> created at line 40.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <sev_check> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 1
 7-bit latch                                           : 1
# Comparators                                          : 2
 10-bit comparator less                                : 1
 2-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Latches                                              : 1
 7-bit latch                                           : 1
# Comparators                                          : 2
 10-bit comparator less                                : 1
 2-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sev_check> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sev_check, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sev_check.ngr
Top Level Output File Name         : sev_check
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 49
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 9
#      LUT2                        : 3
#      LUT3                        : 11
#      LUT4                        : 1
#      LUT4_L                      : 1
#      MUXCY                       : 9
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 20
#      FDE                         : 1
#      FDR                         : 12
#      LD_1                        : 7
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       14  out of    960     1%  
 Number of Slice Flip Flops:             13  out of   1920     0%  
 Number of 4 input LUTs:                 28  out of   1920     1%  
 Number of IOs:                          16
 Number of bonded IOBs:                  15  out of     83    18%  
    IOB Flip Flops:                       7
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 11    |
reset                              | IBUF+BUFG              | 7     |
clk_div                            | NONE(ab_0)             | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.889ns (Maximum Frequency: 204.541MHz)
   Minimum input arrival time before clock: 3.113ns
   Maximum output required time after clock: 6.162ns
   Maximum combinational path delay: 6.422ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.889ns (frequency: 204.541MHz)
  Total number of paths / destination ports: 144 / 22
-------------------------------------------------------------------------
Delay:               4.889ns (Levels of Logic = 2)
  Source:            count1_2 (FF)
  Destination:       count1_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count1_2 to count1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  count1_2 (count1_2)
     LUT2:I0->O            1   0.704   0.424  count1_not00010 (count1_not00010)
     LUT4:I3->O           11   0.704   0.933  count1_not000116 (count1_not0001)
     FDR:R                     0.911          count1_0
    ----------------------------------------
    Total                      4.889ns (2.910ns logic, 1.979ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div'
  Clock period: 3.828ns (frequency: 261.233MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               3.828ns (Levels of Logic = 1)
  Source:            ab_0 (FF)
  Destination:       ab_0 (FF)
  Source Clock:      clk_div rising
  Destination Clock: clk_div rising

  Data Path: ab_0 to ab_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.175  ab_0 (ab_0)
     LUT2:I0->O            2   0.704   0.447  cathode_mux0000<6>11 (ab_not0001)
     FDR:R                     0.911          ab_0
    ----------------------------------------
    Total                      3.828ns (2.206ns logic, 1.622ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.113ns (Levels of Logic = 2)
  Source:            arb_control (PAD)
  Destination:       cathode_0 (LATCH)
  Destination Clock: reset rising

  Data Path: arb_control to cathode_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  arb_control_IBUF (arb_control_IBUF)
     LUT3:I0->O            1   0.704   0.000  cathode_mux0000<4>1 (cathode_mux0000<4>)
     LD_1:D                    0.308          cathode_2
    ----------------------------------------
    Total                      3.113ns (2.230ns logic, 0.883ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              6.162ns (Levels of Logic = 2)
  Source:            ab_0 (FF)
  Destination:       anode<3> (PAD)
  Source Clock:      clk_div rising

  Data Path: ab_0 to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.175  ab_0 (ab_0)
     LUT3:I0->O            1   0.704   0.420  anode<3>1 (anode_3_OBUF)
     OBUF:I->O                 3.272          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      6.162ns (4.567ns logic, 1.595ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            cathode_6 (LATCH)
  Destination:       cathode<6> (PAD)
  Source Clock:      reset rising

  Data Path: cathode_6 to cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.676   0.420  cathode_6 (cathode_6)
     OBUF:I->O                 3.272          cathode_6_OBUF (cathode<6>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               6.422ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       anode<0> (PAD)

  Data Path: reset to anode<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  reset_IBUF (reset_IBUF1)
     LUT3:I0->O            1   0.704   0.420  anode<0>1 (anode_0_OBUF)
     OBUF:I->O                 3.272          anode_0_OBUF (anode<0>)
    ----------------------------------------
    Total                      6.422ns (5.194ns logic, 1.228ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.44 secs
 
--> 

Total memory usage is 289576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

