
*** Running vivado
    with args -log mac.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mac.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mac.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1298.770 ; gain = 20.023 ; free physical = 2131 ; free virtual = 6538
Command: synth_design -top mac -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24145
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1713.289 ; gain = 390.707 ; free physical = 1469 ; free virtual = 5876
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:23]
INFO: [Synth 8-6157] synthesizing module 'mul' [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:34]
INFO: [Synth 8-6157] synthesizing module 'and_res_gen' [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:95]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'and_mod' [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:111]
INFO: [Synth 8-6155] done synthesizing module 'and_mod' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:111]
INFO: [Synth 8-6155] done synthesizing module 'and_res_gen' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:95]
INFO: [Synth 8-6157] synthesizing module 'rca' [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:65]
	Parameter INPUT_SIZE bound to: 16 - type: integer 
	Parameter APPROXIMATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'approx' [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:88]
INFO: [Synth 8-6155] done synthesizing module 'approx' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:88]
INFO: [Synth 8-6155] done synthesizing module 'rca' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:65]
INFO: [Synth 8-6155] done synthesizing module 'mul' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mac' (0#1) [/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.srcs/sources_1/imports/verilog_files/mac0.v:23]
WARNING: [Synth 8-7129] Port A in module approx is either unconnected or has no load
WARNING: [Synth 8-7129] Port B in module approx is either unconnected or has no load
WARNING: [Synth 8-7129] Port Cin in module approx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1780.258 ; gain = 457.676 ; free physical = 1382 ; free virtual = 5790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1795.102 ; gain = 472.520 ; free physical = 1382 ; free virtual = 5789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1803.105 ; gain = 480.523 ; free physical = 1381 ; free virtual = 5789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.113 ; gain = 488.531 ; free physical = 1364 ; free virtual = 5774
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1929.488 ; gain = 606.906 ; free physical = 1256 ; free virtual = 5667
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.457 ; gain = 609.875 ; free physical = 1255 ; free virtual = 5666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.457 ; gain = 609.875 ; free physical = 1254 ; free virtual = 5665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.457 ; gain = 609.875 ; free physical = 1251 ; free virtual = 5663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.457 ; gain = 609.875 ; free physical = 1251 ; free virtual = 5663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.457 ; gain = 609.875 ; free physical = 1251 ; free virtual = 5662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.457 ; gain = 609.875 ; free physical = 1251 ; free virtual = 5662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.457 ; gain = 609.875 ; free physical = 1251 ; free virtual = 5662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.457 ; gain = 609.875 ; free physical = 1251 ; free virtual = 5662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT3   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     6|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.457 ; gain = 609.875 ; free physical = 1251 ; free virtual = 5662
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.457 ; gain = 609.875 ; free physical = 1251 ; free virtual = 5662
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.465 ; gain = 609.875 ; free physical = 1251 ; free virtual = 5662
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1946.332 ; gain = 0.000 ; free physical = 1524 ; free virtual = 5936
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.020 ; gain = 0.000 ; free physical = 1448 ; free virtual = 5861
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b2e5f4d9
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2023.020 ; gain = 724.250 ; free physical = 1448 ; free virtual = 5860
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1525.127; main = 1345.146; forked = 375.371
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2849.047; main = 2023.023; forked = 978.086
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/mac_pr/mac_pr.runs/mac_synth_1/mac.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2381.012 ; gain = 357.992 ; free physical = 1219 ; free virtual = 5648
INFO: [runtcl-4] Executing : report_utilization -file mac_utilization_synth.rpt -pb mac_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  6 22:55:59 2023...
