#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000292be5bbd10 .scope module, "ha_tb" "ha_tb" 2 1;
 .timescale 0 0;
v00000292be8d32e0_0 .var "a", 0 0;
v00000292be8d3240_0 .var "b", 0 0;
v00000292be8d31a0_0 .net "c", 0 0, L_00000292be8dc880;  1 drivers
v00000292be8d34c0_0 .net "c_behav", 0 0, v00000292be8c7fa0_0;  1 drivers
v00000292be8d3560_0 .net "c_struct", 0 0, L_00000292be8dc7a0;  1 drivers
v00000292be8d3920_0 .net "s", 0 0, L_00000292be8dc9d0;  1 drivers
v00000292be8d36a0_0 .net "s_behav", 0 0, v00000292be8c8040_0;  1 drivers
v00000292be8d2de0_0 .net "s_struct", 0 0, L_00000292be8dc650;  1 drivers
S_00000292be8c7d70 .scope module, "DUT_behav" "ha_behavioral" 2 9, 3 1 0, S_00000292be5bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s_behav";
    .port_info 3 /OUTPUT 1 "c_behav";
v00000292be5bbb70_0 .net "a", 0 0, v00000292be8d32e0_0;  1 drivers
v00000292be8c7f00_0 .net "b", 0 0, v00000292be8d3240_0;  1 drivers
v00000292be8c7fa0_0 .var "c_behav", 0 0;
v00000292be8c8040_0 .var "s_behav", 0 0;
E_00000292be5badb0 .event anyedge, v00000292be5bbb70_0, v00000292be8c7f00_0;
S_00000292be8d54b0 .scope module, "DUT_dflow" "ha_dflow" 2 7, 4 1 0, S_00000292be5bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_00000292be8dc9d0 .functor XOR 1, v00000292be8d32e0_0, v00000292be8d3240_0, C4<0>, C4<0>;
L_00000292be8dc880 .functor AND 1, v00000292be8d32e0_0, v00000292be8d3240_0, C4<1>, C4<1>;
v00000292be8c80e0_0 .net "a", 0 0, v00000292be8d32e0_0;  alias, 1 drivers
v00000292be8d5640_0 .net "b", 0 0, v00000292be8d3240_0;  alias, 1 drivers
v00000292be8d56e0_0 .net "c", 0 0, L_00000292be8dc880;  alias, 1 drivers
v00000292be8d5780_0 .net "s", 0 0, L_00000292be8dc9d0;  alias, 1 drivers
S_00000292be5bcf00 .scope module, "DUT_struct" "ha_structural" 2 8, 5 1 0, S_00000292be5bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s_struct";
    .port_info 3 /OUTPUT 1 "c_struct";
L_00000292be8dc650 .functor XOR 1, v00000292be8d32e0_0, v00000292be8d3240_0, C4<0>, C4<0>;
L_00000292be8dc7a0 .functor AND 1, v00000292be8d32e0_0, v00000292be8d3240_0, C4<1>, C4<1>;
v00000292be8d5820_0 .net "a", 0 0, v00000292be8d32e0_0;  alias, 1 drivers
v00000292be5bd090_0 .net "b", 0 0, v00000292be8d3240_0;  alias, 1 drivers
v00000292be5bd130_0 .net "c_struct", 0 0, L_00000292be8dc7a0;  alias, 1 drivers
v00000292be5bd1d0_0 .net "s_struct", 0 0, L_00000292be8dc650;  alias, 1 drivers
    .scope S_00000292be8c7d70;
T_0 ;
    %wait E_00000292be5badb0;
    %load/vec4 v00000292be5bbb70_0;
    %load/vec4 v00000292be8c7f00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000292be8c7fa0_0, 0, 1;
    %store/vec4 v00000292be8c8040_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000292be8c7fa0_0, 0, 1;
    %store/vec4 v00000292be8c8040_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000292be8c7fa0_0, 0, 1;
    %store/vec4 v00000292be8c8040_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000292be8c7fa0_0, 0, 1;
    %store/vec4 v00000292be8c8040_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000292be5bbd10;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "ha.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000292be5bbd10 {0 0 0};
    %vpi_call 2 15 "$monitor", $time, " a = %b , b = %b | dflow: s=%b,c=%b | struct: s=%b,c=%b | behav: s=%b,c=%b", v00000292be8d32e0_0, v00000292be8d3240_0, v00000292be8d3920_0, v00000292be8d31a0_0, v00000292be8d2de0_0, v00000292be8d3560_0, v00000292be8d36a0_0, v00000292be8d34c0_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000292be8d32e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000292be8d3240_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000292be8d32e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000292be8d3240_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000292be8d32e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000292be8d3240_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000292be8d32e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000292be8d3240_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ha_tb.v";
    "ha_behavioral.v";
    "ha_dflow.v";
    "ha_structural.v";
