{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 13:15:39 2019 " "Info: Processing started: Thu May 23 13:15:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_IF_ID -c register_IF_ID " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off register_IF_ID -c register_IF_ID" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_IF_ID.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file register_IF_ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-LogicFunc " "Info: Found design unit 1: fa-LogicFunc" {  } { { "register_IF_ID.vhd" "" { Text "C:/altera/72/quartus/register_IF_ID/register_IF_ID.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 register_IF_ID-Behavior " "Info: Found design unit 2: register_IF_ID-Behavior" {  } { { "register_IF_ID.vhd" "" { Text "C:/altera/72/quartus/register_IF_ID/register_IF_ID.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Info: Found entity 1: fa" {  } { { "register_IF_ID.vhd" "" { Text "C:/altera/72/quartus/register_IF_ID/register_IF_ID.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 register_IF_ID " "Info: Found entity 2: register_IF_ID" {  } { { "register_IF_ID.vhd" "" { Text "C:/altera/72/quartus/register_IF_ID/register_IF_ID.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_IF_ID " "Info: Elaborating entity \"register_IF_ID\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outpctemp register_IF_ID.vhd(72) " "Warning (10492): VHDL Process Statement warning at register_IF_ID.vhd(72): signal \"outpctemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_IF_ID.vhd" "" { Text "C:/altera/72/quartus/register_IF_ID/register_IF_ID.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa fa:G0 " "Info: Elaborating entity \"fa\" for hierarchy \"fa:G0\"" {  } { { "register_IF_ID.vhd" "G0" { Text "C:/altera/72/quartus/register_IF_ID/register_IF_ID.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "register_IF_ID.vhd" "" { Text "C:/altera/72/quartus/register_IF_ID/register_IF_ID.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_ENABLE " "Warning (15610): No output dependent on input pin \"IF_ID_ENABLE\"" {  } { { "register_IF_ID.vhd" "" { Text "C:/altera/72/quartus/register_IF_ID/register_IF_ID.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Info: Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Info: Implemented 35 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Info: Implemented 40 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4432 " "Info: Allocated 4432 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 13:15:56 2019 " "Info: Processing ended: Thu May 23 13:15:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
