

================================================================
== Vivado HLS Report for 'k2c_batch_norm'
================================================================
* Date:           Sat Apr 20 22:09:00 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu160-flgc2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.733|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   45|  135|   45|  135|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+----------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+----------+----------+
        |- Loop 1  |   42|  132|        34|          1|          1| 10 ~ 100 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 1, D = 34, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	37  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	3  / true
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.70>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inputs_shape_addr = getelementptr [5 x i64]* %inputs_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 38 'getelementptr' 'inputs_shape_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.70ns)   --->   "%step = load i64* %inputs_shape_addr, align 8" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 39 'load' 'step' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.95>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%inputs_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %inputs_numel_read)"   --->   Operation 40 'read' 'inputs_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.70ns)   --->   "%step = load i64* %inputs_shape_addr, align 8" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 41 'load' 'step' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 42 [1/1] (0.95ns)   --->   "br label %1" [../C-Code-Original/include/k2c_normalization_layers.c:42]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.95>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i = phi i12 [ 0, %0 ], [ %i_39, %2 ]"   --->   Operation 43 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%i_cast = zext i12 %i to i64" [../C-Code-Original/include/k2c_normalization_layers.c:42]   --->   Operation 44 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.45ns)   --->   "%exitcond = icmp eq i64 %i_cast, %inputs_numel_read_1" [../C-Code-Original/include/k2c_normalization_layers.c:42]   --->   Operation 45 'icmp' 'exitcond' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.25ns)   --->   "%i_39 = add i12 %i, 1" [../C-Code-Original/include/k2c_normalization_layers.c:42]   --->   Operation 46 'add' 'i_39' <Predicate = true> <Delay = 1.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [../C-Code-Original/include/k2c_normalization_layers.c:42]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [16/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 48 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 49 [15/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 49 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 50 [14/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 50 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 51 [13/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 51 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.82>
ST_7 : Operation 52 [12/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 52 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.82>
ST_8 : Operation 53 [11/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 53 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.82>
ST_9 : Operation 54 [10/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 54 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.82>
ST_10 : Operation 55 [9/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 55 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.82>
ST_11 : Operation 56 [8/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 56 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.82>
ST_12 : Operation 57 [7/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 57 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.82>
ST_13 : Operation 58 [6/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 58 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.82>
ST_14 : Operation 59 [5/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 59 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.82>
ST_15 : Operation 60 [4/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 60 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.82>
ST_16 : Operation 61 [3/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 61 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.82>
ST_17 : Operation 62 [2/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 62 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.58>
ST_18 : Operation 63 [1/16] (1.82ns)   --->   "%idx = urem i64 %i_cast, %step" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 63 'urem' 'idx' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 64 [1/1] (0.00ns)   --->   "%inputs_array_addr = getelementptr [2622 x float]* %inputs_array, i64 0, i64 %i_cast" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 64 'getelementptr' 'inputs_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 65 [2/2] (1.76ns)   --->   "%inputs_array_load = load float* %inputs_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 65 'load' 'inputs_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 66 [1/1] (0.00ns)   --->   "%mean_array_addr = getelementptr [2622 x float]* %mean_array, i64 0, i64 %idx" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 66 'getelementptr' 'mean_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 67 [2/2] (1.76ns)   --->   "%mean_array_load = load float* %mean_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 67 'load' 'mean_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 19 <SV = 18> <Delay = 8.53>
ST_19 : Operation 68 [1/2] (1.76ns)   --->   "%inputs_array_load = load float* %inputs_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 68 'load' 'inputs_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 69 [1/2] (1.76ns)   --->   "%mean_array_load = load float* %mean_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 69 'load' 'mean_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 70 [4/4] (6.77ns)   --->   "%tmp = fsub float %inputs_array_load, %mean_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 70 'fsub' 'tmp' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.77>
ST_20 : Operation 71 [3/4] (6.77ns)   --->   "%tmp = fsub float %inputs_array_load, %mean_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 71 'fsub' 'tmp' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.77>
ST_21 : Operation 72 [2/4] (6.77ns)   --->   "%tmp = fsub float %inputs_array_load, %mean_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 72 'fsub' 'tmp' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 73 [1/1] (0.00ns)   --->   "%stdev_array_addr = getelementptr [2622 x float]* %stdev_array, i64 0, i64 %idx" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 73 'getelementptr' 'stdev_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_21 : Operation 74 [2/2] (1.76ns)   --->   "%stdev_array_load = load float* %stdev_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 74 'load' 'stdev_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 22 <SV = 21> <Delay = 6.77>
ST_22 : Operation 75 [1/4] (6.77ns)   --->   "%tmp = fsub float %inputs_array_load, %mean_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 75 'fsub' 'tmp' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 76 [1/2] (1.76ns)   --->   "%stdev_array_load = load float* %stdev_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 76 'load' 'stdev_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 23 <SV = 22> <Delay = 8.73>
ST_23 : Operation 77 [8/8] (8.73ns)   --->   "%temp = fdiv float %tmp, %stdev_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 77 'fdiv' 'temp' <Predicate = (!exitcond)> <Delay = 8.73> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 7> <II = 1> <Delay = 8.73> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.73>
ST_24 : Operation 78 [7/8] (8.73ns)   --->   "%temp = fdiv float %tmp, %stdev_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 78 'fdiv' 'temp' <Predicate = (!exitcond)> <Delay = 8.73> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 7> <II = 1> <Delay = 8.73> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.73>
ST_25 : Operation 79 [6/8] (8.73ns)   --->   "%temp = fdiv float %tmp, %stdev_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 79 'fdiv' 'temp' <Predicate = (!exitcond)> <Delay = 8.73> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 7> <II = 1> <Delay = 8.73> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.73>
ST_26 : Operation 80 [5/8] (8.73ns)   --->   "%temp = fdiv float %tmp, %stdev_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 80 'fdiv' 'temp' <Predicate = (!exitcond)> <Delay = 8.73> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 7> <II = 1> <Delay = 8.73> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.73>
ST_27 : Operation 81 [4/8] (8.73ns)   --->   "%temp = fdiv float %tmp, %stdev_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 81 'fdiv' 'temp' <Predicate = (!exitcond)> <Delay = 8.73> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 7> <II = 1> <Delay = 8.73> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.73>
ST_28 : Operation 82 [3/8] (8.73ns)   --->   "%temp = fdiv float %tmp, %stdev_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 82 'fdiv' 'temp' <Predicate = (!exitcond)> <Delay = 8.73> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 7> <II = 1> <Delay = 8.73> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.73>
ST_29 : Operation 83 [2/8] (8.73ns)   --->   "%temp = fdiv float %tmp, %stdev_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 83 'fdiv' 'temp' <Predicate = (!exitcond)> <Delay = 8.73> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 7> <II = 1> <Delay = 8.73> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 84 [1/1] (0.00ns)   --->   "%gamma_array_addr = getelementptr [2622 x float]* %gamma_array, i64 0, i64 %idx" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 84 'getelementptr' 'gamma_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_29 : Operation 85 [2/2] (1.76ns)   --->   "%gamma_array_load = load float* %gamma_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 85 'load' 'gamma_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_29 : Operation 86 [1/1] (0.00ns)   --->   "%beta_array_addr = getelementptr [2622 x float]* %beta_array, i64 0, i64 %idx" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 86 'getelementptr' 'beta_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_29 : Operation 87 [2/2] (1.76ns)   --->   "%beta_array_load = load float* %beta_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 87 'load' 'beta_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 30 <SV = 29> <Delay = 8.73>
ST_30 : Operation 88 [1/8] (8.73ns)   --->   "%temp = fdiv float %tmp, %stdev_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:46]   --->   Operation 88 'fdiv' 'temp' <Predicate = (!exitcond)> <Delay = 8.73> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 7> <II = 1> <Delay = 8.73> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 89 [1/2] (1.76ns)   --->   "%gamma_array_load = load float* %gamma_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 89 'load' 'gamma_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_30 : Operation 90 [1/2] (1.76ns)   --->   "%beta_array_load = load float* %beta_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 90 'load' 'beta_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 31 <SV = 30> <Delay = 8.46>
ST_31 : Operation 91 [2/2] (8.46ns)   --->   "%tmp_s = fmul float %temp, %gamma_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 91 'fmul' 'tmp_s' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.46>
ST_32 : Operation 92 [1/2] (8.46ns)   --->   "%tmp_s = fmul float %temp, %gamma_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 92 'fmul' 'tmp_s' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.77>
ST_33 : Operation 93 [4/4] (6.77ns)   --->   "%tmp_52 = fadd float %tmp_s, %beta_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 93 'fadd' 'tmp_52' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.77>
ST_34 : Operation 94 [3/4] (6.77ns)   --->   "%tmp_52 = fadd float %tmp_s, %beta_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 94 'fadd' 'tmp_52' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.77>
ST_35 : Operation 95 [2/4] (6.77ns)   --->   "%tmp_52 = fadd float %tmp_s, %beta_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 95 'fadd' 'tmp_52' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.53>
ST_36 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str89)" [../C-Code-Original/include/k2c_normalization_layers.c:42]   --->   Operation 96 'specregionbegin' 'tmp_53' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str190) nounwind" [../C-Code-Original/include/k2c_normalization_layers.c:43]   --->   Operation 97 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 100, i32 10, [1 x i8]* @p_str190) nounwind" [../C-Code-Original/include/k2c_normalization_layers.c:44]   --->   Operation 98 'speclooptripcount' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 99 [1/4] (6.77ns)   --->   "%tmp_52 = fadd float %tmp_s, %beta_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 99 'fadd' 'tmp_52' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 100 [1/1] (0.00ns)   --->   "%outputs_array_addr = getelementptr [2622 x float]* %outputs_array, i64 0, i64 %i_cast" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 100 'getelementptr' 'outputs_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 101 [1/1] (1.76ns)   --->   "store float %tmp_52, float* %outputs_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:47]   --->   Operation 101 'store' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_36 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str89, i32 %tmp_53)" [../C-Code-Original/include/k2c_normalization_layers.c:48]   --->   Operation 102 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 103 [1/1] (0.00ns)   --->   "br label %1" [../C-Code-Original/include/k2c_normalization_layers.c:42]   --->   Operation 103 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 37 <SV = 3> <Delay = 0.00>
ST_37 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_normalization_layers.c:49]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outputs_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ inputs_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inputs_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mean_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stdev_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gamma_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ beta_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inputs_shape_addr   (getelementptr    ) [ 00100000000000000000000000000000000000]
inputs_numel_read_1 (read             ) [ 00011111111111111111111111111111111110]
step                (load             ) [ 00011111111111111111111111111111111110]
StgValue_42         (br               ) [ 00111111111111111111111111111111111110]
i                   (phi              ) [ 00010000000000000000000000000000000000]
i_cast              (zext             ) [ 00011111111111111111111111111111111110]
exitcond            (icmp             ) [ 00011111111111111111111111111111111110]
i_39                (add              ) [ 00111111111111111111111111111111111110]
StgValue_47         (br               ) [ 00000000000000000000000000000000000000]
idx                 (urem             ) [ 00010000000000000001111111111100000000]
inputs_array_addr   (getelementptr    ) [ 00010000000000000001000000000000000000]
mean_array_addr     (getelementptr    ) [ 00010000000000000001000000000000000000]
inputs_array_load   (load             ) [ 00010000000000000000111000000000000000]
mean_array_load     (load             ) [ 00010000000000000000111000000000000000]
stdev_array_addr    (getelementptr    ) [ 00010000000000000000001000000000000000]
tmp                 (fsub             ) [ 00010000000000000000000111111110000000]
stdev_array_load    (load             ) [ 00010000000000000000000111111110000000]
gamma_array_addr    (getelementptr    ) [ 00010000000000000000000000000010000000]
beta_array_addr     (getelementptr    ) [ 00010000000000000000000000000010000000]
temp                (fdiv             ) [ 00010000000000000000000000000001100000]
gamma_array_load    (load             ) [ 00010000000000000000000000000001100000]
beta_array_load     (load             ) [ 00010000000000000000000000000001111110]
tmp_s               (fmul             ) [ 00010000000000000000000000000000011110]
tmp_53              (specregionbegin  ) [ 00000000000000000000000000000000000000]
StgValue_97         (specpipeline     ) [ 00000000000000000000000000000000000000]
StgValue_98         (speclooptripcount) [ 00000000000000000000000000000000000000]
tmp_52              (fadd             ) [ 00000000000000000000000000000000000000]
outputs_array_addr  (getelementptr    ) [ 00000000000000000000000000000000000000]
StgValue_101        (store            ) [ 00000000000000000000000000000000000000]
empty               (specregionend    ) [ 00000000000000000000000000000000000000]
StgValue_103        (br               ) [ 00111111111111111111111111111111111110]
StgValue_104        (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outputs_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_numel_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_numel_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputs_shape">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mean_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stdev_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stdev_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gamma_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="beta_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="inputs_numel_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_numel_read_1/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="inputs_shape_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_shape_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="step/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="inputs_array_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="12" slack="15"/>
<pin id="70" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_array_addr/18 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="12" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputs_array_load/18 "/>
</bind>
</comp>

<comp id="79" class="1004" name="mean_array_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="64" slack="0"/>
<pin id="83" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_array_addr/18 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mean_array_load/18 "/>
</bind>
</comp>

<comp id="92" class="1004" name="stdev_array_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="64" slack="3"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stdev_array_addr/21 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stdev_array_load/21 "/>
</bind>
</comp>

<comp id="105" class="1004" name="gamma_array_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="64" slack="11"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gamma_array_addr/29 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gamma_array_load/29 "/>
</bind>
</comp>

<comp id="118" class="1004" name="beta_array_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="11"/>
<pin id="122" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="beta_array_addr/29 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="beta_array_load/29 "/>
</bind>
</comp>

<comp id="131" class="1004" name="outputs_array_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="33"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputs_array_addr/36 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_101_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/36 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="1"/>
<pin id="146" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="3"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_52/33 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/31 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="temp/23 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="exitcond_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="1"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_39_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_39/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="1"/>
<pin id="192" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="idx/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="inputs_shape_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="1"/>
<pin id="197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputs_shape_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="inputs_numel_read_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputs_numel_read_1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="step_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="step "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_cast_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="217" class="1005" name="exitcond_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_39_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="0"/>
<pin id="223" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_39 "/>
</bind>
</comp>

<comp id="226" class="1005" name="idx_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="3"/>
<pin id="228" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="233" class="1005" name="inputs_array_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="1"/>
<pin id="235" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="inputs_array_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="mean_array_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="1"/>
<pin id="240" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mean_array_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="inputs_array_load_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputs_array_load "/>
</bind>
</comp>

<comp id="248" class="1005" name="mean_array_load_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean_array_load "/>
</bind>
</comp>

<comp id="253" class="1005" name="stdev_array_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="1"/>
<pin id="255" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="stdev_array_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="263" class="1005" name="stdev_array_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stdev_array_load "/>
</bind>
</comp>

<comp id="268" class="1005" name="gamma_array_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="1"/>
<pin id="270" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="gamma_array_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="beta_array_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="1"/>
<pin id="275" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="beta_array_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="temp_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="283" class="1005" name="gamma_array_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gamma_array_load "/>
</bind>
</comp>

<comp id="288" class="1005" name="beta_array_load_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="3"/>
<pin id="290" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="beta_array_load "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_s_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="73" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="86" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="161" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="177"><net_src comp="148" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="148" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="189" pin="2"/><net_sink comp="79" pin=2"/></net>

<net id="194"><net_src comp="174" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="52" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="203"><net_src comp="46" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="208"><net_src comp="60" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="213"><net_src comp="174" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="220"><net_src comp="178" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="183" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="229"><net_src comp="189" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="236"><net_src comp="66" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="241"><net_src comp="79" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="246"><net_src comp="73" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="251"><net_src comp="86" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="256"><net_src comp="92" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="261"><net_src comp="155" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="266"><net_src comp="99" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="271"><net_src comp="105" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="276"><net_src comp="118" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="281"><net_src comp="170" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="286"><net_src comp="112" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="291"><net_src comp="125" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="296"><net_src comp="166" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="161" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputs_array | {36 }
 - Input state : 
	Port: k2c_batch_norm : inputs_array | {18 19 }
	Port: k2c_batch_norm : inputs_numel_read | {2 }
	Port: k2c_batch_norm : inputs_shape | {1 2 }
	Port: k2c_batch_norm : mean_array | {18 19 }
	Port: k2c_batch_norm : stdev_array | {21 22 }
	Port: k2c_batch_norm : gamma_array | {29 30 }
	Port: k2c_batch_norm : beta_array | {29 30 }
  - Chain level:
	State 1
		step : 1
	State 2
	State 3
		i_cast : 1
		exitcond : 2
		i_39 : 1
		StgValue_47 : 3
		idx : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		inputs_array_load : 1
		mean_array_addr : 1
		mean_array_load : 2
	State 19
		tmp : 1
	State 20
	State 21
		stdev_array_load : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		gamma_array_load : 1
		beta_array_load : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		StgValue_101 : 1
		empty : 1
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   urem   |           grp_fu_189           |    0    |   8651  |   6607  |
|----------|--------------------------------|---------|---------|---------|
|   fdiv   |           grp_fu_170           |    0    |   359   |   802   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_155           |    2    |   227   |   214   |
|          |           grp_fu_161           |    2    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_166           |    3    |   128   |   135   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |         exitcond_fu_178        |    0    |    0    |    29   |
|----------|--------------------------------|---------|---------|---------|
|    add   |           i_39_fu_183          |    0    |    0    |    19   |
|----------|--------------------------------|---------|---------|---------|
|   read   | inputs_numel_read_1_read_fu_46 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |          i_cast_fu_174         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    7    |   9592  |   8020  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  beta_array_addr_reg_273  |   12   |
|  beta_array_load_reg_288  |   32   |
|      exitcond_reg_217     |    1   |
|  gamma_array_addr_reg_268 |   12   |
|  gamma_array_load_reg_283 |   32   |
|        i_39_reg_221       |   12   |
|       i_cast_reg_210      |   64   |
|         i_reg_144         |   12   |
|        idx_reg_226        |   64   |
| inputs_array_addr_reg_233 |   12   |
| inputs_array_load_reg_243 |   32   |
|inputs_numel_read_1_reg_200|   64   |
| inputs_shape_addr_reg_195 |    3   |
|  mean_array_addr_reg_238  |   12   |
|  mean_array_load_reg_248  |   32   |
|  stdev_array_addr_reg_253 |   12   |
|  stdev_array_load_reg_263 |   32   |
|        step_reg_205       |   64   |
|        temp_reg_278       |   32   |
|        tmp_reg_258        |   32   |
|       tmp_s_reg_293       |   32   |
+---------------------------+--------+
|           Total           |   600  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_60 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_73 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_86 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_99 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_125 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_155    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_155    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_189    |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  8.568  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |  9592  |  8020  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   81   |
|  Register |    -   |    -   |   600  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    8   |  10192 |  8101  |
+-----------+--------+--------+--------+--------+
