// Seed: 1548543758
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  reg  id_5;
  always @* begin
    id_5 <= 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2,
    output wand id_3,
    input tri0 id_4,
    output wand id_5,
    output tri0 id_6,
    input wand id_7,
    output tri0 id_8,
    input supply0 id_9,
    output tri id_10,
    input tri0 id_11
);
  supply0 id_13 = 1;
  wire id_14;
  supply1 id_15 = id_2;
  module_0(
      id_14, id_13
  );
endmodule
