<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
CPU_IRQ <= NOT (((XLXN_175)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_176)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248)));
</td></tr><tr><td>
</td></tr><tr><td>
DAC_LDAC <= ((XLXN_176)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FDCPE_XLXI_12/CB0/XLXN_14: FDCPE port map (XLXI_12/CB0/XLXN_14,XLXI_12/CB0/XLXN_14_D,DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/CB0/XLXN_14_D <= ((XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(5) AND NOT XLXI_12/Q(6) AND NOT XLXI_12/Q(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND NOT XLXI_12/Q(5) AND NOT XLXI_12/Q(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(7) AND XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FDCPE_XLXI_12/CB8/XLXN_14: FDCPE port map (XLXI_12/CB8/XLXN_14,XLXI_12/CB8/XLXN_14_D,DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/CB8/XLXN_14_D <= ((NOT XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND NOT XLXI_12/Q(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(13) AND NOT XLXI_12/Q(14) AND NOT XLXI_12/Q(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND NOT XLXI_12/Q(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(13) AND NOT XLXI_12/Q(14) AND NOT XLXI_12/Q(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FDCPE_XLXI_12/Q0: FDCPE port map (XLXI_12/Q(0),XLXI_12/Q_D(0),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_D(0) <= ((XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/Q(0) AND XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FDCPE_XLXI_12/Q1: FDCPE port map (XLXI_12/Q(1),XLXI_12/Q_D(1),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_D(1) <= ((NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/Q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/Q(0) AND XLXI_12/Q(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FDCPE_XLXI_12/Q2: FDCPE port map (XLXI_12/Q(2),XLXI_12/Q_D(2),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_D(2) <= ((XLXI_12/Q(1) AND XLXI_12/Q(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/Q(0) AND XLXI_12/Q(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FTCPE_XLXI_12/Q3: FTCPE port map (XLXI_12/Q(3),XLXI_12/Q_T(3),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_T(3) <= ((XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(3) AND NOT XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FTCPE_XLXI_12/Q4: FTCPE port map (XLXI_12/Q(4),XLXI_12/Q_T(4),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_T(4) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND NOT XLXI_12/Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(3) AND XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND NOT XLXN_246 AND XLXN_247 AND NOT XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(4) AND NOT XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FTCPE_XLXI_12/Q5: FTCPE port map (XLXI_12/Q(5),XLXI_12/Q_T(5),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_T(5) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND NOT XLXN_246 AND XLXN_247 AND NOT XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(5) AND NOT XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FTCPE_XLXI_12/Q6: FTCPE port map (XLXI_12/Q(6),XLXI_12/Q_T(6),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_T(6) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND XLXN_246 AND XLXN_247 AND NOT XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(6) AND NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND NOT XLXI_12/Q(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FTCPE_XLXI_12/Q7: FTCPE port map (XLXI_12/Q(7),XLXI_12/Q_T(7),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_T(7) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND XLXN_246 AND XLXN_247 AND NOT XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(7) AND NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(5) AND NOT XLXI_12/Q(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND NOT XLXI_12/Q(5) AND NOT XLXI_12/Q(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FDCPE_XLXI_12/Q8: FDCPE port map (XLXI_12/Q(8),XLXI_12/Q_D(8),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_D(8) <= ((XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FDCPE_XLXI_12/Q9: FDCPE port map (XLXI_12/Q(9),XLXI_12/Q_D(9),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_D(9) <= ((XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/Q(8) AND XLXI_12/Q(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(9) AND XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FDCPE_XLXI_12/Q10: FDCPE port map (XLXI_12/Q(10),XLXI_12/Q_D(10),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_D(10) <= ((XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/Q(8) AND XLXI_12/Q(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/Q(9) AND XLXI_12/Q(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND XLXN_246 AND NOT XLXN_247 AND XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FDCPE_XLXI_12/Q11: FDCPE port map (XLXI_12/Q(11),XLXI_12/Q_D(11),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_D(11) <= ((XLXI_12/Q(10) AND XLXI_12/Q(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND XLXN_246 AND NOT XLXN_247 AND XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/Q(8) AND XLXI_12/Q(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/Q(9) AND XLXI_12/Q(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FTCPE_XLXI_12/Q12: FTCPE port map (XLXI_12/Q(12),XLXI_12/Q_T(12),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_T(12) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND NOT XLXN_246 AND XLXN_247 AND XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(12) AND NOT XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FTCPE_XLXI_12/Q13: FTCPE port map (XLXI_12/Q(13),XLXI_12/Q_T(13),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_T(13) <= ((NOT XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND NOT XLXN_246 AND XLXN_247 AND XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(13) AND NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND NOT XLXI_12/Q(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FTCPE_XLXI_12/Q14: FTCPE port map (XLXI_12/Q(14),XLXI_12/Q_T(14),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_T(14) <= ((NOT XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND XLXN_246 AND XLXN_247 AND XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(14) AND NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND NOT XLXI_12/Q(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(13) AND XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FTCPE_XLXI_12/Q15: FTCPE port map (XLXI_12/Q(15),XLXI_12/Q_T(15),DDS_FREQ,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/Q_T(15) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_245 AND XLXN_246 AND XLXN_247 AND XLXN_248 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(15) AND NOT XLXI_12/CB8/XLXN_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND NOT XLXI_12/Q(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/Q(13) AND NOT XLXI_12/Q(14) AND XLXI_12/CB8/XLXN_14));
</td></tr><tr><td>
FDCPE_XLXN_175: FDCPE port map (XLXN_175,XLXN_175_D,IN_10MHz,NOT XLXN_176/XLXN_176_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_175_D <= (XLXN_175 AND NOT XLXN_176);
</td></tr><tr><td>
FDCPE_XLXN_176: FDCPE port map (XLXN_176,XLXN_176_D,IN_10MHz,NOT XLXN_176/XLXN_176_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_176_D <= (NOT XLXN_175 AND NOT XLXN_176);
</td></tr><tr><td>
</td></tr><tr><td>
XLXN_176/XLXN_176_RSTF__$INT <= (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14);
</td></tr><tr><td>
FDCPE_XLXN_245: FDCPE port map (XLXN_245,'0','0',XLXN_245_CLR,XLXN_245_PRE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_245_CLR <= (NOT Freq_control(0) AND COUNT_EN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_245_PRE <= (Freq_control(0) AND COUNT_EN);
</td></tr><tr><td>
FDCPE_XLXN_246: FDCPE port map (XLXN_246,'0','0',XLXN_246_CLR,XLXN_246_PRE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_246_CLR <= (COUNT_EN AND NOT Freq_control(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_246_PRE <= (COUNT_EN AND Freq_control(1));
</td></tr><tr><td>
FDCPE_XLXN_247: FDCPE port map (XLXN_247,'0','0',XLXN_247_CLR,XLXN_247_PRE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_247_CLR <= (COUNT_EN AND NOT Freq_control(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_247_PRE <= (COUNT_EN AND Freq_control(2));
</td></tr><tr><td>
FDCPE_XLXN_248: FDCPE port map (XLXN_248,'0','0',XLXN_248_CLR,XLXN_248_PRE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_248_CLR <= (COUNT_EN AND NOT Freq_control(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_248_PRE <= (COUNT_EN AND Freq_control(3));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
