// Seed: 550758840
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri id_3
);
  wire id_5;
  assign module_1.id_14 = 0;
  timeunit 1ps;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input wand id_2,
    inout wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    output wor id_8,
    output uwire id_9,
    input tri0 id_10,
    input wor id_11,
    output tri1 id_12,
    output wand id_13,
    output tri0 id_14,
    input supply1 id_15,
    output supply1 id_16,
    output tri id_17
    , id_21,
    input uwire id_18
    , id_22,
    input supply1 id_19
);
  logic [1 : 1 'b0] id_23;
  ;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_6
  );
endmodule
