Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 19 16:37:57 2018
| Host         : DESKTOP-GTSVVT5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ambulances_debouncer/btn_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ambulances_pulse/delay_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line75/counter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line77/cross_amb_reg_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line78/cross_h_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.591        0.000                      0                  368        0.207        0.000                      0                  368        4.500        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.591        0.000                      0                  368        0.207        0.000                      0                  368        4.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 nolabel_line71/cuenta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.138ns (19.348%)  route 4.744ns (80.652%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.559     5.080    nolabel_line71/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nolabel_line71/cuenta_reg/Q
                         net (fo=31, routed)          2.061     7.660    nolabel_line69/qty_amb
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.784 r  nolabel_line69/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.402     8.186    nolabel_line70/cuenta_reg
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.310 f  nolabel_line70/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.064     9.374    nolabel_line76/cuenta_reg[4]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.498 r  nolabel_line76/counter[5]_i_6/O
                         net (fo=1, routed)           0.378     9.877    nolabel_line76/counter[5]_i_6_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.001 f  nolabel_line76/counter[5]_i_4/O
                         net (fo=1, routed)           0.294    10.295    nolabel_line76/counter[5]_i_4_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  nolabel_line76/counter[5]_i_1/O
                         net (fo=9, routed)           0.543    10.962    nolabel_line76/counter[5]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  nolabel_line76/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.511    14.852    nolabel_line76/clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  nolabel_line76/counter_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y32         FDRE (Setup_fdre_C_R)       -0.524    14.553    nolabel_line76/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 nolabel_line71/cuenta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.138ns (19.348%)  route 4.744ns (80.652%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.559     5.080    nolabel_line71/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nolabel_line71/cuenta_reg/Q
                         net (fo=31, routed)          2.061     7.660    nolabel_line69/qty_amb
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.784 r  nolabel_line69/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.402     8.186    nolabel_line70/cuenta_reg
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.310 f  nolabel_line70/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.064     9.374    nolabel_line76/cuenta_reg[4]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.498 r  nolabel_line76/counter[5]_i_6/O
                         net (fo=1, routed)           0.378     9.877    nolabel_line76/counter[5]_i_6_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.001 f  nolabel_line76/counter[5]_i_4/O
                         net (fo=1, routed)           0.294    10.295    nolabel_line76/counter[5]_i_4_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  nolabel_line76/counter[5]_i_1/O
                         net (fo=9, routed)           0.543    10.962    nolabel_line76/counter[5]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  nolabel_line76/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.511    14.852    nolabel_line76/clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  nolabel_line76/counter_reg[4]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y32         FDRE (Setup_fdre_C_R)       -0.524    14.553    nolabel_line76/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 nolabel_line71/cuenta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.138ns (19.348%)  route 4.744ns (80.652%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.559     5.080    nolabel_line71/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nolabel_line71/cuenta_reg/Q
                         net (fo=31, routed)          2.061     7.660    nolabel_line69/qty_amb
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.784 r  nolabel_line69/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.402     8.186    nolabel_line70/cuenta_reg
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.310 f  nolabel_line70/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.064     9.374    nolabel_line76/cuenta_reg[4]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.498 r  nolabel_line76/counter[5]_i_6/O
                         net (fo=1, routed)           0.378     9.877    nolabel_line76/counter[5]_i_6_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.001 f  nolabel_line76/counter[5]_i_4/O
                         net (fo=1, routed)           0.294    10.295    nolabel_line76/counter[5]_i_4_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  nolabel_line76/counter[5]_i_1/O
                         net (fo=9, routed)           0.543    10.962    nolabel_line76/counter[5]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  nolabel_line76/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.511    14.852    nolabel_line76/clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  nolabel_line76/counter_reg[5]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y32         FDRE (Setup_fdre_C_R)       -0.524    14.553    nolabel_line76/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 nolabel_line71/cuenta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.138ns (19.325%)  route 4.751ns (80.675%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.559     5.080    nolabel_line71/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nolabel_line71/cuenta_reg/Q
                         net (fo=31, routed)          2.061     7.660    nolabel_line69/qty_amb
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.784 r  nolabel_line69/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.402     8.186    nolabel_line70/cuenta_reg
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.310 f  nolabel_line70/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.064     9.374    nolabel_line76/cuenta_reg[4]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.498 r  nolabel_line76/counter[5]_i_6/O
                         net (fo=1, routed)           0.378     9.877    nolabel_line76/counter[5]_i_6_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.001 f  nolabel_line76/counter[5]_i_4/O
                         net (fo=1, routed)           0.294    10.295    nolabel_line76/counter[5]_i_4_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  nolabel_line76/counter[5]_i_1/O
                         net (fo=9, routed)           0.550    10.969    nolabel_line76/counter[5]_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  nolabel_line76/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.511    14.852    nolabel_line76/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  nolabel_line76/counter_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y32         FDRE (Setup_fdre_C_R)       -0.429    14.648    nolabel_line76/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 nolabel_line71/cuenta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.138ns (19.325%)  route 4.751ns (80.675%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.559     5.080    nolabel_line71/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nolabel_line71/cuenta_reg/Q
                         net (fo=31, routed)          2.061     7.660    nolabel_line69/qty_amb
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.784 r  nolabel_line69/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.402     8.186    nolabel_line70/cuenta_reg
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.310 f  nolabel_line70/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.064     9.374    nolabel_line76/cuenta_reg[4]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.498 r  nolabel_line76/counter[5]_i_6/O
                         net (fo=1, routed)           0.378     9.877    nolabel_line76/counter[5]_i_6_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.001 f  nolabel_line76/counter[5]_i_4/O
                         net (fo=1, routed)           0.294    10.295    nolabel_line76/counter[5]_i_4_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  nolabel_line76/counter[5]_i_1/O
                         net (fo=9, routed)           0.550    10.969    nolabel_line76/counter[5]_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  nolabel_line76/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.511    14.852    nolabel_line76/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  nolabel_line76/counter_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y32         FDRE (Setup_fdre_C_R)       -0.429    14.648    nolabel_line76/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 nolabel_line71/cuenta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.138ns (19.325%)  route 4.751ns (80.675%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.559     5.080    nolabel_line71/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nolabel_line71/cuenta_reg/Q
                         net (fo=31, routed)          2.061     7.660    nolabel_line69/qty_amb
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.784 r  nolabel_line69/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.402     8.186    nolabel_line70/cuenta_reg
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.310 f  nolabel_line70/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.064     9.374    nolabel_line76/cuenta_reg[4]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.498 r  nolabel_line76/counter[5]_i_6/O
                         net (fo=1, routed)           0.378     9.877    nolabel_line76/counter[5]_i_6_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.001 f  nolabel_line76/counter[5]_i_4/O
                         net (fo=1, routed)           0.294    10.295    nolabel_line76/counter[5]_i_4_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  nolabel_line76/counter[5]_i_1/O
                         net (fo=9, routed)           0.550    10.969    nolabel_line76/counter[5]_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  nolabel_line76/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.511    14.852    nolabel_line76/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  nolabel_line76/counter_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y32         FDRE (Setup_fdre_C_R)       -0.429    14.648    nolabel_line76/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 nolabel_line71/cuenta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.262ns (21.043%)  route 4.735ns (78.957%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.559     5.080    nolabel_line71/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nolabel_line71/cuenta_reg/Q
                         net (fo=31, routed)          2.061     7.660    nolabel_line69/qty_amb
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.784 r  nolabel_line69/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.402     8.186    nolabel_line70/cuenta_reg
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.310 f  nolabel_line70/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.064     9.374    nolabel_line76/cuenta_reg[4]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.498 r  nolabel_line76/counter[5]_i_6/O
                         net (fo=1, routed)           0.378     9.877    nolabel_line76/counter[5]_i_6_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.001 f  nolabel_line76/counter[5]_i_4/O
                         net (fo=1, routed)           0.294    10.295    nolabel_line76/counter[5]_i_4_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  nolabel_line76/counter[5]_i_1/O
                         net (fo=9, routed)           0.534    10.954    nolabel_line76/counter[5]_i_1_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    11.078 r  nolabel_line76/state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.078    nolabel_line76/state[2]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  nolabel_line76/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.510    14.851    nolabel_line76/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  nolabel_line76/state_reg[2]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.029    15.105    nolabel_line76/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 nolabel_line71/cuenta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 1.262ns (21.322%)  route 4.657ns (78.678%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.559     5.080    nolabel_line71/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nolabel_line71/cuenta_reg/Q
                         net (fo=31, routed)          2.061     7.660    nolabel_line69/qty_amb
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.784 r  nolabel_line69/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.402     8.186    nolabel_line70/cuenta_reg
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.310 f  nolabel_line70/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.064     9.374    nolabel_line76/cuenta_reg[4]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.498 r  nolabel_line76/counter[5]_i_6/O
                         net (fo=1, routed)           0.378     9.877    nolabel_line76/counter[5]_i_6_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.001 f  nolabel_line76/counter[5]_i_4/O
                         net (fo=1, routed)           0.294    10.295    nolabel_line76/counter[5]_i_4_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  nolabel_line76/counter[5]_i_1/O
                         net (fo=9, routed)           0.456    10.875    nolabel_line76/counter[5]_i_1_n_0
    SLICE_X61Y32         LUT4 (Prop_lut4_I2_O)        0.124    10.999 r  nolabel_line76/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.999    nolabel_line76/state[0]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  nolabel_line76/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.510    14.851    nolabel_line76/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  nolabel_line76/state_reg[0]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.031    15.107    nolabel_line76/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 nolabel_line71/cuenta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.262ns (21.748%)  route 4.541ns (78.252%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.559     5.080    nolabel_line71/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nolabel_line71/cuenta_reg/Q
                         net (fo=31, routed)          2.061     7.660    nolabel_line69/qty_amb
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.784 r  nolabel_line69/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.402     8.186    nolabel_line70/cuenta_reg
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.310 f  nolabel_line70/led_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.064     9.374    nolabel_line76/cuenta_reg[4]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.498 r  nolabel_line76/counter[5]_i_6/O
                         net (fo=1, routed)           0.378     9.877    nolabel_line76/counter[5]_i_6_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.001 f  nolabel_line76/counter[5]_i_4/O
                         net (fo=1, routed)           0.294    10.295    nolabel_line76/counter[5]_i_4_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  nolabel_line76/counter[5]_i_1/O
                         net (fo=9, routed)           0.340    10.759    nolabel_line76/counter[5]_i_1_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.883 r  nolabel_line76/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.883    nolabel_line76/state[1]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  nolabel_line76/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.510    14.851    nolabel_line76/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  nolabel_line76/state_reg[1]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.031    15.107    nolabel_line76/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 nolabel_line75/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line78/cross_countdown_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.952ns (19.695%)  route 3.882ns (80.305%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.559     5.080    nolabel_line75/clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  nolabel_line75/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  nolabel_line75/counter_reg[8]/Q
                         net (fo=3, routed)           0.870     6.406    nolabel_line75/counter_reg[8]
    SLICE_X50Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.530 f  nolabel_line75/cross_countdown[3]_i_8/O
                         net (fo=1, routed)           0.667     7.197    nolabel_line75/cross_countdown[3]_i_8_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.321 f  nolabel_line75/cross_countdown[3]_i_7/O
                         net (fo=1, routed)           0.162     7.483    nolabel_line75/cross_countdown[3]_i_7_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.607 r  nolabel_line75/cross_countdown[3]_i_2/O
                         net (fo=18, routed)          1.562     9.169    nolabel_line78/pulse
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.293 r  nolabel_line78/cross_countdown[3]_i_1__0/O
                         net (fo=4, routed)           0.621     9.914    nolabel_line78/cross_countdown
    SLICE_X60Y32         FDSE                                         r  nolabel_line78/cross_countdown_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.510    14.851    nolabel_line78/clk_IBUF_BUFG
    SLICE_X60Y32         FDSE                                         r  nolabel_line78/cross_countdown_reg[0]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X60Y32         FDSE (Setup_fdse_C_S)       -0.524    14.552    nolabel_line78/cross_countdown_reg[0]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  4.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line77/cross_amb_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/cuenta_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.763%)  route 0.154ns (45.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.560     1.443    nolabel_line77/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  nolabel_line77/cross_amb_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line77/cross_amb_reg_reg/Q
                         net (fo=4, routed)           0.154     1.738    ambulances_pulse/cross_amb_reg_reg[0]
    SLICE_X56Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.783 r  ambulances_pulse/cuenta_i_1/O
                         net (fo=1, routed)           0.000     1.783    nolabel_line71/delay_reg_reg
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.827     1.954    nolabel_line71/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.120     1.576    nolabel_line71/cuenta_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line76/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.472    nolabel_line76/clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  nolabel_line76/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.148     1.620 r  nolabel_line76/counter_reg[4]/Q
                         net (fo=3, routed)           0.087     1.707    nolabel_line76/counter_reg[4]
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.098     1.805 r  nolabel_line76/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.805    nolabel_line76/p_0_in[5]
    SLICE_X64Y32         FDRE                                         r  nolabel_line76/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.858     1.985    nolabel_line76/clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  nolabel_line76/counter_reg[5]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.121     1.593    nolabel_line76/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vertical_debouncer/flipflop_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertical_debouncer/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.562     1.445    vertical_debouncer/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  vertical_debouncer/flipflop_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  vertical_debouncer/flipflop_2_reg/Q
                         net (fo=3, routed)           0.083     1.656    vertical_debouncer/flipflop_2
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.099     1.755 r  vertical_debouncer/btn_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.755    vertical_debouncer/btn_out_i_1__0_n_0
    SLICE_X55Y14         FDRE                                         r  vertical_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.832     1.959    vertical_debouncer/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  vertical_debouncer/btn_out_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.091     1.536    vertical_debouncer/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 nolabel_line71/cuenta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/cross_amb_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.560     1.443    nolabel_line71/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  nolabel_line71/cuenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line71/cuenta_reg/Q
                         net (fo=31, routed)          0.118     1.725    nolabel_line76/qty_amb
    SLICE_X57Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.770 r  nolabel_line76/cross_amb_reg_i_1/O
                         net (fo=1, routed)           0.000     1.770    nolabel_line77/cuenta_reg
    SLICE_X57Y30         FDRE                                         r  nolabel_line77/cross_amb_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.827     1.954    nolabel_line77/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  nolabel_line77/cross_amb_reg_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.092     1.548    nolabel_line77/cross_amb_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vertical_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertical_pulse/delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.334%)  route 0.184ns (56.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.562     1.445    vertical_debouncer/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  vertical_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vertical_debouncer/btn_out_reg/Q
                         net (fo=4, routed)           0.184     1.771    vertical_pulse/s_btnD
    SLICE_X56Y14         FDRE                                         r  vertical_pulse/delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.832     1.959    vertical_pulse/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  vertical_pulse/delay_reg_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.059     1.540    vertical_pulse/delay_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ambulances_debouncer/delay_count_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ambulances_debouncer/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.491%)  route 0.162ns (46.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.557     1.440    ambulances_debouncer/clk_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  ambulances_debouncer/delay_count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ambulances_debouncer/delay_count_reg_reg[21]/Q
                         net (fo=3, routed)           0.162     1.743    ambulances_debouncer/p_0_in
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.788 r  ambulances_debouncer/btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.788    ambulances_debouncer/btn_out_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  ambulances_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.826     1.953    ambulances_debouncer/clk_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  ambulances_debouncer/btn_out_reg/C
                         clock pessimism             -0.498     1.455    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.091     1.546    ambulances_debouncer/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line62/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/clock_divide_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.582     1.465    nolabel_line62/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  nolabel_line62/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line62/clock_divide_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.714    nolabel_line62/clock_divide_counter_reg_n_0_[3]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  nolabel_line62/clock_divide_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.822    nolabel_line62/clock_divide_counter_reg[0]_i_2_n_4
    SLICE_X65Y25         FDRE                                         r  nolabel_line62/clock_divide_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.850     1.977    nolabel_line62/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  nolabel_line62/clock_divide_counter_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    nolabel_line62/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line62/clock_divide_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/clock_divide_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.583     1.466    nolabel_line62/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  nolabel_line62/clock_divide_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line62/clock_divide_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.715    nolabel_line62/clock_divide_counter_reg_n_0_[7]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  nolabel_line62/clock_divide_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    nolabel_line62/clock_divide_counter_reg[4]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  nolabel_line62/clock_divide_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.851     1.978    nolabel_line62/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  nolabel_line62/clock_divide_counter_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    nolabel_line62/clock_divide_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vertical_debouncer/delay_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertical_debouncer/delay_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.563     1.446    vertical_debouncer/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  vertical_debouncer/delay_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vertical_debouncer/delay_count_reg_reg[7]/Q
                         net (fo=1, routed)           0.114     1.725    vertical_debouncer/delay_count_reg_reg_n_0_[7]
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  vertical_debouncer/delay_count_next0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.835    vertical_debouncer/delay_count_next0[7]
    SLICE_X54Y12         FDRE                                         r  vertical_debouncer/delay_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.833     1.960    vertical_debouncer/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  vertical_debouncer/delay_count_reg_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X54Y12         FDRE (Hold_fdre_C_D)         0.134     1.580    vertical_debouncer/delay_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line62/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/clock_divide_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.583     1.466    nolabel_line62/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  nolabel_line62/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line62/clock_divide_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.712    nolabel_line62/clock_divide_counter_reg_n_0_[4]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  nolabel_line62/clock_divide_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    nolabel_line62/clock_divide_counter_reg[4]_i_1_n_7
    SLICE_X65Y26         FDRE                                         r  nolabel_line62/clock_divide_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.851     1.978    nolabel_line62/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  nolabel_line62/clock_divide_counter_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    nolabel_line62/clock_divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y30   ambulances_debouncer/btn_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y14   horizontal_debouncer/delay_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   horizontal_debouncer/delay_count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   horizontal_debouncer/delay_count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   horizontal_debouncer/delay_count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   horizontal_debouncer/delay_count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   horizontal_debouncer/delay_count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   horizontal_debouncer/delay_count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   horizontal_debouncer/delay_count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   horizontal_debouncer/delay_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   horizontal_debouncer/delay_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   horizontal_debouncer/delay_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   horizontal_debouncer/delay_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   horizontal_debouncer/delay_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   vertical_debouncer/btn_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   vertical_debouncer/delay_count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   vertical_debouncer/delay_count_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   vertical_debouncer/delay_count_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   vertical_debouncer/delay_count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y30   ambulances_debouncer/btn_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   horizontal_debouncer/delay_count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   horizontal_debouncer/delay_count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   horizontal_debouncer/delay_count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   horizontal_debouncer/delay_count_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   horizontal_debouncer/delay_count_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   horizontal_debouncer/delay_count_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   horizontal_debouncer/delay_count_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   horizontal_debouncer/delay_count_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y32   nolabel_line75/counter_reg[16]/C



