VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-07-15T17:06:01
Compiler: GNU 11.4.0 on Linux-6.8.0-40-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml main.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/ysiddhanth/Desktop/dump/Clock-project/verilog/build/main_dummy.sdc --route


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: main

# Loading Architecture Description
# Loading Architecture Description took 0.27 seconds (max_rss 28.7 MiB, delta_rss +23.2 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 35.2 MiB, delta_rss +6.5 MiB)
# Load circuit
# Load circuit took 0.02 seconds (max_rss 40.0 MiB, delta_rss +4.9 MiB)
# Clean circuit
Absorbed 2132 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   35 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 141
# Clean circuit took 0.02 seconds (max_rss 46.7 MiB, delta_rss +6.6 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 46.8 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 46.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 360
    .input    :       4
    .output   :      10
    ASSP      :       1
    BIDIR_CELL:      14
    C_FRAG    :      14
    F_FRAG    :       4
    GND       :       1
    Q_FRAG    :     107
    T_FRAG    :     204
    VCC       :       1
  Nets  : 350
    Avg Fanout:     7.4
    Max Fanout:  1008.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source aclk_dff_Q.QZ[0] for netlist clock aclk (possibly data used as clock)
  Timing Graph Nodes: 2934
  Timing Graph Edges: 4768
  Timing Graph Levels: 22
# Build Timing Graph took 0.00 seconds (max_rss 46.8 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'aclk' Fanout: 48 pins (1.6%), 48 blocks (13.3%)
  Netlist Clock 'clk' Fanout: 59 pins (2.0%), 59 blocks (16.4%)
# Load Timing Constraints

SDC file '/home/ysiddhanth/Desktop/dump/Clock-project/verilog/build/main_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'aclk' Source: 'aclk_dff_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 46.8 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: main.net
Circuit placement file: main.place
Circuit routing file: main.route
Circuit SDC file: /home/ysiddhanth/Desktop/dump/Clock-project/verilog/build/main_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'main.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04517 seconds).
# Load Packing took 0.05 seconds (max_rss 48.9 MiB, delta_rss +2.1 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #131 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #132 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 284
Netlist num_blocks: 133
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 116.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 14.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 4
Netlist output pins: 38


Pb types usage...
  PB-LOGIC          : 116
   LOGIC            : 116
    FRAGS           : 116
     c_frag_modes   : 116
      SINGLE        : 14
       c_frag       : 14
      SPLIT         : 102
       b_frag       : 102
       t_frag       : 102
     f_frag         : 4
     q_frag_modes   : 107
      INT           : 52
       q_frag       : 52
      EXT           : 55
       q_frag       : 55
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 14
   BIDIR            : 14
    INPUT           : 4
     bidir          : 4
     inpad          : 4
    OUTPUT          : 10
     bidir          : 10
     outpad         : 10
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		116	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		14	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.10 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.13 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.44 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 49.1 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 5: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.42 seconds (max_rss 348.9 MiB, delta_rss +299.8 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.08 seconds (max_rss 396.5 MiB, delta_rss +347.4 MiB)

# Load Placement
Reading main.place.

Successfully read main.place.

# Load Placement took 0.00 seconds (max_rss 396.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 6: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 8: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 9: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 12.87 seconds (max_rss 396.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 396.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 12.87 seconds (max_rss 396.5 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1587 ( 65.7%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)   10 (  0.4%) |
[      0.3:      0.4)  181 (  7.5%) |*****
[      0.4:      0.5)  155 (  6.4%) |****
[      0.5:      0.6)   45 (  1.9%) |*
[      0.6:      0.7)   55 (  2.3%) |**
[      0.7:      0.8)   95 (  3.9%) |***
[      0.8:      0.9)  104 (  4.3%) |***
[      0.9:        1)  184 (  7.6%) |*****
## Initializing router criticalities took 0.00 seconds (max_rss 455.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    9.9     0.0    0 6.5e+07     284    2416    4199 ( 0.301%)   59514 ( 4.2%)   44.415     -3841.    -44.415      0.000      0.000      N/A
   2    8.9     4.0    0 5.4e+07     234    1656    1851 ( 0.133%)   61742 ( 4.4%)   44.598     -3851.    -44.598      0.000      0.000      N/A
   3    7.4     5.2    0 4.3e+07     172    1110    1174 ( 0.084%)   62217 ( 4.4%)   44.425     -3868.    -44.425      0.000      0.000      N/A
   4    5.9     6.8    0 3.4e+07     131     850     815 ( 0.058%)   62687 ( 4.4%)   44.510     -3875.    -44.510      0.000      0.000      N/A
   5    4.8     8.8    0 2.7e+07      98     717     590 ( 0.042%)   63261 ( 4.5%)   44.510     -3881.    -44.510      0.000      0.000      N/A
   6    4.7    11.4    0 2.6e+07      86     589     407 ( 0.029%)   64307 ( 4.5%)   44.556     -3884.    -44.556      0.000      0.000      N/A
   7    3.5    14.9    0 1.9e+07      59     390     271 ( 0.019%)   64300 ( 4.5%)   44.661     -3897.    -44.661      0.000      0.000      N/A
   8    3.0    19.3    0 1.6e+07      41     289     193 ( 0.014%)   64522 ( 4.6%)   44.687     -3903.    -44.687      0.000      0.000      N/A
   9    2.4    25.1    0 1.3e+07      26     187     116 ( 0.008%)   64483 ( 4.6%)   44.550     -3898.    -44.550      0.000      0.000      N/A
  10    1.5    32.6    0 8216094      22     140      76 ( 0.005%)   64719 ( 4.6%)   44.550     -3898.    -44.550      0.000      0.000       21
  11    1.3    42.4    0 7248122      22     119      55 ( 0.004%)   64965 ( 4.6%)   44.550     -3909.    -44.550      0.000      0.000       20
  12    0.8    55.1    0 4624952      11      73      31 ( 0.002%)   64977 ( 4.6%)   44.550     -3912.    -44.550      0.000      0.000       21
  13    0.4    71.7    0 2028792       8      44      22 ( 0.002%)   64992 ( 4.6%)   45.634     -3930.    -45.634      0.000      0.000       20
  14    0.3    93.2    0 1291207       6      20       6 ( 0.000%)   65054 ( 4.6%)   45.634     -3930.    -45.634      0.000      0.000       20
  15    0.3   121.1    0 1655253       4       9       6 ( 0.000%)   65082 ( 4.6%)   45.634     -3930.    -45.634      0.000      0.000       18
  16    0.0   157.5    0  138450       1       4       0 ( 0.000%)   65087 ( 4.6%)   45.634     -3930.    -45.634      0.000      0.000       18
Restoring best routing
Critical path: 45.634 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1587 ( 65.7%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)   87 (  3.6%) |***
[      0.4:      0.5)  166 (  6.9%) |*****
[      0.5:      0.6)  114 (  4.7%) |***
[      0.6:      0.7)   64 (  2.6%) |**
[      0.7:      0.8)   67 (  2.8%) |**
[      0.8:      0.9)  134 (  5.5%) |****
[      0.9:        1)  197 (  8.2%) |******
Router Stats: total_nets_routed: 1205 total_connections_routed: 8613 total_heap_pushes: 323820684 total_heap_pops: 269567686
# Routing took 55.69 seconds (max_rss 455.6 MiB, delta_rss +59.1 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -363298149
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 17 in 0.000333132 sec
Full Max Req/Worst Slack updates 10 in 0.00013194 sec
Incr Max Req/Worst Slack updates 7 in 8.2857e-05 sec
Incr Criticality updates 1 in 2.5581e-05 sec
Full Criticality updates 16 in 0.000577978 sec

Average number of bends per net: 198.722  Maximum # of bends: 11466

Number of global nets: 0
Number of routed nets (nonglobal): 284
Wire length results (in units of 1 clb segments)...
	Total wirelength: 61788, average net length: 217.563
	Maximum net length: 13526

Wire length results in terms of physical segments...
	Total wiring segments used: 57398, average wire segments per net: 202.106
	Maximum segments used by a net: 11809
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   66 (  2.6%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)   92 (  3.6%) |**
[      0.2:      0.3)  128 (  5.0%) |***
[      0.1:      0.2)   42 (  1.6%) |*
[        0:      0.1) 2250 ( 87.1%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.538        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      83  27.333      635
                         4      70   2.846      623
                         5      70   2.154      658
                         6      78   3.487      623
                         7      77   7.103      623
                         8      28   3.051      623
                         9      12   1.410      623
                        10      28   6.436      665
                        11     214  31.385      623
                        12     251  49.487      647
                        13     268  58.641      623
                        14     272  68.333      623
                        15     284  70.744      623
                        16     309  81.615      623
                        17     287  73.359      623
                        18     297  73.769      725
                        19     263  63.949      623
                        20     275  73.231      623
                        21     299  49.667      623
                        22     222  28.667      623
                        23      19   2.333      623
                        24      11   0.615      623
                        25       0   0.000      657
                        26       0   0.000      634
                        27       0   0.000      623
                        28       0   0.000      623
                        29       0   0.000      624
                        30       0   0.000      625
                        31       0   0.000      626
                        32       0   0.000      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     179  55.457      848
                         4      36   4.114      874
                         5      46   2.486      819
                         6      47   7.629      760
                         7      46   5.143      761
                         8      29   3.343      761
                         9      46   4.629      761
                        10      40   5.771      757
                        11     213  31.714      775
                        12     241  62.143      757
                        13     271  71.143      761
                        14     298  79.857      761
                        15     293  83.543      761
                        16     292  89.600      761
                        17     281  74.543      761
                        18     297  64.314      761
                        19     249  46.371      816
                        20     205  48.457      761
                        21     215  47.343      883
                        22     210  40.114      761
                        23     217  35.571      761
                        24     162   8.857      761
                        25      11   0.314      761
                        26      30   2.400      757
                        27       0   0.000      775
                        28      30   2.086      757
                        29       0   0.000      761
                        30      30   1.371      761
                        31       0   0.000      761
                        32      30   1.371      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 1.785e+06

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0368
                                   vcc    3       0.162
                                   gnd    4       0.179
                                  hop1    5      0.0537
                                  hop2    6      0.0584
                                  hop3    7      0.0385
                                  hop4    8      0.0546
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0375
                              2      0.0584
                              3      0.0385
                              4      0.0546


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.2e-09:    7e-09) 38 ( 27.3%) |************************************************
[    7e-09:  9.7e-09) 31 ( 22.3%) |***************************************
[  9.7e-09:  1.2e-08) 25 ( 18.0%) |********************************
[  1.2e-08:  1.5e-08) 12 (  8.6%) |***************
[  1.5e-08:  1.8e-08)  7 (  5.0%) |*********
[  1.8e-08:  2.1e-08) 16 ( 11.5%) |********************
[  2.1e-08:  2.4e-08)  0 (  0.0%) |
[  2.4e-08:  2.6e-08)  0 (  0.0%) |
[  2.6e-08:  2.9e-08)  4 (  2.9%) |*****
[  2.9e-08:  3.2e-08)  6 (  4.3%) |********

Final intra-domain worst hold slacks per constraint:
  aclk to aclk worst hold slack: 6.08571 ns
  clk to clk worst hold slack: 4.21828 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to clk worst hold slack: 4.90104 ns
  clk to virtual_io_clock worst hold slack: 27.3613 ns

Final critical path delay (least slack): 45.4871 ns
Final setup Worst Negative Slack (sWNS): -45.4871 ns
Final setup Total Negative Slack (sTNS): -3929.33 ns

Final setup slack histogram:
[ -4.5e-08: -4.2e-08) 19 ( 13.7%) |****************************************
[ -4.2e-08: -3.8e-08)  9 (  6.5%) |*******************
[ -3.8e-08: -3.4e-08) 17 ( 12.2%) |***********************************
[ -3.4e-08:   -3e-08) 23 ( 16.5%) |************************************************
[   -3e-08: -2.6e-08) 20 ( 14.4%) |******************************************
[ -2.6e-08: -2.2e-08) 18 ( 12.9%) |**************************************
[ -2.2e-08: -1.8e-08)  5 (  3.6%) |**********
[ -1.8e-08: -1.4e-08)  8 (  5.8%) |*****************
[ -1.4e-08:   -1e-08) 11 (  7.9%) |***********************
[   -1e-08: -6.2e-09)  9 (  6.5%) |*******************

Final intra-domain critical path delays (CPDs):
  aclk to aclk CPD: 41.7173 ns (23.9709 MHz)
  clk to clk CPD: 45.4871 ns (21.9843 MHz)

Final inter-domain critical path delays (CPDs):
  virtual_io_clock to clk CPD: 27.403 ns (36.4923 MHz)
  clk to virtual_io_clock CPD: 32.2106 ns (31.0457 MHz)

Final intra-domain worst setup slacks per constraint:
  aclk to aclk worst setup slack: -41.7173 ns
  clk to clk worst setup slack: -45.4871 ns

Final inter-domain worst setup slacks per constraint:
  virtual_io_clock to clk worst setup slack: -27.403 ns
  clk to virtual_io_clock worst setup slack: -32.2106 ns

Final geomean non-virtual intra-domain period: 43.5614 ns (22.9561 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 21.5363 ns (46.4333 MHz)

Incr Slack updates 1 in 1.9937e-05 sec
Full Max Req/Worst Slack updates 1 in 1.2573e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.5954e-05 sec
Flow timing analysis took 0.0182581 seconds (0.01605 STA, 0.00220808 slack) (18 full updates: 0 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 70.20 seconds (max_rss 455.6 MiB)
