{"lastUsed":1751116766511,"path":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","projectCount":3,"recentFiles":[{"path":"\/DP_App","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"DP_App.prj"},{"path":"\/DP260","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"platform.spr","lastModified":1751049710947},{"path":"\/DP_App\/src","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xdpdma_video.h","lastModified":1751097261112},{"path":"\/DP260\/export\/DP260\/sw\/DP260\/standalone_domain\/bspinclude\/include","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xavbuf.h","lastModified":1751115155953,"locationURI":"file:\/C:\/Users\/user\/Documents\/FPGA\/KV260_DP\/DP260\/export\/DP260\/sw\/DP260\/standalone_domain\/bspinclude\/include\/xavbuf.h"},{"path":"\/DP_App_system","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"DP_App_system.sprj","lastModified":1751077011775,"locationURI":"file:\/C:\/Users\/user\/Documents\/FPGA\/KV260_DP\/DP_App_system\/DP_App_system.sprj"},{"path":"\/DP260\/export\/DP260\/sw\/DP260\/standalone_domain\/bspinclude\/include","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xdpdma.h","lastModified":1751115155953,"locationURI":"file:\/C:\/Users\/user\/Documents\/FPGA\/KV260_DP\/DP260\/export\/DP260\/sw\/DP260\/standalone_domain\/bspinclude\/include\/xdpdma.h"},{"path":"\/DP260\/psu_cortexa53_0\/standalone_domain\/bsp\/psu_cortexa53_0\/libsrc\/v_tpg_v8_3\/src","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xv_tpg.c"},{"path":"\/DP260\/export\/DP260\/sw\/DP260\/standalone_domain\/bspinclude\/include","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xvtc.h"},{"path":"\/DP260\/psu_cortexa53_0\/standalone_domain\/bsp\/psu_cortexa53_0\/libsrc\/dpdma_v1_4\/src","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xdpdma_intr.c","lastModified":1751105036162,"locationURI":"file:\/C:\/Users\/user\/Documents\/FPGA\/KV260_DP\/DP260\/psu_cortexa53_0\/standalone_domain\/bsp\/psu_cortexa53_0\/libsrc\/dpdma_v1_4\/src\/xdpdma_intr.c"},{"path":"\/DP260\/export\/DP260\/sw\/DP260\/standalone_domain\/bspinclude\/include","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xv_tpg.h"},{"path":"\/DP_App\/src","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xdpdma_video.c","lastModified":1751116766512},{"path":"\/DP260\/export\/DP260\/sw\/DP260\/standalone_domain\/bspinclude\/include","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xparameters.h"},{"path":"\/DP_App\/src","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"helloworld.c","lastModified":1751101710179},{"path":"\/DP260\/export\/DP260\/sw\/DP260\/standalone_domain\/bspinclude\/include","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xvidc.h"},{"path":"\/DP260\/psu_cortexa53_0\/standalone_domain\/bsp\/psu_cortexa53_0\/libsrc\/dpdma_v1_4\/src","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xdpdma.c","lastModified":1751115634427,"locationURI":"file:\/C:\/Users\/user\/Documents\/FPGA\/KV260_DP\/DP260\/psu_cortexa53_0\/standalone_domain\/bsp\/psu_cortexa53_0\/libsrc\/dpdma_v1_4\/src\/xdpdma.c"},{"path":"\/DP260\/zynqmp_fsbl\/zynqmp_fsbl_bsp\/psu_cortexa53_0\/libsrc\/dpdma_v1_4\/src","parentWorkspace":"C:\/Users\/user\/Documents\/FPGA\/KV260_DP","name":"xdpdma_intr.c","lastModified":1751104526398,"locationURI":"file:\/C:\/Users\/user\/Documents\/FPGA\/KV260_DP\/DP260\/zynqmp_fsbl\/zynqmp_fsbl_bsp\/psu_cortexa53_0\/libsrc\/dpdma_v1_4\/src\/xdpdma_intr.c"}]}