Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec  3 14:47:22 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file hweval_adder_control_sets_placed.rpt
| Design       : hweval_adder
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4082 |          527 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4136 |          548 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+---------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | FSM_onehot_state[2]_i_1_n_0 |                1 |              6 |
|  clk_IBUF_BUFG |               |                             |              527 |           4082 |
|  clk_IBUF_BUFG | in_a          | FSM_onehot_state[2]_i_1_n_0 |              548 |           4136 |
+----------------+---------------+-----------------------------+------------------+----------------+


