{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 17:16:59 2022 " "Info: Processing started: Tue Jun 07 17:16:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter18 -c counter18 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter18 -c counter18 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Cin " "Info: Assuming node \"Cin\" is an undefined clock" {  } { { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Cin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Cin register ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] register ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 228.52 MHz 4.376 ns Internal " "Info: Clock \"Cin\" has Internal fmax of 228.52 MHz between source register \"ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]\" and destination register \"ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]\" (period= 4.376 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.112 ns + Longest register register " "Info: + Longest register to register delay is 4.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 1 REG LCFF_X14_Y35_N3 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y35_N3; Fanout = 12; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.596 ns) 1.085 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X14_Y35_N2 2 " "Info: 2: + IC(0.489 ns) + CELL(0.596 ns) = 1.085 ns; Loc. = LCCOMB_X14_Y35_N2; Fanout = 2; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.171 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X14_Y35_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.171 ns; Loc. = LCCOMB_X14_Y35_N4; Fanout = 2; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.257 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X14_Y35_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.257 ns; Loc. = LCCOMB_X14_Y35_N6; Fanout = 2; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.343 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X14_Y35_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.343 ns; Loc. = LCCOMB_X14_Y35_N8; Fanout = 1; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.849 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~0 6 COMB LCCOMB_X14_Y35_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.849 ns; Loc. = LCCOMB_X14_Y35_N10; Fanout = 1; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.206 ns) 2.733 ns ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~1 7 COMB LCCOMB_X15_Y35_N14 8 " "Info: 7: + IC(0.678 ns) + CELL(0.206 ns) = 2.733 ns; Loc. = LCCOMB_X15_Y35_N14; Fanout = 8; COMB Node = 'ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.822 ns) 4.112 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 8 REG LCFF_X14_Y35_N3 12 " "Info: 8: + IC(0.557 ns) + CELL(0.822 ns) = 4.112 ns; Loc. = LCFF_X14_Y35_N3; Fanout = 12; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 58.07 % ) " "Info: Total cell delay = 2.388 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.724 ns ( 41.93 % ) " "Info: Total interconnect delay = 1.724 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.112 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.112 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 {} ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.489ns 0.000ns 0.000ns 0.000ns 0.000ns 0.678ns 0.557ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cin destination 3.226 ns + Shortest register " "Info: + Shortest clock path from clock \"Cin\" to destination register is 3.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Cin 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Cin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns Cin~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Cin~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { Cin Cin~clkctrl } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.666 ns) 3.226 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y35_N3 12 " "Info: 3: + IC(1.211 ns) + CELL(0.666 ns) = 3.226 ns; Loc. = LCFF_X14_Y35_N3; Fanout = 12; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.05 % ) " "Info: Total cell delay = 1.776 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 44.95 % ) " "Info: Total interconnect delay = 1.450 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.226 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.211ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cin source 3.226 ns - Longest register " "Info: - Longest clock path from clock \"Cin\" to source register is 3.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Cin 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Cin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns Cin~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Cin~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { Cin Cin~clkctrl } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.666 ns) 3.226 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y35_N3 12 " "Info: 3: + IC(1.211 ns) + CELL(0.666 ns) = 3.226 ns; Loc. = LCFF_X14_Y35_N3; Fanout = 12; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.05 % ) " "Info: Total cell delay = 1.776 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 44.95 % ) " "Info: Total interconnect delay = 1.450 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.226 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.211ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.226 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.211ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.226 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.211ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.112 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.112 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 {} ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.489ns 0.000ns 0.000ns 0.000ns 0.000ns 0.678ns 0.557ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.822ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.226 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.211ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.226 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.211ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Cin coutL\[5\] ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 13.107 ns register " "Info: tco from clock \"Cin\" to destination pin \"coutL\[5\]\" through register \"ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]\" is 13.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cin source 3.226 ns + Longest register " "Info: + Longest clock path from clock \"Cin\" to source register is 3.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Cin 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Cin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns Cin~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Cin~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { Cin Cin~clkctrl } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.666 ns) 3.226 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 3 REG LCFF_X14_Y35_N9 9 " "Info: 3: + IC(1.211 ns) + CELL(0.666 ns) = 3.226 ns; Loc. = LCFF_X14_Y35_N9; Fanout = 9; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.05 % ) " "Info: Total cell delay = 1.776 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 44.95 % ) " "Info: Total interconnect delay = 1.450 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.226 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.211ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.577 ns + Longest register pin " "Info: + Longest register to pin delay is 9.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 1 REG LCFF_X14_Y35_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y35_N9; Fanout = 9; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.651 ns) 1.478 ns 7446:inst11\|97~0 2 COMB LCCOMB_X14_Y35_N28 1 " "Info: 2: + IC(0.827 ns) + CELL(0.651 ns) = 1.478 ns; Loc. = LCCOMB_X14_Y35_N28; Fanout = 1; COMB Node = '7446:inst11\|97~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] 7446:inst11|97~0 } "NODE_NAME" } } { "7446.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/7446.bdf" { { 264 680 744 304 "97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.873 ns) + CELL(3.226 ns) 9.577 ns coutL\[5\] 3 PIN PIN_AA9 0 " "Info: 3: + IC(4.873 ns) + CELL(3.226 ns) = 9.577 ns; Loc. = PIN_AA9; Fanout = 0; PIN Node = 'coutL\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.099 ns" { 7446:inst11|97~0 coutL[5] } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2256 1224 1400 -2240 "coutL\[6..0\]" "" } { -2216 1128 1189 -2200 "coutL\[4\]" "" } { -2200 1128 1190 -2184 "coutL\[3\]" "" } { -2184 1128 1191 -2168 "coutL\[2\]" "" } { -2248 1128 1185 -2232 "coutL\[6\]" "" } { -2232 1128 1189 -2216 "coutL\[5\]" "" } { -2168 1128 1190 -2152 "coutL\[1\]" "" } { -2152 1128 1192 -2136 "coutL\[0\]" "" } { -2264 1176 1229 -2248 "coutL\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.877 ns ( 40.48 % ) " "Info: Total cell delay = 3.877 ns ( 40.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 59.52 % ) " "Info: Total interconnect delay = 5.700 ns ( 59.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] 7446:inst11|97~0 coutL[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} 7446:inst11|97~0 {} coutL[5] {} } { 0.000ns 0.827ns 4.873ns } { 0.000ns 0.651ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.226 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.211ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.577 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] 7446:inst11|97~0 coutL[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.577 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} 7446:inst11|97~0 {} coutL[5] {} } { 0.000ns 0.827ns 4.873ns } { 0.000ns 0.651ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 17:16:59 2022 " "Info: Processing ended: Tue Jun 07 17:16:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
