// SPDX-License-Identifier: Apache-2.0
/*
 * dts file for Xilinx KV260 nlp-smartvision
 *
 * (C) Copyright 2020 - 2021, Xilinx, Inc.
 *
 */

/dts-v1/;
/plugin/;
/ {
	fragment@0 {
		target = <&fpga_full>;
		overlay0: __overlay__ {
			#address-cells = <2>;
			#size-cells = <2>;
			firmware-name = "kv260-nlp-smartvision.bit.bin";
			resets = <&zynqmp_reset 116>, <&zynqmp_reset 117>, <&zynqmp_reset 118>, <&zynqmp_reset 119>;
		};
	};

	fragment@1 {
		target = <&amba>;
		overlay1: __overlay__ {
			afi0: afi0 {
				compatible = "xlnx,afi-fpga";
				config-afi = <0 0>, <1 0>, <2 0>, <3 0>, <4 1>, <5 1>, <6 0>, <7 0>, <8 0>, <9 0>, <10 2>, <11 2>, <12 2>, <13 2>, <14 0x000>, <15 0x000>;
			};

			clocking0: clocking0 {
				#clock-cells = <0>;
				assigned-clock-rates = <99999001>;
				assigned-clocks = <&zynqmp_clk 71>;
				clock-output-names = "fabric_clk";
				clocks = <&zynqmp_clk 71>;
				compatible = "xlnx,fclk";
			};

			clocking1: clocking1 {
				#clock-cells = <0>;
				assigned-clock-rates = <99999001>;
				assigned-clocks = <&zynqmp_clk 72>;
				clock-output-names = "fabric_clk";
				clocks = <&zynqmp_clk 72>;
				compatible = "xlnx,fclk";
			};

			clocking2: clocking2 {
				#clock-cells = <0>;
				assigned-clock-rates = <299997009>;
				assigned-clocks = <&zynqmp_clk 73>;
				clock-output-names = "fabric_clk";
				clocks = <&zynqmp_clk 73>;
				compatible = "xlnx,fclk";
			};

			clocking3: clocking3 {
				#clock-cells = <0>;
				assigned-clock-rates = <374996246>;
				assigned-clocks = <&zynqmp_clk 74>;
				clock-output-names = "fabric_clk";
				clocks = <&zynqmp_clk 74>;
				compatible = "xlnx,fclk";
			};
		};
	};

	fragment@2 {
		target = <&zynqmp_dpsub>;
		overlay2: __overlay__ {
			status = "okay";
		};
	};

	fragment@3 {
		target = <&zynqmp_dp_snd_pcm0>;
		__overlay__ {
			status = "okay";
		};
	};

	fragment@4 {
		target = <&zynqmp_dp_snd_pcm1>;
		__overlay__ {
			status = "okay";
		};
	};

	fragment@5 {
		target = <&zynqmp_dp_snd_card0>;
		__overlay__ {
			status = "okay";
		};
	};

	fragment@6 {
		target = <&zynqmp_dp_snd_codec0>;
		__overlay__ {
			status = "okay";
		};
	};

	fragment@7 {
		target = <&amba>;
		overlay7: __overlay__ {
			#address-cells = <2>;
			#size-cells = <2>;

			misc_clk_0: misc_clk_0 {
				#clock-cells = <0x0>;
				clock-frequency = <99999000>;
				compatible = "fixed-clock";
			};

			misc_clk_1: misc_clk_1 {
				#clock-cells = <0x0>;
				clock-frequency = <199998000>;
				compatible = "fixed-clock";
			};

			misc_clk_2: misc_clk_2 {
				#clock-cells = <0x0>;
				clock-frequency = <299997000>;
				compatible = "fixed-clock";
			};

			misc_clk_5: misc_clk_5 {
				#clock-cells = <0x0>;
				clock-frequency = <49999500>;
				compatible = "fixed-clock";
			};

			misc_clk_6: misc_clk_6 {
				#clock-cells = <0x0>;
				clock-frequency = <18432019>;
				compatible = "fixed-clock";
			};

			ap1302_clk: sensor_clk {
				#clock-cells = <0x0>;
				compatible = "fixed-clock";
				clock-frequency = <0x48000000>;
			};

			ap1302_vdd: fixedregulator@0 {
				compatible = "regulator-fixed";
				regulator-name = "ap1302_vdd";
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
				enable-active-high;
			};

			ap1302_vaa: fixedregulator@1 {
				compatible = "regulator-fixed";
				regulator-name = "ap1302_vaa";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

			ap1302_vddio: fixedregulator@2 {
				compatible = "regulator-fixed";
				regulator-name = "ap1302_vddio";
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1200000>;
			};

			axi_iic: i2c@80030000 {
				#address-cells = <1>;
				#size-cells = <0>;
				clock-names = "s_axi_aclk";
				clocks = <&misc_clk_0>;
				compatible = "xlnx,axi-iic-2.0", "xlnx,xps-iic-2.00.a";
				interrupt-names = "iic2intc_irpt";
				interrupt-parent = <&gic>;
				interrupts = <0 107 4>;
				reg = <0x0 0x80030000 0x0 0x10000>;

				i2c_mux: i2c-mux@74 {
					compatible = "nxp,pca9546";
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x74>;
					i2c@0 {
						#address-cells = <1>;
						#size-cells = <0>;
						reg = <0>;
						ap1302: isp@3c {
							compatible = "onnn,ap1302";
							reg = <0x3c>;
							#address-cells = <1>;
							#size-cells = <0>;
							reset-gpios = <&gpio 79 1>;
							clocks = <&ap1302_clk>;
							sensors {
								#address-cells = <1>;
								#size-cells = <0>;
								onnn,model = "onnn,ar1335";
								sensor@0 {
									reg = <0>;
									vdd-supply = <&ap1302_vdd>;
									vaa-supply = <&ap1302_vaa>;
									vddio-supply = <&ap1302_vddio>;
								};
							};
							ports {
								#address-cells = <1>;
								#size-cells = <0>;
								port@0 {
									reg = <2>;
									isp_out: endpoint {
										remote-endpoint = <&isp_csiss_in>;
										data-lanes = <1 2 3 4>;
									};
								};
							};
						};
					};
				};
			};

			isp_csiss: csiss@80000000 {
				compatible = "xlnx,mipi-csi2-rx-subsystem-5.0";
				reg = <0x0 0x80000000 0x0 0x10000>;
				clock-names = "lite_aclk", "dphy_clk_200M", "video_aclk";
				clocks = <&misc_clk_0>, <&misc_clk_1>, <&misc_clk_2>;
				interrupt-parent = <&gic>;
				interrupts = <0 104 4>;
				xlnx,csi-pxl-format = "YUV422_8bit";
				xlnx,axis-tdata-width = <32>;
				xlnx,max-lanes = <4>;
				xlnx,en-active-lanes;
				xlnx,vc = <4>;
				xlnx,ppc = <1>;
				xlnx,vfb;

				ports {
					#address-cells = <0x1>;
					#size-cells = <0x0>;

					port@0 {
						reg = <0x0>;
						xlnx,video-format = <0x0>;
						xlnx,video-width = <0x8>;
						isp_csiss_out: endpoint {
							remote-endpoint = <&isp_scaler_in>;
						};
					};
					port@1 {
						reg = <0x1>;
						xlnx,video-format = <0x0>;
						xlnx,video-width = <0x8>;

						isp_csiss_in: endpoint {
							data-lanes = <1 2 3 4>;
							remote-endpoint = <&isp_out>;
						};
					};
				};
			};

			isp_scaler_1: scaler@b0100000 {
				compatible = "xlnx,v-vpss-scaler-2.2";
				reg = <0x0 0xb0100000 0x0 0x40000>;
				clock-names = "aclk_axis", "aclk_ctrl";
				clocks = <&misc_clk_2>, <&misc_clk_2>;
				xlnx,num-hori-taps = <6>;
				xlnx,num-vert-taps = <6>;
				xlnx,pix-per-clk = <1>;
				reset-gpios = <&gpio 85 1>;
				xlnx,max-height = <2160>;
				xlnx,max-width = <3840>;

				ports {
					#address-cells = <1>;
					#size-cells = <0>;

					port@0 {
						reg = <0>;
						xlnx,video-format = <0x0>;
						xlnx,video-width = <8>;

						isp_scaler_in: endpoint {
							remote-endpoint = <&isp_csiss_out>;
						};
					};
					port@1 {
						reg = <1>;
						xlnx,video-format = <0x3>;
						xlnx,video-width = <8>;

						isp_scaler_out: endpoint {
							remote-endpoint = <&isp_vcap_csi_in>;
						};
					};
				};
			};

			isp_fb_wr_csi: fb_wr@b0010000 {
				compatible = "xlnx,axi-frmbuf-wr-v2.1";
				reg = <0x0 0xb0010000 0x0 0x10000>;
				#dma-cells = <1>;
				interrupt-parent = <&gic>;
				interrupts = <0 105 4>;
				xlnx,vid-formats = "nv12", "xbgr8888", "bgr888", "xrgb8888", "rgb888";
				reset-gpios = <&gpio 78 1>;
				xlnx,dma-addr-width = <32>;
				xlnx,pixels-per-clock = <1>;
				xlnx,max-width = <3840>;
				xlnx,max-height = <2160>;
				clocks = <&misc_clk_2>;
				clock-names = "ap_clk";
			};

			isp_vcap_csi {
				compatible = "xlnx,video";
				dmas = <&isp_fb_wr_csi 0>;
				dma-names = "port0";

				ports {
					#address-cells = <1>;
					#size-cells = <0>;

					port@0 {
						reg = <0>;
						direction = "input";

						isp_vcap_csi_in: endpoint {
							remote-endpoint = <&isp_scaler_out>;
						};
					};
				};
			};


			zocl: zyxclmm_drm {
				compatible = "xlnx,zocl";
				status = "okay";
				interrupt-parent = <&gic>;
				interrupts = <0 89  4>, <0 90  4>, <0 91  4>, <0 92  4>,
					     <0 93  4>, <0 94  4>, <0 95  4>, <0 96  4>;
			};
		};
	};
};
