// Seed: 2858657610
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3
    , id_7,
    input supply0 id_4,
    output supply1 id_5
);
  assign id_7 = id_0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri   id_2,
    output wor   id_3,
    input  tri   id_4,
    input  tri1  id_5,
    input  uwire id_6,
    output wor   id_7,
    input  tri   id_8,
    input  wor   id_9,
    output tri0  id_10,
    input  tri   id_11,
    output tri1  id_12
);
  wire id_14;
  module_0(
      id_8, id_4, id_12, id_9, id_5, id_0
  );
  initial assume (1);
endmodule
