$date
	Tue Nov 25 14:12:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_multi $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$var reg 1 % a0 $end
$var reg 1 & a1 $end
$var reg 1 ' b0 $end
$var reg 1 ( b1 $end
$scope module uut $end
$var wire 1 % a0 $end
$var wire 1 & a1 $end
$var wire 1 ' b0 $end
$var wire 1 ( b1 $end
$var wire 1 $ q0 $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$var wire 1 , w4 $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$scope module HA1 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 , c $end
$var wire 1 # s $end
$upscope $end
$scope module HA2 $end
$var wire 1 , a $end
$var wire 1 + b $end
$var wire 1 ! c $end
$var wire 1 " s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5000
1%
#10000
1&
0%
#15000
1%
#20000
1'
0&
0%
#25000
1$
1%
#30000
1#
1*
0$
1&
0%
#35000
1$
1%
#40000
0#
0*
0$
1(
0'
0&
0%
#45000
1#
1)
1%
#50000
1"
0#
1+
0)
1&
0%
#55000
1#
1)
1%
#60000
0"
0#
0+
0)
1'
0&
0%
#65000
1#
1$
1)
1%
#70000
1"
1*
1+
0$
0)
1&
0%
#75000
0"
1!
0#
1,
1$
1)
1%
#80000
