#Copyright (c) 2025 STMicroelectronics. All rights reserved.
#MicroXplorer Configuration settings - do not modify
ADC1.Channel-0\#ChannelRegularConversion=ADC_CHANNEL_1
ADC1.CommonPathInternal=ADC_INTERNAL_NONE
ADC1.IPParameters=Rank-0\#ChannelRegularConversion,Channel-0\#ChannelRegularConversion,SamplingTime-0\#ChannelRegularConversion,OffsetNumber-0\#ChannelRegularConversion,NbrOfConversionFlag,master,CommonPathInternal
ADC1.NbrOfConversionFlag=1
ADC1.OffsetNumber-0\#ChannelRegularConversion=ADC_OFFSET_NONE
ADC1.Rank-0\#ChannelRegularConversion=1
ADC1.SamplingTime-0\#ChannelRegularConversion=ADC_SAMPLETIME_2CYCLES_5
ADC1.master=1
ANA0.GPIOParameters=PinAttribute
ANA0.Mode=IN0-Single-Ended
ANA0.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
ANA0.Signal=ADC1_INP0
ANA1.GPIOParameters=PinAttribute
ANA1.Mode=IN1-Single-Ended
ANA1.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
ANA1.Signal=ADC1_INP1
BootROMA35.IPs=BSEC,HASH1,HASH2,IWDG1,IWDG2,PKA,RNG1,RNG2,SAES,STGEN,TAMP,GPIO,SDMMC1,SDMMC2,PWR
CAD.formats=
CAD.pinconfig=
CAD.provider=
CSI_CKN.GPIOParameters=PinAttribute
CSI_CKN.PinAttribute=CortexA35NSOS
CSI_CKN.Signal=CSI_CKN
CSI_CKP.GPIOParameters=PinAttribute
CSI_CKP.PinAttribute=CortexA35NSOS
CSI_CKP.Signal=CSI_CKP
CSI_D0N.GPIOParameters=PinAttribute
CSI_D0N.PinAttribute=CortexA35NSOS
CSI_D0N.Signal=CSI_D0N
CSI_D0P.GPIOParameters=PinAttribute
CSI_D0P.PinAttribute=CortexA35NSOS
CSI_D0P.Signal=CSI_D0P
CSI_REXT.GPIOParameters=PinAttribute
CSI_REXT.PinAttribute=CortexA35NSOS
CSI_REXT.Signal=CSI_REXT
CortexA35NSOS.IPs=CORTEX_M33,HPDMA1,HPDMA2,HPDMA3,LINKEDLIST,RCC,GPIO,GIC,CRC,CRYP1,CSI,DCMIPP,ETH1,I2C2,I3C1,I3C2,IPCC1,LPTIM3,MDF1,RTC,SDMMC1,USART2,USBH_HS,USB_OTG_HS,TIM1,ADC1,ADC2,BKPSRAM,BOOT,DEBUG,DTS,LPTIM2,LPTIM4,LPTIM5,PSSI,SAI1,SAI2,SDMMC3,TIM2,TIM3,TIM4,TIM5,TIM6,TIM7,USART1,USART6,IWDG2,TIM17,TIM16,TIM15,TIM14,TIM13,TIM12,TIM11,TIM10,TIM8,SPI1,I2S1,SDMMC2,LTDC
CortexA35NSOS.Pins=PD3,PB1,PB9,PB3,PD6,PB7,PD5,PB6,PD0,PB2,PH5,PZ3,PF4,PF7,PG4,PC4,PC7,PI8,PH11,PA12,PF10
CortexA35NSSSBL.IPs=HPDMA1,HPDMA2,HPDMA3,LINKEDLIST,RCC,GPIO,GIC,IPCC1,RTC,CORTEX_M33,LTDC,USART2,USBH_HS,USB_OTG_HS,SDMMC1,MDF1,LPTIM3,I3C2,I3C1,I2C2,ETH1,DCMIPP,CRYP1,CRC,TIM1,ADC1,BKPSRAM,ADC2,BOOT,LPTIM5,LPTIM4,IWDG2,SPI1,I2S1,CSI
CortexA35SFSBLA.IPs=BSEC,DDR_CTRL_PHY,RCC,TAMP,GPIO,HASH1,I2C3,IWDG1,PKA,RNG1,RNG2,PWR,SAES,SDMMC1,TIM1,STGEN,RAMCFG,ADC2,BKPSRAM,BOOT,DEBUG,DTS,HASH2,LPTIM2,LPTIM4,LPTIM5,PSSI,SAI1,SAI2,SDMMC3,TIM2,TIM3,TIM4,TIM5,TIM6,TIM7,TIM8,TIM10,TIM11,TIM12,TIM13,TIM15,TIM14,TIM16,TIM17,USART1,USART6,VREFBUF,USART2
CortexA35SSecureOS.IPs=BSEC,CORTEX_M33,DDR_CTRL_PHY,HPDMA1,HPDMA2,HPDMA3,LINKEDLIST,RCC,TAMP,GPIO,GIC\:I,I2C3,PWR,LPTIM1,VREFBUF\:I,RAMCFG,HASH1,IWDG1,PKA,SAES,HASH2,IPCC1,SERC,LTDC
CortexA35SSecureOS.Pins=PA0,PH4
CortexM33NS.IPs=HPDMA1,HPDMA2,HPDMA3,LINKEDLIST,RCC,SYS\:I,GPIO\:I,NVIC\:I,WWDG1,ICACHE,DCACHE,IWDG4,IPCC1,PWR,UART4,CORTEX_A35
CortexM33NS.Pins=PH12
CortexM33SSecureOS.IPs=HPDMA1,HPDMA2,HPDMA3,LINKEDLIST,RCC,SYS_S\:I,TAMP,GPIO,CRYP2,IWDG3,CORTEX_A35
DDR_CTRL_PHY.ADDRMAP0_REG=\#define DDR_ADDRMAP0 0x0000001f
DDR_CTRL_PHY.ADDRMAP10_REG=\#define DDR_ADDRMAP10 0x07070707
DDR_CTRL_PHY.ADDRMAP11_REG=\#define DDR_ADDRMAP11 0x00000007
DDR_CTRL_PHY.ADDRMAP1_REG=\#define DDR_ADDRMAP1 0x00080808
DDR_CTRL_PHY.ADDRMAP2_REG=\#define DDR_ADDRMAP2 0x00000000
DDR_CTRL_PHY.ADDRMAP3_REG=\#define DDR_ADDRMAP3 0x00000000
DDR_CTRL_PHY.ADDRMAP4_REG=\#define DDR_ADDRMAP4 0x00001f1f
DDR_CTRL_PHY.ADDRMAP5_REG=\#define DDR_ADDRMAP5 0x070f0707
DDR_CTRL_PHY.ADDRMAP6_REG=\#define DDR_ADDRMAP6 0x07070707
DDR_CTRL_PHY.ADDRMAP7_REG=\#define DDR_ADDRMAP7 0x00000f07
DDR_CTRL_PHY.ADDRMAP8_REG=\#define DDR_ADDRMAP8 0x00003f3f
DDR_CTRL_PHY.ADDRMAP9_REG=\#define DDR_ADDRMAP9 0x07070707
DDR_CTRL_PHY.CRCPARCTL0_REG=\#define DDR_CRCPARCTL0 0x00000000
DDR_CTRL_PHY.CRCPARCTL1_REG=\#define DDR_CRCPARCTL1 0x00001000
DDR_CTRL_PHY.DBG0_REG=\#define DDR_DBG0 0x00000000
DDR_CTRL_PHY.DBG1_REG=\#define DDR_DBG1 0x00000000
DDR_CTRL_PHY.DBGCMD_REG=\#define DDR_DBGCMD 0x00000000
DDR_CTRL_PHY.DBICTL_REG=\#define DDR_DBICTL 0x00000001
DDR_CTRL_PHY.DERATECTL_REG=\#define DDR_DERATECTL 0x00000000
DDR_CTRL_PHY.DERATEEN_REG=\#define DDR_DERATEEN 0x00000101
DDR_CTRL_PHY.DERATEINT_REG=\#define DDR_DERATEINT 0x00c35000
DDR_CTRL_PHY.DFI1EXISTS=0
DDR_CTRL_PHY.DFILPCFG0_REG=\#define DDR_DFILPCFG0 0x07f04111
DDR_CTRL_PHY.DFILPCFG1_REG=\#define DDR_DFILPCFG1 0x000000f0
DDR_CTRL_PHY.DFIMISC_REG=\#define DDR_DFIMISC 0x00000041
DDR_CTRL_PHY.DFIPHYMSTR_REG=\#define DDR_DFIPHYMSTR 0x80000001
DDR_CTRL_PHY.DFITMG0_REG=\#define DDR_DFITMG0 0x038b8206
DDR_CTRL_PHY.DFITMG1_REG=\#define DDR_DFITMG1 0x000a0303
DDR_CTRL_PHY.DFITMG2_REG=\#define DDR_DFITMG2 0x00000b06
DDR_CTRL_PHY.DFITMG3_REG=\#define DDR_DFITMG3 0x00000000
DDR_CTRL_PHY.DFIUPD0_REG=\#define DDR_DFIUPD0 0x4040000c
DDR_CTRL_PHY.DFIUPD1_REG=\#define DDR_DFIUPD1 0x0040007f
DDR_CTRL_PHY.DFIUPD2_REG=\#define DDR_DFIUPD2 0x00000000
DDR_CTRL_PHY.DIMMCTL_REG=\#define DDR_DIMMCTL 0x00000000
DDR_CTRL_PHY.DISABLEPHYUPDATE=0
DDR_CTRL_PHY.DRAMTMG0_REG=\#define DDR_DRAMTMG0 0x11100d11
DDR_CTRL_PHY.DRAMTMG10_REG=\#define DDR_DRAMTMG10 0x001c180a
DDR_CTRL_PHY.DRAMTMG11_REG=\#define DDR_DRAMTMG11 0x440c021c
DDR_CTRL_PHY.DRAMTMG12_REG=\#define DDR_DRAMTMG12 0x1a020010
DDR_CTRL_PHY.DRAMTMG13_REG=\#define DDR_DRAMTMG13 0x0b100002
DDR_CTRL_PHY.DRAMTMG14_REG=\#define DDR_DRAMTMG14 0x0000009b
DDR_CTRL_PHY.DRAMTMG15_REG=\#define DDR_DRAMTMG15 0x00000000
DDR_CTRL_PHY.DRAMTMG1_REG=\#define DDR_DRAMTMG1 0x00050418
DDR_CTRL_PHY.DRAMTMG2_REG=\#define DDR_DRAMTMG2 0x04070c0d
DDR_CTRL_PHY.DRAMTMG3_REG=\#define DDR_DRAMTMG3 0x0060600c
DDR_CTRL_PHY.DRAMTMG4_REG=\#define DDR_DRAMTMG4 0x08040408
DDR_CTRL_PHY.DRAMTMG5_REG=\#define DDR_DRAMTMG5 0x02030606
DDR_CTRL_PHY.DRAMTMG6_REG=\#define DDR_DRAMTMG6 0x02020007
DDR_CTRL_PHY.DRAMTMG7_REG=\#define DDR_DRAMTMG7 0x00000201
DDR_CTRL_PHY.DRAMTMG8_REG=\#define DDR_DRAMTMG8 0x03034405
DDR_CTRL_PHY.DRAMTMG9_REG=\#define DDR_DRAMTMG9 0x0004040d
DDR_CTRL_PHY.HWLPCTL_REG=\#define DDR_HWLPCTL 0x00000002
DDR_CTRL_PHY.INIT0_REG=\#define DDR_INIT0 0xc0020002
DDR_CTRL_PHY.INIT1_REG=\#define DDR_INIT1 0x00010002
DDR_CTRL_PHY.INIT2_REG=\#define DDR_INIT2 0x00000d00
DDR_CTRL_PHY.INIT3_REG=\#define DDR_INIT3 0x00a40012
DDR_CTRL_PHY.INIT4_REG=\#define DDR_INIT4 0x00310008
DDR_CTRL_PHY.INIT5_REG=\#define DDR_INIT5 0x00100004
DDR_CTRL_PHY.INIT6_REG=\#define DDR_INIT6 0x00660047
DDR_CTRL_PHY.INIT7_REG=\#define DDR_INIT7 0x00050047
DDR_CTRL_PHY.IPParameters=WDQSEXT,LP4NWR_0,NUMRANK_DFI1,LP4RL_0,LP4WL_0,nWR,DFI1EXISTS,NUMDBYTE,UIM_MR2_0_REG,DBGCMD_REG,MRCTRL0_REG,UIB_DIMMTYPE_REG,UIS_SWIZZLE_7_REG,DBICTL_REG,HWLPCTL_REG,UIS_SWIZZLE_14_REG,RFSHTMG_REG,ADDRMAP4_REG,UIA_ENABLEHIGHCLKSKEWFIX_REG,SWCTLSTATIC_REG,DERATEEN_REG,ADDRMAP8_REG,UIS_SWIZZLE_18_REG,UIA_CALINTERVAL_REG,SCHED3_REG,UIA_SNPSUMCTLF0RC5X_0_REG,UIM_MR14_0_REG,UIS_SWIZZLE_22_REG,PERFHPR1_REG,UIB_FREQUENCY_0_REG,UIS_SWIZZLE_0_REG,DRAMTMG13_REG,PCFGQOS1_1_REG,DRAMTMG0_REG,PERFLPR1_REG,UIS_SWIZZLE_34_REG,UIS_SWIZZLE_11_REG,ADDRMAP1_REG,SCHED_REG,UIB_NUMDBYTE_REG,DFILPCFG0_REG,UIB_NUMPSTATES_REG,UIA_ODTIMPEDANCE_0_REG,UIA_PHYMSTRMAXREQTOACK_0_REG,UIB_LP4XMODE_REG,UIS_SWIZZLE_37_REG,DFITMG2_REG,DBG1_REG,DRAMTMG7_REG,UIA_CALONCE_REG,RFSHCTL1_REG,UIS_SWIZZLE_30_REG,ADDRMAP10_REG,UIM_MR1_0_REG,UIS_SWIZZLE_4_REG,RFSHTMG1_REG,UIA_LP4NWR_0_REG,UIS_SWIZZLE_26_REG,INIT5_REG,ZQCTL0_REG,PCTRL_1_REG,PCFGQOS0_0_REG,UIA_DISABLEPHYUPDATE_REG,UIA_LP4RXPREAMBLEMODE_0_REG,UIS_SWIZZLE_33_REG,ADDRMAP7_REG,UIS_SWIZZLE_23_REG,CRCPARCTL0_REG,UIA_MEMALERTPUIMP_REG,UIB_DFI1EXISTS_REG,UIA_EXTCALRESVAL_REG,UIB_HARDMACROVER_REG,UIM_MR22_0_REG,DRAMTMG1_REG,UIA_LP4POSTAMBLEEXT_0_REG,ADDRMAP11_REG,UIS_SWIZZLE_8_REG,UIA_LP4DBIWR_0_REG,UIS_SWIZZLE_17_REG,UIA_TXSLEWRISEAC_REG,DRAMTMG12_REG,POISONCFG_REG,UIA_PHYINITSEQUENCENUM_REG,PCFGR_0_REG,UIB_NUMACTIVEDBYTEDFI1_REG,UIA_D4RXPREAMBLELENGTH_0_REG,UIB_DRAMDATAWIDTH_REG,UIA_TXSLEWRISEDQ_0_REG,DBG0_REG,UIA_LP4DBIRD_0_REG,DFITMG3_REG,DFILPCFG1_REG,UIS_SWIZZLE_27_REG,SWCTL_REG,UIS_SWIZZLE_3_REG,DRAMTMG6_REG,PWRCTL_REG,UIA_D4TXPREAMBLELENGTH_0_REG,UIS_SWIZZLE_12_REG,ADDRMAP2_REG,UIB_NUMRANK_DFI0_REG,UIS_SWIZZLE_38_REG,INIT4_REG,ZQCTL1_REG,ADDRMAP6_REG,UIA_MEMALERTVREFLEVEL_REG,UIS_SWIZZLE_16_REG,UIB_TRAIN2D_REG,CRCPARCTL1_REG,INIT7_REG,UIS_SWIZZLE_24_REG,DRAMTMG2_REG,UIB_PLLBYPASS_0_REG,UIM_MR5_0_REG,UIB_READDBIENABLE_0_REG,UIS_SWIZZLE_40_REG,RANKCTL1_REG,PCFGW_1_REG,UIM_MR11_0_REG,UIA_LP4LOWPOWERDRV_REG,UIS_SWIZZLE_32_REG,RANKCTL_REG,RFSHCTL0_REG,DRAMTMG11_REG,SCHED1_REG,PCFGWQOS1_0_REG,MRCTRL2_REG,UIA_ENABLEDFICSPOLARITYFIX_REG,UIS_SWIZZLE_9_REG,INIT0_REG,DRAMTMG9_REG,UIB_DFIFREQRATIO_0_REG,MSTR_REG,INIT3_REG,DRAMTMG14_REG,PWRTMG_REG,PCFGQOS1_0_REG,PCFGWQOS0_0_REG,UIM_MR0_0_REG,DERATEINT_REG,UIB_NUMACTIVEDBYTEDFI0_REG,PCFGR_1_REG,UIS_SWIZZLE_28_REG,UIS_SWIZZLE_2_REG,DIMMCTL_REG,UIA_DRAMBYTESWAP_REG,UIA_PHYMSTRTRAININTERVAL_0_REG,UIS_SWIZZLE_43_REG,UIB_NUMRANK_DFI1_REG,UIA_MEMALERTEN_REG,UIS_SWIZZLE_13_REG,DFIUPD0_REG,ADDRMAP3_REG,UIS_SWIZZLE_39_REG,RFSHCTL3_REG,UIB_DIMODE_REG,DRAMTMG5_REG,ODTCFG_REG,UIB_DRAMTYPE_REG,UIA_MEMALERTSYNCBYPASS_REG,UIA_IS2TTIMING_0_REG,DERATECTL_REG,DFIUPD2_REG,UIS_SWIZZLE_6_REG,DRAMTMG3_REG,UIA_DISABLEUNUSEDADDRLNS_REG,UIS_SWIZZLE_41_REG,UIA_SNPSUMCTLOPT_REG,ODTMAP_REG,PCFGW_0_REG,ADDRMAP5_REG,DFIMISC_REG,ZQCTL2_REG,UIA_TXIMPEDANCE_0_REG,UIS_SWIZZLE_15_REG,UIS_SWIZZLE_31_REG,INIT6_REG,UIA_LP4WLS_0_REG,DRAMTMG10_REG,SCHED4_REG,UIS_SWIZZLE_35_REG,UIA_WDQSEXT_REG,PERFWR1_REG,INIT1_REG,PCFGWQOS1_1_REG,UIA_SEQUENCECTRL_0_REG,UIA_RXENBACKOFF_REG,UIB_NUMANIB_REG,UIM_MR6_0_REG,UIM_MR3_0_REG,UIA_ATXIMPEDANCE_REG,UIA_PHYVREF_REG,PCCFG_REG,DFITMG1_REG,UIS_SWIZZLE_21_REG,MRCTRL1_REG,DRAMTMG8_REG,UIS_SWIZZLE_1_REG,UIS_SWIZZLE_29_REG,UIA_TRAINSEQUENCECTRL_REG,UIM_MR13_0_REG,UIS_SWIZZLE_20_REG,UIA_LP4WL_0_REG,DFITMG0_REG,UIA_LP4RL_0_REG,PCFGWQOS0_1_REG,UIM_MR4_0_REG,UIA_DISDYNADRTRI_0_REG,DRAMTMG15_REG,ADDRMAP0_REG,UIS_SWIZZLE_19_REG,INIT2_REG,UIS_SWIZZLE_10_REG,UIS_SWIZZLE_36_REG,UIA_TXSLEWFALLDQ_0_REG,DFIPHYMSTR_REG,ADDRMAP9_REG,PCFGQOS0_1_REG,PCTRL_0_REG,DFIUPD1_REG,UIA_TXSLEWFALLAC_REG,UIS_SWIZZLE_5_REG,DRAMTMG4_REG,UIS_SWIZZLE_42_REG,UIA_DISABLERETRAINING_REG,UIS_SWIZZLE_25_REG,UIM_MR12_0_REG,phyvref,tRC,ODTIMPEDANCE_0,DISABLEPHYUPDATE,SoC ODT,RL,Speed_Bin,tpbR2pbR,tRFCpb,tRFCab,NUMACTIVEDBYTEDFI1,WL,tXSR,memclk
DDR_CTRL_PHY.LP4NWR_0=2
DDR_CTRL_PHY.LP4RL_0=2
DDR_CTRL_PHY.LP4WL_0=2
DDR_CTRL_PHY.MRCTRL0_REG=\#define DDR_MRCTRL0 0x00000030
DDR_CTRL_PHY.MRCTRL1_REG=\#define DDR_MRCTRL1 0x00000000
DDR_CTRL_PHY.MRCTRL2_REG=\#define DDR_MRCTRL2 0x00000000
DDR_CTRL_PHY.MSTR_REG=\#define DDR_MSTR 0x01080020
DDR_CTRL_PHY.NUMACTIVEDBYTEDFI1=0
DDR_CTRL_PHY.NUMDBYTE=2
DDR_CTRL_PHY.NUMRANK_DFI1=0
DDR_CTRL_PHY.ODTCFG_REG=\#define DDR_ODTCFG 0x04000400
DDR_CTRL_PHY.ODTIMPEDANCE_0=60
DDR_CTRL_PHY.ODTMAP_REG=\#define DDR_ODTMAP 0x00000000
DDR_CTRL_PHY.PCCFG_REG=\#define DDR_PCCFG 0x00000000
DDR_CTRL_PHY.PCFGQOS0_0_REG=\#define DDR_PCFGQOS0_0 0x0021000c
DDR_CTRL_PHY.PCFGQOS0_1_REG=\#define DDR_PCFGQOS0_1 0x00100007
DDR_CTRL_PHY.PCFGQOS1_0_REG=\#define DDR_PCFGQOS1_0 0x01000080
DDR_CTRL_PHY.PCFGQOS1_1_REG=\#define DDR_PCFGQOS1_1 0x01000080
DDR_CTRL_PHY.PCFGR_0_REG=\#define DDR_PCFGR_0 0x00704100
DDR_CTRL_PHY.PCFGR_1_REG=\#define DDR_PCFGR_1 0x00704100
DDR_CTRL_PHY.PCFGWQOS0_0_REG=\#define DDR_PCFGWQOS0_0 0x01100c07
DDR_CTRL_PHY.PCFGWQOS0_1_REG=\#define DDR_PCFGWQOS0_1 0x01100c07
DDR_CTRL_PHY.PCFGWQOS1_0_REG=\#define DDR_PCFGWQOS1_0 0x04000200
DDR_CTRL_PHY.PCFGWQOS1_1_REG=\#define DDR_PCFGWQOS1_1 0x04000200
DDR_CTRL_PHY.PCFGW_0_REG=\#define DDR_PCFGW_0 0x00004100
DDR_CTRL_PHY.PCFGW_1_REG=\#define DDR_PCFGW_1 0x00004100
DDR_CTRL_PHY.PCTRL_0_REG=\#define DDR_PCTRL_0 0x00000000
DDR_CTRL_PHY.PCTRL_1_REG=\#define DDR_PCTRL_1 0x00000000
DDR_CTRL_PHY.PERFHPR1_REG=\#define DDR_PERFHPR1 0x04000200
DDR_CTRL_PHY.PERFLPR1_REG=\#define DDR_PERFLPR1 0x08000080
DDR_CTRL_PHY.PERFWR1_REG=\#define DDR_PERFWR1 0x08000400
DDR_CTRL_PHY.POISONCFG_REG=\#define DDR_POISONCFG 0x00000000
DDR_CTRL_PHY.PWRCTL_REG=\#define DDR_PWRCTL 0x00000100
DDR_CTRL_PHY.PWRTMG_REG=\#define DDR_PWRTMG 0x000d0001
DDR_CTRL_PHY.RANKCTL1_REG=\#define DDR_RANKCTL1 0x0000000d
DDR_CTRL_PHY.RANKCTL_REG=\#define DDR_RANKCTL 0x0000066f
DDR_CTRL_PHY.RFSHCTL0_REG=\#define DDR_RFSHCTL0 0x00210014
DDR_CTRL_PHY.RFSHCTL1_REG=\#define DDR_RFSHCTL1 0x00000000
DDR_CTRL_PHY.RFSHCTL3_REG=\#define DDR_RFSHCTL3 0x00000000
DDR_CTRL_PHY.RFSHTMG1_REG=\#define DDR_RFSHTMG1 0x00240000
DDR_CTRL_PHY.RFSHTMG_REG=\#define DDR_RFSHTMG 0x80c3004c
DDR_CTRL_PHY.RL=14
DDR_CTRL_PHY.SCHED1_REG=\#define DDR_SCHED1 0x00000000
DDR_CTRL_PHY.SCHED3_REG=\#define DDR_SCHED3 0x04040208
DDR_CTRL_PHY.SCHED4_REG=\#define DDR_SCHED4 0x08400810
DDR_CTRL_PHY.SCHED_REG=\#define DDR_SCHED 0x80001b00
DDR_CTRL_PHY.SWCTLSTATIC_REG=\#define DDR_SWCTLSTATIC 0x00000000
DDR_CTRL_PHY.SWCTL_REG=\#define DDR_SWCTL 0x00000000
DDR_CTRL_PHY.SoC\ ODT=48
DDR_CTRL_PHY.Speed_Bin=800
DDR_CTRL_PHY.UIA_ATXIMPEDANCE_REG=\#define DDR_UIA_ATXIMPEDANCE 0x00000028
DDR_CTRL_PHY.UIA_CALINTERVAL_REG=\#define DDR_UIA_CALINTERVAL 0x00000009
DDR_CTRL_PHY.UIA_CALONCE_REG=\#define DDR_UIA_CALONCE 0x00000000
DDR_CTRL_PHY.UIA_D4RXPREAMBLELENGTH_0_REG=\#define DDR_UIA_D4RXPREAMBLELENGTH_0 0x00000001
DDR_CTRL_PHY.UIA_D4TXPREAMBLELENGTH_0_REG=\#define DDR_UIA_D4TXPREAMBLELENGTH_0 0x00000000
DDR_CTRL_PHY.UIA_DISABLEPHYUPDATE_REG=\#define DDR_UIA_DISABLEPHYUPDATE 0x00000001
DDR_CTRL_PHY.UIA_DISABLERETRAINING_REG=\#define DDR_UIA_DISABLERETRAINING 0x00000000
DDR_CTRL_PHY.UIA_DISABLEUNUSEDADDRLNS_REG=\#define DDR_UIA_DISABLEUNUSEDADDRLNS 0x00000001
DDR_CTRL_PHY.UIA_DISDYNADRTRI_0_REG=\#define DDR_UIA_DISDYNADRTRI_0 0x00000001
DDR_CTRL_PHY.UIA_DRAMBYTESWAP_REG=\#define DDR_UIA_DRAMBYTESWAP 0x00000000
DDR_CTRL_PHY.UIA_ENABLEDFICSPOLARITYFIX_REG=\#define DDR_UIA_ENABLEDFICSPOLARITYFIX 0x00000000
DDR_CTRL_PHY.UIA_ENABLEHIGHCLKSKEWFIX_REG=\#define DDR_UIA_ENABLEHIGHCLKSKEWFIX 0x00000000
DDR_CTRL_PHY.UIA_EXTCALRESVAL_REG=\#define DDR_UIA_EXTCALRESVAL 0x00000000
DDR_CTRL_PHY.UIA_IS2TTIMING_0_REG=\#define DDR_UIA_IS2TTIMING_0 0x00000000
DDR_CTRL_PHY.UIA_LP4DBIRD_0_REG=\#define DDR_UIA_LP4DBIRD_0 0x00000000
DDR_CTRL_PHY.UIA_LP4DBIWR_0_REG=\#define DDR_UIA_LP4DBIWR_0 0x00000000
DDR_CTRL_PHY.UIA_LP4LOWPOWERDRV_REG=\#define DDR_UIA_LP4LOWPOWERDRV 0x00000000
DDR_CTRL_PHY.UIA_LP4NWR_0_REG=\#define DDR_UIA_LP4NWR_0 0x00000002
DDR_CTRL_PHY.UIA_LP4POSTAMBLEEXT_0_REG=\#define DDR_UIA_LP4POSTAMBLEEXT_0 0x00000001
DDR_CTRL_PHY.UIA_LP4RL_0_REG=\#define DDR_UIA_LP4RL_0 0x00000002
DDR_CTRL_PHY.UIA_LP4RXPREAMBLEMODE_0_REG=\#define DDR_UIA_LP4RXPREAMBLEMODE_0 0x00000000
DDR_CTRL_PHY.UIA_LP4WLS_0_REG=\#define DDR_UIA_LP4WLS_0 0x00000000
DDR_CTRL_PHY.UIA_LP4WL_0_REG=\#define DDR_UIA_LP4WL_0 0x00000002
DDR_CTRL_PHY.UIA_MEMALERTEN_REG=\#define DDR_UIA_MEMALERTEN 0x00000000
DDR_CTRL_PHY.UIA_MEMALERTPUIMP_REG=\#define DDR_UIA_MEMALERTPUIMP 0x00000000
DDR_CTRL_PHY.UIA_MEMALERTSYNCBYPASS_REG=\#define DDR_UIA_MEMALERTSYNCBYPASS 0x00000000
DDR_CTRL_PHY.UIA_MEMALERTVREFLEVEL_REG=\#define DDR_UIA_MEMALERTVREFLEVEL 0x00000000
DDR_CTRL_PHY.UIA_ODTIMPEDANCE_0_REG=\#define DDR_UIA_ODTIMPEDANCE_0 0x00000035
DDR_CTRL_PHY.UIA_PHYINITSEQUENCENUM_REG=\#define DDR_UIA_PHYINITSEQUENCENUM 0x00000000
DDR_CTRL_PHY.UIA_PHYMSTRMAXREQTOACK_0_REG=\#define DDR_UIA_PHYMSTRMAXREQTOACK_0 0x00000005
DDR_CTRL_PHY.UIA_PHYMSTRTRAININTERVAL_0_REG=\#define DDR_UIA_PHYMSTRTRAININTERVAL_0 0x0000000a
DDR_CTRL_PHY.UIA_PHYVREF_REG=\#define DDR_UIA_PHYVREF 0x00000014
DDR_CTRL_PHY.UIA_RXENBACKOFF_REG=\#define DDR_UIA_RXENBACKOFF 0x00000000
DDR_CTRL_PHY.UIA_SEQUENCECTRL_0_REG=\#define DDR_UIA_SEQUENCECTRL_0 0x0000131f
DDR_CTRL_PHY.UIA_SNPSUMCTLF0RC5X_0_REG=\#define DDR_UIA_SNPSUMCTLF0RC5X_0 0x00000000
DDR_CTRL_PHY.UIA_SNPSUMCTLOPT_REG=\#define DDR_UIA_SNPSUMCTLOPT 0x00000000
DDR_CTRL_PHY.UIA_TRAINSEQUENCECTRL_REG=\#define DDR_UIA_TRAINSEQUENCECTRL 0x00000000
DDR_CTRL_PHY.UIA_TXIMPEDANCE_0_REG=\#define DDR_UIA_TXIMPEDANCE_0 0x00000028
DDR_CTRL_PHY.UIA_TXSLEWFALLAC_REG=\#define DDR_UIA_TXSLEWFALLAC 0x0000000f
DDR_CTRL_PHY.UIA_TXSLEWFALLDQ_0_REG=\#define DDR_UIA_TXSLEWFALLDQ_0 0x0000000f
DDR_CTRL_PHY.UIA_TXSLEWRISEAC_REG=\#define DDR_UIA_TXSLEWRISEAC 0x0000000f
DDR_CTRL_PHY.UIA_TXSLEWRISEDQ_0_REG=\#define DDR_UIA_TXSLEWRISEDQ_0 0x0000000f
DDR_CTRL_PHY.UIA_WDQSEXT_REG=\#define DDR_UIA_WDQSEXT 0x00000001
DDR_CTRL_PHY.UIB_DFI1EXISTS_REG=\#define DDR_UIB_DFI1EXISTS 0x00000000
DDR_CTRL_PHY.UIB_DFIFREQRATIO_0_REG=\#define DDR_UIB_DFIFREQRATIO_0 0x00000001
DDR_CTRL_PHY.UIB_DIMMTYPE_REG=\#define DDR_UIB_DIMMTYPE 0x00000004
DDR_CTRL_PHY.UIB_DIMODE_REG=\#define DDR_UIB_DFIMODE 0x00000000
DDR_CTRL_PHY.UIB_DRAMDATAWIDTH_REG=\#define DDR_UIB_DRAMDATAWIDTH 0x00000010
DDR_CTRL_PHY.UIB_DRAMTYPE_REG=\#define DDR_UIB_DRAMTYPE 0x00000002
DDR_CTRL_PHY.UIB_FREQUENCY_0_REG=\#define DDR_UIB_FREQUENCY_0 0x00000320
DDR_CTRL_PHY.UIB_HARDMACROVER_REG=\#define DDR_UIB_HARDMACROVER 0x00000003
DDR_CTRL_PHY.UIB_LP4XMODE_REG=\#define DDR_UIB_LP4XMODE 0x00000000
DDR_CTRL_PHY.UIB_NUMACTIVEDBYTEDFI0_REG=\#define DDR_UIB_NUMACTIVEDBYTEDFI0 0x00000002
DDR_CTRL_PHY.UIB_NUMACTIVEDBYTEDFI1_REG=\#define DDR_UIB_NUMACTIVEDBYTEDFI1 0x00000000
DDR_CTRL_PHY.UIB_NUMANIB_REG=\#define DDR_UIB_NUMANIB 0x00000008
DDR_CTRL_PHY.UIB_NUMDBYTE_REG=\#define DDR_UIB_NUMDBYTE 0x00000002
DDR_CTRL_PHY.UIB_NUMPSTATES_REG=\#define DDR_UIB_NUMPSTATES 0x00000001
DDR_CTRL_PHY.UIB_NUMRANK_DFI0_REG=\#define DDR_UIB_NUMRANK_DFI0 0x00000001
DDR_CTRL_PHY.UIB_NUMRANK_DFI1_REG=\#define DDR_UIB_NUMRANK_DFI1 0x00000000
DDR_CTRL_PHY.UIB_PLLBYPASS_0_REG=\#define DDR_UIB_PLLBYPASS_0 0x00000000
DDR_CTRL_PHY.UIB_READDBIENABLE_0_REG=\#define DDR_UIB_READDBIENABLE_0 0x00000000
DDR_CTRL_PHY.UIB_TRAIN2D_REG=\#define DDR_UIB_TRAIN2D 0x00000000
DDR_CTRL_PHY.UIM_MR0_0_REG=\#define DDR_UIM_MR0_0 0x00000000
DDR_CTRL_PHY.UIM_MR11_0_REG=\#define DDR_UIM_MR11_0 0x00000066
DDR_CTRL_PHY.UIM_MR12_0_REG=\#define DDR_UIM_MR12_0 0x00000047
DDR_CTRL_PHY.UIM_MR13_0_REG=\#define DDR_UIM_MR13_0 0x00000008
DDR_CTRL_PHY.UIM_MR14_0_REG=\#define DDR_UIM_MR14_0 0x00000047
DDR_CTRL_PHY.UIM_MR1_0_REG=\#define DDR_UIM_MR1_0 0x000000a4
DDR_CTRL_PHY.UIM_MR22_0_REG=\#define DDR_UIM_MR22_0 0x00000005
DDR_CTRL_PHY.UIM_MR2_0_REG=\#define DDR_UIM_MR2_0 0x00000012
DDR_CTRL_PHY.UIM_MR3_0_REG=\#define DDR_UIM_MR3_0 0x00000031
DDR_CTRL_PHY.UIM_MR4_0_REG=\#define DDR_UIM_MR4_0 0x00000000
DDR_CTRL_PHY.UIM_MR5_0_REG=\#define DDR_UIM_MR5_0 0x00000000
DDR_CTRL_PHY.UIM_MR6_0_REG=\#define DDR_UIM_MR6_0 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_0_REG=\#define DDR_UIS_SWIZZLE_0 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_10_REG=\#define DDR_UIS_SWIZZLE_10 0x00000002
DDR_CTRL_PHY.UIS_SWIZZLE_11_REG=\#define DDR_UIS_SWIZZLE_11 0x00000003
DDR_CTRL_PHY.UIS_SWIZZLE_12_REG=\#define DDR_UIS_SWIZZLE_12 0x00000004
DDR_CTRL_PHY.UIS_SWIZZLE_13_REG=\#define DDR_UIS_SWIZZLE_13 0x00000005
DDR_CTRL_PHY.UIS_SWIZZLE_14_REG=\#define DDR_UIS_SWIZZLE_14 0x00000006
DDR_CTRL_PHY.UIS_SWIZZLE_15_REG=\#define DDR_UIS_SWIZZLE_15 0x00000007
DDR_CTRL_PHY.UIS_SWIZZLE_16_REG=\#define DDR_UIS_SWIZZLE_16 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_17_REG=\#define DDR_UIS_SWIZZLE_17 0x00000001
DDR_CTRL_PHY.UIS_SWIZZLE_18_REG=\#define DDR_UIS_SWIZZLE_18 0x00000002
DDR_CTRL_PHY.UIS_SWIZZLE_19_REG=\#define DDR_UIS_SWIZZLE_19 0x00000003
DDR_CTRL_PHY.UIS_SWIZZLE_1_REG=\#define DDR_UIS_SWIZZLE_1 0x00000001
DDR_CTRL_PHY.UIS_SWIZZLE_20_REG=\#define DDR_UIS_SWIZZLE_20 0x00000004
DDR_CTRL_PHY.UIS_SWIZZLE_21_REG=\#define DDR_UIS_SWIZZLE_21 0x00000005
DDR_CTRL_PHY.UIS_SWIZZLE_22_REG=\#define DDR_UIS_SWIZZLE_22 0x00000006
DDR_CTRL_PHY.UIS_SWIZZLE_23_REG=\#define DDR_UIS_SWIZZLE_23 0x00000007
DDR_CTRL_PHY.UIS_SWIZZLE_24_REG=\#define DDR_UIS_SWIZZLE_24 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_25_REG=\#define DDR_UIS_SWIZZLE_25 0x00000001
DDR_CTRL_PHY.UIS_SWIZZLE_26_REG=\#define DDR_UIS_SWIZZLE_26 0x00000002
DDR_CTRL_PHY.UIS_SWIZZLE_27_REG=\#define DDR_UIS_SWIZZLE_27 0x00000003
DDR_CTRL_PHY.UIS_SWIZZLE_28_REG=\#define DDR_UIS_SWIZZLE_28 0x00000004
DDR_CTRL_PHY.UIS_SWIZZLE_29_REG=\#define DDR_UIS_SWIZZLE_29 0x00000005
DDR_CTRL_PHY.UIS_SWIZZLE_2_REG=\#define DDR_UIS_SWIZZLE_2 0x00000002
DDR_CTRL_PHY.UIS_SWIZZLE_30_REG=\#define DDR_UIS_SWIZZLE_30 0x00000006
DDR_CTRL_PHY.UIS_SWIZZLE_31_REG=\#define DDR_UIS_SWIZZLE_31 0x00000007
DDR_CTRL_PHY.UIS_SWIZZLE_32_REG=\#define DDR_UIS_SWIZZLE_32 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_33_REG=\#define DDR_UIS_SWIZZLE_33 0x00000001
DDR_CTRL_PHY.UIS_SWIZZLE_34_REG=\#define DDR_UIS_SWIZZLE_34 0x00000002
DDR_CTRL_PHY.UIS_SWIZZLE_35_REG=\#define DDR_UIS_SWIZZLE_35 0x00000003
DDR_CTRL_PHY.UIS_SWIZZLE_36_REG=\#define DDR_UIS_SWIZZLE_36 0x00000004
DDR_CTRL_PHY.UIS_SWIZZLE_37_REG=\#define DDR_UIS_SWIZZLE_37 0x00000005
DDR_CTRL_PHY.UIS_SWIZZLE_38_REG=\#define DDR_UIS_SWIZZLE_38 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_39_REG=\#define DDR_UIS_SWIZZLE_39 0x00000001
DDR_CTRL_PHY.UIS_SWIZZLE_3_REG=\#define DDR_UIS_SWIZZLE_3 0x00000003
DDR_CTRL_PHY.UIS_SWIZZLE_40_REG=\#define DDR_UIS_SWIZZLE_40 0x00000002
DDR_CTRL_PHY.UIS_SWIZZLE_41_REG=\#define DDR_UIS_SWIZZLE_41 0x00000003
DDR_CTRL_PHY.UIS_SWIZZLE_42_REG=\#define DDR_UIS_SWIZZLE_42 0x00000004
DDR_CTRL_PHY.UIS_SWIZZLE_43_REG=\#define DDR_UIS_SWIZZLE_43 0x00000005
DDR_CTRL_PHY.UIS_SWIZZLE_4_REG=\#define DDR_UIS_SWIZZLE_4 0x00000004
DDR_CTRL_PHY.UIS_SWIZZLE_5_REG=\#define DDR_UIS_SWIZZLE_5 0x00000005
DDR_CTRL_PHY.UIS_SWIZZLE_6_REG=\#define DDR_UIS_SWIZZLE_6 0x00000006
DDR_CTRL_PHY.UIS_SWIZZLE_7_REG=\#define DDR_UIS_SWIZZLE_7 0x00000007
DDR_CTRL_PHY.UIS_SWIZZLE_8_REG=\#define DDR_UIS_SWIZZLE_8 0x00000000
DDR_CTRL_PHY.UIS_SWIZZLE_9_REG=\#define DDR_UIS_SWIZZLE_9 0x00000001
DDR_CTRL_PHY.WDQSEXT=1
DDR_CTRL_PHY.WL=8
DDR_CTRL_PHY.ZQCTL0_REG=\#define DDR_ZQCTL0 0x0190000c
DDR_CTRL_PHY.ZQCTL1_REG=\#define DDR_ZQCTL1 0x014030d4
DDR_CTRL_PHY.ZQCTL2_REG=\#define DDR_ZQCTL2 0x00000000
DDR_CTRL_PHY.memclk=800.0
DDR_CTRL_PHY.nWR=16
DDR_CTRL_PHY.phyvref=0.7376237623762376
DDR_CTRL_PHY.tRC=50
DDR_CTRL_PHY.tRFCab=130
DDR_CTRL_PHY.tRFCpb=60
DDR_CTRL_PHY.tXSR=137.5
DDR_CTRL_PHY.tpbR2pbR=60
ETH1.IPParameters=MediaInterface
ETH1.MediaInterface=HAL_ETH_RMII_MODE
File.Version=6
GIC.ADC1_IRQn=true\:false\:High level
GIC.DCMIPP_IRQn=true\:false\:High level
GIC.ETH1_PMT_IRQn=true\:false\:High level
GIC.ETH1_SBD_IRQn=true\:false\:High level
GIC.I2C2_IRQn=true\:false\:High level
GIC.I2C3_IRQn=true\:false\:High level
GIC.IPCC1_RX_IRQn=true\:false\:High level
GIC.IPCC1_RX_S_IRQn=true\:false\:High level
GIC.IPCC1_TX_IRQn=true\:false\:High level
GIC.IWDG1_IRQn=true\:false\:High level
GIC.LPTIM1_IRQn=true\:false\:High level
GIC.LPTIM3_IRQn=true\:false\:High level
GIC.MDF1_FLT0_IRQn=true\:false\:High level
GIC.MDF1_FLT1_IRQn=true\:false\:High level
GIC.MDF1_FLT2_IRQn=true\:false\:High level
GIC.MDF1_FLT3_IRQn=true\:false\:High level
GIC.OTG_IRQn=true\:false\:High level
GIC.OTG_WAKEUP_IRQn=true\:false\:High level
GIC.RCC_HSI_FMON_IRQn=true\:false\:High level
GIC.RCC_IRQn=true\:false\:High level
GIC.RCC_MSI_FMON_IRQn=true\:false\:High level
GIC.RCC_WAKEUP_IRQn=true\:false\:High level
GIC.RTC_IRQn=true\:false\:High level
GIC.RTC_S_IRQn=true\:false\:High level
GIC.SDMMC1_IRQn=true\:false\:High level
GIC.USART2_IRQn=true\:false\:High level
GIC.VDDCORE_VD_IRQn=true\:false\:High level
GIC.VDDCPU_VD_IRQn=true\:false\:High level
GPIO.groupedBy=Group By Peripherals
I2C2.IPParameters=Timing
I2C2.Timing=0x10C0ECFF
I2C3.IPParameters=Timing
I2C3.Timing=0x10C0ECFF
KeepUserPlacement=true
Mcu.CPN=STM32MP215FAN3
Mcu.Context0=BootROMA35
Mcu.Context1=CortexA35SFSBLA
Mcu.Context2=CortexA35SSecureOS
Mcu.Context3=CortexA35NSSSBL
Mcu.Context4=CortexA35NSOS
Mcu.Context5=CortexM33SSecureOS
Mcu.Context6=CortexM33NS
Mcu.ContextNb=7
Mcu.ContextProject=A35TD_TZEN
Mcu.Family=STM32MP2
Mcu.IP0=ADC1
Mcu.IP1=BSEC
Mcu.IP10=HASH1
Mcu.IP11=I2C2
Mcu.IP12=I2C3
Mcu.IP13=ICACHE
Mcu.IP14=IPCC1
Mcu.IP15=IWDG1
Mcu.IP16=LPTIM1
Mcu.IP17=LPTIM3
Mcu.IP18=LTDC
Mcu.IP19=MDF1
Mcu.IP2=CORTEX_M33
Mcu.IP20=NVIC
Mcu.IP21=PKA
Mcu.IP22=PWR
Mcu.IP23=RCC
Mcu.IP24=RIF
Mcu.IP25=RNG1
Mcu.IP26=RNG2
Mcu.IP27=RTC
Mcu.IP28=SAES
Mcu.IP29=SDMMC1
Mcu.IP3=CRC
Mcu.IP30=SERC
Mcu.IP31=STGEN
Mcu.IP32=SYS
Mcu.IP33=SYS_S
Mcu.IP34=TAMP
Mcu.IP35=UART4
Mcu.IP36=USART2
Mcu.IP37=USB_OTG_HS
Mcu.IP4=CRYP1
Mcu.IP5=CSI
Mcu.IP6=DCMIPP
Mcu.IP7=DDR_CTRL_PHY
Mcu.IP8=ETH1
Mcu.IP9=GIC
Mcu.IPNb=38
Mcu.Name=STM32MP215FANx
Mcu.Package=VFBGA273
Mcu.Pin0=CSI_CKP
Mcu.Pin1=PD3
Mcu.Pin10=CSI_CKN
Mcu.Pin100=PC9
Mcu.Pin101=PF1
Mcu.Pin102=PH13
Mcu.Pin103=PH11
Mcu.Pin104=PA11
Mcu.Pin105=PA6
Mcu.Pin106=PA2
Mcu.Pin107=OSC_IN
Mcu.Pin108=PA0
Mcu.Pin109=PC12
Mcu.Pin11=PD10
Mcu.Pin110=PC8
Mcu.Pin111=PF0
Mcu.Pin112=PC2
Mcu.Pin113=PA12
Mcu.Pin114=PH8
Mcu.Pin115=PA4
Mcu.Pin116=OTG_HSDP
Mcu.Pin117=OTG_HSDM
Mcu.Pin118=OSC_OUT
Mcu.Pin119=PF10
Mcu.Pin12=PD4
Mcu.Pin120=PF9
Mcu.Pin121=PF2
Mcu.Pin122=PH12
Mcu.Pin123=PH7
Mcu.Pin124=PH4
Mcu.Pin125=VP_BSEC_VS_BSEC
Mcu.Pin126=VP_CORTEX_M33_VS_CORTEX_M33
Mcu.Pin127=VP_CRC_VS_CRC
Mcu.Pin128=VP_CRYP1_VS_CRYP
Mcu.Pin129=VP_CSI_VS_CSI
Mcu.Pin13=PD8
Mcu.Pin130=VP_DCMIPP_VS_PIPE0
Mcu.Pin131=VP_DCMIPP_CSI
Mcu.Pin132=VP_DDR_CTRL_PHY_LPDDR4
Mcu.Pin133=VP_DDR_CTRL_PHY_VS_16BITS
Mcu.Pin134=VP_DDR_CTRL_PHY_VS_16Gb
Mcu.Pin135=VP_HASH1_VS_HASH
Mcu.Pin136=VP_ICACHE_VS_SECURE_ICACHE_REG
Mcu.Pin137=VP_IPCC1_VS_IPCC
Mcu.Pin138=VP_IPCC1_VS_Vq0_interrupt
Mcu.Pin139=VP_IPCC1_VS_Vq1_interrupt
Mcu.Pin14=PB9
Mcu.Pin140=VP_IPCC1_VS_ShutDown
Mcu.Pin141=VP_IWDG1_VS_IWDG
Mcu.Pin142=VP_LPTIM1_VS_LPTIM_counterModeInternalClock
Mcu.Pin143=VP_LPTIM3_VS_LPTIM_counterModeInternalClock
Mcu.Pin144=VP_MDF1_VS_MDF_DFLT1
Mcu.Pin145=VP_PKA_VS_PKA
Mcu.Pin146=VP_PWR_V_PVD_IN
Mcu.Pin147=VP_RNG1_VS_RNG
Mcu.Pin148=VP_RNG2_VS_RNG
Mcu.Pin149=VP_RTC_VS_RTC_Activate
Mcu.Pin15=PB3
Mcu.Pin150=VP_SAES_VS_SAES
Mcu.Pin151=VP_SERC_VS_SERC
Mcu.Pin152=VP_STGEN_VS_STGEN
Mcu.Pin153=VP_SYS_VS_Systick
Mcu.Pin154=VP_SYS_S_VS_Systick
Mcu.Pin16=PD6
Mcu.Pin17=PE2
Mcu.Pin18=PE11
Mcu.Pin19=PB14
Mcu.Pin2=PD15
Mcu.Pin20=PD12
Mcu.Pin21=CSI_D0N
Mcu.Pin22=CSI_REXT
Mcu.Pin23=PD2
Mcu.Pin24=PB7
Mcu.Pin25=PB11
Mcu.Pin26=PD1
Mcu.Pin27=PB10
Mcu.Pin28=PD9
Mcu.Pin29=PD5
Mcu.Pin3=PB1
Mcu.Pin30=PE1
Mcu.Pin31=PE3
Mcu.Pin32=PE8
Mcu.Pin33=PB13
Mcu.Pin34=PD14
Mcu.Pin35=PI6
Mcu.Pin36=PD11
Mcu.Pin37=PB6
Mcu.Pin38=PD0
Mcu.Pin39=PE5
Mcu.Pin4=PE0
Mcu.Pin40=PE4
Mcu.Pin41=PE14
Mcu.Pin42=PG2
Mcu.Pin43=PC5
Mcu.Pin44=PI5
Mcu.Pin45=PB5
Mcu.Pin46=PB2
Mcu.Pin47=PE15
Mcu.Pin48=PI1
Mcu.Pin49=PA7
Mcu.Pin5=PE13
Mcu.Pin50=PF5
Mcu.Pin51=PI0
Mcu.Pin52=PG14
Mcu.Pin53=PG15
Mcu.Pin54=PF6
Mcu.Pin55=PI4
Mcu.Pin56=PG12
Mcu.Pin57=PG11
Mcu.Pin58=PG10
Mcu.Pin59=PG9
Mcu.Pin6=PE12
Mcu.Pin60=PC0
Mcu.Pin61=PA5
Mcu.Pin62=PH5
Mcu.Pin63=PG8
Mcu.Pin64=PZ0
Mcu.Pin65=PZ3
Mcu.Pin66=PG7
Mcu.Pin67=PZ1
Mcu.Pin68=PA10
Mcu.Pin69=PF4
Mcu.Pin7=PB12
Mcu.Pin70=PG5
Mcu.Pin71=PB15
Mcu.Pin72=PA1
Mcu.Pin73=PF13
Mcu.Pin74=PF15
Mcu.Pin75=PC11
Mcu.Pin76=PF7
Mcu.Pin77=PG4
Mcu.Pin78=OSC32_IN
Mcu.Pin79=OSC32_OUT
Mcu.Pin8=PD13
Mcu.Pin80=PC4
Mcu.Pin81=PG13
Mcu.Pin82=PC13
Mcu.Pin83=PG0
Mcu.Pin84=PC7
Mcu.Pin85=PC3
Mcu.Pin86=PF8
Mcu.Pin87=PA9
Mcu.Pin88=PF12
Mcu.Pin89=PI8
Mcu.Pin9=CSI_D0P
Mcu.Pin90=PG1
Mcu.Pin91=PC10
Mcu.Pin92=PA15
Mcu.Pin93=PF3
Mcu.Pin94=PH9
Mcu.Pin95=ANA0
Mcu.Pin96=PC1
Mcu.Pin97=PA13
Mcu.Pin98=PA8
Mcu.Pin99=ANA1
Mcu.PinsNb=155
Mcu.ThirdPartyNb=0
Mcu.UserConstants=
Mcu.UserName=STM32MP215FANx
MxCube.Version=6.15.0
MxDb.Version=DB.6.0.150
NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.ForceEnableDMAVector=true
NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.PriorityGroup=NVIC_PRIORITYGROUP_4
NVIC.RCC_WAKEUP_IRQn=true\:0\:0\:false\:false\:true\:false\:true\:true
NVIC.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.SecureFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.SysTick_IRQn=true\:15\:0\:false\:false\:true\:false\:true\:false
NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
OSC32_IN.GPIOParameters=PinAttribute
OSC32_IN.Mode=LSE-External-Clock-Source
OSC32_IN.PinAttribute=
OSC32_IN.Signal=RCC_OSC32_IN
OSC32_OUT.GPIOParameters=PinAttribute
OSC32_OUT.Mode=LSE-External-Clock-Source
OSC32_OUT.PinAttribute=
OSC32_OUT.Signal=RCC_OSC32_OUT
OSC_IN.GPIOParameters=PinAttribute
OSC_IN.Mode=HSE-DIG-External-Clock-Source
OSC_IN.PinAttribute=
OSC_IN.Signal=RCC_OSC_IN
OSC_OUT.GPIOParameters=PinAttribute
OSC_OUT.Mode=HSE-DIG-External-Clock-Source
OSC_OUT.PinAttribute=
OSC_OUT.Signal=RCC_OSC_OUT
OTG_HSDM.GPIOParameters=PinAttribute
OTG_HSDM.Mode=External_Phy_Device
OTG_HSDM.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
OTG_HSDM.Signal=USB_OTG_HS_DM
OTG_HSDP.GPIOParameters=PinAttribute
OTG_HSDP.Mode=External_Phy_Device
OTG_HSDP.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
OTG_HSDP.Signal=USB_OTG_HS_DP
PA0.ContextOwner=CortexA35SSecureOS
PA0.GPIOParameters=GPIO_Label,PinAttribute
PA0.GPIO_Label=MP215_INT   (WKUP1)
PA0.Locked=true
PA0.PinAttribute=CortexA35SSecureOS
PA0.Signal=GPIO_Input
PA1.GPIOParameters=PinAttribute
PA1.Mode=RGB666
PA1.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA1.Signal=LTDC_R3
PA10.GPIOParameters=PinAttribute
PA10.Mode=RGB666
PA10.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA10.Signal=LTDC_R6
PA11.GPIOParameters=PinAttribute
PA11.Mode=RMII (Reduced MII)
PA11.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA11.Signal=ETH1_RMII_CRS_DV
PA12.ContextOwner=CortexA35NSOS
PA12.GPIOParameters=GPIO_Label,PinAttribute
PA12.GPIO_Label=ETH1_PHY_INTN
PA12.Locked=true
PA12.PinAttribute=CortexA35NSOS
PA12.Signal=GPXTI12
PA13.GPIOParameters=PinAttribute
PA13.Mode=RMII (Reduced MII)
PA13.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA13.Signal=ETH1_RMII_TX_EN
PA15.GPIOParameters=PinAttribute
PA15.Mode=RMII (Reduced MII)
PA15.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA15.Signal=ETH1_RMII_TXD0
PA2.GPIOParameters=PinAttribute
PA2.Locked=true
PA2.PinAttribute=CortexA35NSOS
PA2.Signal=I3C1_SDA
PA4.GPIOParameters=GPIO_ModeDefaultPP,GPIO_Speed,GPIO_PuPd,PinAttribute
PA4.GPIO_ModeDefaultPP=GPIO_MODE_AF_PP
PA4.GPIO_PuPd=GPIO_NOPULL
PA4.GPIO_Speed=GPIO_SPEED_FREQ_LOW
PA4.Mode=Asynchronous
PA4.PinAttribute=CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PA4.Signal=USART2_TX
PA5.GPIOParameters=PinAttribute
PA5.Locked=true
PA5.PinAttribute=Free
PA5.Signal=SAI2_SD_B
PA6.GPIOParameters=PinAttribute
PA6.Locked=true
PA6.PinAttribute=Free
PA6.Signal=SAI2_FS_B
PA7.GPIOParameters=PinAttribute
PA7.Mode=RGB666
PA7.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA7.Signal=LTDC_B5
PA8.GPIOParameters=GPIO_PuPd,PinAttribute
PA8.GPIO_PuPd=GPIO_NOPULL
PA8.Mode=Asynchronous
PA8.PinAttribute=CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PA8.Signal=USART2_RX
PA9.GPIOParameters=PinAttribute
PA9.Locked=true
PA9.PinAttribute=Free
PA9.Signal=SAI2_SCK_B
PB1.ContextOwner=CortexA35NSOS
PB1.GPIOParameters=GPIO_Label,PinAttribute
PB1.GPIO_Label=WL_HOST_WAKE (M.2)
PB1.Locked=true
PB1.PinAttribute=CortexA35NSOS
PB1.Signal=GPXTI1
PB10.GPIOParameters=PinAttribute
PB10.Locked=true
PB10.PinAttribute=CortexA35SFSBLA,CortexA35NSOS
PB10.Signal=USART1_RX
PB11.GPIOParameters=PinAttribute
PB11.Locked=true
PB11.PinAttribute=CortexA35SFSBLA,CortexA35NSOS
PB11.Signal=USART1_CTS
PB12.GPIOParameters=PinAttribute
PB12.Locked=true
PB12.PinAttribute=Free
PB12.Signal=SDMMC3_D2
PB13.GPIOParameters=PinAttribute
PB13.Locked=true
PB13.PinAttribute=Free
PB13.Signal=SDMMC3_CK
PB14.GPIOParameters=PinAttribute
PB14.Locked=true
PB14.PinAttribute=Free
PB14.Signal=SDMMC3_D0
PB15.GPIOParameters=PinAttribute
PB15.Mode=RGB666
PB15.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PB15.Signal=LTDC_R4
PB2.ContextOwner=CortexA35NSOS
PB2.GPIOParameters=GPIO_Label,PinAttribute
PB2.GPIO_Label=WL_REG_ON (M.2)
PB2.Locked=true
PB2.PinAttribute=CortexA35NSOS
PB2.Signal=GPIO_Input
PB3.ContextOwner=CortexA35NSOS
PB3.GPIOParameters=GPIO_Label,PinAttribute
PB3.GPIO_Label=MDF1_SDI3
PB3.Locked=true
PB3.PinAttribute=CortexA35NSOS
PB3.Signal=GPIO_Input
PB5.GPIOParameters=PinAttribute
PB5.Mode=I2C
PB5.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PB5.Signal=I2C2_SCL
PB6.ContextOwner=CortexA35NSOS
PB6.GPIOParameters=GPIO_Label,PinAttribute
PB6.GPIO_Label=BT_DEV_WAKE (M.2)
PB6.Locked=true
PB6.PinAttribute=CortexA35NSOS
PB6.Signal=GPIO_Output
PB7.ContextOwner=CortexA35NSOS
PB7.GPIOParameters=GPIO_Label,PinAttribute
PB7.GPIO_Label=BT_REG_ON (M.2)
PB7.Locked=true
PB7.PinAttribute=CortexA35NSOS
PB7.Signal=GPXTI7
PB9.ContextOwner=CortexA35NSOS
PB9.GPIOParameters=GPIO_Label,PinAttribute
PB9.GPIO_Label=USART1_RTX(M.0_BT)
PB9.Locked=true
PB9.PinAttribute=CortexA35NSOS
PB9.Signal=GPIO_Input
PC0.GPIOParameters=PinAttribute
PC0.Mode=RGB666
PC0.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC0.Signal=LTDC_G7
PC1.GPIOParameters=PinAttribute
PC1.Mode=RMII (Reduced MII)
PC1.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC1.Signal=ETH1_RMII_TXD1
PC10.GPIOParameters=PinAttribute
PC10.Locked=true
PC10.PinAttribute=CortexA35NSOS
PC10.Signal=S_TIM8_CH4
PC11.GPIOParameters=PinAttribute
PC11.Locked=true
PC11.Mode=RGB666
PC11.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC11.Signal=LTDC_R2
PC12.GPIOParameters=PinAttribute
PC12.Locked=true
PC12.PinAttribute=CortexA35NSOS
PC12.Signal=I3C2_SCL
PC13.GPIOParameters=PinAttribute
PC13.Mode=WakeUpAF1
PC13.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC13.Signal=RTC_OUT1
PC2.GPIOParameters=PinAttribute
PC2.Mode=RMII (Reduced MII)
PC2.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC2.Signal=ETH1_RMII_RXD1
PC3.GPIOParameters=PinAttribute
PC3.Locked=true
PC3.PinAttribute=Free
PC3.Signal=USART6_RTS
PC4.ContextOwner=CortexA35NSOS
PC4.GPIOParameters=GPIO_Label,PinAttribute
PC4.GPIO_Label=BUTTON_USER1
PC4.Locked=true
PC4.PinAttribute=CortexA35NSOS
PC4.Signal=GPXTI4
PC5.GPIOParameters=PinAttribute
PC5.Mode=RGB666
PC5.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC5.Signal=LTDC_DE
PC7.ContextOwner=CortexA35NSOS
PC7.GPIOParameters=GPIO_Label,PinAttribute
PC7.GPIO_Label=GPIO7 (GPIO_EXP)
PC7.Locked=true
PC7.PinAttribute=CortexA35NSOS
PC7.Signal=GPIO_Input
PC8.GPIOParameters=PinAttribute
PC8.Locked=true
PC8.PinAttribute=CortexA35NSOS
PC8.Signal=S_TIM8_CH2
PC9.GPIOParameters=PinAttribute
PC9.Locked=true
PC9.PinAttribute=CortexA35NSOS
PC9.Signal=S_TIM13_CH1
PD0.ContextOwner=CortexA35NSOS
PD0.GPIOParameters=GPIO_Label,PinAttribute
PD0.GPIO_Label=CAM_ENABLE
PD0.Locked=true
PD0.PinAttribute=CortexA35NSOS
PD0.Signal=GPIO_Input
PD1.GPIOParameters=PinAttribute
PD1.Locked=true
PD1.PinAttribute=CortexA35NSOS
PD1.Signal=SPI1_MISO
PD10.GPIOParameters=PinAttribute
PD10.Locked=true
PD10.PinAttribute=CortexA35SFSBLA,CortexA35NSOS
PD10.Signal=SAI1_SCK_A
PD11.GPIOParameters=PinAttribute
PD11.Locked=true
PD11.PinAttribute=CortexA35NSOS
PD11.Signal=SPI1_SCK
PD12.GPIOParameters=PinAttribute
PD12.Locked=true
PD12.PinAttribute=Free
PD12.Signal=SDMMC3_CMD
PD13.GPIOParameters=PinAttribute
PD13.Locked=true
PD13.PinAttribute=Free
PD13.Signal=SDMMC3_D1
PD14.GPIOParameters=PinAttribute
PD14.Locked=true
PD14.PinAttribute=Free
PD14.Signal=SDMMC3_D3
PD15.GPIOParameters=PinAttribute
PD15.Mode=I2C
PD15.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PD15.Signal=I2C2_SDA
PD2.GPIOParameters=PinAttribute
PD2.Locked=true
PD2.PinAttribute=CortexA35NSOS
PD2.Signal=SPI1_NSS
PD3.ContextOwner=CortexA35NSOS
PD3.GPIOParameters=GPIO_Label,PinAttribute
PD3.GPIO_Label=SDMMC1_DETECT
PD3.Locked=true
PD3.PinAttribute=CortexA35NSOS
PD3.Signal=GPXTI3
PD4.GPIOParameters=PinAttribute
PD4.Locked=true
PD4.PinAttribute=Free
PD4.Signal=SAI1_SD_B
PD5.ContextOwner=CortexA35NSOS
PD5.GPIOParameters=GPIO_Label,PinAttribute
PD5.GPIO_Label=CAM_RESET
PD5.Locked=true
PD5.PinAttribute=CortexA35NSOS
PD5.Signal=GPIO_Output
PD6.ContextOwner=CortexA35NSOS
PD6.GPIOParameters=GPIO_Label,PinAttribute
PD6.GPIO_Label=BT_HOST_WAKE
PD6.Locked=true
PD6.PinAttribute=CortexA35NSOS
PD6.Signal=GPXTI6
PD8.GPIOParameters=PinAttribute
PD8.Locked=true
PD8.PinAttribute=CortexA35SFSBLA,CortexA35NSOS
PD8.Signal=SAI1_FS_A
PD9.GPIOParameters=PinAttribute
PD9.Locked=true
PD9.PinAttribute=CortexA35SFSBLA,CortexA35NSOS
PD9.Signal=SAI1_SD_A
PE0.GPIOParameters=GPIO_Speed_Medium_Default,PinAttribute
PE0.GPIO_Speed_Medium_Default=GPIO_SPEED_FREQ_HIGH
PE0.Mode=SD_4_bits_Wide_bus
PE0.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE0.Signal=SDMMC1_D2
PE1.GPIOParameters=GPIO_Speed_Medium_Default,PinAttribute
PE1.GPIO_Speed_Medium_Default=GPIO_SPEED_FREQ_HIGH
PE1.Mode=SD_4_bits_Wide_bus
PE1.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE1.Signal=SDMMC1_D3
PE11.GPIOParameters=PinAttribute
PE11.Locked=true
PE11.PinAttribute=CortexA35NSOS
PE11.Signal=SDMMC2_D1
PE12.GPIOParameters=PinAttribute
PE12.Locked=true
PE12.PinAttribute=CortexA35NSOS
PE12.Signal=SDMMC2_D3
PE13.GPIOParameters=PinAttribute
PE13.Locked=true
PE13.PinAttribute=CortexA35NSOS
PE13.Signal=SDMMC2_D0
PE14.GPIOParameters=PinAttribute
PE14.Locked=true
PE14.PinAttribute=CortexA35NSOS
PE14.Signal=SDMMC2_CK
PE15.GPIOParameters=PinAttribute
PE15.Locked=true
PE15.PinAttribute=CortexA35NSOS
PE15.Signal=SDMMC2_CMD
PE2.GPIOParameters=GPIO_Speed_Medium_Default,PinAttribute
PE2.GPIO_Speed_Medium_Default=GPIO_SPEED_FREQ_HIGH
PE2.Mode=SD_4_bits_Wide_bus
PE2.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE2.Signal=SDMMC1_CMD
PE3.GPIOParameters=PinAttribute
PE3.Mode=SD_4_bits_Wide_bus
PE3.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE3.Signal=SDMMC1_CK
PE4.GPIOParameters=GPIO_Speed_Medium_Default,PinAttribute
PE4.GPIO_Speed_Medium_Default=GPIO_SPEED_FREQ_HIGH
PE4.Mode=SD_4_bits_Wide_bus
PE4.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE4.Signal=SDMMC1_D0
PE5.GPIOParameters=GPIO_Speed_Medium_Default,PinAttribute
PE5.GPIO_Speed_Medium_Default=GPIO_SPEED_FREQ_HIGH
PE5.Mode=SD_4_bits_Wide_bus
PE5.PinAttribute=BootROMA35,CortexA35SFSBLA,CortexA35NSSSBL,CortexA35NSOS
PE5.Signal=SDMMC1_D1
PE8.GPIOParameters=PinAttribute
PE8.Locked=true
PE8.PinAttribute=CortexA35NSOS
PE8.Signal=SDMMC2_D2
PF0.GPIOParameters=PinAttribute
PF0.Locked=true
PF0.Mode=RMII (Reduced MII)
PF0.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF0.Signal=ETH1_MDC
PF1.GPIOParameters=PinAttribute
PF1.Mode=RMII (Reduced MII)
PF1.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF1.Signal=ETH1_RMII_RXD0
PF10.ContextOwner=CortexA35NSOS
PF10.GPIOParameters=GPIO_Label,PinAttribute
PF10.GPIO_Label=LED_GREEN
PF10.Locked=true
PF10.PinAttribute=CortexA35NSOS
PF10.Signal=GPIO_Output
PF12.GPIOParameters=PinAttribute
PF12.Mode=RGB666
PF12.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF12.Signal=LTDC_CLK
PF13.GPIOParameters=PinAttribute
PF13.Locked=true
PF13.PinAttribute=CortexA35SFSBLA,CortexA35NSOS
PF13.Signal=USART6_TX
PF15.GPIOParameters=PinAttribute
PF15.Locked=true
PF15.PinAttribute=Free
PF15.Signal=USART6_CTS
PF2.GPIOParameters=PinAttribute
PF2.Locked=true
PF2.Mode=RMII (Reduced MII)
PF2.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF2.Signal=ETH1_MDIO
PF3.GPIOParameters=GPIO_Speed,PinAttribute
PF3.GPIO_Speed=GPIO_SPEED_FREQ_MEDIUM
PF3.Locked=true
PF3.Mode=MOD_MDF_CCK0
PF3.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF3.Signal=MDF1_CCK0
PF4.ContextOwner=CortexA35NSOS
PF4.GPIOParameters=GPIO_Label,PinAttribute
PF4.GPIO_Label=LCD_INT
PF4.Locked=true
PF4.PinAttribute=CortexA35NSOS
PF4.Signal=GPIO_EXTI2_4
PF5.GPIOParameters=PinAttribute
PF5.Mode=RGB666
PF5.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF5.Signal=LTDC_B6
PF6.GPIOParameters=PinAttribute
PF6.Locked=true
PF6.Mode=Tamper_5_enabled
PF6.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PF6.Signal=TAMP_IN5
PF7.ContextOwner=CortexA35NSOS
PF7.GPIOParameters=GPIO_Label,PinAttribute
PF7.GPIO_Label=BUTTON_USER2
PF7.Locked=true
PF7.PinAttribute=CortexA35NSOS
PF7.Signal=GPIO_Input
PF8.GPIOParameters=PinAttribute
PF8.Mode=ETH Clock Output (PHY without Quartz)
PF8.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF8.Signal=ETH1_CLK
PF9.GPIOParameters=PinAttribute
PF9.Locked=true
PF9.PinAttribute=CortexA35NSOS
PF9.Signal=S_TIM2_CH2
PG0.GPIOParameters=PinAttribute
PG0.Locked=true
PG0.PinAttribute=CortexA35NSOS
PG0.Signal=I3C2_SDA
PG1.GPIOParameters=PinAttribute
PG1.Locked=true
PG1.PinAttribute=Free
PG1.Signal=SAI2_SD_A
PG10.GPIOParameters=PinAttribute
PG10.Mode=RGB666
PG10.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PG10.Signal=LTDC_G4
PG11.GPIOParameters=PinAttribute
PG11.Mode=RGB666
PG11.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PG11.Signal=LTDC_G5
PG12.GPIOParameters=PinAttribute
PG12.Mode=RGB666
PG12.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PG12.Signal=LTDC_G6
PG13.GPIOParameters=PinAttribute
PG13.Locked=true
PG13.PinAttribute=CortexA35NSOS
PG13.Signal=I3C1_SCL
PG14.GPIOParameters=PinAttribute
PG14.Locked=true
PG14.PinAttribute=CortexA35SFSBLA,CortexA35NSOS
PG14.Signal=USART1_TX
PG15.GPIOParameters=PinAttribute
PG15.Mode=RGB666
PG15.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PG15.Signal=LTDC_B2
PG2.GPIOParameters=PinAttribute
PG2.Mode=RGB666
PG2.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PG2.Signal=LTDC_HSYNC
PG4.ContextOwner=CortexA35NSOS
PG4.GPIOParameters=GPIO_Label,PinAttribute
PG4.GPIO_Label=LCD_DISP
PG4.Locked=true
PG4.PinAttribute=CortexA35NSOS
PG4.Signal=GPIO_Output
PG5.GPIOParameters=PinAttribute
PG5.Mode=RGB666
PG5.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PG5.Signal=LTDC_R5
PG7.GPIOParameters=PinAttribute
PG7.Mode=RGB666
PG7.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PG7.Signal=LTDC_R7
PG8.GPIOParameters=PinAttribute
PG8.Mode=RGB666
PG8.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PG8.Signal=LTDC_G2
PG9.GPIOParameters=PinAttribute
PG9.Mode=RGB666
PG9.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PG9.Signal=LTDC_G3
PH11.ContextOwner=CortexA35NSOS
PH11.GPIOParameters=GPIO_Label,PinAttribute
PH11.GPIO_Label=ETH1_NRST
PH11.Locked=true
PH11.PinAttribute=CortexA35NSOS
PH11.Signal=GPIO_Output
PH12.ContextOwner=CortexM33NS
PH12.GPIOParameters=GPIO_Label,PinAttribute
PH12.GPIO_Label=LED_ORANGE
PH12.Locked=true
PH12.PinAttribute=CortexM33NS
PH12.Signal=GPIO_Output
PH13.GPIOParameters=PinAttribute
PH13.Locked=true
PH13.PinAttribute=CortexA35NSOS
PH13.Signal=S_TIM11_CH1
PH4.ContextOwner=CortexA35SSecureOS
PH4.GPIOParameters=GPIO_Label,PinAttribute
PH4.GPIO_Label=LED_RED
PH4.Locked=true
PH4.PinAttribute=CortexA35SSecureOS
PH4.Signal=GPIO_Output
PH5.ContextOwner=CortexA35NSOS
PH5.GPIOParameters=GPIO_Label,PinAttribute
PH5.GPIO_Label=WL_DEV_WAKE (M.2)
PH5.Locked=true
PH5.PinAttribute=CortexA35NSOS
PH5.Signal=GPIO_Output
PH7.GPIOParameters=PinAttribute
PH7.Locked=true
PH7.Mode=Asynchronous
PH7.PinAttribute=CortexM33NS
PH7.Signal=UART4_TX
PH8.GPIOParameters=PinAttribute
PH8.Locked=true
PH8.Mode=Asynchronous
PH8.PinAttribute=CortexM33NS
PH8.Signal=UART4_RX
PH9.GPIOParameters=PinAttribute
PH9.Locked=true
PH9.PinAttribute=CortexA35SFSBLA,CortexA35NSOS
PH9.Signal=USART6_RX
PI0.GPIOParameters=PinAttribute
PI0.Mode=RGB666
PI0.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PI0.Signal=LTDC_B3
PI1.GPIOParameters=PinAttribute
PI1.Mode=RGB666
PI1.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PI1.Signal=LTDC_B4
PI4.GPIOParameters=PinAttribute
PI4.Mode=RGB666
PI4.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PI4.Signal=LTDC_B7
PI5.GPIOParameters=PinAttribute
PI5.Locked=true
PI5.PinAttribute=CortexA35NSOS
PI5.Signal=SPI1_MOSI
PI6.GPIOParameters=PinAttribute
PI6.Mode=RGB666
PI6.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PI6.Signal=LTDC_VSYNC
PI8.ContextOwner=CortexA35NSOS
PI8.GPIOParameters=GPIO_Label,PinAttribute
PI8.GPIO_Label=LCD_RST
PI8.Locked=true
PI8.PinAttribute=CortexA35NSOS
PI8.Signal=GPIO_Output
PZ0.GPIOParameters=PinAttribute
PZ0.Locked=true
PZ0.Mode=I2C
PZ0.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PZ0.Signal=I2C3_SDA
PZ1.GPIOParameters=PinAttribute
PZ1.Mode=I2C
PZ1.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PZ1.Signal=I2C3_SCL
PZ3.ContextOwner=CortexA35NSOS
PZ3.GPIOParameters=GPIO_Label,PinAttribute
PZ3.GPIO_Label=LED_BLUE
PZ3.Locked=true
PZ3.PinAttribute=CortexA35NSOS
PZ3.Signal=GPIO_Output
PinOutPanel.CurrentBGAView=Top
PinOutPanel.RotationAngle=0
RCC.ADC1Freq_Value=118800000
RCC.ADC2Freq_Value=594000000
RCC.AHB1234Freq_Value=150000000
RCC.APB1Freq_Value=150000000
RCC.APB2Freq_Value=150000000
RCC.APB3Freq_Value=150000000
RCC.APB4Freq_Value=150000000
RCC.APB5Freq_Value=150000000
RCC.APBDBGFreq_Value=150000000
RCC.DTSFreq_Value=16000000
RCC.FBDIV1=30
RCC.FBDIV2=20
RCC.FBDIV4=30
RCC.FBDIV5=133
RCC.FBDIV7=167
RCC.FBDIV8=297
RCC.FOUTPOSTDIV1Freq_Value=1200000000
RCC.FOUTPOSTDIV2Freq_Value=400000000
RCC.FOUTPOSTDIV4Freq_Value=1200000000
RCC.FOUTPOSTDIV5Freq_Value=534000000
RCC.FOUTPOSTDIV6Freq_Value=500000000
RCC.FOUTPOSTDIV7Freq_Value=835000000
RCC.FOUTPOSTDIV8Freq_Value=594000000
RCC.FREFDIV5=5
RCC.FREFDIV7=4
RCC.FREFDIV8=5
RCC.FamilyName=M
RCC.HSE_VALUE=40000000
RCC.HSI_VALUE=64000000
RCC.IPParameters=ADC1Freq_Value,ADC2Freq_Value,AHB1234Freq_Value,APB1Freq_Value,APB2Freq_Value,APB3Freq_Value,APB4Freq_Value,APB5Freq_Value,APBDBGFreq_Value,DTSFreq_Value,FBDIV1,FBDIV2,FBDIV4,FBDIV5,FBDIV7,FBDIV8,FOUTPOSTDIV1Freq_Value,FOUTPOSTDIV2Freq_Value,FOUTPOSTDIV4Freq_Value,FOUTPOSTDIV5Freq_Value,FOUTPOSTDIV6Freq_Value,FOUTPOSTDIV7Freq_Value,FOUTPOSTDIV8Freq_Value,FREFDIV5,FREFDIV7,FREFDIV8,FamilyName,HSE_VALUE,HSI_VALUE,LSE_VALUE,LSI_VALUE,MCO1PinFreq_Value,MCO2PinFreq_Value,MCUCLKFreq_VALUE,MCUClockFreq_Value,MCUDIVCLKFreq_Value,MCU_Div,MSI_VALUE,Obs0Freq_Value,Obs1Freq_Value,PLL1Source,PLL2FRACV,PLL2Source,PLL4FRACV,PLL4Source,PLL5FRACV,PLL5Source,PLL6CSG,PLL6FRACV,PLL6Source,PLL7FRACV,PLL7Source,PLL8FRACV,PLL8Source,POSTDIV2_2,POSTDIV2_5,POSTDIV2_6,POSTDIV2_7,POSTDIV2_8,ROOT0Freq_VALUE,ROOT10Freq_VALUE,ROOT11Freq_VALUE,ROOT12Freq_VALUE,ROOT13Freq_VALUE,ROOT14Freq_VALUE,ROOT16Freq_VALUE,ROOT17Freq_VALUE,ROOT18Freq_VALUE,ROOT19Freq_VALUE,ROOT1Freq_VALUE,ROOT20Freq_VALUE,ROOT21Freq_VALUE,ROOT22Freq_VALUE,ROOT23Freq_VALUE,ROOT24Freq_VALUE,ROOT25Freq_VALUE,ROOT26Freq_VALUE,ROOT27Freq_VALUE,ROOT29Freq_VALUE,ROOT2Freq_VALUE,ROOT30Freq_VALUE,ROOT31Freq_VALUE,ROOT33Freq_VALUE,ROOT36Freq_VALUE,ROOT37Freq_VALUE,ROOT38Freq_VALUE,ROOT39Freq_VALUE,ROOT3Freq_VALUE,ROOT40Freq_VALUE,ROOT41Freq_VALUE,ROOT42Freq_VALUE,ROOT43Freq_VALUE,ROOT44Freq_VALUE,ROOT45Freq_VALUE,ROOT46Freq_VALUE,ROOT47Freq_VALUE,ROOT48Freq_VALUE,ROOT4Freq_VALUE,ROOT50Freq_VALUE,ROOT51Freq_VALUE,ROOT52Freq_VALUE,ROOT53Freq_VALUE,ROOT54Freq_VALUE,ROOT55Freq_VALUE,ROOT56Freq_VALUE,ROOT57Freq_VALUE,ROOT58Freq_VALUE,ROOT5Freq_VALUE,ROOT61Freq_VALUE,ROOT62Freq_VALUE,ROOT63Freq_VALUE,ROOT7Freq_VALUE,ROOT8Freq_VALUE,ROOT9Freq_VALUE,RTCCLockSelection,RTCCLockSelectionVirtual,RTCFreq_Value,Tim1OutputFreq_Value,Tim2OutputFreq_Value,USB2PHY1Freq_Value,USB2PHY2Freq_Value,VCO1OutputFreq_Value,VCO2OutputFreq_Value,VCO4OutputFreq_Value,VCO5OutputFreq_Value,VCO6OutputFreq_Value,VCO7OutputFreq_Value,VCO8OutputFreq_Value,VCOInput1Freq_Value,VCOInput2Freq_Value,VCOInput4Freq_Value,VCOInput5Freq_Value,VCOInput6Freq_Value,VCOInput7Freq_Value,VCOInput8Freq_Value,XBAR0CLKSource,XBAR0Findiv,XBAR13CLKSource,XBAR13Findiv,XBAR14CLKSource,XBAR14Findiv,XBAR1CLKSource,XBAR1Findiv,XBAR21CLKSource,XBAR21Findiv,XBAR27Findiv,XBAR29CLKSource,XBAR29Findiv,XBAR2CLKSource,XBAR2Findiv,XBAR30Findiv,XBAR31CLKSource,XBAR31Findiv,XBAR33CLKSource,XBAR38CLKSource,XBAR38Findiv,XBAR3CLKSource,XBAR3Findiv,XBAR40CLKSource,XBAR43CLKSource,XBAR43Findiv,XBAR44CLKSource,XBAR44Findiv,XBAR45CLKSource,XBAR45Findiv,XBAR46Findiv,XBAR4CLKSource,XBAR4Findiv,XBAR51CLKSource,XBAR51Findiv,XBAR52CLKSource,XBAR52Findiv,XBAR54CLKSource,XBAR54Findiv,XBAR56CLKSource,XBAR56Findiv,XBAR57Findiv,XBAR58Findiv,XBAR5CLKSource,XBAR5Findiv,XBAR63CLKSource,XBAR63Findiv
RCC.LSE_VALUE=32768
RCC.LSI_VALUE=32000
RCC.MCO1PinFreq_Value=64000000
RCC.MCO2PinFreq_Value=64000000
RCC.MCUCLKFreq_VALUE=300000000
RCC.MCUClockFreq_Value=300000000
RCC.MCUDIVCLKFreq_Value=150000000
RCC.MCU_Div=RCC_MCU_DIV2
RCC.MSI_VALUE=16000000
RCC.Obs0Freq_Value=16000000
RCC.Obs1Freq_Value=16000000
RCC.PLL1Source=RCC_PLL1SOURCE_HSE
RCC.PLL2FRACV=0
RCC.PLL2Source=RCC_PLL2SOURCE_HSE
RCC.PLL4FRACV=0
RCC.PLL4Source=RCC_PLL4SOURCE_HSE
RCC.PLL5FRACV=8388608
RCC.PLL5Source=RCC_PLL5SOURCE_HSE
RCC.PLL6CSG=true
RCC.PLL6FRACV=0
RCC.PLL6Source=RCC_PLL6SOURCE_HSE
RCC.PLL7FRACV=0
RCC.PLL7Source=RCC_PLL7SOURCE_HSE
RCC.PLL8FRACV=0
RCC.PLL8Source=RCC_PLL8SOURCE_HSE
RCC.POSTDIV2_2=2
RCC.POSTDIV2_5=2
RCC.POSTDIV2_6=2
RCC.POSTDIV2_7=2
RCC.POSTDIV2_8=4
RCC.ROOT0Freq_VALUE=300000000
RCC.ROOT10Freq_VALUE=64000000
RCC.ROOT11Freq_VALUE=64000000
RCC.ROOT12Freq_VALUE=64000000
RCC.ROOT13Freq_VALUE=100000000
RCC.ROOT14Freq_VALUE=100000000
RCC.ROOT16Freq_VALUE=64000000
RCC.ROOT17Freq_VALUE=64000000
RCC.ROOT18Freq_VALUE=64000000
RCC.ROOT19Freq_VALUE=64000000
RCC.ROOT1Freq_VALUE=200000000
RCC.ROOT20Freq_VALUE=64000000
RCC.ROOT21Freq_VALUE=49117647.058823526
RCC.ROOT22Freq_VALUE=64000000
RCC.ROOT23Freq_VALUE=64000000
RCC.ROOT24Freq_VALUE=64000000
RCC.ROOT25Freq_VALUE=64000000
RCC.ROOT26Freq_VALUE=40000000
RCC.ROOT27Freq_VALUE=148500000
RCC.ROOT29Freq_VALUE=267000000
RCC.ROOT2Freq_VALUE=600000000
RCC.ROOT30Freq_VALUE=20000000
RCC.ROOT31Freq_VALUE=26700000
RCC.ROOT33Freq_VALUE=40000000
RCC.ROOT36Freq_VALUE=16000000
RCC.ROOT37Freq_VALUE=64000000
RCC.ROOT38Freq_VALUE=100000000
RCC.ROOT39Freq_VALUE=64000000
RCC.ROOT3Freq_VALUE=400000000
RCC.ROOT40Freq_VALUE=32768
RCC.ROOT41Freq_VALUE=32000
RCC.ROOT42Freq_VALUE=32000
RCC.ROOT43Freq_VALUE=50000000
RCC.ROOT44Freq_VALUE=200000000
RCC.ROOT45Freq_VALUE=400000000
RCC.ROOT46Freq_VALUE=118800000
RCC.ROOT47Freq_VALUE=594000000
RCC.ROOT48Freq_VALUE=594000000
RCC.ROOT4Freq_VALUE=300000000
RCC.ROOT50Freq_VALUE=594000000
RCC.ROOT51Freq_VALUE=200000000
RCC.ROOT52Freq_VALUE=200000000
RCC.ROOT53Freq_VALUE=594000000
RCC.ROOT54Freq_VALUE=50000000
RCC.ROOT55Freq_VALUE=594000000
RCC.ROOT56Freq_VALUE=200000000
RCC.ROOT57Freq_VALUE=20000000
RCC.ROOT58Freq_VALUE=20000000
RCC.ROOT5Freq_VALUE=400000000
RCC.ROOT61Freq_VALUE=64000000
RCC.ROOT62Freq_VALUE=64000000
RCC.ROOT63Freq_VALUE=400000000
RCC.ROOT7Freq_VALUE=32000
RCC.ROOT8Freq_VALUE=64000000
RCC.ROOT9Freq_VALUE=64000000
RCC.RTCCLockSelection=RCC_RTCCLKSOURCE_LSE
RCC.RTCCLockSelectionVirtual=RCC_RTCCLKSOURCE_LSE
RCC.RTCFreq_Value=32768
RCC.Tim1OutputFreq_Value=150000000
RCC.Tim2OutputFreq_Value=150000000
RCC.USB2PHY1Freq_Value=20000000
RCC.USB2PHY2Freq_Value=20000000
RCC.VCO1OutputFreq_Value=1200000000
RCC.VCO2OutputFreq_Value=800000000
RCC.VCO4OutputFreq_Value=1200000000
RCC.VCO5OutputFreq_Value=1068000000
RCC.VCO6OutputFreq_Value=1000000000
RCC.VCO7OutputFreq_Value=1670000000
RCC.VCO8OutputFreq_Value=2376000000
RCC.VCOInput1Freq_Value=40000000
RCC.VCOInput2Freq_Value=40000000
RCC.VCOInput4Freq_Value=40000000
RCC.VCOInput5Freq_Value=8000000
RCC.VCOInput6Freq_Value=40000000
RCC.VCOInput7Freq_Value=10000000
RCC.VCOInput8Freq_Value=8000000
RCC.XBAR0CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR0Findiv=4
RCC.XBAR13CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR13Findiv=12
RCC.XBAR14CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR14Findiv=12
RCC.XBAR1CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR1Findiv=6
RCC.XBAR21CLKSource=RCC_XBAR_CLKSRC_PLL7
RCC.XBAR21Findiv=17
RCC.XBAR27Findiv=4
RCC.XBAR29CLKSource=RCC_XBAR_CLKSRC_PLL5
RCC.XBAR29Findiv=2
RCC.XBAR2CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR2Findiv=2
RCC.XBAR30Findiv=2
RCC.XBAR31CLKSource=RCC_XBAR_CLKSRC_PLL5
RCC.XBAR31Findiv=20
RCC.XBAR33CLKSource=RCC_XBAR_CLKSRC_HSE
RCC.XBAR38CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR38Findiv=12
RCC.XBAR3CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR3Findiv=3
RCC.XBAR40CLKSource=RCC_XBAR_CLKSRC_LSE
RCC.XBAR43CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR43Findiv=24
RCC.XBAR44CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR44Findiv=6
RCC.XBAR45CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR45Findiv=3
RCC.XBAR46Findiv=5
RCC.XBAR4CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR4Findiv=4
RCC.XBAR51CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR51Findiv=6
RCC.XBAR52CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR52Findiv=6
RCC.XBAR54CLKSource=RCC_XBAR_CLKSRC_PLL6
RCC.XBAR54Findiv=10
RCC.XBAR56CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR56Findiv=6
RCC.XBAR57Findiv=2
RCC.XBAR58Findiv=2
RCC.XBAR5CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR5Findiv=3
RCC.XBAR63CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR63Findiv=3
RIF.-0=ETR_CID_RIMU
RIF.-1=SDMMC1_CID_RIMU
RIF.-10=DCMIPP_CID_RIMU
RIF.-2=SDMMC2_CID_RIMU
RIF.-3=SDMMC3_CID_RIMU
RIF.-4=OTG_HS_CID_RIMU
RIF.-5=USBH_CID_RIMU
RIF.-6=ETH1_CID_RIMU
RIF.-7=ETH2_CID_RIMU
RIF.DCMIPP_CID_RIMU=1
RIF.DCMIPP_CID_RIMU-10=-
RIF.DCMIPP_CID_Selection_RIMU=false
RIF.DCMIPP_Privilege_RIMU=true
RIF.DCMIPP_Privilege_RIMU-10=true
RIF.ETH1_CID_RIMU=1
RIF.ETH1_CID_RIMU-6=-
RIF.ETH1_CID_Selection_RIMU=false
RIF.ETH1_Privilege_RIMU=true
RIF.ETH1_Privilege_RIMU-6=true
RIF.ETR_Privilege_RIMU=true
RIF.ETR_Privilege_RIMU-0=true
RIF.IPParameters=-0,-1,-2,-3,-4,-5,-6,-7,-10,DCMIPP_CID_RIMU,ETH1_CID_RIMU,SDMMC1_CID_RIMU,SDMMC2_CID_RIMU,USBH_CID_RIMU,SDMMC3_CID_RIMU,RISAF_DDR10_Region_Size_2GO,RISAF_DDR9_Region_Size_2GO,RISAF_DDR11_Region_Size_2GO,RISAF_DDR12_Region_Size_2GO,RISAF_DDR14_Region_Size_2GO,RISAF_DDR_Region_ID_7_Master_CID1_Read,RISAF_DDR_Region_ID_7_Master_CID1_Write,RISAF_DDR_Region_ID_7_Master_CID1_Privilege,RISAF_DDR_Region_ID_8_Master_CID1_Write,RISAF_DDR_Region_ID_8_Master_CID1_Read,RISAF_DDR_Region8_Secured,RISAF_DDR_Region7_Secured,RISAF_DDR_Region7_Encrypted,RISAF_DDR_Region8_Encrypted,SDMMC1_CID_RIMU-1,SDMMC2_CID_RIMU-2,SDMMC3_CID_RIMU-3,USBH_CID_RIMU-5,ETH1_CID_RIMU-6,DCMIPP_CID_RIMU-10,ETR_Privilege_RIMU-0,ETR_Privilege_RIMU,RISAF_BKPSRAM_Region_ID_1_Master_CID1_Read,RISAF_BKPSRAM_Region_ID_1_Master_CID1_Write,RISAF_BKPSRAM_Region_ID_1_Master_CID1_Privilege,RISAF_BKPSRAM_Region1_Secured,SRAM1_region1_secured,SRAM1_region1_CID_Filtering,SRAM1_region1_Master_CID1_Read,SRAM1_region1_Master_CID2_Read,SRAM1_region1_Master_CID1_Write,SRAM1_region1_Master_CID1_Privilege,SRAM1_region1_Master_CID2_Privilege,RISAF_DDR_Region_ID_4_Master_CID2_Read,RISAF_DDR_Region_ID_4_Master_CID2_Write,RISAF_DDR_Region_ID_2_Master_CID2_Read,RISAF_DDR_Region_ID_2_Master_CID2_Write,RETRAM_region1_secured,RETRAM_region1_CID_Filtering,RETRAM_region1_Master_CID2_Read,RETRAM_region1_Master_CID2_Write,SRAM1_region2_CID_Filtering,SRAM1_region2_Master_CID2_Read,SRAM1_region2_Master_CID2_Write,RETRAM_region2_secured,RETRAM_region2_CID_Filtering,RETRAM_region2_Master_CID2_Read,RETRAM_region2_Master_CID2_Write,SYSRAM2_region1_CID_Filtering,SYSRAM2_region1_Master_CID1_Read,SYSRAM2_region1_Master_CID1_Write,SYSRAM2_region1_Master_CID1_Privilege,RISAF_DDR_Region_ID_5_Master_CID1_Read,RISAF_DDR_Region_ID_5_Master_CID1_Write,RISAF_DDR_Region_ID_5_Master_CID2_Read,RISAF_DDR_Region_ID_5_Master_CID2_Write,RISAF_DDR_Region_ID_9_Master_CID1_Read,RISAF_DDR_Region_ID_9_Master_CID1_Write,RISAF_DDR_Region_ID_9_Master_CID2_Read,RISAF_DDR_Region_ID_9_Master_CID2_Write,RISAF_DDR_Region_ID_9_Master_CID4_Read,RISAF_DDR_Region_ID_9_Master_CID4_Write,RISAF_DDR_Region9_Secured,RISAF_DDR_Region9_Encrypted,RISAF_DDR_Region_ID_13_Master_CID1_Read,RISAF_DDR_Region_ID_13_Master_CID1_Write,RISAF_DDR_Region_ID_13_Master_CID4_Read,RISAF_DDR_Region_ID_13_Master_CID4_Write,RISAF_DDR_Region13_Secured,SYSRAM1_region1_CID_Filtering,SYSRAM1_region1_secured,SYSRAM1_region1_Master_CID2_Write,RISAF_DDR_Region_ID_3_Master_CID2_Read,RISAF_DDR_Region_ID_3_Master_CID2_Write,RISAF_DDR_Region3_Secured,RISAF_DDR_Region3_Encrypted,RISAF_OCTOSPI_Region_ID_1_Master_CID1_Privilege,RISAF_OCTOSPI_Region_ID_1_Master_CID2_Privilege,RISAF_BKPSRAM_Region_ID_2_Master_CID2_Read,RISAF_BKPSRAM_Region_ID_2_Master_CID2_Write,RISAF_BKPSRAM_Region_ID_2_Master_CID2_Privilege,RISAF_BKPSRAM_Region2_Secured,RISAF_BKPSRAM_Region2_Encrypted,RETRAM_region2_Master_CID1_Privilege,RETRAM_region2_Master_CID1_Write,RETRAM_region2_Master_CID1_Read,OTG_HS_CID_RIMU,RISAF_DDR_Region1_Encrypted,SDMMC1_Privilege_RIMU-1,SDMMC1_Privilege_RIMU,SDMMC1_CID_Selection_RIMU,SDMMC2_Privilege_RIMU-2,SDMMC2_Privilege_RIMU,SDMMC2_CID_Selection_RIMU,SDMMC3_Privilege_RIMU-3,SDMMC3_Privilege_RIMU,SDMMC3_CID_Selection_RIMU,OTG_HS_CID_RIMU-4,USBH_Privilege_RIMU-5,USBH_Privilege_RIMU,USBH_CID_Selection_RIMU,ETH1_Privilege_RIMU-6,ETH1_Privilege_RIMU,DCMIPP_Privilege_RIMU-10,DCMIPP_Privilege_RIMU,DCMIPP_CID_Selection_RIMU,OTG_HS_Privilege_RIMU-4,OTG_HS_Privilege_RIMU,OTG_HS_CID_Selection_RIMU,SYSRAM1_region1_Master_CID1_Read,SYSRAM1_region1_Master_CID1_Write,RISAF_DDR_Region_ID_1_Master_CID2_Read,RISAF_DDR_Region_ID_1_Master_CID2_Write,RISAF_DDR_Region1_Secured,SYSRAM1_region1_Master_CID1_Privilege,LTDC_L1_CID_RIMU,LTDC_L3_CID_RIMU,LTDC_L3_Secure_RIMU-12,LTDC_L3_Secure_RIMU,LTDC_L3_Privilege_RIMU-12,LTDC_L3_Privilege_RIMU,LTDC_L1_Privilege_RIMU-11,LTDC_L1_Privilege_RIMU,ETH1_CID_Selection_RIMU,SRAM1_region4_Region_Name,SRAM1_region2_Region_Name,SRAM1_region3_Region_Name,SRAM1_region2_Region_Size,SRAM1_region3_Region_Size,SRAM1_region4_CID_Filtering,SRAM1_region4_Master_CID2_Read,SRAM1_region4_Master_CID2_Write,SRAM1_region2_Master_CID1_Read,SRAM1_region2_Master_CID1_Write,SRAM1_region2_Master_CID1_Privilege,SRAM1_region2_Master_CID2_Privilege,SRAM1_region3_secured,SRAM1_region3_CID_Filtering,SRAM1_region3_Master_CID1_Read,SRAM1_region3_Master_CID1_Write,SRAM1_region3_Master_CID1_Privilege,SRAM1_region3_Master_CID2_Read,SRAM1_region3_Master_CID2_Write,SRAM1_region2_secured,RISAF_OCTOSPI_Region1_Name
RIF.LTDC_L1_CID_RIMU=4
RIF.LTDC_L1_Privilege_RIMU=true
RIF.LTDC_L1_Privilege_RIMU-11=true
RIF.LTDC_L3_CID_RIMU=4
RIF.LTDC_L3_Privilege_RIMU=true
RIF.LTDC_L3_Privilege_RIMU-12=true
RIF.LTDC_L3_Secure_RIMU=true
RIF.LTDC_L3_Secure_RIMU-12=true
RIF.OTG_HS_CID_RIMU=1
RIF.OTG_HS_CID_RIMU-4=-
RIF.OTG_HS_CID_Selection_RIMU=false
RIF.OTG_HS_Privilege_RIMU=true
RIF.OTG_HS_Privilege_RIMU-4=true
RIF.RETRAM_region1_CID_Filtering=true
RIF.RETRAM_region1_Master_CID2_Read=true
RIF.RETRAM_region1_Master_CID2_Write=true
RIF.RETRAM_region1_secured=true
RIF.RETRAM_region2_CID_Filtering=true
RIF.RETRAM_region2_Master_CID1_Privilege=true
RIF.RETRAM_region2_Master_CID1_Read=true
RIF.RETRAM_region2_Master_CID1_Write=true
RIF.RETRAM_region2_Master_CID2_Read=false
RIF.RETRAM_region2_Master_CID2_Write=false
RIF.RETRAM_region2_secured=true
RIF.RIFAWARE.EXTI1\ Feature\ CPU1\ SEV\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ CPU2\ SEV\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ CPU2\ SYSRESETREQ\ local\ CPU2\ reset\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ CPU2\ SYSRESETREQ\ local\ CPU2\ reset\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ CPU2\ SYSRESETREQ\ local\ CPU2\ reset\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ DTS\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ DTS\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ DTS\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI1\ Feature\ DTS\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ DTS\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ Privilege=false
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[0]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[0]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[10]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[10]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[11]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[11]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[12]\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[12]\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[12]\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[12]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[13]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[13]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[14]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[14]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[15]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[15]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[1]\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[1]\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[1]\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[1]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[2]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[2]\ Privilege=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[2]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[3]\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[3]\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[3]\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[3]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[4]\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[4]\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[4]\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[4]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[5]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[5]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[6]\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[6]\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[6]\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[6]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[7]\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[7]\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[7]\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[7]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[8]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[8]\ Privilege=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[8]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[9]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[9]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA1\ Channel\ 0\ to\ 15\ CPU1\ irq\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA1\ Channel\ 0\ to\ 15\ CPU1\ irq\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA1\ Channel\ 0\ to\ 15\ CPU1\ irq\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA1\ Channel\ 0\ to\ 15\ CPU2\ irq\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA1\ Channel\ 0\ to\ 15\ CPU2\ irq\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA2\ Channel\ 0\ to\ 15\ CPU1\ irq\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA2\ Channel\ 0\ to\ 15\ CPU1\ irq\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA2\ Channel\ 0\ to\ 15\ CPU1\ irq\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA2\ Channel\ 0\ to\ 15\ CPU2\ irq\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA2\ Channel\ 0\ to\ 15\ CPU2\ irq\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA3\ Channel\ 0\ to\ 15\ CPU1\ irq\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA3\ Channel\ 0\ to\ 15\ CPU1\ irq\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA3\ Channel\ 0\ to\ 15\ CPU1\ irq\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA3\ Channel\ 0\ to\ 15\ CPU2\ irq\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ HPDMA3\ Channel\ 0\ to\ 15\ CPU2\ irq\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I2C1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C3\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ I2C3\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C3\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C3\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C3\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ I3C1\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ I3C1\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ I3C1\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ I3C1\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ I3C1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I3C2\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ I3C2\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ I3C2\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ I3C2\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ I3C2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I3C3\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I3C3\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU1\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU1\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU2\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU2\ CortexM33NS=true
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU2\ Privilege=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU1\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU1\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU1\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU2\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU2\ CortexM33SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU2\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU2\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM1\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM1\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM1\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM1\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM2\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM2\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM2\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM2\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ OTGHS\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ OTGHS\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ OTGHS\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ OTGHS\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ OTGHS\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ PVD\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ PVM\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ RCC_HSI_FMON\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ RCC_MSI_FMON\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI1\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ SPI1\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ SPI1\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ SPI1\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ SPI1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI2\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI3\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI3\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI4\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI4\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI5\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI5\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI6\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI6\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART4\ Cid=2
RIF.RIFAWARE.EXTI1\ Feature\ UART4\ CortexM33NS=true
RIF.RIFAWARE.EXTI1\ Feature\ UART4\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART5\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UART5\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART7\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UART7\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USART1\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ USART1\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ USART1\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI1\ Feature\ USART1\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ USART1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USART3\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ USART3\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USART6\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ USART6\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ USART6\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI1\ Feature\ USART6\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ USART6\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP1\ wakeup\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ WKUP1\ wakeup\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ WKUP1\ wakeup\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ WKUP1\ wakeup\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ WKUP2\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP2\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP3\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP3\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP4\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP4\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP5\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP5\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP6\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP6\ wakeup\ Privilege=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP6\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WWDG1\ Reset\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ WWDG1\ Reset\ Privilege=true
RIF.RIFAWARE.EXTI1\ Feature\ WWDG1\ Reset\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ CDBGPWRUPREQ\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[0]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[0]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[10]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[10]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[11]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[11]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[12]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[12]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[13]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[13]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[14]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[14]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[15]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[15]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[1]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[1]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[2]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[2]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[3]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[3]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[4]\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[4]\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[4]\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[4]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[5]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[5]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[6]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[6]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[7]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[7]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[8]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[8]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[9]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[9]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU1\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU1\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU1\ Secure=true
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ Secure=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ reset\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ reset\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ early\ wake\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ early\ wake\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ early\ wake\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ early\ wake\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ early\ wake\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ reset\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ reset\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ reset\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ early\ wake\ Cid=2
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ early\ wake\ CortexM33SSecureOS=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ early\ wake\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ early\ wake\ Secure=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ reset\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ reset\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ reset\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG4\ early\ wake\ Cid=2
RIF.RIFAWARE.EXTI2\ Feature\ IWDG4\ early\ wake\ CortexM33NS=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG4\ early\ wake\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG4\ reset\ Cid=2
RIF.RIFAWARE.EXTI2\ Feature\ IWDG4\ reset\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM3\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM3\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM3\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM3\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM4\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM4\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM4\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM4\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM4\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM4\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM5\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM5\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM5\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM5\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM5\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM5\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPUART1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ LPUART1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RETRAM\ CRC\ error\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ RETRAM\ CRC\ error\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU1\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU1\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU2\ Cid=2
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU1\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU1\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU1\ Secure=true
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU2\ Cid=2
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU2\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU2\ Secure=true
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU2\ Cid=2
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU3\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU1\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU1\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU1\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU1\ Secure=true
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU2\ Cid=2
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU2\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU2\ Secure=true
RIF.RIFAWARE.EXTI2\ Feature\ VDDCORE_VD\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ VDDCORE_VD\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI2\ Feature\ VDDCORE_VD\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI2\ Feature\ VDDCORE_VD\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ VDDCORE_VD\ Secure=true
RIF.RIFAWARE.EXTI2\ Feature\ VDDCPU_VD\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ VDDCPU_VD\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI2\ Feature\ VDDCPU_VD\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI2\ Feature\ VDDCPU_VD\ Privilege=true
RIF.RIFAWARE.EXTI2\ Feature\ VDDCPU_VD\ Secure=true
RIF.RIFAWARE.FMC\ Feature\ FMC_CFGR\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_CFGR\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NAND\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NAND\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM1\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM1\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM2\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM2\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM3\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM3\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM4\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA0\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA0\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PA1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA1\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA1\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PA1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA10\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA10\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PA10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA11\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA13\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA14\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PA14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA15\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA15\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA2\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA4\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA4\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PA4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA5\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PA5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA6\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PA6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA7\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA7\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PA7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA8\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA8\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PA8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA9\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PA9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PA9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB10\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PB10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB11\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PB11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB12\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PB12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB13\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PB13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB14\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB14\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB14\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PB14\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB15\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB15\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PB15\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PB15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB5\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PB5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PB9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC0\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PC0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC1\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC10\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PC10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC11\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC11\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PC11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC12\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC13\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC13\ CortexA35SFSBLA=false
RIF.RIFAWARE.GPIO\ Feature\ PC13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC2\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC3\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PC3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC5\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC5\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PC5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC8\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PC8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC9\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PC9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PC9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD1\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PD1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD10\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PD10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD11\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PD11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD12\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PD12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD13\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PD13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD14\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD14\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD14\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PD14\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD15\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD15\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PD15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD2\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PD2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD4\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PD4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD8\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PD8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD9\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PD9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PD9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE0\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE1\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE11\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE12\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE13\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE14\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE14\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE14\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE14\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE15\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE15\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE2\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE3\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE4\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE5\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE8\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PE8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PE8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE9\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PE9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF1\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF11\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PF11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF12\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF12\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PF12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF13\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PF13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF15\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF15\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PF15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF2\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF3\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF5\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF5\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PF5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF6\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PF6\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF6\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PF7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF8\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF9\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PF9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PF9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG1\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PG1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG10\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG10\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PG10\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG11\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG11\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PG11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG12\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG12\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PG12\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG13\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG14\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG14\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG14\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PG14\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG15\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG15\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG15\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PG15\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG2\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG2\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PG2\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG3\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PG3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG5\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG5\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PG5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG7\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG7\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PG7\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG8\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG8\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PG8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG9\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG9\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PG9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PG9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH10\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PH10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH11\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH12\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PH12\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PH12\ Privilege=false
RIF.RIFAWARE.GPIO\ Feature\ PH12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH13\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PH13\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH4\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH4\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PH5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH7\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PH7\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PH7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH8\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PH8\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PH8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH9\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PH9\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PH9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PI0\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PI0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI1\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PI1\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PI1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI4\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PI4\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PI4\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI5\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PI5\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI6\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PI6\ CortexA35SSecureOS=false
RIF.RIFAWARE.GPIO\ Feature\ PI6\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI8\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PI8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PZ0\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PZ0\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ0\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ0\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PZ1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PZ1\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PZ1\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ1\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ1\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PZ3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PZ3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ3\ Privilege=true
RIF.RIFAWARE.GPIO\ Feature\ PZ3\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ CortexM33NS=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ Cid=1
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ Privilege=true
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 0\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 0\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 0\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 0\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 0\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 1\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 1\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 1\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 1\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 1\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 10\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 10\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 10\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 10\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 10\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 11\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 11\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 11\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 11\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 11\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 12\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 12\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 12\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 12\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 12\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 13\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 13\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 13\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 13\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 13\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 14\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 14\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 14\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 14\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 14\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 15\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 15\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 15\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 15\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 15\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 2\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 2\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 2\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 2\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 2\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 3\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 3\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 3\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 3\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 3\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 4\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 4\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 4\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 4\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 4\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 5\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 5\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 5\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 5\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 5\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 6\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 6\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 6\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 6\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 6\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 7\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 7\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 7\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 7\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 7\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 8\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 8\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 8\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 8\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 8\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 9\ Cid=1
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 9\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 9\ CortexA35NSSSBL=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 9\ Privilege=true
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 9\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ Cid=1
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ CortexM33NS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ Cid=1
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ CortexA35NSOS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ CortexM33NS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ Cid=2
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ CortexA35NSOS=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ CortexA35NSSSBL=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ CortexM33NS=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ Privilege=true
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 1\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 1\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 1\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 1\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 10\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 10\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 10\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 10\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 11\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 11\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 11\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 11\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 12\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 12\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 12\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 12\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 13\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 13\ CortexA35NSOS=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 13\ CortexA35NSSSBL=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 13\ CortexA35SSecureOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 13\ Privilege=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 13\ Secure=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 14\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 14\ CortexA35NSOS=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 14\ CortexA35NSSSBL=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 14\ CortexA35SSecureOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 14\ Privilege=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 14\ Secure=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 15\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 15\ CortexA35NSOS=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 15\ CortexA35NSSSBL=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 15\ CortexA35SSecureOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 15\ Privilege=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 15\ Secure=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 16\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 16\ CortexA35NSOS=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 16\ CortexA35NSSSBL=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 16\ CortexA35SSecureOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 16\ Privilege=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 16\ Secure=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 2\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 2\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 2\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 2\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 3\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 3\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 3\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 3\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 4\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 4\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 4\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 4\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 5\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 5\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 5\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 5\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 6\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 6\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 6\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 6\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 7\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 7\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 7\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 7\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 8\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 8\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 8\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 8\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 9\ Cid=1
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 9\ CortexA35NSOS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 9\ CortexA35NSSSBL=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 9\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 1\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 1\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 1\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 10\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 10\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 10\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 11\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 11\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 11\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 12\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 12\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 12\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 13\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 13\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 13\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 14\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 14\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 14\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 15\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 15\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 15\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 16\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 16\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 16\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 2\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 2\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 2\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 3\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 3\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 3\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 4\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 4\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 4\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 5\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 5\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 5\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 6\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 6\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 6\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 7\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 7\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 7\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 8\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 8\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 8\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 9\ Cid=2
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 9\ CortexM33NS=true
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 9\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ Cid=1
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ CortexA35NSOS=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ CortexA35NSSSBL=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ CortexA35SSecureOS=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L1L2\ Cid=1
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L1L2\ CortexA35NSOS=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L1L2\ CortexA35NSSSBL=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L1L2\ CortexA35SFSBLA=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L1L2\ CortexA35SSecureOS=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L1L2\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L3\ Cid=1
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L3\ CortexA35SFSBLA=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L3\ CortexA35SSecureOS=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L3\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ BootROMA35=true
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ Cid=2
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ CortexM33NS=true
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ Privilege=false
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ CPU3\ power\ control\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ CPU3\ power\ control\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ CortexA35SFSBLA=true
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ CortexA35SFSBLA=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ CortexA35SFSBLA=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ CortexA35SFSBLA=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 2\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 2\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 3\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 3\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 4\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 4\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 5\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 5\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 6\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 6\ Privilege=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 6\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ BKPSRAM_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ BKPSRAM_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ BKPSRAM_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ BKPSRAM_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ BKPSRAM_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ BootROMA35=true
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DDR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DDR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DDR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DDR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_NIC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_NIC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_NIC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_NIC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_VID\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_VID\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_VID\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC1\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC1\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC1\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC2\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC2\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH2\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH2\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FDCAN\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FDCAN\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FDCAN\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FMC\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FMC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FMC\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C3\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C3\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C3\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C3\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C1,2\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C1,2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C1,2\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM3\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM3\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM3\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM4\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM4\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM5\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM5\ Privilege=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM5\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPUART1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPUART1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPUART1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_MDF1\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_MDF1\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_MDF1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_MDF1\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI2\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI2\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI4\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI4\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI4\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC2\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC2\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPDIFRX\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPDIFRX\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPDIFRX\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI2\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI2\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI4,5\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI4,5\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI4,5\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI6\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI6\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI6\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART7\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART7\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART7\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART3,5\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART3,5\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART3,5\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART6\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART6\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ BootROMA35=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ Cid=2
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ DDRC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ DDRC_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ DDRC_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ DDRC_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ DDRC_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ FCALC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ FCALC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ FCALC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ FCALC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ FMC_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ FMC_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ Lock=false
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ HPDMA1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA1_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA2_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ HPDMA2_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA2_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA2_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA3_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ HPDMA3_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA3_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA3_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ HSI_MON\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ HSI_MON\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ HSI_MON\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ HSI_MON\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ HSI_MON\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ IPCC1_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ IPCC1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ IPCC1_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ IPCC1_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ IPCC1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ IPCC2_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ IPCC2_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ IPCC2_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ IPCC2_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ IPCC2_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ MCO1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ MCO1_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ MCO1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ MCO1_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ MCO1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ MCO2_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ MCO2_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ MCO2_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ MCO2_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ MCO2_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ OSPI1_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ OSPI1_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ RDCR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ RDCR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ RDCR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ RDCR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ RDCR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ RETRAM_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ RETRAM_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ RETRAM_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ RETRAM_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ RETRAM_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ CortexA35SFSBLA=false
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ BootROMA35=true
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ Secure=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ CortexA35NSSSBL=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ CortexA35SFSBLA=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ Cid=-
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ CortexA35SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Calibration\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Calibration\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Calibration\ CortexA35NSSSBL=true
RIF.RIFAWARE.RTC\ Feature\ Calibration\ CortexA35SFSBLA=false
RIF.RIFAWARE.RTC\ Feature\ Calibration\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Calibration\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Initialization\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Initialization\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Initialization\ CortexA35NSSSBL=true
RIF.RIFAWARE.RTC\ Feature\ Initialization\ CortexA35SFSBLA=false
RIF.RIFAWARE.RTC\ Feature\ Initialization\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Initialization\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ CortexA35NSSSBL=true
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ CortexA35SFSBLA=false
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ CortexA35NSSSBL=true
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ CortexA35SFSBLA=false
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ Secure=false
RIF.RIFAWARE.TAMP\ End\ Address=1174471424
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ Cid=1
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ CortexA35SFSBLA=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ CortexA35SSecureOS=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ Privilege=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ Secure=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ BootROMA35=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ Cid=1
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ CortexA35SFSBLA=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ CortexA35SSecureOS=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ Privilege=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ Secure=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ Cid=2
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ CortexM33SSecureOS=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ Privilege=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ Secure=true
RIF.RIFAWARE.TAMP\ Size=512
RIF.RIFAWARE.TAMP\ Start\ Address=1174470912
RIF.RIFAWARE.Zone1-RIF1\ End\ Address=1174471008
RIF.RIFAWARE.Zone1-RIF1\ Size=96
RIF.RIFAWARE.Zone1-RIF1\ Start\ Address=1174470912
RIF.RIFAWARE.Zone1-RIF2\ End\ Address=1174471104
RIF.RIFAWARE.Zone1-RIF2\ Size=96
RIF.RIFAWARE.Zone1-RIF2\ Start\ Address=1174471008
RIF.RIFAWARE.Zone2-RIF1\ End\ Address=1174471200
RIF.RIFAWARE.Zone2-RIF1\ Size=96
RIF.RIFAWARE.Zone2-RIF1\ Start\ Address=1174471104
RIF.RIFAWARE.Zone2-RIF2\ End\ Address=1174471296
RIF.RIFAWARE.Zone2-RIF2\ Size=96
RIF.RIFAWARE.Zone2-RIF2\ Start\ Address=1174471200
RIF.RIFAWARE.Zone3-RIF0\ End\ Address=1174471392
RIF.RIFAWARE.Zone3-RIF0\ Size=48
RIF.RIFAWARE.Zone3-RIF0\ Start\ Address=1174471344
RIF.RIFAWARE.Zone3-RIF1\ End\ Address=1174471344
RIF.RIFAWARE.Zone3-RIF1\ Size=48
RIF.RIFAWARE.Zone3-RIF1\ Start\ Address=1174471296
RIF.RIFAWARE.Zone3-RIF2\ End\ Address=1174471424
RIF.RIFAWARE.Zone3-RIF2\ Size=32
RIF.RIFAWARE.Zone3-RIF2\ Start\ Address=1174471392
RIF.RISAF_BKPSRAM_Region1_Secured=true
RIF.RISAF_BKPSRAM_Region2_Encrypted=false
RIF.RISAF_BKPSRAM_Region2_Secured=true
RIF.RISAF_BKPSRAM_Region_ID_1_Master_CID1_Privilege=true
RIF.RISAF_BKPSRAM_Region_ID_1_Master_CID1_Read=true
RIF.RISAF_BKPSRAM_Region_ID_1_Master_CID1_Write=true
RIF.RISAF_BKPSRAM_Region_ID_2_Master_CID2_Privilege=true
RIF.RISAF_BKPSRAM_Region_ID_2_Master_CID2_Read=true
RIF.RISAF_BKPSRAM_Region_ID_2_Master_CID2_Write=true
RIF.RISAF_DDR10_Region_Size_2GO=0x0
RIF.RISAF_DDR11_Region_Size_2GO=0x0
RIF.RISAF_DDR12_Region_Size_2GO=0x0
RIF.RISAF_DDR14_Region_Size_2GO=0x0
RIF.RISAF_DDR9_Region_Size_2GO=0x7b800000
RIF.RISAF_DDR_Region13_Secured=true
RIF.RISAF_DDR_Region1_Encrypted=Fast Block Cipher
RIF.RISAF_DDR_Region1_Secured=true
RIF.RISAF_DDR_Region3_Encrypted=Fast Block Cipher
RIF.RISAF_DDR_Region3_Secured=true
RIF.RISAF_DDR_Region7_Encrypted=Fast Block Cipher
RIF.RISAF_DDR_Region7_Secured=true
RIF.RISAF_DDR_Region8_Encrypted=Fast Block Cipher
RIF.RISAF_DDR_Region8_Secured=true
RIF.RISAF_DDR_Region9_Encrypted=Disabled
RIF.RISAF_DDR_Region9_Secured=false
RIF.RISAF_DDR_Region_ID_13_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_13_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_13_Master_CID4_Read=true
RIF.RISAF_DDR_Region_ID_13_Master_CID4_Write=true
RIF.RISAF_DDR_Region_ID_1_Master_CID2_Read=true
RIF.RISAF_DDR_Region_ID_1_Master_CID2_Write=true
RIF.RISAF_DDR_Region_ID_2_Master_CID2_Read=true
RIF.RISAF_DDR_Region_ID_2_Master_CID2_Write=true
RIF.RISAF_DDR_Region_ID_3_Master_CID2_Read=true
RIF.RISAF_DDR_Region_ID_3_Master_CID2_Write=true
RIF.RISAF_DDR_Region_ID_4_Master_CID2_Read=true
RIF.RISAF_DDR_Region_ID_4_Master_CID2_Write=true
RIF.RISAF_DDR_Region_ID_5_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_5_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_5_Master_CID2_Read=true
RIF.RISAF_DDR_Region_ID_5_Master_CID2_Write=true
RIF.RISAF_DDR_Region_ID_7_Master_CID1_Privilege=true
RIF.RISAF_DDR_Region_ID_7_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_7_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_8_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_8_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_9_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_9_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_9_Master_CID2_Read=false
RIF.RISAF_DDR_Region_ID_9_Master_CID2_Write=false
RIF.RISAF_DDR_Region_ID_9_Master_CID4_Read=true
RIF.RISAF_DDR_Region_ID_9_Master_CID4_Write=true
RIF.RISAF_OCTOSPI_Region1_Name=\ 
RIF.RISAF_OCTOSPI_Region_ID_1_Master_CID1_Privilege=false
RIF.RISAF_OCTOSPI_Region_ID_1_Master_CID2_Privilege=false
RIF.RISUP.ADC1.Privilege=true
RIF.RISUP.ADC2.Privilege=true
RIF.RISUP.CRC.Privilege=true
RIF.RISUP.CRYP1.Privilege=true
RIF.RISUP.CRYP2.Privilege=true
RIF.RISUP.CSI.Privilege=true
RIF.RISUP.DCMIPP.Privilege=true
RIF.RISUP.DCMI_PSSI.Lock=true
RIF.RISUP.DDRPERFM.Privilege=true
RIF.RISUP.DTS.Privilege=true
RIF.RISUP.ETH1.Privilege=true
RIF.RISUP.ETH2.Lock=true
RIF.RISUP.FDCAN.Lock=true
RIF.RISUP.HASH1.Lock=true
RIF.RISUP.HASH1.Privilege=true
RIF.RISUP.HASH2.Privilege=true
RIF.RISUP.HDP.Lock=true
RIF.RISUP.I2C1.Lock=true
RIF.RISUP.I2C2.Privilege=true
RIF.RISUP.I2C3.Privilege=true
RIF.RISUP.I3C1.Privilege=true
RIF.RISUP.I3C2.Privilege=true
RIF.RISUP.I3C3.Lock=true
RIF.RISUP.IWDG1.Lock=true
RIF.RISUP.IWDG1.Privilege=true
RIF.RISUP.IWDG2.Privilege=true
RIF.RISUP.IWDG3.Privilege=true
RIF.RISUP.LPTIM1.Privilege=true
RIF.RISUP.LPTIM2.Privilege=true
RIF.RISUP.LPTIM3.Privilege=true
RIF.RISUP.LPTIM4.Privilege=true
RIF.RISUP.LPTIM5.Privilege=true
RIF.RISUP.LPUART1.Lock=true
RIF.RISUP.LTDC_CMN.Privilege=true
RIF.RISUP.MDF1.Privilege=true
RIF.RISUP.OCTOSPI1.Lock=true
RIF.RISUP.OTG_HS.Privilege=true
RIF.RISUP.PKA.Lock=true
RIF.RISUP.PKA.Privilege=true
RIF.RISUP.RAMCFG.Privilege=true
RIF.RISUP.RNG1.Lock=true
RIF.RISUP.RNG1.Privilege=true
RIF.RISUP.RNG2.Privilege=true
RIF.RISUP.SAES.Privilege=true
RIF.RISUP.SAI1.Privilege=true
RIF.RISUP.SAI2.Privilege=true
RIF.RISUP.SAI3.Lock=true
RIF.RISUP.SAI4.Lock=true
RIF.RISUP.SDMMC1.Privilege=true
RIF.RISUP.SDMMC2.Privilege=true
RIF.RISUP.SDMMC3.Privilege=true
RIF.RISUP.SERC.Privilege=true
RIF.RISUP.SPDIFRX.Lock=true
RIF.RISUP.SPI1.Privilege=true
RIF.RISUP.SPI2.Lock=true
RIF.RISUP.SPI3.Lock=true
RIF.RISUP.SPI4.Lock=true
RIF.RISUP.SPI5.Lock=true
RIF.RISUP.SPI6.Lock=true
RIF.RISUP.STGEN.Lock=true
RIF.RISUP.STGEN.Privilege=true
RIF.RISUP.TIM1.Privilege=true
RIF.RISUP.TIM10.Privilege=true
RIF.RISUP.TIM11.Privilege=true
RIF.RISUP.TIM12.Privilege=true
RIF.RISUP.TIM13.Privilege=true
RIF.RISUP.TIM14.Privilege=true
RIF.RISUP.TIM15.Privilege=true
RIF.RISUP.TIM16.Privilege=true
RIF.RISUP.TIM17.Privilege=true
RIF.RISUP.TIM2.Privilege=true
RIF.RISUP.TIM3.Privilege=true
RIF.RISUP.TIM4.Privilege=true
RIF.RISUP.TIM5.Privilege=true
RIF.RISUP.TIM6.Privilege=true
RIF.RISUP.TIM7.Privilege=true
RIF.RISUP.TIM8.Privilege=true
RIF.RISUP.UART5.Lock=true
RIF.RISUP.UART7.Lock=true
RIF.RISUP.USART1.Privilege=true
RIF.RISUP.USART2.Privilege=true
RIF.RISUP.USART3.Lock=true
RIF.RISUP.USART6.Privilege=true
RIF.RISUP.USBH.Privilege=true
RIF.RISUP.VREFBUF.Privilege=true
RIF.SDMMC1_CID_RIMU=1
RIF.SDMMC1_CID_RIMU-1=-
RIF.SDMMC1_CID_Selection_RIMU=false
RIF.SDMMC1_Privilege_RIMU=true
RIF.SDMMC1_Privilege_RIMU-1=true
RIF.SDMMC2_CID_RIMU=1
RIF.SDMMC2_CID_RIMU-2=-
RIF.SDMMC2_CID_Selection_RIMU=false
RIF.SDMMC2_Privilege_RIMU=true
RIF.SDMMC2_Privilege_RIMU-2=true
RIF.SDMMC3_CID_RIMU=1
RIF.SDMMC3_CID_RIMU-3=-
RIF.SDMMC3_CID_Selection_RIMU=false
RIF.SDMMC3_Privilege_RIMU=true
RIF.SDMMC3_Privilege_RIMU-3=true
RIF.SRAM1_region1_CID_Filtering=true
RIF.SRAM1_region1_Master_CID1_Privilege=true
RIF.SRAM1_region1_Master_CID1_Read=true
RIF.SRAM1_region1_Master_CID1_Write=true
RIF.SRAM1_region1_Master_CID2_Privilege=true
RIF.SRAM1_region1_Master_CID2_Read=true
RIF.SRAM1_region1_secured=true
RIF.SRAM1_region2_CID_Filtering=true
RIF.SRAM1_region2_Master_CID1_Privilege=true
RIF.SRAM1_region2_Master_CID1_Read=true
RIF.SRAM1_region2_Master_CID1_Write=true
RIF.SRAM1_region2_Master_CID2_Privilege=true
RIF.SRAM1_region2_Master_CID2_Read=true
RIF.SRAM1_region2_Master_CID2_Write=true
RIF.SRAM1_region2_Region_Name=scmi_cid2_s
RIF.SRAM1_region2_Region_Size=0x1000
RIF.SRAM1_region2_secured=true
RIF.SRAM1_region3_CID_Filtering=true
RIF.SRAM1_region3_Master_CID1_Privilege=true
RIF.SRAM1_region3_Master_CID1_Read=true
RIF.SRAM1_region3_Master_CID1_Write=true
RIF.SRAM1_region3_Master_CID2_Read=true
RIF.SRAM1_region3_Master_CID2_Write=true
RIF.SRAM1_region3_Region_Name=scmi_cid2_ns
RIF.SRAM1_region3_Region_Size=0x1000
RIF.SRAM1_region3_secured=false
RIF.SRAM1_region4_CID_Filtering=true
RIF.SRAM1_region4_Master_CID2_Read=true
RIF.SRAM1_region4_Master_CID2_Write=true
RIF.SRAM1_region4_Region_Name=cm33_sram1
RIF.SYSRAM1_region1_CID_Filtering=true
RIF.SYSRAM1_region1_Master_CID1_Privilege=true
RIF.SYSRAM1_region1_Master_CID1_Read=true
RIF.SYSRAM1_region1_Master_CID1_Write=true
RIF.SYSRAM1_region1_Master_CID2_Write=false
RIF.SYSRAM1_region1_secured=true
RIF.SYSRAM2_region1_CID_Filtering=true
RIF.SYSRAM2_region1_Master_CID1_Privilege=true
RIF.SYSRAM2_region1_Master_CID1_Read=true
RIF.SYSRAM2_region1_Master_CID1_Write=true
RIF.USBH_CID_RIMU=1
RIF.USBH_CID_RIMU-5=-
RIF.USBH_CID_Selection_RIMU=false
RIF.USBH_Privilege_RIMU=true
RIF.USBH_Privilege_RIMU-5=true
RIF.default_config=true
SH.GPXTI1.0=GPIO_EXTI1_1
SH.GPXTI1.ConfNb=1
SH.GPXTI12.0=GPIO_EXTI1_12
SH.GPXTI12.ConfNb=1
SH.GPXTI3.0=GPIO_EXTI1_3
SH.GPXTI3.ConfNb=1
SH.GPXTI4.0=GPIO_EXTI1_4
SH.GPXTI4.ConfNb=1
SH.GPXTI6.0=GPIO_EXTI1_6
SH.GPXTI6.ConfNb=1
SH.GPXTI7.0=GPIO_EXTI1_7
SH.GPXTI7.ConfNb=1
SH.S_TIM11_CH1.0=TIM11_CH1
SH.S_TIM11_CH1.ConfNb=1
SH.S_TIM13_CH1.0=TIM13_CH1
SH.S_TIM13_CH1.ConfNb=1
SH.S_TIM2_CH2.0=TIM2_CH2
SH.S_TIM2_CH2.ConfNb=1
SH.S_TIM8_CH2.0=TIM8_CH2
SH.S_TIM8_CH2.ConfNb=1
SH.S_TIM8_CH4.0=TIM8_CH4
SH.S_TIM8_CH4.ConfNb=1
SYS.userName=SYS_NS
USART2.IPParameters=VirtualMode-Asynchronous
USART2.VirtualMode-Asynchronous=VM_ASYNC
USB_OTG_HS.IPParameters=VirtualMode
USB_OTG_HS.VirtualMode=Ext_Phy_Device
VP_BSEC_VS_BSEC.Mode=BSEC_Activate
VP_BSEC_VS_BSEC.Signal=BSEC_VS_BSEC
VP_CORTEX_M33_VS_CORTEX_M33.Mode=CORTEX_M33_Activate
VP_CORTEX_M33_VS_CORTEX_M33.Signal=CORTEX_M33_VS_CORTEX_M33
VP_CRC_VS_CRC.Mode=CRC_Activate
VP_CRC_VS_CRC.Signal=CRC_VS_CRC
VP_CRYP1_VS_CRYP.Mode=CRYP_Activate
VP_CRYP1_VS_CRYP.Signal=CRYP1_VS_CRYP
VP_CSI_VS_CSI.Mode=CSI
VP_CSI_VS_CSI.Signal=CSI_VS_CSI
VP_DCMIPP_CSI.Mode=SerialInterface
VP_DCMIPP_CSI.Signal=DCMIPP_CSI
VP_DCMIPP_VS_PIPE0.Mode=Pipe 0
VP_DCMIPP_VS_PIPE0.Signal=DCMIPP_VS_PIPE0
VP_DDR_CTRL_PHY_LPDDR4.Mode=LPDDR4
VP_DDR_CTRL_PHY_LPDDR4.Signal=DDR_CTRL_PHY_LPDDR4
VP_DDR_CTRL_PHY_VS_16BITS.Mode=16bits
VP_DDR_CTRL_PHY_VS_16BITS.Signal=DDR_CTRL_PHY_VS_16BITS
VP_DDR_CTRL_PHY_VS_16Gb.Mode=16Gb
VP_DDR_CTRL_PHY_VS_16Gb.Signal=DDR_CTRL_PHY_VS_16Gb
VP_HASH1_VS_HASH.Mode=HASH_Activate
VP_HASH1_VS_HASH.Signal=HASH1_VS_HASH
VP_ICACHE_VS_SECURE_ICACHE_REG.Mode=ICACHE_REG_Not_Secured
VP_ICACHE_VS_SECURE_ICACHE_REG.Signal=ICACHE_VS_SECURE_ICACHE_REG
VP_IPCC1_VS_IPCC.Mode=IPCC_Activate
VP_IPCC1_VS_IPCC.Signal=IPCC1_VS_IPCC
VP_IPCC1_VS_ShutDown.Mode=ShutDown_Normal_mode
VP_IPCC1_VS_ShutDown.Signal=IPCC1_VS_ShutDown
VP_IPCC1_VS_Vq0_interrupt.Mode=Vq0_Interrupt_mode
VP_IPCC1_VS_Vq0_interrupt.Signal=IPCC1_VS_Vq0_interrupt
VP_IPCC1_VS_Vq1_interrupt.Mode=Vq1_Interrupt_mode
VP_IPCC1_VS_Vq1_interrupt.Signal=IPCC1_VS_Vq1_interrupt
VP_IWDG1_VS_IWDG.Mode=IWDG_Activate
VP_IWDG1_VS_IWDG.Signal=IWDG1_VS_IWDG
VP_LPTIM1_VS_LPTIM_counterModeInternalClock.Mode=Counts__internal_clock_event_00
VP_LPTIM1_VS_LPTIM_counterModeInternalClock.Signal=LPTIM1_VS_LPTIM_counterModeInternalClock
VP_LPTIM3_VS_LPTIM_counterModeInternalClock.Mode=Counts__internal_clock_event_00
VP_LPTIM3_VS_LPTIM_counterModeInternalClock.Signal=LPTIM3_VS_LPTIM_counterModeInternalClock
VP_MDF1_VS_MDF_DFLT1.Mode=MOD_MDF_DFLT1
VP_MDF1_VS_MDF_DFLT1.Signal=MDF1_VS_MDF_DFLT1
VP_PKA_VS_PKA.Mode=PKA_Activate
VP_PKA_VS_PKA.Signal=PKA_VS_PKA
VP_PWR_V_PVD_IN.Mode=Mode_PVD_Int
VP_PWR_V_PVD_IN.Signal=PWR_V_PVD_IN
VP_RNG1_VS_RNG.Mode=RNG_Activate
VP_RNG1_VS_RNG.Signal=RNG1_VS_RNG
VP_RNG2_VS_RNG.Mode=RNG_Activate
VP_RNG2_VS_RNG.Signal=RNG2_VS_RNG
VP_RTC_VS_RTC_Activate.Mode=RTC_Enabled
VP_RTC_VS_RTC_Activate.Signal=RTC_VS_RTC_Activate
VP_SAES_VS_SAES.Mode=SAES_Activate
VP_SAES_VS_SAES.Signal=SAES_VS_SAES
VP_SERC_VS_SERC.Mode=SERC_Activate
VP_SERC_VS_SERC.Signal=SERC_VS_SERC
VP_STGEN_VS_STGEN.Mode=STGEN_Activate
VP_STGEN_VS_STGEN.Signal=STGEN_VS_STGEN
VP_SYS_S_VS_Systick.Mode=SysTick
VP_SYS_S_VS_Systick.Signal=SYS_S_VS_Systick
VP_SYS_VS_Systick.Mode=SysTick
VP_SYS_VS_Systick.Signal=SYS_VS_Systick
board=STM32MP215F-DK
boardIOC=true
