<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : RAM Status Register - ramstat</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : RAM Status Register - ramstat</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The RAMSTAT register contains bits that indicate the security RAM clearing event during cold or warm reset for each RAM.</p>
<p>Software clears bits by writing them with a value of 1. Writes to bits with a value of 0 are ignored.</p>
<p>For MPU, there are seperate bits for L1 invalidate only or full security clearing.</p>
<p>There is another bit for L1 invalidate timeout error only. The security RAM clearing does not have a timeout.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR">Onchip RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG0RAMCLR">USB0 RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG1RAMCLR">USB1 RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR">SDMMC RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_DMARAMCLR">DMA RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDWRAMCLR">NAND Write RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDRRAMCLR">NAND Read RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDERAMCLR">NAND ECC RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR">EMAC0 RX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR">EMAC0 TX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR">EMAC1 RX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR">EMAC1 TX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR">EMAC2 TX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR">EMAC2 RX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_QSPIRAMCLR">QSPI RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MWPRAMCLR">MWP RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR">MPU L1 invalidate clearing only RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[17] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1TMO">MPU l1 RAM clearing timeout during cold/warm reset</a> </td></tr>
<tr>
<td align="left">[31:18] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Onchip RAM RAMSTATUS bit during cold/warm reset - onchipramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf6ca7e8fe5b77c10741c544a39997e7a"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate Onchip RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga35dd1a4f60cbefe0fc2ca6c78797de38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga35dd1a4f60cbefe0fc2ca6c78797de38">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga35dd1a4f60cbefe0fc2ca6c78797de38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8312c68f97bb59e4d259b154783409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga2d8312c68f97bb59e4d259b154783409">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2d8312c68f97bb59e4d259b154783409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2f65faaeb86f27ed19bd7e4c08f3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gadd2f65faaeb86f27ed19bd7e4c08f3cc">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gadd2f65faaeb86f27ed19bd7e4c08f3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b47fa8469ca81a7b703441c887d5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga14b47fa8469ca81a7b703441c887d5a0">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga14b47fa8469ca81a7b703441c887d5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d8eff83ca2cf9e69d79709d105c223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gad0d8eff83ca2cf9e69d79709d105c223">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gad0d8eff83ca2cf9e69d79709d105c223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cccfff5c92fe8fb285de1fb5e6c06d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga5cccfff5c92fe8fb285de1fb5e6c06d1">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5cccfff5c92fe8fb285de1fb5e6c06d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e5747c6853d19632cbdd3558598c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga32e5747c6853d19632cbdd3558598c0f">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga32e5747c6853d19632cbdd3558598c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6a994e12900f6f456fc2f7bf016b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga8b6a994e12900f6f456fc2f7bf016b34">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga8b6a994e12900f6f456fc2f7bf016b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : USB0 RAM RAMSTATUS bit during cold/warm reset - otg0ramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbafc25845363ac386532f7a79541fbb2"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_OTG0RAMCLR"></a></p>
<p>RAMSTATUS bit to indicate USB0 RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga72d172f109509590c05daaff8438ecf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga72d172f109509590c05daaff8438ecf3">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga72d172f109509590c05daaff8438ecf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac856ac045980a3a414935feaa6bd63cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gac856ac045980a3a414935feaa6bd63cc">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac856ac045980a3a414935feaa6bd63cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8063ba932bf157122aa0819da169264f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga8063ba932bf157122aa0819da169264f">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8063ba932bf157122aa0819da169264f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6393891f0ea92995e36c25efdd38c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gac6393891f0ea92995e36c25efdd38c9c">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gac6393891f0ea92995e36c25efdd38c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd5c9c9dec3ec5e5d5d367b59afbe47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga1cd5c9c9dec3ec5e5d5d367b59afbe47">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga1cd5c9c9dec3ec5e5d5d367b59afbe47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220514434da74d0bcd3560f57780c479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga220514434da74d0bcd3560f57780c479">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga220514434da74d0bcd3560f57780c479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b569a2bbefdacbfa76dac057dc31656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga6b569a2bbefdacbfa76dac057dc31656">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga6b569a2bbefdacbfa76dac057dc31656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbd97f327a3548f2c765d1f5009b624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gafdbd97f327a3548f2c765d1f5009b624">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gafdbd97f327a3548f2c765d1f5009b624"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : USB1 RAM RAMSTATUS bit during cold/warm reset - otg1ramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe95749a4c0e2f2a5199a3307f5985d23"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_OTG1RAMCLR"></a></p>
<p>RAMSTATUS bit to indicate USB1 RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3524b5b4904129105d40cbcf0877fa2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga3524b5b4904129105d40cbcf0877fa2d">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3524b5b4904129105d40cbcf0877fa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad95b2cd8e3a0eaff1e6c95c08e0799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gabad95b2cd8e3a0eaff1e6c95c08e0799">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabad95b2cd8e3a0eaff1e6c95c08e0799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9faff6637022410d609cf630a9deb363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga9faff6637022410d609cf630a9deb363">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9faff6637022410d609cf630a9deb363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5043ed12f47676e767a54b1bf7ddfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gadc5043ed12f47676e767a54b1bf7ddfe">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gadc5043ed12f47676e767a54b1bf7ddfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f555391eda073d100e836317eeacfa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga4f555391eda073d100e836317eeacfa0">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga4f555391eda073d100e836317eeacfa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea325d6aaf843c495eaf01d7e011362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga6ea325d6aaf843c495eaf01d7e011362">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6ea325d6aaf843c495eaf01d7e011362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48521c6f144762f540af16a765ce2e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gad48521c6f144762f540af16a765ce2e8">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gad48521c6f144762f540af16a765ce2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af05511d57dc6cc6c27bba71f6d88e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga2af05511d57dc6cc6c27bba71f6d88e1">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga2af05511d57dc6cc6c27bba71f6d88e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SDMMC RAM RAMSTATUS bit during cold/warm reset - sdmmcramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcdb36fc1c2b4b064e89edf5cd394fd1c"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate SDMMC RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga29189a26c2daf5dbb4a6da3a16f9f11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga29189a26c2daf5dbb4a6da3a16f9f11a">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga29189a26c2daf5dbb4a6da3a16f9f11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a4d96dd81f91e309280b3faa826f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga43a4d96dd81f91e309280b3faa826f49">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga43a4d96dd81f91e309280b3faa826f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadfc9c9cf3ecc6b5339aaa1ff56c2c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaadfc9c9cf3ecc6b5339aaa1ff56c2c6b">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaadfc9c9cf3ecc6b5339aaa1ff56c2c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ff0abde022fc4be2d518cb117a8c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gae9ff0abde022fc4be2d518cb117a8c81">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gae9ff0abde022fc4be2d518cb117a8c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc2c67018cdf3b838de86140eacc645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga9bc2c67018cdf3b838de86140eacc645">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga9bc2c67018cdf3b838de86140eacc645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28bb2064955a9069706a12f2619d1d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga28bb2064955a9069706a12f2619d1d4d">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga28bb2064955a9069706a12f2619d1d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbfddc61fd6e463f7ca0fa9bb32522a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gacbfddc61fd6e463f7ca0fa9bb32522a3">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gacbfddc61fd6e463f7ca0fa9bb32522a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15af726010b40d61a689e2264d77b2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga15af726010b40d61a689e2264d77b2f0">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga15af726010b40d61a689e2264d77b2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DMA RAM RAMSTATUS bit during cold/warm reset - dmaramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5b36c3c77e1b2677d05e4f73d64653f7"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_DMARAMCLR"></a></p>
<p>RAMSTATUS bit to indicate DMA RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf9d671a2ac633303f1eb58a964554ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaf9d671a2ac633303f1eb58a964554ad8">ALT_RSTMGR_RAMSTAT_DMARAMCLR_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf9d671a2ac633303f1eb58a964554ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae296bc2737dc4683cf8d1f8a3875eb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gae296bc2737dc4683cf8d1f8a3875eb8b">ALT_RSTMGR_RAMSTAT_DMARAMCLR_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gae296bc2737dc4683cf8d1f8a3875eb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbd85293b5a443f6d6dfa3ea282b354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaacbd85293b5a443f6d6dfa3ea282b354">ALT_RSTMGR_RAMSTAT_DMARAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaacbd85293b5a443f6d6dfa3ea282b354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bde80224e9b3421cef971371f69ee63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga7bde80224e9b3421cef971371f69ee63">ALT_RSTMGR_RAMSTAT_DMARAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga7bde80224e9b3421cef971371f69ee63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6e08bc61c569a7e3b367aa861cb265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga6b6e08bc61c569a7e3b367aa861cb265">ALT_RSTMGR_RAMSTAT_DMARAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga6b6e08bc61c569a7e3b367aa861cb265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403a3755742725c9cd074076d846d4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga403a3755742725c9cd074076d846d4a2">ALT_RSTMGR_RAMSTAT_DMARAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga403a3755742725c9cd074076d846d4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a0a0375dc24f27c996a456424853d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga16a0a0375dc24f27c996a456424853d7">ALT_RSTMGR_RAMSTAT_DMARAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga16a0a0375dc24f27c996a456424853d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f57d3498f24d862b373612c83928de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga11f57d3498f24d862b373612c83928de">ALT_RSTMGR_RAMSTAT_DMARAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga11f57d3498f24d862b373612c83928de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NAND Write RAM RAMSTATUS bit during cold/warm reset - nandwramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp35f2ca03de848818ab109923e683ba55"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_NANDWRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate NAND Write RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga82f62885e7a5c86471aca27a7bc06eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga82f62885e7a5c86471aca27a7bc06eeb">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga82f62885e7a5c86471aca27a7bc06eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79241cf7641996f66e2a4b16e8ae3c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga79241cf7641996f66e2a4b16e8ae3c95">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga79241cf7641996f66e2a4b16e8ae3c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6717e1f20b49f5074ec036563cafc55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gad6717e1f20b49f5074ec036563cafc55">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad6717e1f20b49f5074ec036563cafc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0235048ae5e1bcc17b26d36eb2717d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gacb0235048ae5e1bcc17b26d36eb2717d">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gacb0235048ae5e1bcc17b26d36eb2717d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c2390392bc09400ef29a60ce98385a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga70c2390392bc09400ef29a60ce98385a">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga70c2390392bc09400ef29a60ce98385a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9706ff27a5b39085bccf3322f5615aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gad9706ff27a5b39085bccf3322f5615aa">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad9706ff27a5b39085bccf3322f5615aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed528e98c272fa3a0075a61d8c9ee7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaed528e98c272fa3a0075a61d8c9ee7bf">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gaed528e98c272fa3a0075a61d8c9ee7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a177d896709201fe711aab5c3b55df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga0a177d896709201fe711aab5c3b55df6">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga0a177d896709201fe711aab5c3b55df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NAND Read RAM RAMSTATUS bit during cold/warm reset - nandrramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6a2f9e0ac8edc14b88936a5a6d38992a"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_NANDRRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate NAND Read RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabeaab8fbffb49fb12b9f2d84d0d8e706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gabeaab8fbffb49fb12b9f2d84d0d8e706">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gabeaab8fbffb49fb12b9f2d84d0d8e706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea74354f14ff336108b1d34a1c9b8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gacea74354f14ff336108b1d34a1c9b8d6">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gacea74354f14ff336108b1d34a1c9b8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d11b2bfc83ce17aba7f2baeac931b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga44d11b2bfc83ce17aba7f2baeac931b0">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga44d11b2bfc83ce17aba7f2baeac931b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f35069b1d5087dfa7d5f0e6ec8f35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga07f35069b1d5087dfa7d5f0e6ec8f35a">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga07f35069b1d5087dfa7d5f0e6ec8f35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e421ed5720f1b78a4e770f57aace40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga11e421ed5720f1b78a4e770f57aace40">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga11e421ed5720f1b78a4e770f57aace40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078c39cdbe71e44182c73b007afe5844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga078c39cdbe71e44182c73b007afe5844">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga078c39cdbe71e44182c73b007afe5844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee72fc6308edfd1bcb8e9da28ef1b2f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaee72fc6308edfd1bcb8e9da28ef1b2f6">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gaee72fc6308edfd1bcb8e9da28ef1b2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac813caaf74f6f32a754595f5e65ea378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gac813caaf74f6f32a754595f5e65ea378">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gac813caaf74f6f32a754595f5e65ea378"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NAND ECC RAM RAMSTATUS bit during cold/warm reset - nanderamclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp99f38cfc68bcd570b6fde7a400f5d9ab"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_NANDERAMCLR"></a></p>
<p>RAMSTATUS bit to indicate NAND ECC RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga070eb0f922950693955b4e02ac547651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga070eb0f922950693955b4e02ac547651">ALT_RSTMGR_RAMSTAT_NANDERAMCLR_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga070eb0f922950693955b4e02ac547651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf39a23715858f3ca107c458635560fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gadf39a23715858f3ca107c458635560fe">ALT_RSTMGR_RAMSTAT_NANDERAMCLR_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadf39a23715858f3ca107c458635560fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3087c30b37e86cb553e87f0dd8113c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaf3087c30b37e86cb553e87f0dd8113c8">ALT_RSTMGR_RAMSTAT_NANDERAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf3087c30b37e86cb553e87f0dd8113c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa33f46cc36bbf1335b31211b9ca1b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga9fa33f46cc36bbf1335b31211b9ca1b0">ALT_RSTMGR_RAMSTAT_NANDERAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ga9fa33f46cc36bbf1335b31211b9ca1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8350a723b5d087c150421e004b37aeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga8350a723b5d087c150421e004b37aeb5">ALT_RSTMGR_RAMSTAT_NANDERAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:ga8350a723b5d087c150421e004b37aeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6061167ebf334457b58febf6ed3d8974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga6061167ebf334457b58febf6ed3d8974">ALT_RSTMGR_RAMSTAT_NANDERAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6061167ebf334457b58febf6ed3d8974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4f4a7ff89c563a3038df72664b7a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaff4f4a7ff89c563a3038df72664b7a70">ALT_RSTMGR_RAMSTAT_NANDERAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:gaff4f4a7ff89c563a3038df72664b7a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ffab8c0615211e199830ecffbc1ecd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga8ffab8c0615211e199830ecffbc1ecd5">ALT_RSTMGR_RAMSTAT_NANDERAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga8ffab8c0615211e199830ecffbc1ecd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC0 RX RAM RAMSTATUS bit during cold/warm reset - emac0rxramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbe386c3ffeb66c3ee362edc4ae21c932"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate EMAC0 RX RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5ab2f973b861292ee3448d827ccff64f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga5ab2f973b861292ee3448d827ccff64f">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5ab2f973b861292ee3448d827ccff64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2a29783b9f6d84ea91569938947f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga3a2a29783b9f6d84ea91569938947f43">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga3a2a29783b9f6d84ea91569938947f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb6cf6791881eacf9b20966c6157fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga0fb6cf6791881eacf9b20966c6157fe2">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0fb6cf6791881eacf9b20966c6157fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b7e36c51a7353894e0df80a024d8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga96b7e36c51a7353894e0df80a024d8e7">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga96b7e36c51a7353894e0df80a024d8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1483dafe8948211e6d2934aad84d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga4c1483dafe8948211e6d2934aad84d9a">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga4c1483dafe8948211e6d2934aad84d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bcfdc59677007708b7bfe12af336702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga4bcfdc59677007708b7bfe12af336702">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4bcfdc59677007708b7bfe12af336702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1f5329c8ae0e850ba5c704535d42a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaec1f5329c8ae0e850ba5c704535d42a5">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:gaec1f5329c8ae0e850ba5c704535d42a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40074c2f98baa5437fc1b6355a001b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga40074c2f98baa5437fc1b6355a001b04">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:ga40074c2f98baa5437fc1b6355a001b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC0 TX RAM RAMSTATUS bit during cold/warm reset - emac0txramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpace252ec60112272c638e243770d1c19"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate EMAC0 TX RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac32c9fcad398662eae91276557c62d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gac32c9fcad398662eae91276557c62d84">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gac32c9fcad398662eae91276557c62d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1de260a3fefeeac4db97cf021b5d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga7f1de260a3fefeeac4db97cf021b5d5e">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga7f1de260a3fefeeac4db97cf021b5d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fad4bcda8d021d5d402cd645502de93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga9fad4bcda8d021d5d402cd645502de93">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9fad4bcda8d021d5d402cd645502de93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c327f8260e7b5c39346ec184dd9afa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga2c327f8260e7b5c39346ec184dd9afa9">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga2c327f8260e7b5c39346ec184dd9afa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1813a660a42bfdba83687ffa52cc892c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga1813a660a42bfdba83687ffa52cc892c">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga1813a660a42bfdba83687ffa52cc892c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b189c96c08986742fae84fd7fc4b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga18b189c96c08986742fae84fd7fc4b73">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga18b189c96c08986742fae84fd7fc4b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3b07ee6170dbd7ddaee2fdf7db759f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gafc3b07ee6170dbd7ddaee2fdf7db759f">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:gafc3b07ee6170dbd7ddaee2fdf7db759f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29beef83a21856ce729bdb78cad1d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gae29beef83a21856ce729bdb78cad1d62">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:gae29beef83a21856ce729bdb78cad1d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC1 RX RAM RAMSTATUS bit during cold/warm reset - emac1rxramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdaac2f58b2b0c462fbaa9eb208a6a1e7"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate EMAC1 RX RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaeb222bb6e6cd76ddd7b38eba069299d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaeb222bb6e6cd76ddd7b38eba069299d6">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaeb222bb6e6cd76ddd7b38eba069299d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c3bba4d9d78c474de10f47e51cd0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gad1c3bba4d9d78c474de10f47e51cd0e3">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gad1c3bba4d9d78c474de10f47e51cd0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9ad7cb9827f8d25f0b25c93c81bcd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaea9ad7cb9827f8d25f0b25c93c81bcd1">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaea9ad7cb9827f8d25f0b25c93c81bcd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356aa8ddcab19ff398373bce67a6f684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga356aa8ddcab19ff398373bce67a6f684">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga356aa8ddcab19ff398373bce67a6f684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4647d7b182c64bd7a786ffaea24d8ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga4647d7b182c64bd7a786ffaea24d8ce4">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga4647d7b182c64bd7a786ffaea24d8ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2522c2dc7c8ba8ae11e27cdb65866380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga2522c2dc7c8ba8ae11e27cdb65866380">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2522c2dc7c8ba8ae11e27cdb65866380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe74c97503b37e9b10e614dcac065d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gabe74c97503b37e9b10e614dcac065d80">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:gabe74c97503b37e9b10e614dcac065d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc541094e674d2539fa2e861957b55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga2cc541094e674d2539fa2e861957b55c">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga2cc541094e674d2539fa2e861957b55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC1 TX RAM RAMSTATUS bit during cold/warm reset - emac1txramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0fd5697881672d7664ff9f00ebf05834"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate EMAC1 TX RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga82494abd6ed2f98687a6f455371e4da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga82494abd6ed2f98687a6f455371e4da1">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga82494abd6ed2f98687a6f455371e4da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0804a0daf0f46c09ee31379f868ded02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga0804a0daf0f46c09ee31379f868ded02">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga0804a0daf0f46c09ee31379f868ded02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2121f618113d60cd153a6b8ef493c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaef2121f618113d60cd153a6b8ef493c9">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaef2121f618113d60cd153a6b8ef493c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c3ec797e5e5966068a1342e87226d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga7c3ec797e5e5966068a1342e87226d62">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ga7c3ec797e5e5966068a1342e87226d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4462ee486a91f489c7149bd0cca4b20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga4462ee486a91f489c7149bd0cca4b20b">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:ga4462ee486a91f489c7149bd0cca4b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00591dd71b82a3fe681de3197ecfb4ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga00591dd71b82a3fe681de3197ecfb4ee">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga00591dd71b82a3fe681de3197ecfb4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7205b298ae61c7b87f1e59529393d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gae7205b298ae61c7b87f1e59529393d01">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:gae7205b298ae61c7b87f1e59529393d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a147f2346bc51db20e6fa2ba5f0f2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga8a147f2346bc51db20e6fa2ba5f0f2f9">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga8a147f2346bc51db20e6fa2ba5f0f2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC2 TX RAM RAMSTATUS bit during cold/warm reset - emac2txramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp588a7631bd410e909aff12118dcef6ca"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate EMAC2 TX RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3cc6debb43c07158aff54150a91d7b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga3cc6debb43c07158aff54150a91d7b6d">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga3cc6debb43c07158aff54150a91d7b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2a367834d6b89008fd9487bcd4ec8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga3a2a367834d6b89008fd9487bcd4ec8d">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga3a2a367834d6b89008fd9487bcd4ec8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ddf3c929d8fa1bb528cb7aa069ab41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gad5ddf3c929d8fa1bb528cb7aa069ab41">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad5ddf3c929d8fa1bb528cb7aa069ab41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41a0b00a6602d98fab4aa409c00cfcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gad41a0b00a6602d98fab4aa409c00cfcf">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:gad41a0b00a6602d98fab4aa409c00cfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8bb8a0cc450b687b660136a5e5a0491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gae8bb8a0cc450b687b660136a5e5a0491">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:gae8bb8a0cc450b687b660136a5e5a0491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33cf73320c1d888ea15a7c5b8329a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaa33cf73320c1d888ea15a7c5b8329a2d">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa33cf73320c1d888ea15a7c5b8329a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c598029b49f713771a79d8be81fdd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga0c598029b49f713771a79d8be81fdd51">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga0c598029b49f713771a79d8be81fdd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6989238546b8b34030261c87474a2f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga6989238546b8b34030261c87474a2f7e">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga6989238546b8b34030261c87474a2f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : EMAC2 RX RAM RAMSTATUS bit during cold/warm reset - emac2rxramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb212e3500ab5f1d4354571b08729fab7"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate EMAC2 RX RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gacd11bde36fdbd87626618ab2c0670cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gacd11bde36fdbd87626618ab2c0670cea">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gacd11bde36fdbd87626618ab2c0670cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd17faf47ce6dd33325312c7f167d415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gacd17faf47ce6dd33325312c7f167d415">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gacd17faf47ce6dd33325312c7f167d415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493b1d62f4ec6b84797544aae47036f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga493b1d62f4ec6b84797544aae47036f6">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga493b1d62f4ec6b84797544aae47036f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ec9a535e8b917c620c658f75a73693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaf5ec9a535e8b917c620c658f75a73693">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gaf5ec9a535e8b917c620c658f75a73693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5d7ee8688dd03a92aed1e34c3956ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaaf5d7ee8688dd03a92aed1e34c3956ba">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gaaf5d7ee8688dd03a92aed1e34c3956ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844355f3eeabddd5b0845a7f6e9c9d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga844355f3eeabddd5b0845a7f6e9c9d34">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga844355f3eeabddd5b0845a7f6e9c9d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac454a090dc648978e35bcbf5e5d3525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaac454a090dc648978e35bcbf5e5d3525">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:gaac454a090dc648978e35bcbf5e5d3525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafccce5bf10982820a213f67b63597f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gafccce5bf10982820a213f67b63597f4e">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gafccce5bf10982820a213f67b63597f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : QSPI RAM RAMSTATUS bit during cold/warm reset - qspiramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp38cde0560e93b9601bd59394f1d0a6ea"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_QSPIRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate QSPI RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga675a12cb344a49ec1550a3bfa16eafbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga675a12cb344a49ec1550a3bfa16eafbe">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga675a12cb344a49ec1550a3bfa16eafbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b6e276a19b217f49fa9a8a81eb29c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gae1b6e276a19b217f49fa9a8a81eb29c0">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gae1b6e276a19b217f49fa9a8a81eb29c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18cfd73f8f47435e91e3a43a7fcaba7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga18cfd73f8f47435e91e3a43a7fcaba7b">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga18cfd73f8f47435e91e3a43a7fcaba7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d981ea027dc4b38e4f54804a2407db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gac9d981ea027dc4b38e4f54804a2407db">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:gac9d981ea027dc4b38e4f54804a2407db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115b729bcc681369edb5fa85c29ed1bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga115b729bcc681369edb5fa85c29ed1bd">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:ga115b729bcc681369edb5fa85c29ed1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c464f962d8e7b6d7ec405a45e0e28f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga3c464f962d8e7b6d7ec405a45e0e28f0">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3c464f962d8e7b6d7ec405a45e0e28f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941dc9b11f8e326a719b4118a0c7fdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga941dc9b11f8e326a719b4118a0c7fdef">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga941dc9b11f8e326a719b4118a0c7fdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2cb8475d6a2d0e5901ab541e33af66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaad2cb8475d6a2d0e5901ab541e33af66">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:gaad2cb8475d6a2d0e5901ab541e33af66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : MWP RAM RAMSTATUS bit during cold/warm reset - mwpramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdc71865d7b12a69fb8ede3bc861556be"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_MWPRAMCLR"></a></p>
<p>RAMSTATUS bit to indicate MWP RAM is cleared during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadd18501d6661754f2303384e587db700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gadd18501d6661754f2303384e587db700">ALT_RSTMGR_RAMSTAT_MWPRAMCLR_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gadd18501d6661754f2303384e587db700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2f4f75cb91d5fe0108d0c40a7e71411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gab2f4f75cb91d5fe0108d0c40a7e71411">ALT_RSTMGR_RAMSTAT_MWPRAMCLR_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gab2f4f75cb91d5fe0108d0c40a7e71411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33df7f12dbbb86ee749450ffab6b71f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga33df7f12dbbb86ee749450ffab6b71f1">ALT_RSTMGR_RAMSTAT_MWPRAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga33df7f12dbbb86ee749450ffab6b71f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b953638a325827840adfb422e717f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gad7b953638a325827840adfb422e717f0">ALT_RSTMGR_RAMSTAT_MWPRAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gad7b953638a325827840adfb422e717f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8a38e78c10ebecc84294dc4a6ce329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga6c8a38e78c10ebecc84294dc4a6ce329">ALT_RSTMGR_RAMSTAT_MWPRAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:ga6c8a38e78c10ebecc84294dc4a6ce329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa867891f51922da1cd1b6e5ddf65a61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaa867891f51922da1cd1b6e5ddf65a61a">ALT_RSTMGR_RAMSTAT_MWPRAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa867891f51922da1cd1b6e5ddf65a61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef4c01d01dc4a8c8ef9d5c1f84c6b03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga2ef4c01d01dc4a8c8ef9d5c1f84c6b03">ALT_RSTMGR_RAMSTAT_MWPRAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:ga2ef4c01d01dc4a8c8ef9d5c1f84c6b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13fa2754871fc37639d40a1377dc4071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga13fa2754871fc37639d40a1377dc4071">ALT_RSTMGR_RAMSTAT_MWPRAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:ga13fa2754871fc37639d40a1377dc4071"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : MPU L1 invalidate clearing only RAMSTATUS bit during cold/warm reset - mpul1ramclr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0a2f1d222569aa18a2d88e5d449ea394"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR"></a></p>
<p>RAMSTATUS bit to indicate MPU L1 invalidate clearing only or full security clearing during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaee15fdd42d62d83eebc8fe74bb68aaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaee15fdd42d62d83eebc8fe74bb68aaf3">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaee15fdd42d62d83eebc8fe74bb68aaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a9413a70c9a38be47876609bdd5f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gab5a9413a70c9a38be47876609bdd5f55">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab5a9413a70c9a38be47876609bdd5f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01e16506073584785a1fe348176a131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaa01e16506073584785a1fe348176a131">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa01e16506073584785a1fe348176a131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95ec5aec6410ef79140e33c4e9a1b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gad95ec5aec6410ef79140e33c4e9a1b05">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gad95ec5aec6410ef79140e33c4e9a1b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7bfb617efcb73307259867eaca16ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gacd7bfb617efcb73307259867eaca16ba">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gacd7bfb617efcb73307259867eaca16ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b60e3a969a8c2dd64b8f93795bef60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga40b60e3a969a8c2dd64b8f93795bef60">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga40b60e3a969a8c2dd64b8f93795bef60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080a3e27de9c3de44d825c4622ae4c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga080a3e27de9c3de44d825c4622ae4c2c">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga080a3e27de9c3de44d825c4622ae4c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a5e1b96f99db6364353dc1e4f5f31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga96a5e1b96f99db6364353dc1e4f5f31e">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga96a5e1b96f99db6364353dc1e4f5f31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : MPU l1 RAM clearing timeout during cold/warm reset - mpul1timeout </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe76d1a0c8da622573a9fa35a64118585"></a><a class="anchor" id="ALT_RSTMGR_RAMSTAT_MPUL1TMO"></a></p>
<p>RAMSTATUS bit to indicate MPU l1 RAM cleared timeout during cold/warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga374b19b962d025d888ee0de402689e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga374b19b962d025d888ee0de402689e5e">ALT_RSTMGR_RAMSTAT_MPUL1TMO_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga374b19b962d025d888ee0de402689e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae188920db47b6cde06d3499c898df0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gae188920db47b6cde06d3499c898df0e1">ALT_RSTMGR_RAMSTAT_MPUL1TMO_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gae188920db47b6cde06d3499c898df0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489b1d6e744b99a3ff58ea442a7adc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga489b1d6e744b99a3ff58ea442a7adc95">ALT_RSTMGR_RAMSTAT_MPUL1TMO_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga489b1d6e744b99a3ff58ea442a7adc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca98561b08475e92220a5f771e228400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaca98561b08475e92220a5f771e228400">ALT_RSTMGR_RAMSTAT_MPUL1TMO_SET_MSK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:gaca98561b08475e92220a5f771e228400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3582ceae4b5b997d7d7f2ae87d34dfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga3582ceae4b5b997d7d7f2ae87d34dfe4">ALT_RSTMGR_RAMSTAT_MPUL1TMO_CLR_MSK</a>&#160;&#160;&#160;0xfffdffff</td></tr>
<tr class="separator:ga3582ceae4b5b997d7d7f2ae87d34dfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032954b921fd46f23d566f099de481e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga032954b921fd46f23d566f099de481e6">ALT_RSTMGR_RAMSTAT_MPUL1TMO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga032954b921fd46f23d566f099de481e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74ec604f8fde120f2add606364175e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaf74ec604f8fde120f2add606364175e6">ALT_RSTMGR_RAMSTAT_MPUL1TMO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td></tr>
<tr class="separator:gaf74ec604f8fde120f2add606364175e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c91bdc05e3599cda4d3fb57ccbc1e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga7c91bdc05e3599cda4d3fb57ccbc1e28">ALT_RSTMGR_RAMSTAT_MPUL1TMO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td></tr>
<tr class="separator:ga7c91bdc05e3599cda4d3fb57ccbc1e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t__s">ALT_RSTMGR_RAMSTAT_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4564ee03f8abf21d9973bd3e3e839500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga4564ee03f8abf21d9973bd3e3e839500">ALT_RSTMGR_RAMSTAT_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga4564ee03f8abf21d9973bd3e3e839500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab05ea0112d383be9bc68f613f28619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#gaeab05ea0112d383be9bc68f613f28619">ALT_RSTMGR_RAMSTAT_OFST</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gaeab05ea0112d383be9bc68f613f28619"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga40b2baeb96051fb65f64d51838e86d47"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t__s">ALT_RSTMGR_RAMSTAT_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga40b2baeb96051fb65f64d51838e86d47">ALT_RSTMGR_RAMSTAT_t</a></td></tr>
<tr class="separator:ga40b2baeb96051fb65f64d51838e86d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t__s" id="struct_a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_RAMSTAT_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html">ALT_RSTMGR_RAMSTAT</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad9ad4ebc39e0bd8bf99b43d54c5a714d"></a>uint32_t</td>
<td class="fieldname">
onchipramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR">Onchip RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3964452252cec947c442eda7042f5b94"></a>uint32_t</td>
<td class="fieldname">
otg0ramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG0RAMCLR">USB0 RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab2b9d198d9fcac96e87d3bedb88aa5e9"></a>uint32_t</td>
<td class="fieldname">
otg1ramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG1RAMCLR">USB1 RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4e0d909ed4030065cabda9c73c15d512"></a>uint32_t</td>
<td class="fieldname">
sdmmcramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR">SDMMC RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9f847e419ccef72e965b151bf8a7e1bd"></a>uint32_t</td>
<td class="fieldname">
dmaramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_DMARAMCLR">DMA RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a33cecfca121d627b2409ab4400c123bf"></a>uint32_t</td>
<td class="fieldname">
nandwramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDWRAMCLR">NAND Write RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeeafc7c3b227bf640448f4b7ff8d1bdf"></a>uint32_t</td>
<td class="fieldname">
nandrramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDRRAMCLR">NAND Read RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a09355260885b8c691715f37a6589c73f"></a>uint32_t</td>
<td class="fieldname">
nanderamclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDERAMCLR">NAND ECC RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0f93636e9377987eb422d9432fdcb3ac"></a>uint32_t</td>
<td class="fieldname">
emac0rxramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR">EMAC0 RX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a815ce14a4d380a25572da8e1a7b8c8b0"></a>uint32_t</td>
<td class="fieldname">
emac0txramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR">EMAC0 TX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3f8a45be8762c5351e8c5febac1bff0b"></a>uint32_t</td>
<td class="fieldname">
emac1rxramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR">EMAC1 RX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2ed0298ff1cde031f4938a7f82030666"></a>uint32_t</td>
<td class="fieldname">
emac1txramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR">EMAC1 TX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a55c624642d63c3a1e20ba5f8dc648d08"></a>uint32_t</td>
<td class="fieldname">
emac2txramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR">EMAC2 TX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad2fc6c3fad607b4451d67f0ab838a263"></a>uint32_t</td>
<td class="fieldname">
emac2rxramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR">EMAC2 RX RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aab19ee66a4571ff92654f1e1b7c864e2"></a>uint32_t</td>
<td class="fieldname">
qspiramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_QSPIRAMCLR">QSPI RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7328b4cf1c5d73dd39809747ca7f632e"></a>uint32_t</td>
<td class="fieldname">
mwpramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MWPRAMCLR">MWP RAM RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a99a59f8bfaef776660ff699d24089245"></a>uint32_t</td>
<td class="fieldname">
mpul1ramclr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR">MPU L1 invalidate clearing only RAMSTATUS bit during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a53f04f58e4867cf72b61fdb72e1d23aa"></a>uint32_t</td>
<td class="fieldname">
mpul1timeout: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1TMO">MPU l1 RAM clearing timeout during cold/warm reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5e28f7b2288d1f82088e0c541be6217d"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 14</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga35dd1a4f60cbefe0fc2ca6c78797de38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2d8312c68f97bb59e4d259b154783409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadd2f65faaeb86f27ed19bd7e4c08f3cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga14b47fa8469ca81a7b703441c887d5a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad0d8eff83ca2cf9e69d79709d105c223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5cccfff5c92fe8fb285de1fb5e6c06d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga32e5747c6853d19632cbdd3558598c0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8b6a994e12900f6f456fc2f7bf016b34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR">ALT_RSTMGR_RAMSTAT_ONCHIPRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga72d172f109509590c05daaff8438ecf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG0RAMCLR">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac856ac045980a3a414935feaa6bd63cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG0RAMCLR">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8063ba932bf157122aa0819da169264f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG0RAMCLR">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac6393891f0ea92995e36c25efdd38c9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG0RAMCLR">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1cd5c9c9dec3ec5e5d5d367b59afbe47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG0RAMCLR">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga220514434da74d0bcd3560f57780c479"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG0RAMCLR">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b569a2bbefdacbfa76dac057dc31656"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG0RAMCLR">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafdbd97f327a3548f2c765d1f5009b624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG0RAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG0RAMCLR">ALT_RSTMGR_RAMSTAT_OTG0RAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3524b5b4904129105d40cbcf0877fa2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG1RAMCLR">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabad95b2cd8e3a0eaff1e6c95c08e0799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG1RAMCLR">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9faff6637022410d609cf630a9deb363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG1RAMCLR">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadc5043ed12f47676e767a54b1bf7ddfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG1RAMCLR">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4f555391eda073d100e836317eeacfa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG1RAMCLR">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6ea325d6aaf843c495eaf01d7e011362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG1RAMCLR">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad48521c6f144762f540af16a765ce2e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG1RAMCLR">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2af05511d57dc6cc6c27bba71f6d88e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OTG1RAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_OTG1RAMCLR">ALT_RSTMGR_RAMSTAT_OTG1RAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga29189a26c2daf5dbb4a6da3a16f9f11a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga43a4d96dd81f91e309280b3faa826f49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaadfc9c9cf3ecc6b5339aaa1ff56c2c6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae9ff0abde022fc4be2d518cb117a8c81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9bc2c67018cdf3b838de86140eacc645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga28bb2064955a9069706a12f2619d1d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacbfddc61fd6e463f7ca0fa9bb32522a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga15af726010b40d61a689e2264d77b2f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR">ALT_RSTMGR_RAMSTAT_SDMMCRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf9d671a2ac633303f1eb58a964554ad8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_DMARAMCLR_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_DMARAMCLR">ALT_RSTMGR_RAMSTAT_DMARAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae296bc2737dc4683cf8d1f8a3875eb8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_DMARAMCLR_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_DMARAMCLR">ALT_RSTMGR_RAMSTAT_DMARAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaacbd85293b5a443f6d6dfa3ea282b354"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_DMARAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_DMARAMCLR">ALT_RSTMGR_RAMSTAT_DMARAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7bde80224e9b3421cef971371f69ee63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_DMARAMCLR_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_DMARAMCLR">ALT_RSTMGR_RAMSTAT_DMARAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6b6e08bc61c569a7e3b367aa861cb265"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_DMARAMCLR_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_DMARAMCLR">ALT_RSTMGR_RAMSTAT_DMARAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga403a3755742725c9cd074076d846d4a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_DMARAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_DMARAMCLR">ALT_RSTMGR_RAMSTAT_DMARAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16a0a0375dc24f27c996a456424853d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_DMARAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_DMARAMCLR">ALT_RSTMGR_RAMSTAT_DMARAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga11f57d3498f24d862b373612c83928de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_DMARAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_DMARAMCLR">ALT_RSTMGR_RAMSTAT_DMARAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga82f62885e7a5c86471aca27a7bc06eeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDWRAMCLR">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga79241cf7641996f66e2a4b16e8ae3c95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDWRAMCLR">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad6717e1f20b49f5074ec036563cafc55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDWRAMCLR">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacb0235048ae5e1bcc17b26d36eb2717d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDWRAMCLR">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga70c2390392bc09400ef29a60ce98385a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDWRAMCLR">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad9706ff27a5b39085bccf3322f5615aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDWRAMCLR">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaed528e98c272fa3a0075a61d8c9ee7bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDWRAMCLR">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0a177d896709201fe711aab5c3b55df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDWRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDWRAMCLR">ALT_RSTMGR_RAMSTAT_NANDWRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabeaab8fbffb49fb12b9f2d84d0d8e706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDRRAMCLR">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacea74354f14ff336108b1d34a1c9b8d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDRRAMCLR">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga44d11b2bfc83ce17aba7f2baeac931b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDRRAMCLR">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga07f35069b1d5087dfa7d5f0e6ec8f35a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDRRAMCLR">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga11e421ed5720f1b78a4e770f57aace40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDRRAMCLR">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga078c39cdbe71e44182c73b007afe5844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDRRAMCLR">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaee72fc6308edfd1bcb8e9da28ef1b2f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDRRAMCLR">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac813caaf74f6f32a754595f5e65ea378"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDRRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDRRAMCLR">ALT_RSTMGR_RAMSTAT_NANDRRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga070eb0f922950693955b4e02ac547651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDERAMCLR_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDERAMCLR">ALT_RSTMGR_RAMSTAT_NANDERAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadf39a23715858f3ca107c458635560fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDERAMCLR_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDERAMCLR">ALT_RSTMGR_RAMSTAT_NANDERAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf3087c30b37e86cb553e87f0dd8113c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDERAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDERAMCLR">ALT_RSTMGR_RAMSTAT_NANDERAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9fa33f46cc36bbf1335b31211b9ca1b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDERAMCLR_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDERAMCLR">ALT_RSTMGR_RAMSTAT_NANDERAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8350a723b5d087c150421e004b37aeb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDERAMCLR_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDERAMCLR">ALT_RSTMGR_RAMSTAT_NANDERAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6061167ebf334457b58febf6ed3d8974"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDERAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDERAMCLR">ALT_RSTMGR_RAMSTAT_NANDERAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaff4f4a7ff89c563a3038df72664b7a70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDERAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDERAMCLR">ALT_RSTMGR_RAMSTAT_NANDERAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8ffab8c0615211e199830ecffbc1ecd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_NANDERAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_NANDERAMCLR">ALT_RSTMGR_RAMSTAT_NANDERAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5ab2f973b861292ee3448d827ccff64f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a2a29783b9f6d84ea91569938947f43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0fb6cf6791881eacf9b20966c6157fe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga96b7e36c51a7353894e0df80a024d8e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4c1483dafe8948211e6d2934aad84d9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4bcfdc59677007708b7bfe12af336702"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaec1f5329c8ae0e850ba5c704535d42a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga40074c2f98baa5437fc1b6355a001b04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0RXRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac32c9fcad398662eae91276557c62d84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7f1de260a3fefeeac4db97cf021b5d5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9fad4bcda8d021d5d402cd645502de93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2c327f8260e7b5c39346ec184dd9afa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1813a660a42bfdba83687ffa52cc892c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga18b189c96c08986742fae84fd7fc4b73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafc3b07ee6170dbd7ddaee2fdf7db759f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae29beef83a21856ce729bdb78cad1d62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC0TXRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaeb222bb6e6cd76ddd7b38eba069299d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad1c3bba4d9d78c474de10f47e51cd0e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaea9ad7cb9827f8d25f0b25c93c81bcd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga356aa8ddcab19ff398373bce67a6f684"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4647d7b182c64bd7a786ffaea24d8ce4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2522c2dc7c8ba8ae11e27cdb65866380"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabe74c97503b37e9b10e614dcac065d80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2cc541094e674d2539fa2e861957b55c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1RXRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga82494abd6ed2f98687a6f455371e4da1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0804a0daf0f46c09ee31379f868ded02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaef2121f618113d60cd153a6b8ef493c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c3ec797e5e5966068a1342e87226d62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4462ee486a91f489c7149bd0cca4b20b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga00591dd71b82a3fe681de3197ecfb4ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae7205b298ae61c7b87f1e59529393d01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8a147f2346bc51db20e6fa2ba5f0f2f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC1TXRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3cc6debb43c07158aff54150a91d7b6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a2a367834d6b89008fd9487bcd4ec8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5ddf3c929d8fa1bb528cb7aa069ab41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad41a0b00a6602d98fab4aa409c00cfcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae8bb8a0cc450b687b660136a5e5a0491"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa33cf73320c1d888ea15a7c5b8329a2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0c598029b49f713771a79d8be81fdd51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6989238546b8b34030261c87474a2f7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2TXRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gacd11bde36fdbd87626618ab2c0670cea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacd17faf47ce6dd33325312c7f167d415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga493b1d62f4ec6b84797544aae47036f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf5ec9a535e8b917c620c658f75a73693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaaf5d7ee8688dd03a92aed1e34c3956ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga844355f3eeabddd5b0845a7f6e9c9d34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac454a090dc648978e35bcbf5e5d3525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafccce5bf10982820a213f67b63597f4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR">ALT_RSTMGR_RAMSTAT_EMAC2RXRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga675a12cb344a49ec1550a3bfa16eafbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_QSPIRAMCLR">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1b6e276a19b217f49fa9a8a81eb29c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_QSPIRAMCLR">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga18cfd73f8f47435e91e3a43a7fcaba7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_QSPIRAMCLR">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac9d981ea027dc4b38e4f54804a2407db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_QSPIRAMCLR">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga115b729bcc681369edb5fa85c29ed1bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_QSPIRAMCLR">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3c464f962d8e7b6d7ec405a45e0e28f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_QSPIRAMCLR">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga941dc9b11f8e326a719b4118a0c7fdef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_QSPIRAMCLR">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaad2cb8475d6a2d0e5901ab541e33af66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_QSPIRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_QSPIRAMCLR">ALT_RSTMGR_RAMSTAT_QSPIRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadd18501d6661754f2303384e587db700"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MWPRAMCLR_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MWPRAMCLR">ALT_RSTMGR_RAMSTAT_MWPRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab2f4f75cb91d5fe0108d0c40a7e71411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MWPRAMCLR_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MWPRAMCLR">ALT_RSTMGR_RAMSTAT_MWPRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga33df7f12dbbb86ee749450ffab6b71f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MWPRAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MWPRAMCLR">ALT_RSTMGR_RAMSTAT_MWPRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad7b953638a325827840adfb422e717f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MWPRAMCLR_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MWPRAMCLR">ALT_RSTMGR_RAMSTAT_MWPRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6c8a38e78c10ebecc84294dc4a6ce329"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MWPRAMCLR_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MWPRAMCLR">ALT_RSTMGR_RAMSTAT_MWPRAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa867891f51922da1cd1b6e5ddf65a61a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MWPRAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MWPRAMCLR">ALT_RSTMGR_RAMSTAT_MWPRAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ef4c01d01dc4a8c8ef9d5c1f84c6b03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MWPRAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MWPRAMCLR">ALT_RSTMGR_RAMSTAT_MWPRAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga13fa2754871fc37639d40a1377dc4071"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MWPRAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MWPRAMCLR">ALT_RSTMGR_RAMSTAT_MWPRAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaee15fdd42d62d83eebc8fe74bb68aaf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab5a9413a70c9a38be47876609bdd5f55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa01e16506073584785a1fe348176a131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad95ec5aec6410ef79140e33c4e9a1b05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacd7bfb617efcb73307259867eaca16ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga40b60e3a969a8c2dd64b8f93795bef60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga080a3e27de9c3de44d825c4622ae4c2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga96a5e1b96f99db6364353dc1e4f5f31e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR">ALT_RSTMGR_RAMSTAT_MPUL1RAMCLR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga374b19b962d025d888ee0de402689e5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1TMO_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1TMO">ALT_RSTMGR_RAMSTAT_MPUL1TMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae188920db47b6cde06d3499c898df0e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1TMO_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1TMO">ALT_RSTMGR_RAMSTAT_MPUL1TMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga489b1d6e744b99a3ff58ea442a7adc95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1TMO_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1TMO">ALT_RSTMGR_RAMSTAT_MPUL1TMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaca98561b08475e92220a5f771e228400"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1TMO_SET_MSK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1TMO">ALT_RSTMGR_RAMSTAT_MPUL1TMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3582ceae4b5b997d7d7f2ae87d34dfe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1TMO_CLR_MSK&#160;&#160;&#160;0xfffdffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1TMO">ALT_RSTMGR_RAMSTAT_MPUL1TMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga032954b921fd46f23d566f099de481e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1TMO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1TMO">ALT_RSTMGR_RAMSTAT_MPUL1TMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf74ec604f8fde120f2add606364175e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1TMO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1TMO">ALT_RSTMGR_RAMSTAT_MPUL1TMO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7c91bdc05e3599cda4d3fb57ccbc1e28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_MPUL1TMO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ALT_RSTMGR_RAMSTAT_MPUL1TMO">ALT_RSTMGR_RAMSTAT_MPUL1TMO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4564ee03f8abf21d9973bd3e3e839500"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html">ALT_RSTMGR_RAMSTAT</a> register. </p>

</div>
</div>
<a class="anchor" id="gaeab05ea0112d383be9bc68f613f28619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_RAMSTAT_OFST&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html">ALT_RSTMGR_RAMSTAT</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga40b2baeb96051fb65f64d51838e86d47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t__s">ALT_RSTMGR_RAMSTAT_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html#ga40b2baeb96051fb65f64d51838e86d47">ALT_RSTMGR_RAMSTAT_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___r_a_m_s_t_a_t.html">ALT_RSTMGR_RAMSTAT</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
