/*
 * Copyright (C) 2019 F&S Elektronik Systeme GmbH
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include "picocoremx8mm-bbdsi.dts"

#define CONFIG_PICOCOREMX8MM_INVERTED_XY
/ {
	backlight_ldb {
		pwms = <&pwm2 0 2000000 0>;
		brightness-levels = < 23 39 55 71 87 103 119 135 151 167 183
		     199 215 231 239 255>;
		default-brightness-level = <14>;
	};
};

&lcdif {
	status = "okay";
	/* important to overwrite max-res otherwise DRM lcdif will fail to find a suitable connector */
	max-res = <4096>, <4096>;
};

&mipi_dsi {
	status = "okay";
	clocks = <&clk IMX8MM_CLK_DSI_CORE>,
			 <&clk IMX8MM_CLK_DSI_PHY_REF>;
	clock-names = "cfg", "pll-ref";
	assigned-clocks = <&clk IMX8MM_CLK_DSI_CORE>,
				  <&clk IMX8MM_CLK_DSI_PHY_REF>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_266M>,
					 <&clk IMX8MM_VIDEO_PLL1_OUT>;
	assigned-clock-rates = <266000000>, <27000000>;

	panel@0 {


		reg = <0>;
		compatible = "auo,g133han01-dsi"; /* one of panel-simple's 
		     		          match strings */

		power-supply = <&reg_vlcd>;

		dsi,flags = <0xB>; /* MIPI_DSI_MODE_VIDEO MIPI_DSI_MODE_VIDEO_BURST MIPI_DSI_MODE_VIDEO_AUTO_VERT */
		dsi,format = <0x0>; /* MIPI_DSI_FMT_RGB888 */
		dsi,lanes = <4>;

		bus-flags = <1>;
		refresh-rate = <60>;
	    rotate = <0>;
	    bus-format = <0x100a>;

		panel-width-mm = <154>;
		panel-height-mm = <85>;

		display-timings {
			native-mode = <&timing0>;

			timing0: auo_g133han01 {
				clock-frequency = <150000000>;
				hactive = <1920>;
				vactive = <1080>;
				hfront-porch = <76>;
				hsync-len = <56>;
				hback-porch = <117>;
				vfront-porch = <11>;
				vsync-len = <19>;
				vback-porch = <19>;
				de-active = <1>;
			};
		};
	};
};

&i2c2 {
    /* mipi to lvds controller  */
	dsi_lvds_bridge: sn65dsi84@2c {
		reg = <0x2c>;
		status = "okay";
		compatible = "ti,sn65dsi84";
		#gpio-cells = <2>;
		#if 1
		enable-gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>; /* <&pinctrl_mipi_dsi_rst>; */
		#endif
		sn65dsi84,addresses = <
		0x09 0x0A 0x0B 0x0D
		0x10 0x11 0x12 0x13
        0x18 0x19 0x1A 0x1B
        0x20 0x21 0x22 0x23
        0x24 0x25 0x26 0x27
        0x28 0x29 0x2A 0x2B
        0x2C 0x2D 0x2E 0x2F
        0x30 0x31 0x32 0x33
        0x34 0x35 0x36 0x37
        0x38 0x39 0x3A 0x3B
        0x3C 0x3D 0x3E
        0x0D>;

		sn65dsi84,values = <
		/* reset and clock registers */
		0x00 0x05 0x28 0x00
        /* DSI registers */
		0x26 0x00 0x58 0x00
		/* LVDS registers */
        0x6f 0x00 0x03 0x00
        /* video registers */
        /* cha-al-len-l, cha-al-len-h */
        0x80 0x07 0x00 0x00
        /* cha-v-ds-l, cha-v-ds-h */
        0x00 0x00 0x00 0x00
        /* cha-sdl, cha-sdh*/
        0x21 0x00 0x00 0x00
        /* cha-hs-pwl, cha-hs-pwh */
        0x1c 0x00 0x00 0x00
        /* cha-vs-pwl, cha-vs-pwh */
        0x13 0x00 0x00 0x00
        /*cha-hbp, cha-vbp */
        0x3a 0x00 0x00 0x00
        /* cha-hfp, cha-vfp*/
        0x00 0x00 0x00 0x00
        0x00 0x00 0x00
        0x01>;
	};
};



