ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.delay_2_25us,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	delay_2_25us:
  26              	.LVL0:
  27              	.LFB138:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** #include "string.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 2


  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** #define SPI1_SC_PIN GPIO_PIN_12
  36:Core/Src/main.c **** #define SPI1_SC_GPIO GPIOB
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** UART_HandleTypeDef huart2;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** static void MX_GPIO_Init(void);
  60:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  61:Core/Src/main.c **** static void MX_SPI2_Init(void);
  62:Core/Src/main.c **** static void MX_TIM1_Init(void);
  63:Core/Src/main.c **** static void MX_TIM3_Init(void);
  64:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  65:Core/Src/main.c **** static void PS2_TEST(SPI_HandleTypeDef *hspi);
  66:Core/Src/main.c **** static void delay_2_25us(uint16_t us);
  67:Core/Src/main.c **** /* USER CODE END PFP */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  72:Core/Src/main.c **** uint8_t *PS2DataIn[9];
  73:Core/Src/main.c **** /* USER CODE END 0 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /**
  76:Core/Src/main.c ****  * @brief  The application entry point.
  77:Core/Src/main.c ****  * @retval int
  78:Core/Src/main.c ****  */
  79:Core/Src/main.c **** int main(void)
  80:Core/Src/main.c **** {
  81:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 3


  88:Core/Src/main.c ****   HAL_Init();
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the system clock */
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_USART2_UART_Init();
 104:Core/Src/main.c ****   MX_SPI2_Init();
 105:Core/Src/main.c ****   MX_TIM1_Init();
 106:Core/Src/main.c ****   MX_TIM3_Init();
 107:Core/Src/main.c ****   MX_USART2_UART_Init();
 108:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   char *message = "X has been Pressed\r\n";
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   // int Dire  = 2;    //GPIO2 in Arduino UNO --- Direction of stepper motor driver -- D2 = PA_10
 113:Core/Src/main.c ****   // int Step = 3;     //GPIO3 in Arduino UNO --- Step of stepper motor driver      -- D3 = PB_3
 114:Core/Src/main.c ****   // int Sleep = 4;    //GPIO4 in Arduino UNO --- Control Sleep Mode on A4988       -- D4 = PB_5
 115:Core/Src/main.c ****   // int MS3 = 5;      //GPIO5 in Arduino UNO --- MS3 for A4988                     -- D5 = PB_4
 116:Core/Src/main.c ****   // int MS2 = 6;      //GPIO6 in Arduino UNO --- MS2 for A4988                     -- D6 = PB_10
 117:Core/Src/main.c ****   // int MS1 = 7;      //GPIO7 in Arduino UNO --- MS1 for A4988                     -- D7 = PA_8
 118:Core/Src/main.c ****   // Motor Specs
 119:Core/Src/main.c ****   const int spr = 200; // Steps per revolution
 120:Core/Src/main.c ****   int RPM = 350;       // Motor Speed in revolutions per minute
 121:Core/Src/main.c ****   int Microsteps = 1;  // Stepsize (1 for full steps, 2 for half steps, 4 for quarter steps, etc)
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   // D2 = PA_10
 124:Core/Src/main.c ****   // D3 = PB_3
 125:Core/Src/main.c ****   // D4 = PB_5
 126:Core/Src/main.c ****   // D5 = PB_4
 127:Core/Src/main.c ****   // D6 = PB_10
 128:Core/Src/main.c ****   // D7 = PA_8
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   // A4988 stepper(spr, Dire, Step, MS1, MS2, MS3);
 131:Core/Src/main.c ****   // BasicStepperDriver(steps, dir_pin, step_pin)
 132:Core/Src/main.c ****   // stepper.begin(RPM, Microsteps);
 133:Core/Src/main.c ****   // BasicStepperDriver::begin(rpm, microsteps)
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   // digitalWrite(Step, LOW); // Currently no stepper motor movement
 136:Core/Src/main.c ****   // int Step = 3;     //GPIO3 in Arduino UNO --- Step of stepper motor driver
 137:Core/Src/main.c ****   // D3 = PB_3
 138:Core/Src/main.c ****   // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   // digitalWrite(Dire, LOW);
 141:Core/Src/main.c ****   // int Dire  = 2;    //GPIO2 in Arduino UNO --- Direction of stepper motor driver
 142:Core/Src/main.c ****   // D2 = PA_10
 143:Core/Src/main.c ****   // HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 144:Core/Src/main.c **** 
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 4


 145:Core/Src/main.c ****   // digitalWrite(dir_pin, HIGH);
 146:Core/Src/main.c ****   // int Dire  = 2;    //GPIO2 in Arduino UNO --- Direction of stepper motor driver -- D2 = PA_10
 147:Core/Src/main.c ****   // HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   // digitalWrite(step_pin, LOW);
 150:Core/Src/main.c ****   // int Step = 3;     //GPIO3 in Arduino UNO --- Step of stepper motor driver      -- D3 = PB_3
 151:Core/Src/main.c ****   // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   // pinMode(dir_pin, OUTPUT);
 154:Core/Src/main.c ****   // digitalWrite(dir_pin, HIGH);
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   // pinMode(step_pin, OUTPUT);
 157:Core/Src/main.c ****   // digitalWrite(step_pin, LOW);
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   // if IS_CONNECTED(enable_pin){
 160:Core/Src/main.c ****   //   pinMode(enable_pin, OUTPUT);
 161:Core/Src/main.c ****   //   disable();
 162:Core/Src/main.c ****   // }
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   // this->rpm = rpm;
 165:Core/Src/main.c ****   // setMicrostep(microsteps);
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   // enable();
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   // -----------------------------------------
 170:Core/Src/main.c ****   // 7 - 0V   = PA_8
 171:Core/Src/main.c ****   // 6 - 0V   = PB_10
 172:Core/Src/main.c ****   // 5 - 0V   = PB_4
 173:Core/Src/main.c ****   // 4 - 5V   = PB_5
 174:Core/Src/main.c ****   // 3 - PWM  = PB_3
 175:Core/Src/main.c ****   // 2 - 5V   = PA_10
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // 7 - 0V   = PA_8
 178:Core/Src/main.c ****   // ---------- SWITCHING TO D8 TO RESOLVE CONFLICT ------------------------------
 179:Core/Src/main.c ****   // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);   // 6 - 0V   = PB_10
 180:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // 6 - 0V   = PA_9
 181:Core/Src/main.c ****   // -----------------------------------------------------------------------------
 182:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); // 5 - 0V   = PB_4
 183:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);   // 4 - 5V   = PB_5
 184:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET); // 3 - PWM  = PB_3
 185:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);  // 2 - 5V   = PA_10
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   // -----------------------------------------
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* USER CODE END 2 */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /* Infinite loop */
 192:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 193:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim3);
 194:Core/Src/main.c ****   while (1)
 195:Core/Src/main.c ****   {
 196:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 197:Core/Src/main.c ****     __HAL_TIM_SET_COUNTER(&htim3, 0); // set the counter value a 0
 198:Core/Src/main.c ****     while (__HAL_TIM_GET_COUNTER(&htim3) < 40)
 199:Core/Src/main.c ****       ; // wait for the counter to reach the us input in the parameter
 200:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 201:Core/Src/main.c **** 
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 5


 202:Core/Src/main.c ****     // HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****     // if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 205:Core/Src/main.c ****     // {
 206:Core/Src/main.c ****     //   HAL_UART_Transmit(&huart2, (uint8_t *)message, strlen(message), 100);
 207:Core/Src/main.c ****     //   HAL_SPI_Transmit(&hspi2, (uint8_t *)message, strlen(message), 100);
 208:Core/Src/main.c ****     // }
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****     // digitalWrite(Sleep, HIGH); //A logic high allows normal operation of the A4988 by removing f
 211:Core/Src/main.c ****     // int Sleep = 4;    //GPIO4 in Arduino UNO --- Control Sleep Mode on A4988       -- D4 = PB_5
 212:Core/Src/main.c ****     // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 213:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 214:Core/Src/main.c ****     PS2_TEST(&hspi2);
 215:Core/Src/main.c ****     // if the button is x
 216:Core/Src/main.c ****     if (PS2DataIn[5] == 0xbf)
 217:Core/Src/main.c ****     {
 218:Core/Src/main.c ****       HAL_UART_Transmit(&huart2, (uint8_t *)message, strlen(message), 100);
 219:Core/Src/main.c ****     }
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****     /* USER CODE END WHILE */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 224:Core/Src/main.c ****     HAL_Delay(1);
 225:Core/Src/main.c ****   }
 226:Core/Src/main.c ****   /* USER CODE END 3 */
 227:Core/Src/main.c **** }
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** /**
 230:Core/Src/main.c ****  * @brief System Clock Configuration
 231:Core/Src/main.c ****  * @retval None
 232:Core/Src/main.c ****  */
 233:Core/Src/main.c **** void SystemClock_Config(void)
 234:Core/Src/main.c **** {
 235:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 236:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 239:Core/Src/main.c ****    */
 240:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 241:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 244:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 245:Core/Src/main.c ****    */
 246:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 247:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 248:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 249:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 250:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 251:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 252:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 128;
 253:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 254:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 255:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 256:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 6


 259:Core/Src/main.c ****   }
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 262:Core/Src/main.c ****    */
 263:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 264:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 265:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 266:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 267:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 270:Core/Src/main.c ****   {
 271:Core/Src/main.c ****     Error_Handler();
 272:Core/Src/main.c ****   }
 273:Core/Src/main.c **** }
 274:Core/Src/main.c **** 
 275:Core/Src/main.c **** /**
 276:Core/Src/main.c ****  * @brief SPI2 Initialization Function
 277:Core/Src/main.c ****  * @param None
 278:Core/Src/main.c ****  * @retval None
 279:Core/Src/main.c ****  */
 280:Core/Src/main.c **** static void MX_SPI2_Init(void)
 281:Core/Src/main.c **** {
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 290:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 291:Core/Src/main.c ****   hspi2.Instance = SPI2;
 292:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 293:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 294:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 295:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 296:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 297:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 298:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 299:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 300:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 301:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 302:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 303:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 304:Core/Src/main.c ****   {
 305:Core/Src/main.c ****     Error_Handler();
 306:Core/Src/main.c ****   }
 307:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 310:Core/Src/main.c **** }
 311:Core/Src/main.c **** 
 312:Core/Src/main.c **** /**
 313:Core/Src/main.c ****  * @brief TIM1 Initialization Function
 314:Core/Src/main.c ****  * @param None
 315:Core/Src/main.c ****  * @retval None
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 7


 316:Core/Src/main.c ****  */
 317:Core/Src/main.c **** static void MX_TIM1_Init(void)
 318:Core/Src/main.c **** {
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 325:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 330:Core/Src/main.c ****   htim1.Instance = TIM1;
 331:Core/Src/main.c ****   htim1.Init.Prescaler = 72 - 1;
 332:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 333:Core/Src/main.c ****   htim1.Init.Period = 65535;
 334:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 335:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 336:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 337:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 338:Core/Src/main.c ****   {
 339:Core/Src/main.c ****     Error_Handler();
 340:Core/Src/main.c ****   }
 341:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 342:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 343:Core/Src/main.c ****   {
 344:Core/Src/main.c ****     Error_Handler();
 345:Core/Src/main.c ****   }
 346:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 347:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 348:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 349:Core/Src/main.c ****   {
 350:Core/Src/main.c ****     Error_Handler();
 351:Core/Src/main.c ****   }
 352:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 355:Core/Src/main.c **** }
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** /**
 358:Core/Src/main.c ****  * @brief TIM3 Initialization Function
 359:Core/Src/main.c ****  * @param None
 360:Core/Src/main.c ****  * @retval None
 361:Core/Src/main.c ****  */
 362:Core/Src/main.c **** static void MX_TIM3_Init(void)
 363:Core/Src/main.c **** {
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 370:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 8


 373:Core/Src/main.c **** 
 374:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 375:Core/Src/main.c ****   htim3.Instance = TIM3;
 376:Core/Src/main.c ****   htim3.Init.Prescaler = 44;
 377:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 378:Core/Src/main.c ****   htim3.Init.Period = 65535;
 379:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 380:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 381:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 382:Core/Src/main.c ****   {
 383:Core/Src/main.c ****     Error_Handler();
 384:Core/Src/main.c ****   }
 385:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 386:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 387:Core/Src/main.c ****   {
 388:Core/Src/main.c ****     Error_Handler();
 389:Core/Src/main.c ****   }
 390:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 391:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 392:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 393:Core/Src/main.c ****   {
 394:Core/Src/main.c ****     Error_Handler();
 395:Core/Src/main.c ****   }
 396:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 399:Core/Src/main.c **** }
 400:Core/Src/main.c **** 
 401:Core/Src/main.c **** /**
 402:Core/Src/main.c ****  * @brief USART2 Initialization Function
 403:Core/Src/main.c ****  * @param None
 404:Core/Src/main.c ****  * @retval None
 405:Core/Src/main.c ****  */
 406:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 407:Core/Src/main.c **** {
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 416:Core/Src/main.c ****   huart2.Instance = USART2;
 417:Core/Src/main.c ****   huart2.Init.BaudRate = 57600;
 418:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 419:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 420:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 421:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 422:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 423:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 424:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 425:Core/Src/main.c ****   {
 426:Core/Src/main.c ****     Error_Handler();
 427:Core/Src/main.c ****   }
 428:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 429:Core/Src/main.c **** 
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 9


 430:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 431:Core/Src/main.c **** }
 432:Core/Src/main.c **** 
 433:Core/Src/main.c **** /**
 434:Core/Src/main.c ****  * @brief GPIO Initialization Function
 435:Core/Src/main.c ****  * @param None
 436:Core/Src/main.c ****  * @retval None
 437:Core/Src/main.c ****  */
 438:Core/Src/main.c **** static void MX_GPIO_Init(void)
 439:Core/Src/main.c **** {
 440:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 441:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 442:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 443:Core/Src/main.c **** 
 444:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 445:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 446:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 447:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 448:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 449:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 452:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 455:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 458:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 461:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 462:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 463:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 464:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 465:Core/Src/main.c **** 
 466:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 467:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 468:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 469:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 470:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 471:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 472:Core/Src/main.c **** 
 473:Core/Src/main.c ****   /*Configure GPIO pin : PB12 */
 474:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 475:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 476:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 477:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 478:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /*Configure GPIO pin : PC8 */
 481:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 482:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 483:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 484:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 485:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 486:Core/Src/main.c **** 
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 10


 487:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****   /*Configure GPIO pin : SPI_CS */
 490:Core/Src/main.c ****   /*
 491:Core/Src/main.c ****     HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****     GPIO_InitStruct.Pin = SPI1_SC_PIN;
 494:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 495:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 496:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 497:Core/Src/main.c ****     HAL_GPIO_Init(SPI1_SC_GPIO, &GPIO_InitStruct);
 498:Core/Src/main.c ****     */
 499:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 500:Core/Src/main.c **** }
 501:Core/Src/main.c **** 
 502:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 503:Core/Src/main.c **** 
 504:Core/Src/main.c **** static void PS2_TEST(SPI_HandleTypeDef *hspi)
 505:Core/Src/main.c **** {
 506:Core/Src/main.c ****   uint8_t temp = 0b00000001;
 507:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   // 0x01
 510:Core/Src/main.c ****   // HAL_SPI_TransmitReceive(&hspi2, &temp, (uint8_t *)PS2DataIn[0], 1, 10);
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi2, &temp, 1, 10);
 513:Core/Src/main.c ****   PS2DataIn[0] = SPI2->DR;
 514:Core/Src/main.c **** 
 515:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_RESET);
 516:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 517:Core/Src/main.c ****   delay_2_25us(1);
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   temp = 0b01000010;
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   // 0x42
 522:Core/Src/main.c ****   // HAL_SPI_TransmitReceive(&hspi2, &temp, (uint8_t *)PS2DataIn[1], 1, 10);
 523:Core/Src/main.c **** 
 524:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi2, &temp, 1, 10);
 525:Core/Src/main.c ****   PS2DataIn[1] = SPI2->DR;
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_RESET);
 528:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 529:Core/Src/main.c ****   delay_2_25us(1);
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   // 0x00 7 times---------------------------
 532:Core/Src/main.c ****   temp = 0x00;
 533:Core/Src/main.c ****   for (uint8_t i = 0; i < 7; i++)
 534:Core/Src/main.c ****   {
 535:Core/Src/main.c ****     // HAL_SPI_TransmitReceive(&hspi2, &temp, (uint8_t *)PS2DataIn[i + 2], 1, 10);
 536:Core/Src/main.c **** 
 537:Core/Src/main.c ****     HAL_SPI_Transmit(&hspi2, &temp, 1, 10);
 538:Core/Src/main.c ****     PS2DataIn[i + 2] = SPI2->DR;
 539:Core/Src/main.c **** 
 540:Core/Src/main.c ****     HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_RESET);
 541:Core/Src/main.c ****     HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 542:Core/Src/main.c ****     delay_2_25us(1);
 543:Core/Src/main.c ****   }
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 11


 544:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 545:Core/Src/main.c **** }
 546:Core/Src/main.c **** 
 547:Core/Src/main.c **** void delay_2_25us(uint16_t us)
 548:Core/Src/main.c **** {
  29              		.loc 1 548 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 549:Core/Src/main.c ****   TIM1->CNT = 0;
  34              		.loc 1 549 3 view .LVU1
  35              		.loc 1 549 13 is_stmt 0 view .LVU2
  36 0000 084B     		ldr	r3, .L3
  37 0002 0022     		movs	r2, #0
  38 0004 5A62     		str	r2, [r3, #36]
 550:Core/Src/main.c ****   TIM1->CR1 |= TIM_CR1_CEN;
  39              		.loc 1 550 3 is_stmt 1 view .LVU3
  40              		.loc 1 550 13 is_stmt 0 view .LVU4
  41 0006 1A68     		ldr	r2, [r3]
  42 0008 42F00102 		orr	r2, r2, #1
  43 000c 1A60     		str	r2, [r3]
 551:Core/Src/main.c ****   while (TIM1->CNT < us)
  44              		.loc 1 551 3 is_stmt 1 view .LVU5
  45              	.L2:
 552:Core/Src/main.c ****     ;
  46              		.loc 1 552 5 discriminator 1 view .LVU6
 551:Core/Src/main.c ****   while (TIM1->CNT < us)
  47              		.loc 1 551 9 discriminator 1 view .LVU7
 551:Core/Src/main.c ****   while (TIM1->CNT < us)
  48              		.loc 1 551 14 is_stmt 0 discriminator 1 view .LVU8
  49 000e 054B     		ldr	r3, .L3
  50 0010 5B6A     		ldr	r3, [r3, #36]
 551:Core/Src/main.c ****   while (TIM1->CNT < us)
  51              		.loc 1 551 9 discriminator 1 view .LVU9
  52 0012 8342     		cmp	r3, r0
  53 0014 FBD3     		bcc	.L2
 553:Core/Src/main.c ****   TIM1->CR1 |= TIM_CR1_CEN;
  54              		.loc 1 553 3 is_stmt 1 view .LVU10
  55              		.loc 1 553 13 is_stmt 0 view .LVU11
  56 0016 034A     		ldr	r2, .L3
  57 0018 1368     		ldr	r3, [r2]
  58 001a 43F00103 		orr	r3, r3, #1
  59 001e 1360     		str	r3, [r2]
 554:Core/Src/main.c **** }
  60              		.loc 1 554 1 view .LVU12
  61 0020 7047     		bx	lr
  62              	.L4:
  63 0022 00BF     		.align	2
  64              	.L3:
  65 0024 00000140 		.word	1073807360
  66              		.cfi_endproc
  67              	.LFE138:
  69              		.section	.text.MX_GPIO_Init,"ax",%progbits
  70              		.align	1
  71              		.syntax unified
  72              		.thumb
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 12


  73              		.thumb_func
  75              	MX_GPIO_Init:
  76              	.LFB136:
 439:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  77              		.loc 1 439 1 is_stmt 1 view -0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 40
  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  82              	.LCFI0:
  83              		.cfi_def_cfa_offset 24
  84              		.cfi_offset 4, -24
  85              		.cfi_offset 5, -20
  86              		.cfi_offset 6, -16
  87              		.cfi_offset 7, -12
  88              		.cfi_offset 8, -8
  89              		.cfi_offset 14, -4
  90 0004 8AB0     		sub	sp, sp, #40
  91              	.LCFI1:
  92              		.cfi_def_cfa_offset 64
 440:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
  93              		.loc 1 440 3 view .LVU14
 440:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
  94              		.loc 1 440 20 is_stmt 0 view .LVU15
  95 0006 0024     		movs	r4, #0
  96 0008 0594     		str	r4, [sp, #20]
  97 000a 0694     		str	r4, [sp, #24]
  98 000c 0794     		str	r4, [sp, #28]
  99 000e 0894     		str	r4, [sp, #32]
 100 0010 0994     		str	r4, [sp, #36]
 445:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 101              		.loc 1 445 3 is_stmt 1 view .LVU16
 102              	.LBB4:
 445:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 103              		.loc 1 445 3 view .LVU17
 104 0012 0094     		str	r4, [sp]
 445:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 105              		.loc 1 445 3 view .LVU18
 106 0014 394B     		ldr	r3, .L7
 107 0016 1A6B     		ldr	r2, [r3, #48]
 108 0018 42F00402 		orr	r2, r2, #4
 109 001c 1A63     		str	r2, [r3, #48]
 445:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 110              		.loc 1 445 3 view .LVU19
 111 001e 1A6B     		ldr	r2, [r3, #48]
 112 0020 02F00402 		and	r2, r2, #4
 113 0024 0092     		str	r2, [sp]
 445:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 114              		.loc 1 445 3 view .LVU20
 115 0026 009A     		ldr	r2, [sp]
 116              	.LBE4:
 445:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 117              		.loc 1 445 3 view .LVU21
 446:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 118              		.loc 1 446 3 view .LVU22
 119              	.LBB5:
 446:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 13


 120              		.loc 1 446 3 view .LVU23
 121 0028 0194     		str	r4, [sp, #4]
 446:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 122              		.loc 1 446 3 view .LVU24
 123 002a 1A6B     		ldr	r2, [r3, #48]
 124 002c 42F08002 		orr	r2, r2, #128
 125 0030 1A63     		str	r2, [r3, #48]
 446:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 126              		.loc 1 446 3 view .LVU25
 127 0032 1A6B     		ldr	r2, [r3, #48]
 128 0034 02F08002 		and	r2, r2, #128
 129 0038 0192     		str	r2, [sp, #4]
 446:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 130              		.loc 1 446 3 view .LVU26
 131 003a 019A     		ldr	r2, [sp, #4]
 132              	.LBE5:
 446:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 133              		.loc 1 446 3 view .LVU27
 447:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 134              		.loc 1 447 3 view .LVU28
 135              	.LBB6:
 447:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 136              		.loc 1 447 3 view .LVU29
 137 003c 0294     		str	r4, [sp, #8]
 447:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 138              		.loc 1 447 3 view .LVU30
 139 003e 1A6B     		ldr	r2, [r3, #48]
 140 0040 42F00102 		orr	r2, r2, #1
 141 0044 1A63     		str	r2, [r3, #48]
 447:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 142              		.loc 1 447 3 view .LVU31
 143 0046 1A6B     		ldr	r2, [r3, #48]
 144 0048 02F00102 		and	r2, r2, #1
 145 004c 0292     		str	r2, [sp, #8]
 447:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 146              		.loc 1 447 3 view .LVU32
 147 004e 029A     		ldr	r2, [sp, #8]
 148              	.LBE6:
 447:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 149              		.loc 1 447 3 view .LVU33
 448:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 150              		.loc 1 448 3 view .LVU34
 151              	.LBB7:
 448:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 152              		.loc 1 448 3 view .LVU35
 153 0050 0394     		str	r4, [sp, #12]
 448:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 154              		.loc 1 448 3 view .LVU36
 155 0052 1A6B     		ldr	r2, [r3, #48]
 156 0054 42F00202 		orr	r2, r2, #2
 157 0058 1A63     		str	r2, [r3, #48]
 448:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 158              		.loc 1 448 3 view .LVU37
 159 005a 1A6B     		ldr	r2, [r3, #48]
 160 005c 02F00202 		and	r2, r2, #2
 161 0060 0392     		str	r2, [sp, #12]
 448:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 14


 162              		.loc 1 448 3 view .LVU38
 163 0062 039A     		ldr	r2, [sp, #12]
 164              	.LBE7:
 448:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 165              		.loc 1 448 3 view .LVU39
 449:Core/Src/main.c **** 
 166              		.loc 1 449 3 view .LVU40
 167              	.LBB8:
 449:Core/Src/main.c **** 
 168              		.loc 1 449 3 view .LVU41
 169 0064 0494     		str	r4, [sp, #16]
 449:Core/Src/main.c **** 
 170              		.loc 1 449 3 view .LVU42
 171 0066 1A6B     		ldr	r2, [r3, #48]
 172 0068 42F00802 		orr	r2, r2, #8
 173 006c 1A63     		str	r2, [r3, #48]
 449:Core/Src/main.c **** 
 174              		.loc 1 449 3 view .LVU43
 175 006e 1B6B     		ldr	r3, [r3, #48]
 176 0070 03F00803 		and	r3, r3, #8
 177 0074 0493     		str	r3, [sp, #16]
 449:Core/Src/main.c **** 
 178              		.loc 1 449 3 view .LVU44
 179 0076 049B     		ldr	r3, [sp, #16]
 180              	.LBE8:
 449:Core/Src/main.c **** 
 181              		.loc 1 449 3 view .LVU45
 452:Core/Src/main.c **** 
 182              		.loc 1 452 3 view .LVU46
 183 0078 214F     		ldr	r7, .L7+4
 184 007a 2246     		mov	r2, r4
 185 007c 2021     		movs	r1, #32
 186 007e 3846     		mov	r0, r7
 187 0080 FFF7FEFF 		bl	HAL_GPIO_WritePin
 188              	.LVL1:
 455:Core/Src/main.c **** 
 189              		.loc 1 455 3 view .LVU47
 190 0084 DFF88080 		ldr	r8, .L7+12
 191 0088 0122     		movs	r2, #1
 192 008a 4FF48051 		mov	r1, #4096
 193 008e 4046     		mov	r0, r8
 194 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 195              	.LVL2:
 458:Core/Src/main.c **** 
 196              		.loc 1 458 3 view .LVU48
 197 0094 1B4D     		ldr	r5, .L7+8
 198 0096 0122     		movs	r2, #1
 199 0098 4FF48071 		mov	r1, #256
 200 009c 2846     		mov	r0, r5
 201 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 202              	.LVL3:
 461:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 203              		.loc 1 461 3 view .LVU49
 461:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 204              		.loc 1 461 23 is_stmt 0 view .LVU50
 205 00a2 4FF40053 		mov	r3, #8192
 206 00a6 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 15


 462:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 462 3 is_stmt 1 view .LVU51
 462:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 208              		.loc 1 462 24 is_stmt 0 view .LVU52
 209 00a8 4FF40413 		mov	r3, #2162688
 210 00ac 0693     		str	r3, [sp, #24]
 463:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 211              		.loc 1 463 3 is_stmt 1 view .LVU53
 463:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 212              		.loc 1 463 24 is_stmt 0 view .LVU54
 213 00ae 0794     		str	r4, [sp, #28]
 464:Core/Src/main.c **** 
 214              		.loc 1 464 3 is_stmt 1 view .LVU55
 215 00b0 05A9     		add	r1, sp, #20
 216 00b2 2846     		mov	r0, r5
 217 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 218              	.LVL4:
 467:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 219              		.loc 1 467 3 view .LVU56
 467:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 220              		.loc 1 467 23 is_stmt 0 view .LVU57
 221 00b8 2023     		movs	r3, #32
 222 00ba 0593     		str	r3, [sp, #20]
 468:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 223              		.loc 1 468 3 is_stmt 1 view .LVU58
 468:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 468 24 is_stmt 0 view .LVU59
 225 00bc 0126     		movs	r6, #1
 226 00be 0696     		str	r6, [sp, #24]
 469:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 227              		.loc 1 469 3 is_stmt 1 view .LVU60
 469:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 228              		.loc 1 469 24 is_stmt 0 view .LVU61
 229 00c0 0794     		str	r4, [sp, #28]
 470:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 230              		.loc 1 470 3 is_stmt 1 view .LVU62
 470:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 231              		.loc 1 470 25 is_stmt 0 view .LVU63
 232 00c2 0894     		str	r4, [sp, #32]
 471:Core/Src/main.c **** 
 233              		.loc 1 471 3 is_stmt 1 view .LVU64
 234 00c4 05A9     		add	r1, sp, #20
 235 00c6 3846     		mov	r0, r7
 236 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 237              	.LVL5:
 474:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 238              		.loc 1 474 3 view .LVU65
 474:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 239              		.loc 1 474 23 is_stmt 0 view .LVU66
 240 00cc 4FF48053 		mov	r3, #4096
 241 00d0 0593     		str	r3, [sp, #20]
 475:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 242              		.loc 1 475 3 is_stmt 1 view .LVU67
 475:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 243              		.loc 1 475 24 is_stmt 0 view .LVU68
 244 00d2 0696     		str	r6, [sp, #24]
 476:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 16


 245              		.loc 1 476 3 is_stmt 1 view .LVU69
 476:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 246              		.loc 1 476 24 is_stmt 0 view .LVU70
 247 00d4 0794     		str	r4, [sp, #28]
 477:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 248              		.loc 1 477 3 is_stmt 1 view .LVU71
 477:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 249              		.loc 1 477 25 is_stmt 0 view .LVU72
 250 00d6 0327     		movs	r7, #3
 251 00d8 0897     		str	r7, [sp, #32]
 478:Core/Src/main.c **** 
 252              		.loc 1 478 3 is_stmt 1 view .LVU73
 253 00da 05A9     		add	r1, sp, #20
 254 00dc 4046     		mov	r0, r8
 255 00de FFF7FEFF 		bl	HAL_GPIO_Init
 256              	.LVL6:
 481:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 257              		.loc 1 481 3 view .LVU74
 481:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 258              		.loc 1 481 23 is_stmt 0 view .LVU75
 259 00e2 4FF48073 		mov	r3, #256
 260 00e6 0593     		str	r3, [sp, #20]
 482:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 261              		.loc 1 482 3 is_stmt 1 view .LVU76
 482:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 262              		.loc 1 482 24 is_stmt 0 view .LVU77
 263 00e8 0696     		str	r6, [sp, #24]
 483:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 264              		.loc 1 483 3 is_stmt 1 view .LVU78
 483:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 265              		.loc 1 483 24 is_stmt 0 view .LVU79
 266 00ea 0794     		str	r4, [sp, #28]
 484:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 267              		.loc 1 484 3 is_stmt 1 view .LVU80
 484:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 268              		.loc 1 484 25 is_stmt 0 view .LVU81
 269 00ec 0897     		str	r7, [sp, #32]
 485:Core/Src/main.c **** 
 270              		.loc 1 485 3 is_stmt 1 view .LVU82
 271 00ee 05A9     		add	r1, sp, #20
 272 00f0 2846     		mov	r0, r5
 273 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL7:
 500:Core/Src/main.c **** 
 275              		.loc 1 500 1 is_stmt 0 view .LVU83
 276 00f6 0AB0     		add	sp, sp, #40
 277              	.LCFI2:
 278              		.cfi_def_cfa_offset 24
 279              		@ sp needed
 280 00f8 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 281              	.L8:
 282              		.align	2
 283              	.L7:
 284 00fc 00380240 		.word	1073887232
 285 0100 00000240 		.word	1073872896
 286 0104 00080240 		.word	1073874944
 287 0108 00040240 		.word	1073873920
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 17


 288              		.cfi_endproc
 289              	.LFE136:
 291              		.section	.text.PS2_TEST,"ax",%progbits
 292              		.align	1
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 297              	PS2_TEST:
 298              	.LVL8:
 299              	.LFB137:
 505:Core/Src/main.c ****   uint8_t temp = 0b00000001;
 300              		.loc 1 505 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 8
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 505:Core/Src/main.c ****   uint8_t temp = 0b00000001;
 304              		.loc 1 505 1 is_stmt 0 view .LVU85
 305 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 306              	.LCFI3:
 307              		.cfi_def_cfa_offset 24
 308              		.cfi_offset 4, -24
 309              		.cfi_offset 5, -20
 310              		.cfi_offset 6, -16
 311              		.cfi_offset 7, -12
 312              		.cfi_offset 8, -8
 313              		.cfi_offset 14, -4
 314 0004 82B0     		sub	sp, sp, #8
 315              	.LCFI4:
 316              		.cfi_def_cfa_offset 32
 506:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 317              		.loc 1 506 3 is_stmt 1 view .LVU86
 506:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 318              		.loc 1 506 11 is_stmt 0 view .LVU87
 319 0006 0124     		movs	r4, #1
 320 0008 8DF80740 		strb	r4, [sp, #7]
 507:Core/Src/main.c **** 
 321              		.loc 1 507 3 is_stmt 1 view .LVU88
 322 000c 0022     		movs	r2, #0
 323 000e 4FF48071 		mov	r1, #256
 324 0012 3448     		ldr	r0, .L13
 325              	.LVL9:
 507:Core/Src/main.c **** 
 326              		.loc 1 507 3 is_stmt 0 view .LVU89
 327 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 328              	.LVL10:
 512:Core/Src/main.c ****   PS2DataIn[0] = SPI2->DR;
 329              		.loc 1 512 3 is_stmt 1 view .LVU90
 330 0018 DFF8D880 		ldr	r8, .L13+16
 331 001c 0A23     		movs	r3, #10
 332 001e 2246     		mov	r2, r4
 333 0020 0DF10701 		add	r1, sp, #7
 334 0024 4046     		mov	r0, r8
 335 0026 FFF7FEFF 		bl	HAL_SPI_Transmit
 336              	.LVL11:
 513:Core/Src/main.c **** 
 337              		.loc 1 513 3 view .LVU91
 513:Core/Src/main.c **** 
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 18


 338              		.loc 1 513 22 is_stmt 0 view .LVU92
 339 002a 2F4F     		ldr	r7, .L13+4
 340 002c FB68     		ldr	r3, [r7, #12]
 513:Core/Src/main.c **** 
 341              		.loc 1 513 16 view .LVU93
 342 002e 2F4E     		ldr	r6, .L13+8
 343 0030 3360     		str	r3, [r6]
 515:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 344              		.loc 1 515 3 is_stmt 1 view .LVU94
 345 0032 2F4D     		ldr	r5, .L13+12
 346 0034 0022     		movs	r2, #0
 347 0036 4FF48051 		mov	r1, #4096
 348 003a 2846     		mov	r0, r5
 349 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
 350              	.LVL12:
 516:Core/Src/main.c ****   delay_2_25us(1);
 351              		.loc 1 516 3 view .LVU95
 352 0040 2246     		mov	r2, r4
 353 0042 4FF48051 		mov	r1, #4096
 354 0046 2846     		mov	r0, r5
 355 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
 356              	.LVL13:
 517:Core/Src/main.c **** 
 357              		.loc 1 517 3 view .LVU96
 358 004c 2046     		mov	r0, r4
 359 004e FFF7FEFF 		bl	delay_2_25us
 360              	.LVL14:
 519:Core/Src/main.c **** 
 361              		.loc 1 519 3 view .LVU97
 519:Core/Src/main.c **** 
 362              		.loc 1 519 8 is_stmt 0 view .LVU98
 363 0052 4223     		movs	r3, #66
 364 0054 8DF80730 		strb	r3, [sp, #7]
 524:Core/Src/main.c ****   PS2DataIn[1] = SPI2->DR;
 365              		.loc 1 524 3 is_stmt 1 view .LVU99
 366 0058 0A23     		movs	r3, #10
 367 005a 2246     		mov	r2, r4
 368 005c 0DF10701 		add	r1, sp, #7
 369 0060 4046     		mov	r0, r8
 370 0062 FFF7FEFF 		bl	HAL_SPI_Transmit
 371              	.LVL15:
 525:Core/Src/main.c **** 
 372              		.loc 1 525 3 view .LVU100
 525:Core/Src/main.c **** 
 373              		.loc 1 525 22 is_stmt 0 view .LVU101
 374 0066 FB68     		ldr	r3, [r7, #12]
 525:Core/Src/main.c **** 
 375              		.loc 1 525 16 view .LVU102
 376 0068 7360     		str	r3, [r6, #4]
 527:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 377              		.loc 1 527 3 is_stmt 1 view .LVU103
 378 006a 0022     		movs	r2, #0
 379 006c 4FF48051 		mov	r1, #4096
 380 0070 2846     		mov	r0, r5
 381 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 382              	.LVL16:
 528:Core/Src/main.c ****   delay_2_25us(1);
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 19


 383              		.loc 1 528 3 view .LVU104
 384 0076 2246     		mov	r2, r4
 385 0078 4FF48051 		mov	r1, #4096
 386 007c 2846     		mov	r0, r5
 387 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 388              	.LVL17:
 529:Core/Src/main.c **** 
 389              		.loc 1 529 3 view .LVU105
 390 0082 2046     		mov	r0, r4
 391 0084 FFF7FEFF 		bl	delay_2_25us
 392              	.LVL18:
 532:Core/Src/main.c ****   for (uint8_t i = 0; i < 7; i++)
 393              		.loc 1 532 3 view .LVU106
 532:Core/Src/main.c ****   for (uint8_t i = 0; i < 7; i++)
 394              		.loc 1 532 8 is_stmt 0 view .LVU107
 395 0088 0024     		movs	r4, #0
 396 008a 8DF80740 		strb	r4, [sp, #7]
 533:Core/Src/main.c ****   {
 397              		.loc 1 533 3 is_stmt 1 view .LVU108
 398              	.LBB9:
 533:Core/Src/main.c ****   {
 399              		.loc 1 533 8 view .LVU109
 400              	.LVL19:
 533:Core/Src/main.c ****   {
 401              		.loc 1 533 3 is_stmt 0 view .LVU110
 402 008e 1EE0     		b	.L10
 403              	.LVL20:
 404              	.L11:
 537:Core/Src/main.c ****     PS2DataIn[i + 2] = SPI2->DR;
 405              		.loc 1 537 5 is_stmt 1 discriminator 3 view .LVU111
 406 0090 0A23     		movs	r3, #10
 407 0092 0122     		movs	r2, #1
 408 0094 0DF10701 		add	r1, sp, #7
 409 0098 1648     		ldr	r0, .L13+16
 410 009a FFF7FEFF 		bl	HAL_SPI_Transmit
 411              	.LVL21:
 538:Core/Src/main.c **** 
 412              		.loc 1 538 5 discriminator 3 view .LVU112
 538:Core/Src/main.c **** 
 413              		.loc 1 538 28 is_stmt 0 discriminator 3 view .LVU113
 414 009e 124B     		ldr	r3, .L13+4
 415 00a0 D968     		ldr	r1, [r3, #12]
 538:Core/Src/main.c **** 
 416              		.loc 1 538 17 discriminator 3 view .LVU114
 417 00a2 A21C     		adds	r2, r4, #2
 538:Core/Src/main.c **** 
 418              		.loc 1 538 22 discriminator 3 view .LVU115
 419 00a4 114B     		ldr	r3, .L13+8
 420 00a6 43F82210 		str	r1, [r3, r2, lsl #2]
 540:Core/Src/main.c ****     HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 421              		.loc 1 540 5 is_stmt 1 discriminator 3 view .LVU116
 422 00aa 114D     		ldr	r5, .L13+12
 423 00ac 0022     		movs	r2, #0
 424 00ae 4FF48051 		mov	r1, #4096
 425 00b2 2846     		mov	r0, r5
 426 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 427              	.LVL22:
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 20


 541:Core/Src/main.c ****     delay_2_25us(1);
 428              		.loc 1 541 5 discriminator 3 view .LVU117
 429 00b8 0122     		movs	r2, #1
 430 00ba 4FF48051 		mov	r1, #4096
 431 00be 2846     		mov	r0, r5
 432 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 433              	.LVL23:
 542:Core/Src/main.c ****   }
 434              		.loc 1 542 5 discriminator 3 view .LVU118
 435 00c4 0120     		movs	r0, #1
 436 00c6 FFF7FEFF 		bl	delay_2_25us
 437              	.LVL24:
 533:Core/Src/main.c ****   {
 438              		.loc 1 533 30 discriminator 3 view .LVU119
 533:Core/Src/main.c ****   {
 439              		.loc 1 533 31 is_stmt 0 discriminator 3 view .LVU120
 440 00ca 0134     		adds	r4, r4, #1
 441              	.LVL25:
 533:Core/Src/main.c ****   {
 442              		.loc 1 533 31 discriminator 3 view .LVU121
 443 00cc E4B2     		uxtb	r4, r4
 444              	.LVL26:
 445              	.L10:
 533:Core/Src/main.c ****   {
 446              		.loc 1 533 23 is_stmt 1 discriminator 1 view .LVU122
 533:Core/Src/main.c ****   {
 447              		.loc 1 533 3 is_stmt 0 discriminator 1 view .LVU123
 448 00ce 062C     		cmp	r4, #6
 449 00d0 DED9     		bls	.L11
 450              	.LBE9:
 544:Core/Src/main.c **** }
 451              		.loc 1 544 3 is_stmt 1 view .LVU124
 452 00d2 0122     		movs	r2, #1
 453 00d4 4FF48071 		mov	r1, #256
 454 00d8 0248     		ldr	r0, .L13
 455 00da FFF7FEFF 		bl	HAL_GPIO_WritePin
 456              	.LVL27:
 545:Core/Src/main.c **** 
 457              		.loc 1 545 1 is_stmt 0 view .LVU125
 458 00de 02B0     		add	sp, sp, #8
 459              	.LCFI5:
 460              		.cfi_def_cfa_offset 24
 461              		@ sp needed
 462 00e0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 463              	.LVL28:
 464              	.L14:
 545:Core/Src/main.c **** 
 465              		.loc 1 545 1 view .LVU126
 466              		.align	2
 467              	.L13:
 468 00e4 00080240 		.word	1073874944
 469 00e8 00380040 		.word	1073756160
 470 00ec 00000000 		.word	.LANCHOR1
 471 00f0 00040240 		.word	1073873920
 472 00f4 00000000 		.word	.LANCHOR0
 473              		.cfi_endproc
 474              	.LFE137:
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 21


 476              		.section	.text.Error_Handler,"ax",%progbits
 477              		.align	1
 478              		.global	Error_Handler
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 483              	Error_Handler:
 484              	.LFB139:
 555:Core/Src/main.c **** 
 556:Core/Src/main.c **** /* USER CODE END 4 */
 557:Core/Src/main.c **** 
 558:Core/Src/main.c **** /**
 559:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 560:Core/Src/main.c ****  * @retval None
 561:Core/Src/main.c ****  */
 562:Core/Src/main.c **** void Error_Handler(void)
 563:Core/Src/main.c **** {
 485              		.loc 1 563 1 is_stmt 1 view -0
 486              		.cfi_startproc
 487              		@ Volatile: function does not return.
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490              		@ link register save eliminated.
 564:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 565:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 566:Core/Src/main.c ****   __disable_irq();
 491              		.loc 1 566 3 view .LVU128
 492              	.LBB10:
 493              	.LBI10:
 494              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 22


  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 23


  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 495              		.loc 2 140 27 view .LVU129
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 24


 496              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 497              		.loc 2 142 3 view .LVU130
 498              		.syntax unified
 499              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 500 0000 72B6     		cpsid i
 501              	@ 0 "" 2
 502              		.thumb
 503              		.syntax unified
 504              	.L16:
 505              	.LBE11:
 506              	.LBE10:
 567:Core/Src/main.c ****   while (1)
 507              		.loc 1 567 3 discriminator 1 view .LVU131
 568:Core/Src/main.c ****   {
 569:Core/Src/main.c ****   }
 508              		.loc 1 569 3 discriminator 1 view .LVU132
 567:Core/Src/main.c ****   while (1)
 509              		.loc 1 567 9 discriminator 1 view .LVU133
 510 0002 FEE7     		b	.L16
 511              		.cfi_endproc
 512              	.LFE139:
 514              		.section	.text.MX_SPI2_Init,"ax",%progbits
 515              		.align	1
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 520              	MX_SPI2_Init:
 521              	.LFB132:
 281:Core/Src/main.c **** 
 522              		.loc 1 281 1 view -0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 0
 525              		@ frame_needed = 0, uses_anonymous_args = 0
 526 0000 08B5     		push	{r3, lr}
 527              	.LCFI6:
 528              		.cfi_def_cfa_offset 8
 529              		.cfi_offset 3, -8
 530              		.cfi_offset 14, -4
 291:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 531              		.loc 1 291 3 view .LVU135
 291:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 532              		.loc 1 291 18 is_stmt 0 view .LVU136
 533 0002 0F48     		ldr	r0, .L21
 534 0004 0F4B     		ldr	r3, .L21+4
 535 0006 0360     		str	r3, [r0]
 292:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 536              		.loc 1 292 3 is_stmt 1 view .LVU137
 292:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 537              		.loc 1 292 19 is_stmt 0 view .LVU138
 538 0008 4FF48273 		mov	r3, #260
 539 000c 4360     		str	r3, [r0, #4]
 293:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 540              		.loc 1 293 3 is_stmt 1 view .LVU139
 293:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 541              		.loc 1 293 24 is_stmt 0 view .LVU140
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 25


 542 000e 0023     		movs	r3, #0
 543 0010 8360     		str	r3, [r0, #8]
 294:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 544              		.loc 1 294 3 is_stmt 1 view .LVU141
 294:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 545              		.loc 1 294 23 is_stmt 0 view .LVU142
 546 0012 C360     		str	r3, [r0, #12]
 295:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 547              		.loc 1 295 3 is_stmt 1 view .LVU143
 295:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 548              		.loc 1 295 26 is_stmt 0 view .LVU144
 549 0014 0222     		movs	r2, #2
 550 0016 0261     		str	r2, [r0, #16]
 296:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 551              		.loc 1 296 3 is_stmt 1 view .LVU145
 296:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 552              		.loc 1 296 23 is_stmt 0 view .LVU146
 553 0018 0122     		movs	r2, #1
 554 001a 4261     		str	r2, [r0, #20]
 297:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 555              		.loc 1 297 3 is_stmt 1 view .LVU147
 297:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 556              		.loc 1 297 18 is_stmt 0 view .LVU148
 557 001c 4FF40072 		mov	r2, #512
 558 0020 8261     		str	r2, [r0, #24]
 298:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 559              		.loc 1 298 3 is_stmt 1 view .LVU149
 298:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 560              		.loc 1 298 32 is_stmt 0 view .LVU150
 561 0022 3022     		movs	r2, #48
 562 0024 C261     		str	r2, [r0, #28]
 299:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 563              		.loc 1 299 3 is_stmt 1 view .LVU151
 299:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 564              		.loc 1 299 23 is_stmt 0 view .LVU152
 565 0026 8022     		movs	r2, #128
 566 0028 0262     		str	r2, [r0, #32]
 300:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 567              		.loc 1 300 3 is_stmt 1 view .LVU153
 300:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 568              		.loc 1 300 21 is_stmt 0 view .LVU154
 569 002a 4362     		str	r3, [r0, #36]
 301:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 570              		.loc 1 301 3 is_stmt 1 view .LVU155
 301:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 571              		.loc 1 301 29 is_stmt 0 view .LVU156
 572 002c 8362     		str	r3, [r0, #40]
 302:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 573              		.loc 1 302 3 is_stmt 1 view .LVU157
 302:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 574              		.loc 1 302 28 is_stmt 0 view .LVU158
 575 002e 0A23     		movs	r3, #10
 576 0030 C362     		str	r3, [r0, #44]
 303:Core/Src/main.c ****   {
 577              		.loc 1 303 3 is_stmt 1 view .LVU159
 303:Core/Src/main.c ****   {
 578              		.loc 1 303 7 is_stmt 0 view .LVU160
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 26


 579 0032 FFF7FEFF 		bl	HAL_SPI_Init
 580              	.LVL29:
 303:Core/Src/main.c ****   {
 581              		.loc 1 303 6 view .LVU161
 582 0036 00B9     		cbnz	r0, .L20
 310:Core/Src/main.c **** 
 583              		.loc 1 310 1 view .LVU162
 584 0038 08BD     		pop	{r3, pc}
 585              	.L20:
 305:Core/Src/main.c ****   }
 586              		.loc 1 305 5 is_stmt 1 view .LVU163
 587 003a FFF7FEFF 		bl	Error_Handler
 588              	.LVL30:
 589              	.L22:
 590 003e 00BF     		.align	2
 591              	.L21:
 592 0040 00000000 		.word	.LANCHOR0
 593 0044 00380040 		.word	1073756160
 594              		.cfi_endproc
 595              	.LFE132:
 597              		.section	.text.MX_TIM1_Init,"ax",%progbits
 598              		.align	1
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 603              	MX_TIM1_Init:
 604              	.LFB133:
 318:Core/Src/main.c **** 
 605              		.loc 1 318 1 view -0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 24
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 609 0000 00B5     		push	{lr}
 610              	.LCFI7:
 611              		.cfi_def_cfa_offset 4
 612              		.cfi_offset 14, -4
 613 0002 87B0     		sub	sp, sp, #28
 614              	.LCFI8:
 615              		.cfi_def_cfa_offset 32
 324:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 616              		.loc 1 324 3 view .LVU165
 324:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 617              		.loc 1 324 26 is_stmt 0 view .LVU166
 618 0004 0023     		movs	r3, #0
 619 0006 0293     		str	r3, [sp, #8]
 620 0008 0393     		str	r3, [sp, #12]
 621 000a 0493     		str	r3, [sp, #16]
 622 000c 0593     		str	r3, [sp, #20]
 325:Core/Src/main.c **** 
 623              		.loc 1 325 3 is_stmt 1 view .LVU167
 325:Core/Src/main.c **** 
 624              		.loc 1 325 27 is_stmt 0 view .LVU168
 625 000e 0093     		str	r3, [sp]
 626 0010 0193     		str	r3, [sp, #4]
 330:Core/Src/main.c ****   htim1.Init.Prescaler = 72 - 1;
 627              		.loc 1 330 3 is_stmt 1 view .LVU169
 330:Core/Src/main.c ****   htim1.Init.Prescaler = 72 - 1;
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 27


 628              		.loc 1 330 18 is_stmt 0 view .LVU170
 629 0012 1448     		ldr	r0, .L31
 630 0014 144A     		ldr	r2, .L31+4
 631 0016 0260     		str	r2, [r0]
 331:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 632              		.loc 1 331 3 is_stmt 1 view .LVU171
 331:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 633              		.loc 1 331 24 is_stmt 0 view .LVU172
 634 0018 4722     		movs	r2, #71
 635 001a 4260     		str	r2, [r0, #4]
 332:Core/Src/main.c ****   htim1.Init.Period = 65535;
 636              		.loc 1 332 3 is_stmt 1 view .LVU173
 332:Core/Src/main.c ****   htim1.Init.Period = 65535;
 637              		.loc 1 332 26 is_stmt 0 view .LVU174
 638 001c 8360     		str	r3, [r0, #8]
 333:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 639              		.loc 1 333 3 is_stmt 1 view .LVU175
 333:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 640              		.loc 1 333 21 is_stmt 0 view .LVU176
 641 001e 4FF6FF72 		movw	r2, #65535
 642 0022 C260     		str	r2, [r0, #12]
 334:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 643              		.loc 1 334 3 is_stmt 1 view .LVU177
 334:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 644              		.loc 1 334 28 is_stmt 0 view .LVU178
 645 0024 0361     		str	r3, [r0, #16]
 335:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 646              		.loc 1 335 3 is_stmt 1 view .LVU179
 335:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 647              		.loc 1 335 32 is_stmt 0 view .LVU180
 648 0026 4361     		str	r3, [r0, #20]
 336:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 649              		.loc 1 336 3 is_stmt 1 view .LVU181
 336:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 650              		.loc 1 336 32 is_stmt 0 view .LVU182
 651 0028 8361     		str	r3, [r0, #24]
 337:Core/Src/main.c ****   {
 652              		.loc 1 337 3 is_stmt 1 view .LVU183
 337:Core/Src/main.c ****   {
 653              		.loc 1 337 7 is_stmt 0 view .LVU184
 654 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 655              	.LVL31:
 337:Core/Src/main.c ****   {
 656              		.loc 1 337 6 view .LVU185
 657 002e 90B9     		cbnz	r0, .L28
 341:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 658              		.loc 1 341 3 is_stmt 1 view .LVU186
 341:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 659              		.loc 1 341 34 is_stmt 0 view .LVU187
 660 0030 4FF48053 		mov	r3, #4096
 661 0034 0293     		str	r3, [sp, #8]
 342:Core/Src/main.c ****   {
 662              		.loc 1 342 3 is_stmt 1 view .LVU188
 342:Core/Src/main.c ****   {
 663              		.loc 1 342 7 is_stmt 0 view .LVU189
 664 0036 02A9     		add	r1, sp, #8
 665 0038 0A48     		ldr	r0, .L31
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 28


 666 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 667              	.LVL32:
 342:Core/Src/main.c ****   {
 668              		.loc 1 342 6 view .LVU190
 669 003e 60B9     		cbnz	r0, .L29
 346:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 670              		.loc 1 346 3 is_stmt 1 view .LVU191
 346:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 671              		.loc 1 346 37 is_stmt 0 view .LVU192
 672 0040 0023     		movs	r3, #0
 673 0042 0093     		str	r3, [sp]
 347:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 674              		.loc 1 347 3 is_stmt 1 view .LVU193
 347:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 675              		.loc 1 347 33 is_stmt 0 view .LVU194
 676 0044 0193     		str	r3, [sp, #4]
 348:Core/Src/main.c ****   {
 677              		.loc 1 348 3 is_stmt 1 view .LVU195
 348:Core/Src/main.c ****   {
 678              		.loc 1 348 7 is_stmt 0 view .LVU196
 679 0046 6946     		mov	r1, sp
 680 0048 0648     		ldr	r0, .L31
 681 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 682              	.LVL33:
 348:Core/Src/main.c ****   {
 683              		.loc 1 348 6 view .LVU197
 684 004e 30B9     		cbnz	r0, .L30
 355:Core/Src/main.c **** 
 685              		.loc 1 355 1 view .LVU198
 686 0050 07B0     		add	sp, sp, #28
 687              	.LCFI9:
 688              		.cfi_remember_state
 689              		.cfi_def_cfa_offset 4
 690              		@ sp needed
 691 0052 5DF804FB 		ldr	pc, [sp], #4
 692              	.L28:
 693              	.LCFI10:
 694              		.cfi_restore_state
 339:Core/Src/main.c ****   }
 695              		.loc 1 339 5 is_stmt 1 view .LVU199
 696 0056 FFF7FEFF 		bl	Error_Handler
 697              	.LVL34:
 698              	.L29:
 344:Core/Src/main.c ****   }
 699              		.loc 1 344 5 view .LVU200
 700 005a FFF7FEFF 		bl	Error_Handler
 701              	.LVL35:
 702              	.L30:
 350:Core/Src/main.c ****   }
 703              		.loc 1 350 5 view .LVU201
 704 005e FFF7FEFF 		bl	Error_Handler
 705              	.LVL36:
 706              	.L32:
 707 0062 00BF     		.align	2
 708              	.L31:
 709 0064 00000000 		.word	.LANCHOR2
 710 0068 00000140 		.word	1073807360
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 29


 711              		.cfi_endproc
 712              	.LFE133:
 714              		.section	.text.MX_TIM3_Init,"ax",%progbits
 715              		.align	1
 716              		.syntax unified
 717              		.thumb
 718              		.thumb_func
 720              	MX_TIM3_Init:
 721              	.LFB134:
 363:Core/Src/main.c **** 
 722              		.loc 1 363 1 view -0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 24
 725              		@ frame_needed = 0, uses_anonymous_args = 0
 726 0000 00B5     		push	{lr}
 727              	.LCFI11:
 728              		.cfi_def_cfa_offset 4
 729              		.cfi_offset 14, -4
 730 0002 87B0     		sub	sp, sp, #28
 731              	.LCFI12:
 732              		.cfi_def_cfa_offset 32
 369:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 733              		.loc 1 369 3 view .LVU203
 369:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 734              		.loc 1 369 26 is_stmt 0 view .LVU204
 735 0004 0023     		movs	r3, #0
 736 0006 0293     		str	r3, [sp, #8]
 737 0008 0393     		str	r3, [sp, #12]
 738 000a 0493     		str	r3, [sp, #16]
 739 000c 0593     		str	r3, [sp, #20]
 370:Core/Src/main.c **** 
 740              		.loc 1 370 3 is_stmt 1 view .LVU205
 370:Core/Src/main.c **** 
 741              		.loc 1 370 27 is_stmt 0 view .LVU206
 742 000e 0093     		str	r3, [sp]
 743 0010 0193     		str	r3, [sp, #4]
 375:Core/Src/main.c ****   htim3.Init.Prescaler = 44;
 744              		.loc 1 375 3 is_stmt 1 view .LVU207
 375:Core/Src/main.c ****   htim3.Init.Prescaler = 44;
 745              		.loc 1 375 18 is_stmt 0 view .LVU208
 746 0012 1348     		ldr	r0, .L41
 747 0014 134A     		ldr	r2, .L41+4
 748 0016 0260     		str	r2, [r0]
 376:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 749              		.loc 1 376 3 is_stmt 1 view .LVU209
 376:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 750              		.loc 1 376 24 is_stmt 0 view .LVU210
 751 0018 2C22     		movs	r2, #44
 752 001a 4260     		str	r2, [r0, #4]
 377:Core/Src/main.c ****   htim3.Init.Period = 65535;
 753              		.loc 1 377 3 is_stmt 1 view .LVU211
 377:Core/Src/main.c ****   htim3.Init.Period = 65535;
 754              		.loc 1 377 26 is_stmt 0 view .LVU212
 755 001c 8360     		str	r3, [r0, #8]
 378:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 756              		.loc 1 378 3 is_stmt 1 view .LVU213
 378:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 30


 757              		.loc 1 378 21 is_stmt 0 view .LVU214
 758 001e 4FF6FF72 		movw	r2, #65535
 759 0022 C260     		str	r2, [r0, #12]
 379:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 760              		.loc 1 379 3 is_stmt 1 view .LVU215
 379:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 761              		.loc 1 379 28 is_stmt 0 view .LVU216
 762 0024 0361     		str	r3, [r0, #16]
 380:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 763              		.loc 1 380 3 is_stmt 1 view .LVU217
 380:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 764              		.loc 1 380 32 is_stmt 0 view .LVU218
 765 0026 8361     		str	r3, [r0, #24]
 381:Core/Src/main.c ****   {
 766              		.loc 1 381 3 is_stmt 1 view .LVU219
 381:Core/Src/main.c ****   {
 767              		.loc 1 381 7 is_stmt 0 view .LVU220
 768 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 769              	.LVL37:
 381:Core/Src/main.c ****   {
 770              		.loc 1 381 6 view .LVU221
 771 002c 90B9     		cbnz	r0, .L38
 385:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 772              		.loc 1 385 3 is_stmt 1 view .LVU222
 385:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 773              		.loc 1 385 34 is_stmt 0 view .LVU223
 774 002e 4FF48053 		mov	r3, #4096
 775 0032 0293     		str	r3, [sp, #8]
 386:Core/Src/main.c ****   {
 776              		.loc 1 386 3 is_stmt 1 view .LVU224
 386:Core/Src/main.c ****   {
 777              		.loc 1 386 7 is_stmt 0 view .LVU225
 778 0034 02A9     		add	r1, sp, #8
 779 0036 0A48     		ldr	r0, .L41
 780 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 781              	.LVL38:
 386:Core/Src/main.c ****   {
 782              		.loc 1 386 6 view .LVU226
 783 003c 60B9     		cbnz	r0, .L39
 390:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 784              		.loc 1 390 3 is_stmt 1 view .LVU227
 390:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 785              		.loc 1 390 37 is_stmt 0 view .LVU228
 786 003e 0023     		movs	r3, #0
 787 0040 0093     		str	r3, [sp]
 391:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 788              		.loc 1 391 3 is_stmt 1 view .LVU229
 391:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 789              		.loc 1 391 33 is_stmt 0 view .LVU230
 790 0042 0193     		str	r3, [sp, #4]
 392:Core/Src/main.c ****   {
 791              		.loc 1 392 3 is_stmt 1 view .LVU231
 392:Core/Src/main.c ****   {
 792              		.loc 1 392 7 is_stmt 0 view .LVU232
 793 0044 6946     		mov	r1, sp
 794 0046 0648     		ldr	r0, .L41
 795 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 31


 796              	.LVL39:
 392:Core/Src/main.c ****   {
 797              		.loc 1 392 6 view .LVU233
 798 004c 30B9     		cbnz	r0, .L40
 399:Core/Src/main.c **** 
 799              		.loc 1 399 1 view .LVU234
 800 004e 07B0     		add	sp, sp, #28
 801              	.LCFI13:
 802              		.cfi_remember_state
 803              		.cfi_def_cfa_offset 4
 804              		@ sp needed
 805 0050 5DF804FB 		ldr	pc, [sp], #4
 806              	.L38:
 807              	.LCFI14:
 808              		.cfi_restore_state
 383:Core/Src/main.c ****   }
 809              		.loc 1 383 5 is_stmt 1 view .LVU235
 810 0054 FFF7FEFF 		bl	Error_Handler
 811              	.LVL40:
 812              	.L39:
 388:Core/Src/main.c ****   }
 813              		.loc 1 388 5 view .LVU236
 814 0058 FFF7FEFF 		bl	Error_Handler
 815              	.LVL41:
 816              	.L40:
 394:Core/Src/main.c ****   }
 817              		.loc 1 394 5 view .LVU237
 818 005c FFF7FEFF 		bl	Error_Handler
 819              	.LVL42:
 820              	.L42:
 821              		.align	2
 822              	.L41:
 823 0060 00000000 		.word	.LANCHOR3
 824 0064 00040040 		.word	1073742848
 825              		.cfi_endproc
 826              	.LFE134:
 828              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 829              		.align	1
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 834              	MX_USART2_UART_Init:
 835              	.LFB135:
 407:Core/Src/main.c **** 
 836              		.loc 1 407 1 view -0
 837              		.cfi_startproc
 838              		@ args = 0, pretend = 0, frame = 0
 839              		@ frame_needed = 0, uses_anonymous_args = 0
 840 0000 08B5     		push	{r3, lr}
 841              	.LCFI15:
 842              		.cfi_def_cfa_offset 8
 843              		.cfi_offset 3, -8
 844              		.cfi_offset 14, -4
 416:Core/Src/main.c ****   huart2.Init.BaudRate = 57600;
 845              		.loc 1 416 3 view .LVU239
 416:Core/Src/main.c ****   huart2.Init.BaudRate = 57600;
 846              		.loc 1 416 19 is_stmt 0 view .LVU240
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 32


 847 0002 0B48     		ldr	r0, .L47
 848 0004 0B4B     		ldr	r3, .L47+4
 849 0006 0360     		str	r3, [r0]
 417:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 850              		.loc 1 417 3 is_stmt 1 view .LVU241
 417:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 851              		.loc 1 417 24 is_stmt 0 view .LVU242
 852 0008 4FF46143 		mov	r3, #57600
 853 000c 4360     		str	r3, [r0, #4]
 418:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 854              		.loc 1 418 3 is_stmt 1 view .LVU243
 418:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 855              		.loc 1 418 26 is_stmt 0 view .LVU244
 856 000e 0023     		movs	r3, #0
 857 0010 8360     		str	r3, [r0, #8]
 419:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 858              		.loc 1 419 3 is_stmt 1 view .LVU245
 419:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 859              		.loc 1 419 24 is_stmt 0 view .LVU246
 860 0012 C360     		str	r3, [r0, #12]
 420:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 861              		.loc 1 420 3 is_stmt 1 view .LVU247
 420:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 862              		.loc 1 420 22 is_stmt 0 view .LVU248
 863 0014 0361     		str	r3, [r0, #16]
 421:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 864              		.loc 1 421 3 is_stmt 1 view .LVU249
 421:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 865              		.loc 1 421 20 is_stmt 0 view .LVU250
 866 0016 0C22     		movs	r2, #12
 867 0018 4261     		str	r2, [r0, #20]
 422:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 868              		.loc 1 422 3 is_stmt 1 view .LVU251
 422:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 869              		.loc 1 422 25 is_stmt 0 view .LVU252
 870 001a 8361     		str	r3, [r0, #24]
 423:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 871              		.loc 1 423 3 is_stmt 1 view .LVU253
 423:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 872              		.loc 1 423 28 is_stmt 0 view .LVU254
 873 001c 4FF40043 		mov	r3, #32768
 874 0020 C361     		str	r3, [r0, #28]
 424:Core/Src/main.c ****   {
 875              		.loc 1 424 3 is_stmt 1 view .LVU255
 424:Core/Src/main.c ****   {
 876              		.loc 1 424 7 is_stmt 0 view .LVU256
 877 0022 FFF7FEFF 		bl	HAL_UART_Init
 878              	.LVL43:
 424:Core/Src/main.c ****   {
 879              		.loc 1 424 6 view .LVU257
 880 0026 00B9     		cbnz	r0, .L46
 431:Core/Src/main.c **** 
 881              		.loc 1 431 1 view .LVU258
 882 0028 08BD     		pop	{r3, pc}
 883              	.L46:
 426:Core/Src/main.c ****   }
 884              		.loc 1 426 5 is_stmt 1 view .LVU259
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 33


 885 002a FFF7FEFF 		bl	Error_Handler
 886              	.LVL44:
 887              	.L48:
 888 002e 00BF     		.align	2
 889              	.L47:
 890 0030 00000000 		.word	.LANCHOR4
 891 0034 00440040 		.word	1073759232
 892              		.cfi_endproc
 893              	.LFE135:
 895              		.section	.text.SystemClock_Config,"ax",%progbits
 896              		.align	1
 897              		.global	SystemClock_Config
 898              		.syntax unified
 899              		.thumb
 900              		.thumb_func
 902              	SystemClock_Config:
 903              	.LFB131:
 234:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 904              		.loc 1 234 1 view -0
 905              		.cfi_startproc
 906              		@ args = 0, pretend = 0, frame = 80
 907              		@ frame_needed = 0, uses_anonymous_args = 0
 908 0000 00B5     		push	{lr}
 909              	.LCFI16:
 910              		.cfi_def_cfa_offset 4
 911              		.cfi_offset 14, -4
 912 0002 95B0     		sub	sp, sp, #84
 913              	.LCFI17:
 914              		.cfi_def_cfa_offset 88
 235:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 915              		.loc 1 235 3 view .LVU261
 235:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 916              		.loc 1 235 22 is_stmt 0 view .LVU262
 917 0004 3422     		movs	r2, #52
 918 0006 0021     		movs	r1, #0
 919 0008 07A8     		add	r0, sp, #28
 920 000a FFF7FEFF 		bl	memset
 921              	.LVL45:
 236:Core/Src/main.c **** 
 922              		.loc 1 236 3 is_stmt 1 view .LVU263
 236:Core/Src/main.c **** 
 923              		.loc 1 236 22 is_stmt 0 view .LVU264
 924 000e 0023     		movs	r3, #0
 925 0010 0293     		str	r3, [sp, #8]
 926 0012 0393     		str	r3, [sp, #12]
 927 0014 0493     		str	r3, [sp, #16]
 928 0016 0593     		str	r3, [sp, #20]
 929 0018 0693     		str	r3, [sp, #24]
 240:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 930              		.loc 1 240 3 is_stmt 1 view .LVU265
 931              	.LBB12:
 240:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 932              		.loc 1 240 3 view .LVU266
 933 001a 0093     		str	r3, [sp]
 240:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 934              		.loc 1 240 3 view .LVU267
 935 001c 1F4A     		ldr	r2, .L55
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 34


 936 001e 116C     		ldr	r1, [r2, #64]
 937 0020 41F08051 		orr	r1, r1, #268435456
 938 0024 1164     		str	r1, [r2, #64]
 240:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 939              		.loc 1 240 3 view .LVU268
 940 0026 126C     		ldr	r2, [r2, #64]
 941 0028 02F08052 		and	r2, r2, #268435456
 942 002c 0092     		str	r2, [sp]
 240:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 943              		.loc 1 240 3 view .LVU269
 944 002e 009A     		ldr	r2, [sp]
 945              	.LBE12:
 240:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 946              		.loc 1 240 3 view .LVU270
 241:Core/Src/main.c **** 
 947              		.loc 1 241 3 view .LVU271
 948              	.LBB13:
 241:Core/Src/main.c **** 
 949              		.loc 1 241 3 view .LVU272
 950 0030 0193     		str	r3, [sp, #4]
 241:Core/Src/main.c **** 
 951              		.loc 1 241 3 view .LVU273
 952 0032 1B49     		ldr	r1, .L55+4
 953 0034 0A68     		ldr	r2, [r1]
 954 0036 22F44042 		bic	r2, r2, #49152
 955 003a 42F48042 		orr	r2, r2, #16384
 956 003e 0A60     		str	r2, [r1]
 241:Core/Src/main.c **** 
 957              		.loc 1 241 3 view .LVU274
 958 0040 0A68     		ldr	r2, [r1]
 959 0042 02F44042 		and	r2, r2, #49152
 960 0046 0192     		str	r2, [sp, #4]
 241:Core/Src/main.c **** 
 961              		.loc 1 241 3 view .LVU275
 962 0048 019A     		ldr	r2, [sp, #4]
 963              	.LBE13:
 241:Core/Src/main.c **** 
 964              		.loc 1 241 3 view .LVU276
 246:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 965              		.loc 1 246 3 view .LVU277
 246:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 966              		.loc 1 246 36 is_stmt 0 view .LVU278
 967 004a 0222     		movs	r2, #2
 968 004c 0792     		str	r2, [sp, #28]
 247:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 969              		.loc 1 247 3 is_stmt 1 view .LVU279
 247:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 970              		.loc 1 247 30 is_stmt 0 view .LVU280
 971 004e 0121     		movs	r1, #1
 972 0050 0A91     		str	r1, [sp, #40]
 248:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 973              		.loc 1 248 3 is_stmt 1 view .LVU281
 248:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 974              		.loc 1 248 41 is_stmt 0 view .LVU282
 975 0052 1021     		movs	r1, #16
 976 0054 0B91     		str	r1, [sp, #44]
 249:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 35


 977              		.loc 1 249 3 is_stmt 1 view .LVU283
 249:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 978              		.loc 1 249 34 is_stmt 0 view .LVU284
 979 0056 0D92     		str	r2, [sp, #52]
 250:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 980              		.loc 1 250 3 is_stmt 1 view .LVU285
 250:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 981              		.loc 1 250 35 is_stmt 0 view .LVU286
 982 0058 0E93     		str	r3, [sp, #56]
 251:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 128;
 983              		.loc 1 251 3 is_stmt 1 view .LVU287
 251:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 128;
 984              		.loc 1 251 30 is_stmt 0 view .LVU288
 985 005a 0823     		movs	r3, #8
 986 005c 0F93     		str	r3, [sp, #60]
 252:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 987              		.loc 1 252 3 is_stmt 1 view .LVU289
 252:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 988              		.loc 1 252 30 is_stmt 0 view .LVU290
 989 005e 8023     		movs	r3, #128
 990 0060 1093     		str	r3, [sp, #64]
 253:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 991              		.loc 1 253 3 is_stmt 1 view .LVU291
 253:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 992              		.loc 1 253 30 is_stmt 0 view .LVU292
 993 0062 0423     		movs	r3, #4
 994 0064 1193     		str	r3, [sp, #68]
 254:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 995              		.loc 1 254 3 is_stmt 1 view .LVU293
 254:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 996              		.loc 1 254 30 is_stmt 0 view .LVU294
 997 0066 1292     		str	r2, [sp, #72]
 255:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 998              		.loc 1 255 3 is_stmt 1 view .LVU295
 255:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 999              		.loc 1 255 30 is_stmt 0 view .LVU296
 1000 0068 1392     		str	r2, [sp, #76]
 256:Core/Src/main.c ****   {
 1001              		.loc 1 256 3 is_stmt 1 view .LVU297
 256:Core/Src/main.c ****   {
 1002              		.loc 1 256 7 is_stmt 0 view .LVU298
 1003 006a 07A8     		add	r0, sp, #28
 1004 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1005              	.LVL46:
 256:Core/Src/main.c ****   {
 1006              		.loc 1 256 6 view .LVU299
 1007 0070 80B9     		cbnz	r0, .L53
 263:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1008              		.loc 1 263 3 is_stmt 1 view .LVU300
 263:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1009              		.loc 1 263 31 is_stmt 0 view .LVU301
 1010 0072 0F23     		movs	r3, #15
 1011 0074 0293     		str	r3, [sp, #8]
 264:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1012              		.loc 1 264 3 is_stmt 1 view .LVU302
 264:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1013              		.loc 1 264 34 is_stmt 0 view .LVU303
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 36


 1014 0076 0221     		movs	r1, #2
 1015 0078 0391     		str	r1, [sp, #12]
 265:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1016              		.loc 1 265 3 is_stmt 1 view .LVU304
 265:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1017              		.loc 1 265 35 is_stmt 0 view .LVU305
 1018 007a 0023     		movs	r3, #0
 1019 007c 0493     		str	r3, [sp, #16]
 266:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1020              		.loc 1 266 3 is_stmt 1 view .LVU306
 266:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1021              		.loc 1 266 36 is_stmt 0 view .LVU307
 1022 007e 4FF48052 		mov	r2, #4096
 1023 0082 0592     		str	r2, [sp, #20]
 267:Core/Src/main.c **** 
 1024              		.loc 1 267 3 is_stmt 1 view .LVU308
 267:Core/Src/main.c **** 
 1025              		.loc 1 267 36 is_stmt 0 view .LVU309
 1026 0084 0693     		str	r3, [sp, #24]
 269:Core/Src/main.c ****   {
 1027              		.loc 1 269 3 is_stmt 1 view .LVU310
 269:Core/Src/main.c ****   {
 1028              		.loc 1 269 7 is_stmt 0 view .LVU311
 1029 0086 02A8     		add	r0, sp, #8
 1030 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1031              	.LVL47:
 269:Core/Src/main.c ****   {
 1032              		.loc 1 269 6 view .LVU312
 1033 008c 20B9     		cbnz	r0, .L54
 273:Core/Src/main.c **** 
 1034              		.loc 1 273 1 view .LVU313
 1035 008e 15B0     		add	sp, sp, #84
 1036              	.LCFI18:
 1037              		.cfi_remember_state
 1038              		.cfi_def_cfa_offset 4
 1039              		@ sp needed
 1040 0090 5DF804FB 		ldr	pc, [sp], #4
 1041              	.L53:
 1042              	.LCFI19:
 1043              		.cfi_restore_state
 258:Core/Src/main.c ****   }
 1044              		.loc 1 258 5 is_stmt 1 view .LVU314
 1045 0094 FFF7FEFF 		bl	Error_Handler
 1046              	.LVL48:
 1047              	.L54:
 271:Core/Src/main.c ****   }
 1048              		.loc 1 271 5 view .LVU315
 1049 0098 FFF7FEFF 		bl	Error_Handler
 1050              	.LVL49:
 1051              	.L56:
 1052              		.align	2
 1053              	.L55:
 1054 009c 00380240 		.word	1073887232
 1055 00a0 00700040 		.word	1073770496
 1056              		.cfi_endproc
 1057              	.LFE131:
 1059              		.section	.rodata.main.str1.4,"aMS",%progbits,1
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 37


 1060              		.align	2
 1061              	.LC0:
 1062 0000 58206861 		.ascii	"X has been Pressed\015\012\000"
 1062      73206265 
 1062      656E2050 
 1062      72657373 
 1062      65640D0A 
 1063              		.section	.text.main,"ax",%progbits
 1064              		.align	1
 1065              		.global	main
 1066              		.syntax unified
 1067              		.thumb
 1068              		.thumb_func
 1070              	main:
 1071              	.LFB130:
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1072              		.loc 1 80 1 view -0
 1073              		.cfi_startproc
 1074              		@ args = 0, pretend = 0, frame = 0
 1075              		@ frame_needed = 0, uses_anonymous_args = 0
 1076 0000 38B5     		push	{r3, r4, r5, lr}
 1077              	.LCFI20:
 1078              		.cfi_def_cfa_offset 16
 1079              		.cfi_offset 3, -16
 1080              		.cfi_offset 4, -12
 1081              		.cfi_offset 5, -8
 1082              		.cfi_offset 14, -4
  88:Core/Src/main.c **** 
 1083              		.loc 1 88 3 view .LVU317
 1084 0002 FFF7FEFF 		bl	HAL_Init
 1085              	.LVL50:
  95:Core/Src/main.c **** 
 1086              		.loc 1 95 3 view .LVU318
 1087 0006 FFF7FEFF 		bl	SystemClock_Config
 1088              	.LVL51:
 102:Core/Src/main.c ****   MX_USART2_UART_Init();
 1089              		.loc 1 102 3 view .LVU319
 1090 000a FFF7FEFF 		bl	MX_GPIO_Init
 1091              	.LVL52:
 103:Core/Src/main.c ****   MX_SPI2_Init();
 1092              		.loc 1 103 3 view .LVU320
 1093 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 1094              	.LVL53:
 104:Core/Src/main.c ****   MX_TIM1_Init();
 1095              		.loc 1 104 3 view .LVU321
 1096 0012 FFF7FEFF 		bl	MX_SPI2_Init
 1097              	.LVL54:
 105:Core/Src/main.c ****   MX_TIM3_Init();
 1098              		.loc 1 105 3 view .LVU322
 1099 0016 FFF7FEFF 		bl	MX_TIM1_Init
 1100              	.LVL55:
 106:Core/Src/main.c ****   MX_USART2_UART_Init();
 1101              		.loc 1 106 3 view .LVU323
 1102 001a FFF7FEFF 		bl	MX_TIM3_Init
 1103              	.LVL56:
 107:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1104              		.loc 1 107 3 view .LVU324
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 38


 1105 001e FFF7FEFF 		bl	MX_USART2_UART_Init
 1106              	.LVL57:
 110:Core/Src/main.c **** 
 1107              		.loc 1 110 3 view .LVU325
 119:Core/Src/main.c ****   int RPM = 350;       // Motor Speed in revolutions per minute
 1108              		.loc 1 119 3 view .LVU326
 120:Core/Src/main.c ****   int Microsteps = 1;  // Stepsize (1 for full steps, 2 for half steps, 4 for quarter steps, etc)
 1109              		.loc 1 120 3 view .LVU327
 121:Core/Src/main.c **** 
 1110              		.loc 1 121 3 view .LVU328
 177:Core/Src/main.c ****   // ---------- SWITCHING TO D8 TO RESOLVE CONFLICT ------------------------------
 1111              		.loc 1 177 3 view .LVU329
 1112 0022 264C     		ldr	r4, .L62
 1113 0024 0022     		movs	r2, #0
 1114 0026 4FF48071 		mov	r1, #256
 1115 002a 2046     		mov	r0, r4
 1116 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1117              	.LVL58:
 180:Core/Src/main.c ****   // -----------------------------------------------------------------------------
 1118              		.loc 1 180 3 view .LVU330
 1119 0030 0022     		movs	r2, #0
 1120 0032 4FF40071 		mov	r1, #512
 1121 0036 2046     		mov	r0, r4
 1122 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1123              	.LVL59:
 182:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);   // 4 - 5V   = PB_5
 1124              		.loc 1 182 3 view .LVU331
 1125 003c 204D     		ldr	r5, .L62+4
 1126 003e 0022     		movs	r2, #0
 1127 0040 1021     		movs	r1, #16
 1128 0042 2846     		mov	r0, r5
 1129 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1130              	.LVL60:
 183:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET); // 3 - PWM  = PB_3
 1131              		.loc 1 183 3 view .LVU332
 1132 0048 0122     		movs	r2, #1
 1133 004a 2021     		movs	r1, #32
 1134 004c 2846     		mov	r0, r5
 1135 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1136              	.LVL61:
 184:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);  // 2 - 5V   = PA_10
 1137              		.loc 1 184 3 view .LVU333
 1138 0052 0022     		movs	r2, #0
 1139 0054 0821     		movs	r1, #8
 1140 0056 2846     		mov	r0, r5
 1141 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1142              	.LVL62:
 185:Core/Src/main.c **** 
 1143              		.loc 1 185 3 view .LVU334
 1144 005c 0122     		movs	r2, #1
 1145 005e 4FF48061 		mov	r1, #1024
 1146 0062 2046     		mov	r0, r4
 1147 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1148              	.LVL63:
 193:Core/Src/main.c ****   while (1)
 1149              		.loc 1 193 3 view .LVU335
 1150 0068 1648     		ldr	r0, .L62+8
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 39


 1151 006a FFF7FEFF 		bl	HAL_TIM_Base_Start
 1152              	.LVL64:
 1153 006e 02E0     		b	.L60
 1154              	.L59:
 224:Core/Src/main.c ****   }
 1155              		.loc 1 224 5 view .LVU336
 1156 0070 0120     		movs	r0, #1
 1157 0072 FFF7FEFF 		bl	HAL_Delay
 1158              	.LVL65:
 194:Core/Src/main.c ****   {
 1159              		.loc 1 194 9 view .LVU337
 1160              	.L60:
 194:Core/Src/main.c ****   {
 1161              		.loc 1 194 3 view .LVU338
 196:Core/Src/main.c ****     __HAL_TIM_SET_COUNTER(&htim3, 0); // set the counter value a 0
 1162              		.loc 1 196 5 view .LVU339
 1163 0076 0122     		movs	r2, #1
 1164 0078 0821     		movs	r1, #8
 1165 007a 1148     		ldr	r0, .L62+4
 1166 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1167              	.LVL66:
 197:Core/Src/main.c ****     while (__HAL_TIM_GET_COUNTER(&htim3) < 40)
 1168              		.loc 1 197 5 view .LVU340
 1169 0080 104B     		ldr	r3, .L62+8
 1170 0082 1A68     		ldr	r2, [r3]
 1171 0084 0023     		movs	r3, #0
 1172 0086 5362     		str	r3, [r2, #36]
 198:Core/Src/main.c ****       ; // wait for the counter to reach the us input in the parameter
 1173              		.loc 1 198 5 view .LVU341
 1174              	.L58:
 199:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 1175              		.loc 1 199 7 discriminator 1 view .LVU342
 198:Core/Src/main.c ****       ; // wait for the counter to reach the us input in the parameter
 1176              		.loc 1 198 11 discriminator 1 view .LVU343
 198:Core/Src/main.c ****       ; // wait for the counter to reach the us input in the parameter
 1177              		.loc 1 198 12 is_stmt 0 discriminator 1 view .LVU344
 1178 0088 536A     		ldr	r3, [r2, #36]
 198:Core/Src/main.c ****       ; // wait for the counter to reach the us input in the parameter
 1179              		.loc 1 198 11 discriminator 1 view .LVU345
 1180 008a 272B     		cmp	r3, #39
 1181 008c FCD9     		bls	.L58
 200:Core/Src/main.c **** 
 1182              		.loc 1 200 5 is_stmt 1 view .LVU346
 1183 008e 0022     		movs	r2, #0
 1184 0090 0821     		movs	r1, #8
 1185 0092 0B48     		ldr	r0, .L62+4
 1186 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1187              	.LVL67:
 213:Core/Src/main.c ****     PS2_TEST(&hspi2);
 1188              		.loc 1 213 5 view .LVU347
 1189 0098 2021     		movs	r1, #32
 1190 009a 0848     		ldr	r0, .L62
 1191 009c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1192              	.LVL68:
 214:Core/Src/main.c ****     // if the button is x
 1193              		.loc 1 214 5 view .LVU348
 1194 00a0 0948     		ldr	r0, .L62+12
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 40


 1195 00a2 FFF7FEFF 		bl	PS2_TEST
 1196              	.LVL69:
 216:Core/Src/main.c ****     {
 1197              		.loc 1 216 5 view .LVU349
 216:Core/Src/main.c ****     {
 1198              		.loc 1 216 18 is_stmt 0 view .LVU350
 1199 00a6 094B     		ldr	r3, .L62+16
 1200 00a8 5B69     		ldr	r3, [r3, #20]
 216:Core/Src/main.c ****     {
 1201              		.loc 1 216 8 view .LVU351
 1202 00aa BF2B     		cmp	r3, #191
 1203 00ac E0D1     		bne	.L59
 218:Core/Src/main.c ****     }
 1204              		.loc 1 218 7 is_stmt 1 view .LVU352
 1205 00ae 6423     		movs	r3, #100
 1206 00b0 1422     		movs	r2, #20
 1207 00b2 0749     		ldr	r1, .L62+20
 1208 00b4 0748     		ldr	r0, .L62+24
 1209 00b6 FFF7FEFF 		bl	HAL_UART_Transmit
 1210              	.LVL70:
 1211 00ba D9E7     		b	.L59
 1212              	.L63:
 1213              		.align	2
 1214              	.L62:
 1215 00bc 00000240 		.word	1073872896
 1216 00c0 00040240 		.word	1073873920
 1217 00c4 00000000 		.word	.LANCHOR3
 1218 00c8 00000000 		.word	.LANCHOR0
 1219 00cc 00000000 		.word	.LANCHOR1
 1220 00d0 00000000 		.word	.LC0
 1221 00d4 00000000 		.word	.LANCHOR4
 1222              		.cfi_endproc
 1223              	.LFE130:
 1225              		.global	PS2DataIn
 1226              		.global	huart2
 1227              		.global	htim3
 1228              		.global	htim1
 1229              		.global	hspi2
 1230              		.section	.bss.PS2DataIn,"aw",%nobits
 1231              		.align	2
 1232              		.set	.LANCHOR1,. + 0
 1235              	PS2DataIn:
 1236 0000 00000000 		.space	36
 1236      00000000 
 1236      00000000 
 1236      00000000 
 1236      00000000 
 1237              		.section	.bss.hspi2,"aw",%nobits
 1238              		.align	2
 1239              		.set	.LANCHOR0,. + 0
 1242              	hspi2:
 1243 0000 00000000 		.space	88
 1243      00000000 
 1243      00000000 
 1243      00000000 
 1243      00000000 
 1244              		.section	.bss.htim1,"aw",%nobits
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 41


 1245              		.align	2
 1246              		.set	.LANCHOR2,. + 0
 1249              	htim1:
 1250 0000 00000000 		.space	72
 1250      00000000 
 1250      00000000 
 1250      00000000 
 1250      00000000 
 1251              		.section	.bss.htim3,"aw",%nobits
 1252              		.align	2
 1253              		.set	.LANCHOR3,. + 0
 1256              	htim3:
 1257 0000 00000000 		.space	72
 1257      00000000 
 1257      00000000 
 1257      00000000 
 1257      00000000 
 1258              		.section	.bss.huart2,"aw",%nobits
 1259              		.align	2
 1260              		.set	.LANCHOR4,. + 0
 1263              	huart2:
 1264 0000 00000000 		.space	68
 1264      00000000 
 1264      00000000 
 1264      00000000 
 1264      00000000 
 1265              		.text
 1266              	.Letext0:
 1267              		.file 3 "c:\\boda_toolchain\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_def
 1268              		.file 4 "c:\\boda_toolchain\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.
 1269              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1270              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1271              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1272              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1273              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1274              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1275              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1276              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1277              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1278              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1279              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1280              		.file 16 "<built-in>"
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 42


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:20     .text.delay_2_25us:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:25     .text.delay_2_25us:00000000 delay_2_25us
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:65     .text.delay_2_25us:00000024 $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:70     .text.MX_GPIO_Init:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:75     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:284    .text.MX_GPIO_Init:000000fc $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:292    .text.PS2_TEST:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:297    .text.PS2_TEST:00000000 PS2_TEST
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:468    .text.PS2_TEST:000000e4 $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:477    .text.Error_Handler:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:483    .text.Error_Handler:00000000 Error_Handler
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:515    .text.MX_SPI2_Init:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:520    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:592    .text.MX_SPI2_Init:00000040 $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:598    .text.MX_TIM1_Init:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:603    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:709    .text.MX_TIM1_Init:00000064 $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:715    .text.MX_TIM3_Init:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:720    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:823    .text.MX_TIM3_Init:00000060 $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:829    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:834    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:890    .text.MX_USART2_UART_Init:00000030 $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:896    .text.SystemClock_Config:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:902    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1054   .text.SystemClock_Config:0000009c $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1060   .rodata.main.str1.4:00000000 $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1064   .text.main:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1070   .text.main:00000000 main
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1215   .text.main:000000bc $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1235   .bss.PS2DataIn:00000000 PS2DataIn
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1263   .bss.huart2:00000000 huart2
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1256   .bss.htim3:00000000 htim3
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1249   .bss.htim1:00000000 htim1
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1242   .bss.hspi2:00000000 hspi2
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1231   .bss.PS2DataIn:00000000 $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1238   .bss.hspi2:00000000 $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1245   .bss.htim1:00000000 $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1252   .bss.htim3:00000000 $d
C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s:1259   .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Transmit
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccTCzVn0.s 			page 43


HAL_Delay
HAL_GPIO_TogglePin
HAL_UART_Transmit
