Loading plugins phase: Elapsed time ==> 0s.476ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\PowerSuplyUnit.cyprj -d CY8C5888LTI-LP097 -s Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o0 -v0 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.679ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.176ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PowerSuplyUnit.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o0 -v0 -.fftcfgtype=LE -ya -.fftprj=Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\PowerSuplyUnit.cyprj -dcpsoc3 PowerSuplyUnit.v -verilog
======================================================================

======================================================================
Compiling:  PowerSuplyUnit.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o0 -v0 -.fftcfgtype=LE -ya -.fftprj=Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\PowerSuplyUnit.cyprj -dcpsoc3 PowerSuplyUnit.v -verilog
======================================================================

======================================================================
Compiling:  PowerSuplyUnit.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o0 -v0 -.fftcfgtype=LE -ya -.fftprj=Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\PowerSuplyUnit.cyprj -dcpsoc3 -verilog PowerSuplyUnit.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jun 05 23:02:54 2017


======================================================================
Compiling:  PowerSuplyUnit.v
Program  :   vpp
Options  :    -yv2 -q10 PowerSuplyUnit.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jun 05 23:02:54 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PowerSuplyUnit.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
PowerSuplyUnit.v (line 2003, col 77):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PowerSuplyUnit.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o0 -v0 -.fftcfgtype=LE -ya -.fftprj=Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\PowerSuplyUnit.cyprj -dcpsoc3 -verilog PowerSuplyUnit.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jun 05 23:02:55 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\codegentemp\PowerSuplyUnit.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\codegentemp\PowerSuplyUnit.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PowerSuplyUnit.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o0 -v0 -.fftcfgtype=LE -ya -.fftprj=Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\PowerSuplyUnit.cyprj -dcpsoc3 -verilog PowerSuplyUnit.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jun 05 23:02:56 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\codegentemp\PowerSuplyUnit.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\codegentemp\PowerSuplyUnit.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_Current:Net_268\
	\ADC_Current:Net_270\
	Net_9063
	Net_9064
	Net_9065
	Net_9067
	Net_9068
	Net_9069
	Net_9070
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_10154
	Net_10155
	\PWM_2:PWMUDB:cmp2\
	\PWM_2:PWMUDB:MODULE_1:b_31\
	\PWM_2:PWMUDB:MODULE_1:b_30\
	\PWM_2:PWMUDB:MODULE_1:b_29\
	\PWM_2:PWMUDB:MODULE_1:b_28\
	\PWM_2:PWMUDB:MODULE_1:b_27\
	\PWM_2:PWMUDB:MODULE_1:b_26\
	\PWM_2:PWMUDB:MODULE_1:b_25\
	\PWM_2:PWMUDB:MODULE_1:b_24\
	\PWM_2:PWMUDB:MODULE_1:b_23\
	\PWM_2:PWMUDB:MODULE_1:b_22\
	\PWM_2:PWMUDB:MODULE_1:b_21\
	\PWM_2:PWMUDB:MODULE_1:b_20\
	\PWM_2:PWMUDB:MODULE_1:b_19\
	\PWM_2:PWMUDB:MODULE_1:b_18\
	\PWM_2:PWMUDB:MODULE_1:b_17\
	\PWM_2:PWMUDB:MODULE_1:b_16\
	\PWM_2:PWMUDB:MODULE_1:b_15\
	\PWM_2:PWMUDB:MODULE_1:b_14\
	\PWM_2:PWMUDB:MODULE_1:b_13\
	\PWM_2:PWMUDB:MODULE_1:b_12\
	\PWM_2:PWMUDB:MODULE_1:b_11\
	\PWM_2:PWMUDB:MODULE_1:b_10\
	\PWM_2:PWMUDB:MODULE_1:b_9\
	\PWM_2:PWMUDB:MODULE_1:b_8\
	\PWM_2:PWMUDB:MODULE_1:b_7\
	\PWM_2:PWMUDB:MODULE_1:b_6\
	\PWM_2:PWMUDB:MODULE_1:b_5\
	\PWM_2:PWMUDB:MODULE_1:b_4\
	\PWM_2:PWMUDB:MODULE_1:b_3\
	\PWM_2:PWMUDB:MODULE_1:b_2\
	\PWM_2:PWMUDB:MODULE_1:b_1\
	\PWM_2:PWMUDB:MODULE_1:b_0\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10156
	Net_10153
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	Net_764
	Net_765
	Net_766
	Net_767
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_736
	Net_737
	\PWM_1:PWMUDB:cmp2\
	\PWM_1:PWMUDB:MODULE_2:b_31\
	\PWM_1:PWMUDB:MODULE_2:b_30\
	\PWM_1:PWMUDB:MODULE_2:b_29\
	\PWM_1:PWMUDB:MODULE_2:b_28\
	\PWM_1:PWMUDB:MODULE_2:b_27\
	\PWM_1:PWMUDB:MODULE_2:b_26\
	\PWM_1:PWMUDB:MODULE_2:b_25\
	\PWM_1:PWMUDB:MODULE_2:b_24\
	\PWM_1:PWMUDB:MODULE_2:b_23\
	\PWM_1:PWMUDB:MODULE_2:b_22\
	\PWM_1:PWMUDB:MODULE_2:b_21\
	\PWM_1:PWMUDB:MODULE_2:b_20\
	\PWM_1:PWMUDB:MODULE_2:b_19\
	\PWM_1:PWMUDB:MODULE_2:b_18\
	\PWM_1:PWMUDB:MODULE_2:b_17\
	\PWM_1:PWMUDB:MODULE_2:b_16\
	\PWM_1:PWMUDB:MODULE_2:b_15\
	\PWM_1:PWMUDB:MODULE_2:b_14\
	\PWM_1:PWMUDB:MODULE_2:b_13\
	\PWM_1:PWMUDB:MODULE_2:b_12\
	\PWM_1:PWMUDB:MODULE_2:b_11\
	\PWM_1:PWMUDB:MODULE_2:b_10\
	\PWM_1:PWMUDB:MODULE_2:b_9\
	\PWM_1:PWMUDB:MODULE_2:b_8\
	\PWM_1:PWMUDB:MODULE_2:b_7\
	\PWM_1:PWMUDB:MODULE_2:b_6\
	\PWM_1:PWMUDB:MODULE_2:b_5\
	\PWM_1:PWMUDB:MODULE_2:b_4\
	\PWM_1:PWMUDB:MODULE_2:b_3\
	\PWM_1:PWMUDB:MODULE_2:b_2\
	\PWM_1:PWMUDB:MODULE_2:b_1\
	\PWM_1:PWMUDB:MODULE_2:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_738
	Net_735
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\FanCtrl:PWMUDB:km_run\
	\FanCtrl:PWMUDB:ctrl_cmpmode2_2\
	\FanCtrl:PWMUDB:ctrl_cmpmode2_1\
	\FanCtrl:PWMUDB:ctrl_cmpmode2_0\
	\FanCtrl:PWMUDB:ctrl_cmpmode1_2\
	\FanCtrl:PWMUDB:ctrl_cmpmode1_1\
	\FanCtrl:PWMUDB:ctrl_cmpmode1_0\
	\FanCtrl:PWMUDB:capt_rising\
	\FanCtrl:PWMUDB:capt_falling\
	\FanCtrl:PWMUDB:trig_rise\
	\FanCtrl:PWMUDB:trig_fall\
	\FanCtrl:PWMUDB:sc_kill\
	\FanCtrl:PWMUDB:min_kill\
	\FanCtrl:PWMUDB:km_tc\
	\FanCtrl:PWMUDB:db_tc\
	\FanCtrl:PWMUDB:dith_sel\
	\FanCtrl:PWMUDB:compare2\
	\FanCtrl:Net_101\
	Net_10542
	Net_10543
	\FanCtrl:PWMUDB:MODULE_3:b_31\
	\FanCtrl:PWMUDB:MODULE_3:b_30\
	\FanCtrl:PWMUDB:MODULE_3:b_29\
	\FanCtrl:PWMUDB:MODULE_3:b_28\
	\FanCtrl:PWMUDB:MODULE_3:b_27\
	\FanCtrl:PWMUDB:MODULE_3:b_26\
	\FanCtrl:PWMUDB:MODULE_3:b_25\
	\FanCtrl:PWMUDB:MODULE_3:b_24\
	\FanCtrl:PWMUDB:MODULE_3:b_23\
	\FanCtrl:PWMUDB:MODULE_3:b_22\
	\FanCtrl:PWMUDB:MODULE_3:b_21\
	\FanCtrl:PWMUDB:MODULE_3:b_20\
	\FanCtrl:PWMUDB:MODULE_3:b_19\
	\FanCtrl:PWMUDB:MODULE_3:b_18\
	\FanCtrl:PWMUDB:MODULE_3:b_17\
	\FanCtrl:PWMUDB:MODULE_3:b_16\
	\FanCtrl:PWMUDB:MODULE_3:b_15\
	\FanCtrl:PWMUDB:MODULE_3:b_14\
	\FanCtrl:PWMUDB:MODULE_3:b_13\
	\FanCtrl:PWMUDB:MODULE_3:b_12\
	\FanCtrl:PWMUDB:MODULE_3:b_11\
	\FanCtrl:PWMUDB:MODULE_3:b_10\
	\FanCtrl:PWMUDB:MODULE_3:b_9\
	\FanCtrl:PWMUDB:MODULE_3:b_8\
	\FanCtrl:PWMUDB:MODULE_3:b_7\
	\FanCtrl:PWMUDB:MODULE_3:b_6\
	\FanCtrl:PWMUDB:MODULE_3:b_5\
	\FanCtrl:PWMUDB:MODULE_3:b_4\
	\FanCtrl:PWMUDB:MODULE_3:b_3\
	\FanCtrl:PWMUDB:MODULE_3:b_2\
	\FanCtrl:PWMUDB:MODULE_3:b_1\
	\FanCtrl:PWMUDB:MODULE_3:b_0\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:a_31\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:a_30\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:a_29\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:a_28\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:a_27\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:a_26\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:a_25\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:a_24\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_31\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_30\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_29\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_28\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_27\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_26\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_25\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_24\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_23\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_22\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_21\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_20\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_19\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_18\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_17\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_16\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_15\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_14\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_13\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_12\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_11\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_10\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_9\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_8\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_7\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_6\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_5\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_4\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_3\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_2\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_1\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:b_0\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_31\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_30\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_29\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_28\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_27\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_26\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_25\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_24\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_23\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_22\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_21\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_20\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_19\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_18\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_17\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_16\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_15\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_14\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_13\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_12\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_11\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_10\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_9\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_8\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_7\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_6\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_5\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_4\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_3\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_2\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10544
	Net_10541
	\FanCtrl:Net_113\
	\FanCtrl:Net_107\
	\FanCtrl:Net_114\
	Net_10714
	Net_10715
	Net_10716
	Net_10717
	Net_10710
	Net_10711
	Net_10712
	\MultiJog:Net_1123\
	\MultiJog:Cnt8:Net_82\
	\MultiJog:Cnt8:Net_95\
	\MultiJog:Cnt8:Net_91\
	\MultiJog:Cnt8:Net_102\
	\MultiJog:Cnt8:CounterUDB:ctrl_cmod_2\
	\MultiJog:Cnt8:CounterUDB:ctrl_cmod_1\
	\MultiJog:Cnt8:CounterUDB:ctrl_cmod_0\
	\MODULE_4:g1:a0:gx:u0:albi_1\
	\MODULE_4:g1:a0:gx:u0:agbi_1\
	\MODULE_4:g1:a0:gx:u0:lt_0\
	\MODULE_4:g1:a0:gx:u0:gt_0\
	\MODULE_4:g1:a0:gx:u0:lti_0\
	\MODULE_4:g1:a0:gx:u0:gti_0\
	\MODULE_4:g1:a0:gx:u0:albi_0\
	\MODULE_4:g1:a0:gx:u0:agbi_0\
	\MODULE_4:g1:a0:xneq\
	\MODULE_4:g1:a0:xlt\
	\MODULE_4:g1:a0:xlte\
	\MODULE_4:g1:a0:xgt\
	\MODULE_4:g1:a0:xgte\
	\MODULE_4:lt\
	\MODULE_4:gt\
	\MODULE_4:gte\
	\MODULE_4:lte\
	\MODULE_4:neq\

    Synthesized names
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_2\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_31\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_30\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_29\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_28\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_27\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_26\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_25\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_24\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_23\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_22\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_21\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_20\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_19\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_18\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_17\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_16\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_15\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_14\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_13\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_12\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_11\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_10\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_9\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_8\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_7\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_6\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_5\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_4\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_3\
	\FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 450 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_VoltageChanelB:vp_ctl_2\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelB:vn_ctl_1\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelB:vn_ctl_3\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelB:vp_ctl_1\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelB:vp_ctl_3\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelB:vn_ctl_0\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelB:vn_ctl_2\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelB:soc\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing zero to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing one to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \ADC_VoltageChanelB:Net_381\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing tmpOE__AGND_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \ADC_Current:Net_482\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_Current:tmpOE__Bypass_P32_net_0\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \ADC_Current:Net_252\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_Current:soc\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \PGA_1:Net_37\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PGA_1:Net_40\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PGA_1:Net_38\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PGA_1:Net_39\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing AMuxHw_1_Decoder_enable to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \ADC_VoltageChanelA:vp_ctl_0\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelA:vp_ctl_2\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelA:vn_ctl_1\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelA:vn_ctl_3\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelA:vp_ctl_1\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelA:vp_ctl_3\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelA:vn_ctl_0\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelA:vn_ctl_2\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelA:soc\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \ADC_VoltageChanelA:tmpOE__Bypass_net_0\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \ADC_VoltageChanelA:Net_381\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing tmpOE__O_OUT_POLARITY_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__O_PwmChA_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__O_OnChA_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__O_PwmChB_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__O_OnChB_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_NegCurChA_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_PosCurChA_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_NegCurChB_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_PosCurChB_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_VoltChB_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_PosVoltChA_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_NegVoltChA_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \AdcCurrentChanel:clk\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \AdcCurrentChanel:rst\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing tmpOE__O_LCD_WR_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__O_LCD_RD_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__O_LCD_CD_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__O_LCD_RES_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__LCD_DB_net_6 to tmpOE__LCD_DB_net_7
Aliasing tmpOE__LCD_DB_net_5 to tmpOE__LCD_DB_net_7
Aliasing tmpOE__LCD_DB_net_4 to tmpOE__LCD_DB_net_7
Aliasing tmpOE__LCD_DB_net_3 to tmpOE__LCD_DB_net_7
Aliasing tmpOE__LCD_DB_net_2 to tmpOE__LCD_DB_net_7
Aliasing tmpOE__LCD_DB_net_1 to tmpOE__LCD_DB_net_7
Aliasing tmpOE__LCD_DB_net_0 to tmpOE__LCD_DB_net_7
Aliasing tmpOE__O_OUT_ON_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__O_LCD_BKL_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \PWM_2:PWMUDB:hwCapture\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:trig_out\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:final_kill\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:pwm1_i\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:pwm2_i\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_23\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_22\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_21\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_20\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_19\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_18\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_17\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_16\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_15\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_14\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_13\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_12\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_11\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_10\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_9\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_8\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_7\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_6\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_5\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_4\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_3\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:a_2\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \Control_Reg_1:clk\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \Control_Reg_1:rst\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:hwCapture\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:trig_out\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:final_kill\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:pwm2_i\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \Buttons:status_6\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \Buttons:status_7\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing tmpOE__I_MultiJogA_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_MultiJogB_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_BtnBipolarMode_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_BtnRiseRatePowerUp_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_BtnChangePolarity_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__I_BtnOk_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__MouseClk_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__MouseData_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__OneWire_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__FAN_CTRL_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \FanCtrl:PWMUDB:hwCapture\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:trig_out\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \FanCtrl:PWMUDB:runmode_enable\\R\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:runmode_enable\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:ltch_kill_reg\\R\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:ltch_kill_reg\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:min_kill_reg\\R\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:min_kill_reg\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:final_kill\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \FanCtrl:PWMUDB:dith_count_1\\R\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:dith_count_1\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:dith_count_0\\R\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:dith_count_0\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:reset\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:status_6\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:status_4\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:cmp2\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:cmp1_status_reg\\R\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:cmp1_status_reg\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:cmp2_status_reg\\R\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:cmp2_status_reg\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:final_kill_reg\\R\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:final_kill_reg\\S\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:cs_addr_0\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:pwm1_i\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:pwm2_i\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_23\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_22\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_21\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_20\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_19\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_18\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_17\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_16\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_15\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_14\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_13\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_12\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_11\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_10\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_9\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_8\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_7\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_6\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_5\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_4\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_3\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_2\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__O_Led_RiseRatePowerUp_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__O_Led_Polar_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing tmpOE__O_Led_Error_net_0 to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \LCD_DB_OutEnable:clk\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \LCD_DB_OutEnable:rst\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \MultiJog:Cnt8:CounterUDB:ctrl_capmode_1\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \MultiJog:Cnt8:CounterUDB:ctrl_capmode_0\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \MultiJog:Cnt8:CounterUDB:capt_rising\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \MultiJog:Cnt8:CounterUDB:underflow\ to \MultiJog:Cnt8:CounterUDB:status_1\
Aliasing \MultiJog:Cnt8:CounterUDB:tc_i\ to \MultiJog:Cnt8:CounterUDB:reload_tc\
Aliasing \MultiJog:bQuadDec:status_4\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \MultiJog:bQuadDec:status_5\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \MultiJog:bQuadDec:status_6\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \MultiJog:Net_1229\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing \MODULE_4:g1:a0:gx:u0:aeqb_0\ to \ADC_VoltageChanelB:tmpOE__Bypass_net_0\
Aliasing AMuxHw_1_Decoder_old_id_0D to \MODULE_4:g1:a0:newa_0\
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:prevCapture\\D\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:trig_last\\D\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \FanCtrl:PWMUDB:prevCompare1\\D\ to \FanCtrl:PWMUDB:pwm_temp\
Aliasing \FanCtrl:PWMUDB:tc_i_reg\\D\ to \FanCtrl:PWMUDB:status_2\
Aliasing \MultiJog:Cnt8:CounterUDB:prevCapture\\D\ to \ADC_VoltageChanelB:vp_ctl_0\
Aliasing \MultiJog:Cnt8:CounterUDB:cmp_out_reg_i\\D\ to \MultiJog:Cnt8:CounterUDB:prevCompare\\D\
Removing Lhs of wire \ADC_VoltageChanelB:vp_ctl_2\[6] = \ADC_VoltageChanelB:vp_ctl_0\[5]
Removing Lhs of wire \ADC_VoltageChanelB:vn_ctl_1\[7] = \ADC_VoltageChanelB:vp_ctl_0\[5]
Removing Lhs of wire \ADC_VoltageChanelB:vn_ctl_3\[8] = \ADC_VoltageChanelB:vp_ctl_0\[5]
Removing Lhs of wire \ADC_VoltageChanelB:vp_ctl_1\[9] = \ADC_VoltageChanelB:vp_ctl_0\[5]
Removing Lhs of wire \ADC_VoltageChanelB:vp_ctl_3\[10] = \ADC_VoltageChanelB:vp_ctl_0\[5]
Removing Lhs of wire \ADC_VoltageChanelB:vn_ctl_0\[11] = \ADC_VoltageChanelB:vp_ctl_0\[5]
Removing Lhs of wire \ADC_VoltageChanelB:vn_ctl_2\[12] = \ADC_VoltageChanelB:vp_ctl_0\[5]
Removing Rhs of wire \ADC_VoltageChanelB:Net_188\[15] = \ADC_VoltageChanelB:Net_221\[16]
Removing Lhs of wire \ADC_VoltageChanelB:soc\[22] = \ADC_VoltageChanelB:vp_ctl_0\[5]
Removing Rhs of wire zero[23] = \ADC_VoltageChanelB:vp_ctl_0\[5]
Removing Rhs of wire one[45] = \ADC_VoltageChanelB:tmpOE__Bypass_net_0\[41]
Removing Lhs of wire \ADC_VoltageChanelB:Net_381\[57] = zero[23]
Removing Lhs of wire tmpOE__AGND_net_0[59] = one[45]
Removing Rhs of wire \ADC_Current:Net_488\[73] = \ADC_Current:Net_250\[117]
Removing Lhs of wire \ADC_Current:Net_481\[76] = zero[23]
Removing Lhs of wire \ADC_Current:Net_482\[77] = zero[23]
Removing Lhs of wire \ADC_Current:tmpOE__Bypass_P32_net_0\[101] = one[45]
Removing Lhs of wire \ADC_Current:Net_252\[119] = zero[23]
Removing Lhs of wire \ADC_Current:soc\[121] = one[45]
Removing Lhs of wire \PGA_1:Net_37\[127] = zero[23]
Removing Lhs of wire \PGA_1:Net_40\[128] = zero[23]
Removing Lhs of wire \PGA_1:Net_38\[129] = zero[23]
Removing Lhs of wire \PGA_1:Net_39\[130] = zero[23]
Removing Lhs of wire AMuxHw_1_Decoder_enable[137] = one[45]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[139] = \MODULE_4:g1:a0:xeq\[2044]
Removing Rhs of wire Net_174[142] = \AdcCurrentChanel:control_out_0\[422]
Removing Rhs of wire Net_174[142] = \AdcCurrentChanel:control_0\[445]
Removing Lhs of wire \ADC_VoltageChanelA:vp_ctl_0\[156] = zero[23]
Removing Lhs of wire \ADC_VoltageChanelA:vp_ctl_2\[157] = zero[23]
Removing Lhs of wire \ADC_VoltageChanelA:vn_ctl_1\[158] = zero[23]
Removing Lhs of wire \ADC_VoltageChanelA:vn_ctl_3\[159] = zero[23]
Removing Lhs of wire \ADC_VoltageChanelA:vp_ctl_1\[160] = zero[23]
Removing Lhs of wire \ADC_VoltageChanelA:vp_ctl_3\[161] = zero[23]
Removing Lhs of wire \ADC_VoltageChanelA:vn_ctl_0\[162] = zero[23]
Removing Lhs of wire \ADC_VoltageChanelA:vn_ctl_2\[163] = zero[23]
Removing Rhs of wire \ADC_VoltageChanelA:Net_188\[166] = \ADC_VoltageChanelA:Net_221\[167]
Removing Lhs of wire \ADC_VoltageChanelA:soc\[172] = zero[23]
Removing Lhs of wire \ADC_VoltageChanelA:tmpOE__Bypass_net_0\[190] = one[45]
Removing Lhs of wire \ADC_VoltageChanelA:Net_381\[205] = zero[23]
Removing Lhs of wire tmpOE__O_OUT_POLARITY_net_0[245] = one[45]
Removing Lhs of wire tmpOE__O_PwmChA_net_0[278] = one[45]
Removing Rhs of wire PwmChA[279] = \PWM_1:Net_96\[987]
Removing Rhs of wire PwmChA[279] = \PWM_1:PWMUDB:pwm_i_reg\[979]
Removing Lhs of wire tmpOE__O_OnChA_net_0[285] = one[45]
Removing Rhs of wire OnChA[286] = \Control_Reg_1:control_out_1\[859]
Removing Rhs of wire OnChA[286] = \Control_Reg_1:control_1\[877]
Removing Lhs of wire tmpOE__O_PwmChB_net_0[297] = one[45]
Removing Rhs of wire PwmChB[298] = \PWM_2:Net_96\[644]
Removing Rhs of wire PwmChB[298] = \PWM_2:PWMUDB:pwm_i_reg\[636]
Removing Lhs of wire tmpOE__O_OnChB_net_0[305] = one[45]
Removing Rhs of wire OnChB[306] = \Control_Reg_1:control_out_2\[860]
Removing Rhs of wire OnChB[306] = \Control_Reg_1:control_2\[876]
Removing Lhs of wire tmpOE__I_NegCurChA_net_0[317] = one[45]
Removing Lhs of wire tmpOE__I_PosCurChA_net_0[323] = one[45]
Removing Lhs of wire tmpOE__I_NegCurChB_net_0[333] = one[45]
Removing Lhs of wire tmpOE__I_PosCurChB_net_0[339] = one[45]
Removing Lhs of wire tmpOE__I_VoltChB_net_0[387] = one[45]
Removing Lhs of wire tmpOE__I_PosVoltChA_net_0[395] = one[45]
Removing Lhs of wire tmpOE__I_NegVoltChA_net_0[406] = one[45]
Removing Lhs of wire \AdcCurrentChanel:clk\[420] = zero[23]
Removing Lhs of wire \AdcCurrentChanel:rst\[421] = zero[23]
Removing Lhs of wire tmpOE__O_LCD_WR_net_0[464] = one[45]
Removing Lhs of wire tmpOE__O_LCD_RD_net_0[470] = one[45]
Removing Lhs of wire tmpOE__O_LCD_CD_net_0[476] = one[45]
Removing Lhs of wire tmpOE__O_LCD_RES_net_0[483] = one[45]
Removing Rhs of wire tmpOE__LCD_DB_net_7[490] = Net_10708[524]
Removing Rhs of wire tmpOE__LCD_DB_net_7[490] = \LCD_DB_OutEnable:control_out_0\[1853]
Removing Rhs of wire tmpOE__LCD_DB_net_7[490] = \LCD_DB_OutEnable:control_0\[1876]
Removing Lhs of wire tmpOE__LCD_DB_net_6[491] = tmpOE__LCD_DB_net_7[490]
Removing Lhs of wire tmpOE__LCD_DB_net_5[492] = tmpOE__LCD_DB_net_7[490]
Removing Lhs of wire tmpOE__LCD_DB_net_4[493] = tmpOE__LCD_DB_net_7[490]
Removing Lhs of wire tmpOE__LCD_DB_net_3[494] = tmpOE__LCD_DB_net_7[490]
Removing Lhs of wire tmpOE__LCD_DB_net_2[495] = tmpOE__LCD_DB_net_7[490]
Removing Lhs of wire tmpOE__LCD_DB_net_1[496] = tmpOE__LCD_DB_net_7[490]
Removing Lhs of wire tmpOE__LCD_DB_net_0[497] = tmpOE__LCD_DB_net_7[490]
Removing Lhs of wire tmpOE__O_OUT_ON_net_0[530] = one[45]
Removing Lhs of wire tmpOE__O_LCD_BKL_net_0[537] = one[45]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[556] = \PWM_2:PWMUDB:control_7\[548]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[566] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[567] = \PWM_2:PWMUDB:control_7\[548]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[571] = one[45]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[573] = Net_949[574]
Removing Rhs of wire Net_949[574] = \Control_Reg_1:control_out_3\[861]
Removing Rhs of wire Net_949[574] = \Control_Reg_1:control_3\[875]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[575] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[576] = \PWM_2:PWMUDB:runmode_enable\[572]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[580] = Net_949[574]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[581] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[582] = Net_949[574]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[583] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[586] = one[45]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_1\[590] = \PWM_2:PWMUDB:MODULE_1:g2:a0:s_1\[808]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_0\[592] = \PWM_2:PWMUDB:MODULE_1:g2:a0:s_0\[809]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[593] = Net_949[574]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[594] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[595] = Net_949[574]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[596] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[598] = \PWM_2:PWMUDB:tc_i\[578]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[599] = \PWM_2:PWMUDB:runmode_enable\[572]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[600] = Net_949[574]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[634] = \PWM_2:PWMUDB:cmp1_less\[604]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[639] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[641] = zero[23]
Removing Rhs of wire \PWM_2:PWMUDB:pwm_temp\[647] = \PWM_2:PWMUDB:cmp1\[648]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_23\[690] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_22\[691] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_21\[692] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_20\[693] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_19\[694] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_18\[695] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_17\[696] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_16\[697] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_15\[698] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_14\[699] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_13\[700] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_12\[701] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_11\[702] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_10\[703] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_9\[704] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_8\[705] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_7\[706] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_6\[707] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_5\[708] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_4\[709] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_3\[710] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_2\[711] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_1\[712] = \PWM_2:PWMUDB:MODIN1_1\[713]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN1_1\[713] = \PWM_2:PWMUDB:dith_count_1\[589]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:a_0\[714] = \PWM_2:PWMUDB:MODIN1_0\[715]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN1_0\[715] = \PWM_2:PWMUDB:dith_count_0\[591]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[847] = one[45]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[848] = one[45]
Removing Lhs of wire \Control_Reg_1:clk\[855] = zero[23]
Removing Lhs of wire \Control_Reg_1:rst\[856] = zero[23]
Removing Rhs of wire Net_733[857] = \Control_Reg_1:control_out_0\[858]
Removing Rhs of wire Net_733[857] = \Control_Reg_1:control_0\[878]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[900] = \PWM_1:PWMUDB:control_7\[892]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[910] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[911] = \PWM_1:PWMUDB:control_7\[892]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[915] = one[45]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[917] = Net_733[857]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[918] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[919] = \PWM_1:PWMUDB:runmode_enable\[916]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[923] = Net_733[857]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[924] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[925] = Net_733[857]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[926] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[929] = one[45]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_1\[933] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\[1151]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_0\[935] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\[1152]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[936] = Net_733[857]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[937] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[938] = Net_733[857]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[939] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[941] = \PWM_1:PWMUDB:tc_i\[921]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[942] = \PWM_1:PWMUDB:runmode_enable\[916]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[943] = Net_733[857]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[977] = \PWM_1:PWMUDB:cmp1_less\[947]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[982] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[984] = zero[23]
Removing Rhs of wire \PWM_1:PWMUDB:pwm_temp\[990] = \PWM_1:PWMUDB:cmp1\[991]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\[1033] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\[1034] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\[1035] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\[1036] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\[1037] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\[1038] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\[1039] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\[1040] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\[1041] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\[1042] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\[1043] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\[1044] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\[1045] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\[1046] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\[1047] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\[1048] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\[1049] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\[1050] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\[1051] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\[1052] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\[1053] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\[1054] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\[1055] = \PWM_1:PWMUDB:MODIN2_1\[1056]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_1\[1056] = \PWM_1:PWMUDB:dith_count_1\[932]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\[1057] = \PWM_1:PWMUDB:MODIN2_0\[1058]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_0\[1058] = \PWM_1:PWMUDB:dith_count_0\[934]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1190] = one[45]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1191] = one[45]
Removing Lhs of wire \Buttons:status_0\[1301] = Net_10739[1302]
Removing Lhs of wire \Buttons:status_1\[1303] = Net_10736[1304]
Removing Lhs of wire \Buttons:status_2\[1305] = Net_10727[1306]
Removing Lhs of wire \Buttons:status_3\[1307] = Net_10728[1308]
Removing Lhs of wire \Buttons:status_4\[1309] = Net_10747[1310]
Removing Lhs of wire \Buttons:status_5\[1311] = Net_10748[1312]
Removing Lhs of wire \Buttons:status_6\[1313] = zero[23]
Removing Lhs of wire \Buttons:status_7\[1314] = zero[23]
Removing Lhs of wire tmpOE__I_MultiJogA_net_0[1324] = one[45]
Removing Lhs of wire tmpOE__I_MultiJogB_net_0[1335] = one[45]
Removing Lhs of wire tmpOE__I_BtnBipolarMode_net_0[1340] = one[45]
Removing Lhs of wire tmpOE__I_BtnRiseRatePowerUp_net_0[1345] = one[45]
Removing Lhs of wire tmpOE__I_BtnChangePolarity_net_0[1353] = one[45]
Removing Lhs of wire tmpOE__I_BtnOk_net_0[1359] = one[45]
Removing Lhs of wire tmpOE__MouseClk_net_0[1365] = one[45]
Removing Lhs of wire tmpOE__MouseData_net_0[1393] = one[45]
Removing Lhs of wire tmpOE__OneWire_net_0[1415] = one[45]
Removing Lhs of wire tmpOE__FAN_CTRL_net_0[1450] = one[45]
Removing Rhs of wire Net_10524[1451] = \FanCtrl:Net_96\[1582]
Removing Rhs of wire Net_10524[1451] = \FanCtrl:PWMUDB:pwm_i_reg\[1574]
Removing Lhs of wire \FanCtrl:PWMUDB:ctrl_enable\[1471] = \FanCtrl:PWMUDB:control_7\[1463]
Removing Lhs of wire \FanCtrl:PWMUDB:hwCapture\[1481] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:hwEnable\[1482] = \FanCtrl:PWMUDB:control_7\[1463]
Removing Lhs of wire \FanCtrl:PWMUDB:trig_out\[1486] = one[45]
Removing Lhs of wire \FanCtrl:PWMUDB:runmode_enable\\R\[1488] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:runmode_enable\\S\[1489] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:final_enable\[1490] = \FanCtrl:PWMUDB:runmode_enable\[1487]
Removing Lhs of wire \FanCtrl:PWMUDB:ltch_kill_reg\\R\[1494] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:ltch_kill_reg\\S\[1495] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:min_kill_reg\\R\[1496] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:min_kill_reg\\S\[1497] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:final_kill\[1500] = one[45]
Removing Lhs of wire \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_1\[1504] = \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_1\[1744]
Removing Lhs of wire \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_0\[1506] = \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_0\[1745]
Removing Lhs of wire \FanCtrl:PWMUDB:dith_count_1\\R\[1507] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:dith_count_1\\S\[1508] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:dith_count_0\\R\[1509] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:dith_count_0\\S\[1510] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:reset\[1513] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:status_6\[1514] = zero[23]
Removing Rhs of wire \FanCtrl:PWMUDB:status_5\[1515] = \FanCtrl:PWMUDB:final_kill_reg\[1529]
Removing Lhs of wire \FanCtrl:PWMUDB:status_4\[1516] = zero[23]
Removing Rhs of wire \FanCtrl:PWMUDB:status_3\[1517] = \FanCtrl:PWMUDB:fifo_full\[1536]
Removing Rhs of wire \FanCtrl:PWMUDB:status_1\[1519] = \FanCtrl:PWMUDB:cmp2_status_reg\[1528]
Removing Rhs of wire \FanCtrl:PWMUDB:status_0\[1520] = \FanCtrl:PWMUDB:cmp1_status_reg\[1527]
Removing Lhs of wire \FanCtrl:PWMUDB:cmp2_status\[1525] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:cmp2\[1526] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:cmp1_status_reg\\R\[1530] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:cmp1_status_reg\\S\[1531] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:cmp2_status_reg\\R\[1532] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:cmp2_status_reg\\S\[1533] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:final_kill_reg\\R\[1534] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:final_kill_reg\\S\[1535] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:cs_addr_2\[1537] = \FanCtrl:PWMUDB:tc_i\[1492]
Removing Lhs of wire \FanCtrl:PWMUDB:cs_addr_1\[1538] = \FanCtrl:PWMUDB:runmode_enable\[1487]
Removing Lhs of wire \FanCtrl:PWMUDB:cs_addr_0\[1539] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:compare1\[1572] = \FanCtrl:PWMUDB:cmp1_less\[1543]
Removing Lhs of wire \FanCtrl:PWMUDB:pwm1_i\[1577] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:pwm2_i\[1579] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:pwm_temp\[1585] = \FanCtrl:PWMUDB:cmp1\[1523]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_23\[1626] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_22\[1627] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_21\[1628] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_20\[1629] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_19\[1630] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_18\[1631] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_17\[1632] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_16\[1633] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_15\[1634] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_14\[1635] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_13\[1636] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_12\[1637] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_11\[1638] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_10\[1639] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_9\[1640] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_8\[1641] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_7\[1642] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_6\[1643] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_5\[1644] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_4\[1645] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_3\[1646] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_2\[1647] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_1\[1648] = \FanCtrl:PWMUDB:MODIN3_1\[1649]
Removing Lhs of wire \FanCtrl:PWMUDB:MODIN3_1\[1649] = \FanCtrl:PWMUDB:dith_count_1\[1503]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_0\[1650] = \FanCtrl:PWMUDB:MODIN3_0\[1651]
Removing Lhs of wire \FanCtrl:PWMUDB:MODIN3_0\[1651] = \FanCtrl:PWMUDB:dith_count_0\[1505]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1783] = one[45]
Removing Lhs of wire \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1784] = one[45]
Removing Lhs of wire tmpOE__O_Led_RiseRatePowerUp_net_0[1795] = one[45]
Removing Lhs of wire tmpOE__O_Led_Polar_net_0[1805] = one[45]
Removing Lhs of wire tmpOE__O_Led_Error_net_0[1815] = one[45]
Removing Lhs of wire \LCD_DB_OutEnable:clk\[1851] = zero[23]
Removing Lhs of wire \LCD_DB_OutEnable:rst\[1852] = zero[23]
Removing Rhs of wire \MultiJog:Net_1276\[1880] = \MultiJog:Cnt8:Net_49\[1881]
Removing Rhs of wire \MultiJog:Net_1276\[1880] = \MultiJog:Cnt8:CounterUDB:tc_reg_i\[1938]
Removing Lhs of wire \MultiJog:Cnt8:Net_89\[1883] = \MultiJog:Net_1251\[1884]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:ctrl_capmode_1\[1894] = zero[23]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:ctrl_capmode_0\[1895] = zero[23]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:ctrl_enable\[1907] = \MultiJog:Cnt8:CounterUDB:control_7\[1899]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:capt_rising\[1909] = zero[23]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:capt_falling\[1910] = \MultiJog:Cnt8:CounterUDB:prevCapture\[1908]
Removing Rhs of wire \MultiJog:Net_1260\[1914] = \MultiJog:bQuadDec:state_2\[2002]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:final_enable\[1916] = \MultiJog:Cnt8:CounterUDB:control_7\[1899]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:counter_enable\[1917] = \MultiJog:Cnt8:CounterUDB:control_7\[1899]
Removing Rhs of wire \MultiJog:Cnt8:CounterUDB:status_0\[1918] = \MultiJog:Cnt8:CounterUDB:cmp_out_status\[1919]
Removing Rhs of wire \MultiJog:Cnt8:CounterUDB:status_1\[1920] = \MultiJog:Cnt8:CounterUDB:per_zero\[1921]
Removing Rhs of wire \MultiJog:Cnt8:CounterUDB:status_2\[1922] = \MultiJog:Cnt8:CounterUDB:overflow_status\[1923]
Removing Rhs of wire \MultiJog:Cnt8:CounterUDB:status_3\[1924] = \MultiJog:Cnt8:CounterUDB:underflow_status\[1925]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:status_4\[1926] = \MultiJog:Cnt8:CounterUDB:hwCapture\[1912]
Removing Rhs of wire \MultiJog:Cnt8:CounterUDB:status_5\[1927] = \MultiJog:Cnt8:CounterUDB:fifo_full\[1928]
Removing Rhs of wire \MultiJog:Cnt8:CounterUDB:status_6\[1929] = \MultiJog:Cnt8:CounterUDB:fifo_nempty\[1930]
Removing Rhs of wire \MultiJog:Cnt8:CounterUDB:overflow\[1932] = \MultiJog:Cnt8:CounterUDB:per_FF\[1933]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:underflow\[1934] = \MultiJog:Cnt8:CounterUDB:status_1\[1920]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:tc_i\[1937] = \MultiJog:Cnt8:CounterUDB:reload_tc\[1915]
Removing Rhs of wire \MultiJog:Cnt8:CounterUDB:cmp_out_i\[1939] = \MultiJog:Cnt8:CounterUDB:cmp_equal\[1940]
Removing Rhs of wire \MultiJog:Net_1269\[1943] = \MultiJog:Cnt8:CounterUDB:cmp_out_reg_i\[1942]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:dp_dir\[1947] = \MultiJog:Net_1251\[1884]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:cs_addr_2\[1948] = \MultiJog:Net_1251\[1884]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:cs_addr_1\[1949] = \MultiJog:Cnt8:CounterUDB:count_enable\[1946]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:cs_addr_0\[1950] = \MultiJog:Cnt8:CounterUDB:reload\[1913]
Removing Lhs of wire \MultiJog:Net_1290\[1979] = \MultiJog:Net_1276\[1880]
Removing Lhs of wire \MultiJog:bQuadDec:index_filt\[2000] = \MultiJog:Net_1232\[2001]
Removing Lhs of wire \MultiJog:Net_1232\[2001] = one[45]
Removing Rhs of wire \MultiJog:bQuadDec:error\[2003] = \MultiJog:bQuadDec:state_3\[2004]
Removing Lhs of wire \MultiJog:bQuadDec:status_0\[2007] = \MultiJog:Net_530\[2008]
Removing Lhs of wire \MultiJog:bQuadDec:status_1\[2009] = \MultiJog:Net_611\[2010]
Removing Lhs of wire \MultiJog:bQuadDec:status_2\[2011] = \MultiJog:Net_1260\[1914]
Removing Lhs of wire \MultiJog:bQuadDec:status_3\[2012] = \MultiJog:bQuadDec:error\[2003]
Removing Lhs of wire \MultiJog:bQuadDec:status_4\[2013] = zero[23]
Removing Lhs of wire \MultiJog:bQuadDec:status_5\[2014] = zero[23]
Removing Lhs of wire \MultiJog:bQuadDec:status_6\[2015] = zero[23]
Removing Lhs of wire \MultiJog:Net_1229\[2020] = one[45]
Removing Lhs of wire \MultiJog:Net_1272\[2021] = \MultiJog:Net_1269\[1943]
Removing Lhs of wire \MODULE_4:g1:a0:newa_0\[2024] = Net_174[142]
Removing Lhs of wire \MODULE_4:g1:a0:newb_0\[2025] = MODIN4_0[2026]
Removing Lhs of wire MODIN4_0[2026] = AMuxHw_1_Decoder_old_id_0[141]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_0\[2027] = Net_174[142]
Removing Lhs of wire \MODULE_4:g1:a0:datab_0\[2028] = AMuxHw_1_Decoder_old_id_0[141]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_0\[2029] = Net_174[142]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_0\[2030] = AMuxHw_1_Decoder_old_id_0[141]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:aeqb_0\[2032] = one[45]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eq_0\[2033] = \MODULE_4:g1:a0:gx:u0:xnor_array_0\[2031]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eqi_0\[2034] = \MODULE_4:g1:a0:gx:u0:xnor_array_0\[2031]
Removing Rhs of wire \MODULE_4:g1:a0:xeq\[2044] = \MODULE_4:g1:a0:gx:u0:aeqb_1\[2035]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_0D[2055] = Net_174[142]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[2059] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[2060] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[2066] = \PWM_2:PWMUDB:pwm_i\[637]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[2067] = zero[23]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[2068] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[2071] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[2072] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[2078] = \PWM_1:PWMUDB:pwm_i\[980]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[2079] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[2080] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:prevCapture\\D\[2083] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:trig_last\\D\[2084] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:prevCompare1\\D\[2090] = \FanCtrl:PWMUDB:cmp1\[1523]
Removing Lhs of wire \FanCtrl:PWMUDB:cmp1_status_reg\\D\[2091] = \FanCtrl:PWMUDB:cmp1_status\[1524]
Removing Lhs of wire \FanCtrl:PWMUDB:cmp2_status_reg\\D\[2092] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:pwm_i_reg\\D\[2094] = \FanCtrl:PWMUDB:pwm_i\[1575]
Removing Lhs of wire \FanCtrl:PWMUDB:pwm1_i_reg\\D\[2095] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:pwm2_i_reg\\D\[2096] = zero[23]
Removing Lhs of wire \FanCtrl:PWMUDB:tc_i_reg\\D\[2097] = \FanCtrl:PWMUDB:status_2\[1518]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:prevCapture\\D\[2099] = zero[23]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:overflow_reg_i\\D\[2100] = \MultiJog:Cnt8:CounterUDB:overflow\[1932]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:underflow_reg_i\\D\[2101] = \MultiJog:Cnt8:CounterUDB:status_1\[1920]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:tc_reg_i\\D\[2102] = \MultiJog:Cnt8:CounterUDB:reload_tc\[1915]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:prevCompare\\D\[2103] = \MultiJog:Cnt8:CounterUDB:cmp_out_i\[1939]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:cmp_out_reg_i\\D\[2104] = \MultiJog:Cnt8:CounterUDB:cmp_out_i\[1939]
Removing Lhs of wire \MultiJog:Cnt8:CounterUDB:count_stored_i\\D\[2105] = \MultiJog:Net_1203\[1945]

------------------------------------------------------
Aliased 0 equations, 360 wires.
------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o0 -v0 -.fftcfgtype=LE -ya -.fftprj=Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\PowerSuplyUnit.cyprj -dcpsoc3 PowerSuplyUnit.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.553ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Monday, 05 June 2017 23:02:57
Options: -yv2 -q10 -ygs -o0 -v0 -.fftcfgtype=LE -ya -.fftprj=Z:\PROJECTS\PowerSupplyUnit\PSoC5\PSoC_Creator\PSU_PSoC5\PowerSuplyUnit.cydsn\PowerSuplyUnit.cyprj -d CY8C5888LTI-LP097 PowerSuplyUnit.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \FanCtrl:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \FanCtrl:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \FanCtrl:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \FanCtrl:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \FanCtrl:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \FanCtrl:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \MultiJog:Cnt8:CounterUDB:prevCapture\ from registered to combinatorial
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_4 to clock ILO because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_6 to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Current_Ext_CP_Clk'. Fanout=1, Signal=\ADC_Current:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'ADC_VoltageChanelB_theACLK'. Fanout=1, Signal=\ADC_VoltageChanelB:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'ADC_VoltageChanelA_theACLK'. Fanout=1, Signal=\ADC_VoltageChanelA:Net_376\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_Current_theACLK'. Fanout=1, Signal=\ADC_Current:Net_488\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \FanCtrl:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC:synccell.out
    UDB Clk/Enable \MultiJog:Cnt8:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC_1:synccell.out
    UDB Clk/Enable \MultiJog:Cnt8:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC_2:synccell.out
    UDB Clk/Enable \MultiJog:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC_3:synccell.out
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \MultiJog:Net_1269\, Duplicate of \MultiJog:Cnt8:CounterUDB:prevCompare\ 
    MacroCell: Name=\MultiJog:Net_1269\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \MultiJog:Net_1269\ (fanout=1)

    Removing \MultiJog:Cnt8:CounterUDB:prevCapture\, Duplicate of __ZERO__ 
    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:prevCapture\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MultiJog:Cnt8:CounterUDB:prevCapture\ (fanout=1)

    Removing \FanCtrl:PWMUDB:pwm2_i_reg\, Duplicate of __ZERO__ 
    MacroCell: Name=\FanCtrl:PWMUDB:pwm2_i_reg\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FanCtrl:PWMUDB:pwm2_i_reg\ (fanout=0)

    Removing \FanCtrl:PWMUDB:pwm1_i_reg\, Duplicate of __ZERO__ 
    MacroCell: Name=\FanCtrl:PWMUDB:pwm1_i_reg\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FanCtrl:PWMUDB:pwm1_i_reg\ (fanout=0)

    Removing \FanCtrl:PWMUDB:status_5\, Duplicate of __ZERO__ 
    MacroCell: Name=\FanCtrl:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FanCtrl:PWMUDB:status_5\ (fanout=1)

    Removing \FanCtrl:PWMUDB:status_1\, Duplicate of __ZERO__ 
    MacroCell: Name=\FanCtrl:PWMUDB:status_1\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FanCtrl:PWMUDB:status_1\ (fanout=1)

    Removing \FanCtrl:PWMUDB:trig_last\, Duplicate of __ZERO__ 
    MacroCell: Name=\FanCtrl:PWMUDB:trig_last\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FanCtrl:PWMUDB:trig_last\ (fanout=0)

    Removing \FanCtrl:PWMUDB:prevCapture\, Duplicate of __ZERO__ 
    MacroCell: Name=\FanCtrl:PWMUDB:prevCapture\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FanCtrl:PWMUDB:prevCapture\ (fanout=0)

    Removing \PWM_1:PWMUDB:pwm2_i_reg\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_1:PWMUDB:pwm2_i_reg\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_1:PWMUDB:pwm2_i_reg\ (fanout=0)

    Removing \PWM_1:PWMUDB:pwm1_i_reg\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_1:PWMUDB:pwm1_i_reg\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_1:PWMUDB:pwm1_i_reg\ (fanout=0)

    Removing \PWM_1:PWMUDB:trig_last\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_1:PWMUDB:trig_last\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_1:PWMUDB:trig_last\ (fanout=0)

    Removing \PWM_1:PWMUDB:prevCapture\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_1:PWMUDB:prevCapture\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_1:PWMUDB:prevCapture\ (fanout=0)

    Removing \PWM_2:PWMUDB:pwm2_i_reg\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_2:PWMUDB:pwm2_i_reg\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_2:PWMUDB:pwm2_i_reg\ (fanout=0)

    Removing \PWM_2:PWMUDB:pwm1_i_reg\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_2:PWMUDB:pwm1_i_reg\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_2:PWMUDB:pwm1_i_reg\ (fanout=0)

    Removing \PWM_2:PWMUDB:trig_last\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_2:PWMUDB:trig_last\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_2:PWMUDB:trig_last\ (fanout=0)

    Removing \PWM_2:PWMUDB:prevCapture\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_2:PWMUDB:prevCapture\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_2:PWMUDB:prevCapture\ (fanout=0)

    Removing \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\, Duplicate of __ZERO__ 
    MacroCell: Name=\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ (fanout=0)

    Removing \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\, Duplicate of __ZERO__ 
    MacroCell: Name=\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ (fanout=0)

    Removing \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\, Duplicate of __ZERO__ 
    MacroCell: Name=\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ (fanout=0)

    Removing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ (fanout=0)

    Removing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ (fanout=0)

    Removing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ (fanout=0)

    Removing \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ (fanout=0)

    Removing \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ (fanout=0)

    Removing \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\, Duplicate of __ZERO__ 
    MacroCell: Name=\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ (fanout=0)

    Removing \MultiJog:Cnt8:CounterUDB:capt_either_edge\, Duplicate of __ZERO__ 
    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:capt_either_edge\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MultiJog:Cnt8:CounterUDB:capt_either_edge\ (fanout=0)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PWM_2:PWMUDB:ltch_kill_reg\\D\, Duplicate of __ONE__ 
    MacroCell: Name=\PWM_2:PWMUDB:ltch_kill_reg\\D\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_2:PWMUDB:ltch_kill_reg\\D\ (fanout=1)

    Removing \FanCtrl:PWMUDB:min_kill_reg\\D\, Duplicate of __ONE__ 
    MacroCell: Name=\FanCtrl:PWMUDB:min_kill_reg\\D\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FanCtrl:PWMUDB:min_kill_reg\\D\ (fanout=1)

    Removing \FanCtrl:PWMUDB:ltch_kill_reg\\D\, Duplicate of __ONE__ 
    MacroCell: Name=\FanCtrl:PWMUDB:ltch_kill_reg\\D\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FanCtrl:PWMUDB:ltch_kill_reg\\D\ (fanout=1)

    Removing \PWM_1:PWMUDB:min_kill_reg\\D\, Duplicate of __ONE__ 
    MacroCell: Name=\PWM_1:PWMUDB:min_kill_reg\\D\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:min_kill_reg\\D\ (fanout=1)

    Removing \PWM_1:PWMUDB:ltch_kill_reg\\D\, Duplicate of __ONE__ 
    MacroCell: Name=\PWM_1:PWMUDB:ltch_kill_reg\\D\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:ltch_kill_reg\\D\ (fanout=1)

    Removing \PWM_2:PWMUDB:min_kill_reg\\D\, Duplicate of __ONE__ 
    MacroCell: Name=\PWM_2:PWMUDB:min_kill_reg\\D\, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_2:PWMUDB:min_kill_reg\\D\ (fanout=1)

    Removing \FanCtrl:PWMUDB:ltch_kill_reg\, Duplicate of \FanCtrl:PWMUDB:min_kill_reg\ 
    MacroCell: Name=\FanCtrl:PWMUDB:ltch_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \FanCtrl:PWMUDB:ltch_kill_reg\ (fanout=0)

    Removing \PWM_1:PWMUDB:ltch_kill_reg\, Duplicate of \PWM_1:PWMUDB:min_kill_reg\ 
    MacroCell: Name=\PWM_1:PWMUDB:ltch_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_733)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_1:PWMUDB:ltch_kill_reg\ (fanout=0)

    Removing \PWM_2:PWMUDB:ltch_kill_reg\, Duplicate of \PWM_2:PWMUDB:min_kill_reg\ 
    MacroCell: Name=\PWM_2:PWMUDB:ltch_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_949)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_2:PWMUDB:ltch_kill_reg\ (fanout=0)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \ADC_VoltageChanelB:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_VoltageChanelB:Bypass(0)\__PA ,
            analog_term => \ADC_VoltageChanelB:Net_210\ ,
            pad => \ADC_VoltageChanelB:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = AGND(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AGND(0)__PA ,
            analog_term => Net_12 ,
            pad => AGND(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_Current:Bypass_P32(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_Current:Bypass_P32(0)\__PA ,
            analog_term => \ADC_Current:Net_23\ ,
            pad => \ADC_Current:Bypass_P32(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ADC_VoltageChanelA:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_VoltageChanelA:Bypass(0)\__PA ,
            analog_term => \ADC_VoltageChanelA:Net_210\ ,
            pad => \ADC_VoltageChanelA:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = O_OUT_POLARITY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_OUT_POLARITY(0)__PA ,
            annotation => Net_10201 ,
            pad => O_OUT_POLARITY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_PwmChA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_PwmChA(0)__PA ,
            input => PwmChA ,
            annotation => Net_292 ,
            pad => O_PwmChA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_OnChA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_OnChA(0)__PA ,
            input => OnChA ,
            annotation => Net_294 ,
            pad => O_OnChA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_PwmChB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_PwmChB(0)__PA ,
            input => PwmChB ,
            annotation => Net_388 ,
            pad => O_PwmChB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_OnChB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_OnChB(0)__PA ,
            input => OnChB ,
            annotation => Net_392 ,
            pad => O_OnChB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_NegCurChA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I_NegCurChA(0)__PA ,
            analog_term => NegCurChA ,
            annotation => Net_311 ,
            pad => I_NegCurChA(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = I_PosCurChA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I_PosCurChA(0)__PA ,
            analog_term => PosCurChA ,
            annotation => Net_313 ,
            pad => I_PosCurChA(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = I_NegCurChB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I_NegCurChB(0)__PA ,
            analog_term => NegCurChB ,
            annotation => Net_10557 ,
            pad => I_NegCurChB(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = I_PosCurChB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I_PosCurChB(0)__PA ,
            analog_term => PosCurChB ,
            annotation => Net_10558 ,
            pad => I_PosCurChB(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = I_VoltChB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I_VoltChB(0)__PA ,
            analog_term => VoltChB ,
            annotation => Net_1237 ,
            pad => I_VoltChB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_PosVoltChA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I_PosVoltChA(0)__PA ,
            analog_term => PosVoltChA ,
            annotation => Net_506 ,
            pad => I_PosVoltChA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_NegVoltChA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I_NegVoltChA(0)__PA ,
            analog_term => NegVoltChA ,
            annotation => Net_2647 ,
            pad => I_NegVoltChA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_LCD_WR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => O_LCD_WR(0)__PA ,
            annotation => Net_582 ,
            pad => O_LCD_WR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_LCD_RD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => O_LCD_RD(0)__PA ,
            annotation => Net_578 ,
            pad => O_LCD_RD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_LCD_CD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => O_LCD_CD(0)__PA ,
            pad => O_LCD_CD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_LCD_RES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => O_LCD_RES(0)__PA ,
            pad => O_LCD_RES(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_DB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_DB(0)__PA ,
            oe => tmpOE__LCD_DB_net_7 ,
            pad => LCD_DB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_DB(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_DB(1)__PA ,
            oe => tmpOE__LCD_DB_net_7 ,
            pad => LCD_DB(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_DB(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_DB(2)__PA ,
            oe => tmpOE__LCD_DB_net_7 ,
            pad => LCD_DB(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_DB(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_DB(3)__PA ,
            oe => tmpOE__LCD_DB_net_7 ,
            pad => LCD_DB(3)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_DB(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_DB(4)__PA ,
            oe => tmpOE__LCD_DB_net_7 ,
            pad => LCD_DB(4)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_DB(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_DB(5)__PA ,
            oe => tmpOE__LCD_DB_net_7 ,
            pad => LCD_DB(5)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_DB(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_DB(6)__PA ,
            oe => tmpOE__LCD_DB_net_7 ,
            pad => LCD_DB(6)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_DB(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_DB(7)__PA ,
            oe => tmpOE__LCD_DB_net_7 ,
            pad => LCD_DB(7)_PAD );
        Properties:
        {
        }

    Pin : Name = O_OUT_ON(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_OUT_ON(0)__PA ,
            annotation => Net_14532 ,
            pad => O_OUT_ON(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_LCD_BKL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => O_LCD_BKL(0)__PA ,
            annotation => Net_654 ,
            pad => O_LCD_BKL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_MultiJogA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I_MultiJogA(0)__PA ,
            fb => Net_10747 ,
            annotation => Net_10426 ,
            pad => I_MultiJogA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_MultiJogB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I_MultiJogB(0)__PA ,
            fb => Net_10748 ,
            annotation => Net_10425 ,
            pad => I_MultiJogB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_BtnBipolarMode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I_BtnBipolarMode(0)__PA ,
            fb => Net_10727 ,
            annotation => Net_10431 ,
            pad => I_BtnBipolarMode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_BtnRiseRatePowerUp(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I_BtnRiseRatePowerUp(0)__PA ,
            fb => Net_10736 ,
            annotation => Net_10423 ,
            pad => I_BtnRiseRatePowerUp(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_BtnChangePolarity(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I_BtnChangePolarity(0)__PA ,
            fb => Net_10728 ,
            annotation => Net_10434 ,
            pad => I_BtnChangePolarity(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_BtnOk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I_BtnOk(0)__PA ,
            fb => Net_10739 ,
            annotation => Net_10365 ,
            pad => I_BtnOk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MouseClk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MouseClk(0)__PA ,
            annotation => Net_925 ,
            pad => MouseClk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MouseData(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MouseData(0)__PA ,
            annotation => Net_916 ,
            pad => MouseData(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OneWire(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OneWire(0)__PA ,
            annotation => Net_290 ,
            pad => OneWire(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FAN_CTRL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FAN_CTRL(0)__PA ,
            input => Net_10524 ,
            annotation => Net_10580 ,
            pad => FAN_CTRL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_Led_RiseRatePowerUp(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_Led_RiseRatePowerUp(0)__PA ,
            annotation => Net_10575 ,
            pad => O_Led_RiseRatePowerUp(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_Led_Polar(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_Led_Polar(0)__PA ,
            annotation => Net_10576 ,
            pad => O_Led_Polar(0)_PAD );
        Properties:
        {
        }

    Pin : Name = O_Led_Error(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => O_Led_Error(0)__PA ,
            annotation => Net_10746 ,
            pad => O_Led_Error(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ADC_VoltageChanelB:Net_188\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_VoltageChanelB:Net_376_local\
        );
        Output = \ADC_VoltageChanelB:Net_188\ (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MODULE_4:g1:a0:xeq\
        );
        Output = AMuxHw_1_Decoder_is_active (fanout=2)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_0D, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * !AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0D (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_1D, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1D (fanout=1)

    MacroCell: Name=\ADC_VoltageChanelA:Net_188\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_VoltageChanelA:Net_376_local\
        );
        Output = \ADC_VoltageChanelA:Net_188\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\\D\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\\D\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:sc_kill_tmp\\D\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:sc_kill_tmp\\D\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:dith_count_1\\D\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_2:PWMUDB:tc_i\ * \PWM_2:PWMUDB:dith_count_1\
            + \PWM_2:PWMUDB:tc_i\ * \PWM_2:PWMUDB:MODULE_1:g2:a0:s_1\
        );
        Output = \PWM_2:PWMUDB:dith_count_1\\D\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:dith_count_0\\D\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_2:PWMUDB:tc_i\ * \PWM_2:PWMUDB:dith_count_0\
            + \PWM_2:PWMUDB:tc_i\ * \PWM_2:PWMUDB:MODULE_1:g2:a0:s_0\
        );
        Output = \PWM_2:PWMUDB:dith_count_0\\D\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:tc_i_reg\\D\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:tc_i_reg\\D\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:pwm_i\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:pwm_temp\
        );
        Output = \PWM_2:PWMUDB:pwm_i\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:pwm_temp\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:pwm_temp\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:dith_count_1\ * 
              \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ (fanout=0)

    MacroCell: Name=\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:dith_count_0\
        );
        Output = \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ (fanout=2)

    MacroCell: Name=\PWM_2:PWMUDB:MODULE_1:g2:a0:s_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_2:PWMUDB:dith_count_1\ * 
              \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\
            + \PWM_2:PWMUDB:dith_count_1\ * 
              !\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \PWM_2:PWMUDB:MODULE_1:g2:a0:s_1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:MODULE_1:g2:a0:s_0\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:dith_count_0\
        );
        Output = \PWM_2:PWMUDB:MODULE_1:g2:a0:s_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\\D\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\\D\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:sc_kill_tmp\\D\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:sc_kill_tmp\\D\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:dith_count_1\\D\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:tc_i\ * \PWM_1:PWMUDB:dith_count_1\
            + \PWM_1:PWMUDB:tc_i\ * \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\
        );
        Output = \PWM_1:PWMUDB:dith_count_1\\D\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:dith_count_0\\D\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:tc_i\ * \PWM_1:PWMUDB:dith_count_0\
            + \PWM_1:PWMUDB:tc_i\ * \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\
        );
        Output = \PWM_1:PWMUDB:dith_count_0\\D\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:tc_i_reg\\D\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:tc_i_reg\\D\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:pwm_i\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_temp\
        );
        Output = \PWM_1:PWMUDB:pwm_i\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:pwm_temp\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:pwm_temp\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:dith_count_1\ * 
              \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ (fanout=0)

    MacroCell: Name=\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:dith_count_0\
        );
        Output = \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:dith_count_1\ * 
              \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\
            + \PWM_1:PWMUDB:dith_count_1\ * 
              !\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:dith_count_0\
        );
        Output = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ (fanout=1)

    MacroCell: Name=\FanCtrl:PWMUDB:runmode_enable\\D\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:control_7\
        );
        Output = \FanCtrl:PWMUDB:runmode_enable\\D\ (fanout=1)

    MacroCell: Name=\FanCtrl:PWMUDB:sc_kill_tmp\\D\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanCtrl:PWMUDB:tc_i\
        );
        Output = \FanCtrl:PWMUDB:sc_kill_tmp\\D\ (fanout=1)

    MacroCell: Name=\FanCtrl:PWMUDB:dith_count_1\\D\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FanCtrl:PWMUDB:tc_i\ * \FanCtrl:PWMUDB:dith_count_1\
            + \FanCtrl:PWMUDB:tc_i\ * \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_1\
        );
        Output = \FanCtrl:PWMUDB:dith_count_1\\D\ (fanout=1)

    MacroCell: Name=\FanCtrl:PWMUDB:dith_count_0\\D\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FanCtrl:PWMUDB:tc_i\ * \FanCtrl:PWMUDB:dith_count_0\
            + \FanCtrl:PWMUDB:tc_i\ * \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_0\
        );
        Output = \FanCtrl:PWMUDB:dith_count_0\\D\ (fanout=1)

    MacroCell: Name=\FanCtrl:PWMUDB:cmp1_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FanCtrl:PWMUDB:prevCompare1\ * \FanCtrl:PWMUDB:cmp1\
        );
        Output = \FanCtrl:PWMUDB:cmp1_status\ (fanout=1)

    MacroCell: Name=\FanCtrl:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:runmode_enable\ * \FanCtrl:PWMUDB:tc_i\
        );
        Output = \FanCtrl:PWMUDB:status_2\ (fanout=2)

    MacroCell: Name=\FanCtrl:PWMUDB:pwm_i\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:runmode_enable\ * \FanCtrl:PWMUDB:cmp1\
        );
        Output = \FanCtrl:PWMUDB:pwm_i\ (fanout=1)

    MacroCell: Name=\FanCtrl:PWMUDB:cmp1\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:cmp1_less\
        );
        Output = \FanCtrl:PWMUDB:cmp1\ (fanout=3)

    MacroCell: Name=\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:dith_count_1\ * 
              \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ (fanout=0)

    MacroCell: Name=\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:dith_count_0\
        );
        Output = \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ (fanout=2)

    MacroCell: Name=\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FanCtrl:PWMUDB:dith_count_1\ * 
              \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\
            + \FanCtrl:PWMUDB:dith_count_1\ * 
              !\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_1\ (fanout=1)

    MacroCell: Name=\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_0\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FanCtrl:PWMUDB:dith_count_0\
        );
        Output = \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_0\ (fanout=1)

    MacroCell: Name=\MultiJog:Net_1251\\D_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * \MultiJog:Net_1260\ * 
              !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * \MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:Net_1251\\D_split\ (fanout=1)

    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MultiJog:Net_1260\ * !\MultiJog:Cnt8:CounterUDB:reload_tc\
        );
        Output = \MultiJog:Cnt8:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:cmp_out_i\ * 
              !\MultiJog:Cnt8:CounterUDB:prevCompare\
        );
        Output = \MultiJog:Cnt8:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:overflow\ * 
              !\MultiJog:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \MultiJog:Cnt8:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:status_1\ * 
              !\MultiJog:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \MultiJog:Cnt8:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:control_7\ * 
              !\MultiJog:Cnt8:CounterUDB:count_stored_i\ * 
              \MultiJog:Net_1203\
        );
        Output = \MultiJog:Cnt8:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:reload_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MultiJog:Cnt8:CounterUDB:status_1\ * 
              !\MultiJog:Cnt8:CounterUDB:overflow\
        );
        Output = \MultiJog:Cnt8:CounterUDB:reload_tc\ (fanout=2)

    MacroCell: Name=\MultiJog:bQuadDec:A_j\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_A_delayed_0\ * 
              \MultiJog:bQuadDec:quad_A_delayed_1\ * 
              \MultiJog:bQuadDec:quad_A_delayed_2\
        );
        Output = \MultiJog:bQuadDec:A_j\ (fanout=1)

    MacroCell: Name=\MultiJog:bQuadDec:A_k\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MultiJog:bQuadDec:quad_A_delayed_0\ * 
              !\MultiJog:bQuadDec:quad_A_delayed_1\ * 
              !\MultiJog:bQuadDec:quad_A_delayed_2\
        );
        Output = \MultiJog:bQuadDec:A_k\ (fanout=1)

    MacroCell: Name=\MultiJog:bQuadDec:quad_A_filt\\D\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MultiJog:bQuadDec:A_j\ * !\MultiJog:bQuadDec:A_k\ * 
              \MultiJog:bQuadDec:quad_A_filt\
            + \MultiJog:bQuadDec:A_j\ * !\MultiJog:bQuadDec:A_k\
            + \MultiJog:bQuadDec:A_j\ * \MultiJog:bQuadDec:A_k\ * 
              !\MultiJog:bQuadDec:quad_A_filt\
        );
        Output = \MultiJog:bQuadDec:quad_A_filt\\D\ (fanout=1)

    MacroCell: Name=\MultiJog:bQuadDec:B_j\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_B_delayed_0\ * 
              \MultiJog:bQuadDec:quad_B_delayed_1\ * 
              \MultiJog:bQuadDec:quad_B_delayed_2\
        );
        Output = \MultiJog:bQuadDec:B_j\ (fanout=1)

    MacroCell: Name=\MultiJog:bQuadDec:B_k\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MultiJog:bQuadDec:quad_B_delayed_0\ * 
              !\MultiJog:bQuadDec:quad_B_delayed_1\ * 
              !\MultiJog:bQuadDec:quad_B_delayed_2\
        );
        Output = \MultiJog:bQuadDec:B_k\ (fanout=1)

    MacroCell: Name=\MultiJog:bQuadDec:quad_B_filt\\D\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MultiJog:bQuadDec:B_j\ * !\MultiJog:bQuadDec:B_k\ * 
              \MultiJog:bQuadDec:quad_B_filt\
            + \MultiJog:bQuadDec:B_j\ * !\MultiJog:bQuadDec:B_k\
            + \MultiJog:bQuadDec:B_j\ * \MultiJog:bQuadDec:B_k\ * 
              !\MultiJog:bQuadDec:quad_B_filt\
        );
        Output = \MultiJog:bQuadDec:quad_B_filt\\D\ (fanout=1)

    MacroCell: Name=\MultiJog:bQuadDec:state_3\\D\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:bQuadDec:state_3\\D\ (fanout=1)

    MacroCell: Name=\MultiJog:bQuadDec:state_2\\D\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:error\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:state_1\ * 
              !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:bQuadDec:error\ * !\MultiJog:bQuadDec:state_1\ * 
              !\MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:bQuadDec:state_2\\D\ (fanout=1)

    MacroCell: Name=\MultiJog:bQuadDec:state_1\\D\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              \MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_B_filt\
            + \MultiJog:Net_1260\ * \MultiJog:bQuadDec:error\
            + \MultiJog:Net_1260\ * \MultiJog:bQuadDec:state_1\
            + !\MultiJog:bQuadDec:quad_A_filt\
            + !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:state_1\ * 
              \MultiJog:bQuadDec:state_0\
            + \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:bQuadDec:quad_B_filt\ * \MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_0\
            + \MultiJog:bQuadDec:error\ * \MultiJog:bQuadDec:state_1\
        );
        Output = \MultiJog:bQuadDec:state_1\\D\ (fanout=1)

    MacroCell: Name=\MultiJog:bQuadDec:state_0\\D\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              \MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\
            + \MultiJog:Net_1260\ * \MultiJog:bQuadDec:error\
            + \MultiJog:Net_1260\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:bQuadDec:quad_A_filt\ * \MultiJog:bQuadDec:state_1\ * 
              !\MultiJog:bQuadDec:state_0\
            + \MultiJog:bQuadDec:quad_A_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:bQuadDec:quad_A_filt\ * \MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\
            + !\MultiJog:bQuadDec:quad_B_filt\
            + \MultiJog:bQuadDec:error\ * \MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:bQuadDec:state_0\\D\ (fanout=1)

    MacroCell: Name=\MultiJog:Net_1251\\D\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MultiJog:Net_1251\\D_split\ * !\MultiJog:Net_1251\\D_split_1\
        );
        Output = \MultiJog:Net_1251\\D\ (fanout=1)

    MacroCell: Name=\MultiJog:Net_1203\\D\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\MultiJog:Net_1260\ * \MultiJog:Net_1203\ * 
              \MultiJog:bQuadDec:error\ * !\MultiJog:bQuadDec:state_1\ * 
              !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:Net_1203\\D\ (fanout=1)

    MacroCell: Name=\MultiJog:Net_1151\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MultiJog:Net_1251\
        );
        Output = \MultiJog:Net_1151\ (fanout=1)

    MacroCell: Name=\MultiJog:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1251\ * \MultiJog:Net_1248\
        );
        Output = \MultiJog:Net_530\ (fanout=1)

    MacroCell: Name=\MultiJog:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1151\ * \MultiJog:Net_1248\
        );
        Output = \MultiJog:Net_611\ (fanout=1)

    MacroCell: Name=\MultiJog:Net_1287\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MultiJog:Cnt8:CounterUDB:prevCompare\
        );
        Output = \MultiJog:Net_1287\ (fanout=1)

    MacroCell: Name=\MultiJog:Net_1248\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1276\ * \MultiJog:Net_1287\
        );
        Output = \MultiJog:Net_1248\ (fanout=2)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:xnor_array_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !AMuxHw_1_Decoder_old_id_0 * !Net_174
            + AMuxHw_1_Decoder_old_id_0 * Net_174
        );
        Output = \MODULE_4:g1:a0:gx:u0:xnor_array_0\ (fanout=1)

    MacroCell: Name=\MODULE_4:g1:a0:xeq\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MODULE_4:g1:a0:gx:u0:xnor_array_0\
        );
        Output = \MODULE_4:g1:a0:xeq\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=31)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\MultiJog:Net_1251\\D_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:error\ * !\MultiJog:bQuadDec:state_1\ * 
              !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:Net_1251\\D_split_1\ (fanout=1)

    MacroCell: Name=\MultiJog:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              Net_10747
        );
        Output = \MultiJog:bQuadDec:quad_A_delayed_0\ (fanout=3)

    MacroCell: Name=\MultiJog:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_A_delayed_0\
        );
        Output = \MultiJog:bQuadDec:quad_A_delayed_1\ (fanout=3)

    MacroCell: Name=\MultiJog:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_A_delayed_1\
        );
        Output = \MultiJog:bQuadDec:quad_A_delayed_2\ (fanout=2)

    MacroCell: Name=\MultiJog:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              Net_10748
        );
        Output = \MultiJog:bQuadDec:quad_B_delayed_0\ (fanout=3)

    MacroCell: Name=\MultiJog:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_B_delayed_0\
        );
        Output = \MultiJog:bQuadDec:quad_B_delayed_1\ (fanout=3)

    MacroCell: Name=\MultiJog:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_B_delayed_1\
        );
        Output = \MultiJog:bQuadDec:quad_B_delayed_2\ (fanout=2)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_174
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=3)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_one_hot_0D
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=2)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_one_hot_1D
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=2)

    MacroCell: Name=\PWM_2:PWMUDB:min_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_949)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_2:PWMUDB:min_kill_reg\ (fanout=0)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_949)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\\D\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_2:PWMUDB:sc_kill_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:sc_kill_tmp\\D\
        );
        Output = \PWM_2:PWMUDB:sc_kill_tmp\ (fanout=0)

    MacroCell: Name=\PWM_2:PWMUDB:dith_count_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_949)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:dith_count_1\\D\
        );
        Output = \PWM_2:PWMUDB:dith_count_1\ (fanout=3)

    MacroCell: Name=\PWM_2:PWMUDB:dith_count_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_949)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:dith_count_0\\D\
        );
        Output = \PWM_2:PWMUDB:dith_count_0\ (fanout=3)

    MacroCell: Name=PwmChB, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:pwm_i\
        );
        Output = PwmChB (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:tc_i_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:tc_i_reg\\D\
        );
        Output = \PWM_2:PWMUDB:tc_i_reg\ (fanout=0)

    MacroCell: Name=\PWM_1:PWMUDB:min_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_733)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_1:PWMUDB:min_kill_reg\ (fanout=0)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_733)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\\D\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:sc_kill_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:sc_kill_tmp\\D\
        );
        Output = \PWM_1:PWMUDB:sc_kill_tmp\ (fanout=0)

    MacroCell: Name=\PWM_1:PWMUDB:dith_count_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_733)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:dith_count_1\\D\
        );
        Output = \PWM_1:PWMUDB:dith_count_1\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:dith_count_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_733)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:dith_count_0\\D\
        );
        Output = \PWM_1:PWMUDB:dith_count_0\ (fanout=3)

    MacroCell: Name=PwmChA, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:pwm_i\
        );
        Output = PwmChA (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:tc_i_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:tc_i_reg\\D\
        );
        Output = \PWM_1:PWMUDB:tc_i_reg\ (fanout=0)

    MacroCell: Name=\FanCtrl:PWMUDB:min_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \FanCtrl:PWMUDB:min_kill_reg\ (fanout=0)

    MacroCell: Name=\FanCtrl:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:runmode_enable\\D\
        );
        Output = \FanCtrl:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\FanCtrl:PWMUDB:sc_kill_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:sc_kill_tmp\\D\
        );
        Output = \FanCtrl:PWMUDB:sc_kill_tmp\ (fanout=0)

    MacroCell: Name=\FanCtrl:PWMUDB:dith_count_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:dith_count_1\\D\
        );
        Output = \FanCtrl:PWMUDB:dith_count_1\ (fanout=3)

    MacroCell: Name=\FanCtrl:PWMUDB:dith_count_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:dith_count_0\\D\
        );
        Output = \FanCtrl:PWMUDB:dith_count_0\ (fanout=3)

    MacroCell: Name=\FanCtrl:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:cmp1\
        );
        Output = \FanCtrl:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\FanCtrl:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:cmp1_status\
        );
        Output = \FanCtrl:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_10524, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:pwm_i\
        );
        Output = Net_10524 (fanout=1)

    MacroCell: Name=\FanCtrl:PWMUDB:tc_i_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:status_2\
        );
        Output = \FanCtrl:PWMUDB:tc_i_reg\ (fanout=0)

    MacroCell: Name=\MultiJog:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1251\\D\
        );
        Output = \MultiJog:Net_1251\ (fanout=5)

    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:overflow\
        );
        Output = \MultiJog:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:status_1\
        );
        Output = \MultiJog:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\MultiJog:Net_1276\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:reload_tc\
        );
        Output = \MultiJog:Net_1276\ (fanout=1)

    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \MultiJog:Cnt8:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\MultiJog:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1203\
        );
        Output = \MultiJog:Cnt8:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\MultiJog:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1203\\D\
        );
        Output = \MultiJog:Net_1203\ (fanout=3)

    MacroCell: Name=\MultiJog:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_A_filt\\D\
        );
        Output = \MultiJog:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\MultiJog:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_B_filt\\D\
        );
        Output = \MultiJog:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\MultiJog:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:state_2\\D\
        );
        Output = \MultiJog:Net_1260\ (fanout=10)

    MacroCell: Name=\MultiJog:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:state_3\\D\
        );
        Output = \MultiJog:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\MultiJog:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:state_1\\D\
        );
        Output = \MultiJog:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\MultiJog:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:state_0\\D\
        );
        Output = \MultiJog:bQuadDec:state_0\ (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_949 ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_733 ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\FanCtrl:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \FanCtrl:PWMUDB:tc_i\ ,
            cs_addr_1 => \FanCtrl:PWMUDB:runmode_enable\ ,
            cl0_comb => \FanCtrl:PWMUDB:cmp1_less\ ,
            z0_comb => \FanCtrl:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \FanCtrl:PWMUDB:status_3\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

    datapathcell: Name =\MultiJog:Cnt8:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \MultiJog:Net_1251\ ,
            cs_addr_1 => \MultiJog:Cnt8:CounterUDB:count_enable\ ,
            cs_addr_0 => \MultiJog:Cnt8:CounterUDB:reload\ ,
            z0_comb => \MultiJog:Cnt8:CounterUDB:status_1\ ,
            f0_comb => \MultiJog:Cnt8:CounterUDB:overflow\ ,
            ce1_comb => \MultiJog:Cnt8:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \MultiJog:Cnt8:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \MultiJog:Cnt8:CounterUDB:status_5\ ,
            clk_en => ClockBlock_1k__SYNC_OUT_1 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Buttons:sts:sts_reg\
        PORT MAP (
            status_7 => __ZERO__ ,
            status_6 => __ZERO__ ,
            status_5 => Net_10748 ,
            status_4 => Net_10747 ,
            status_3 => Net_10728 ,
            status_2 => Net_10727 ,
            status_1 => Net_10736 ,
            status_0 => Net_10739 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\FanCtrl:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => __ZERO__ ,
            status_5 => __ZERO__ ,
            status_4 => __ZERO__ ,
            status_3 => \FanCtrl:PWMUDB:status_3\ ,
            status_2 => \FanCtrl:PWMUDB:status_2\ ,
            status_1 => __ZERO__ ,
            status_0 => \FanCtrl:PWMUDB:status_0\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

    statusicell: Name =\MultiJog:Cnt8:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \MultiJog:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \MultiJog:Cnt8:CounterUDB:status_6\ ,
            status_5 => \MultiJog:Cnt8:CounterUDB:status_5\ ,
            status_4 => __ZERO__ ,
            status_3 => \MultiJog:Cnt8:CounterUDB:status_3\ ,
            status_2 => \MultiJog:Cnt8:CounterUDB:status_2\ ,
            status_1 => \MultiJog:Cnt8:CounterUDB:status_1\ ,
            status_0 => \MultiJog:Cnt8:CounterUDB:status_0\ ,
            clk_en => ClockBlock_1k__SYNC_OUT_1 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)

    statusicell: Name =\MultiJog:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => __ZERO__ ,
            status_5 => __ZERO__ ,
            status_4 => __ZERO__ ,
            status_3 => \MultiJog:bQuadDec:error\ ,
            status_2 => \MultiJog:Net_1260\ ,
            status_1 => \MultiJog:Net_611\ ,
            status_0 => \MultiJog:Net_530\ ,
            clk_en => ClockBlock_1k__SYNC_OUT_3 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_1k__SYNC_2
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT_2 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_1k__SYNC_3
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT_3 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_1k__SYNC
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_1k__SYNC_1
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\AdcCurrentChanel:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \AdcCurrentChanel:control_7\ ,
            control_6 => \AdcCurrentChanel:control_6\ ,
            control_5 => \AdcCurrentChanel:control_5\ ,
            control_4 => \AdcCurrentChanel:control_4\ ,
            control_3 => \AdcCurrentChanel:control_3\ ,
            control_2 => \AdcCurrentChanel:control_2\ ,
            control_1 => \AdcCurrentChanel:control_1\ ,
            control_0 => Net_174 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => Net_949 ,
            control_2 => OnChB ,
            control_1 => OnChA ,
            control_0 => Net_733 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\FanCtrl:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \FanCtrl:PWMUDB:control_7\ ,
            control_6 => \FanCtrl:PWMUDB:control_6\ ,
            control_5 => \FanCtrl:PWMUDB:control_5\ ,
            control_4 => \FanCtrl:PWMUDB:control_4\ ,
            control_3 => \FanCtrl:PWMUDB:control_3\ ,
            control_2 => \FanCtrl:PWMUDB:control_2\ ,
            control_1 => \FanCtrl:PWMUDB:control_1\ ,
            control_0 => \FanCtrl:PWMUDB:control_0\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

    controlcell: Name =\LCD_DB_OutEnable:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LCD_DB_OutEnable:control_7\ ,
            control_6 => \LCD_DB_OutEnable:control_6\ ,
            control_5 => \LCD_DB_OutEnable:control_5\ ,
            control_4 => \LCD_DB_OutEnable:control_4\ ,
            control_3 => \LCD_DB_OutEnable:control_3\ ,
            control_2 => \LCD_DB_OutEnable:control_2\ ,
            control_1 => \LCD_DB_OutEnable:control_1\ ,
            control_0 => tmpOE__LCD_DB_net_7 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MultiJog:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \MultiJog:Cnt8:CounterUDB:control_7\ ,
            control_6 => \MultiJog:Cnt8:CounterUDB:control_6\ ,
            control_5 => \MultiJog:Cnt8:CounterUDB:control_5\ ,
            control_4 => \MultiJog:Cnt8:CounterUDB:control_4\ ,
            control_3 => \MultiJog:Cnt8:CounterUDB:control_3\ ,
            control_2 => \MultiJog:Cnt8:CounterUDB:control_2\ ,
            control_1 => \MultiJog:Cnt8:CounterUDB:control_1\ ,
            control_0 => \MultiJog:Cnt8:CounterUDB:control_0\ ,
            clk_en => ClockBlock_1k__SYNC_OUT_2 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_VoltageChanelB:IRQ\
        PORT MAP (
            interrupt => Net_518 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_Current:IRQ\
        PORT MAP (
            interrupt => Net_10 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_VoltageChanelA:IRQ\
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =MouseISR
        PORT MAP (
            interrupt => Net_10498 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   46 :    2 :   48 : 95.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  113 :   79 :  192 : 58.85 %
  Unique P-terms              :  158 :  226 :  384 : 41.15 %
  Total P-terms               :  164 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    7 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.087ms
Tech Mapping phase: Elapsed time ==> 0s.206ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : AGND(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : FAN_CTRL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : I_BtnBipolarMode(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : I_BtnChangePolarity(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : I_BtnOk(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : I_BtnRiseRatePowerUp(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : I_MultiJogA(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : I_MultiJogB(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : I_NegCurChA(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : I_NegCurChB(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : I_NegVoltChA(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : I_PosCurChA(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : I_PosCurChB(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : I_PosVoltChA(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : I_VoltChB(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LCD_DB(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LCD_DB(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LCD_DB(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LCD_DB(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LCD_DB(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LCD_DB(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LCD_DB(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LCD_DB(7) (fixed)
IO_6@[IOP=(15)][IoId=(6)] : MouseClk(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : MouseData(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : O_LCD_BKL(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : O_LCD_CD(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : O_LCD_RD(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : O_LCD_RES(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : O_LCD_WR(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : O_Led_Error(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : O_Led_Polar(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : O_Led_RiseRatePowerUp(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : O_OUT_ON(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : O_OUT_POLARITY(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : O_OnChA(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : O_OnChB(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : O_PwmChA(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : O_PwmChB(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : OneWire(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \ADC_Current:Bypass_P32(0)\ (fixed, DSM-ExtVrefR)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_VoltageChanelA:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_VoltageChanelB:Bypass(0)\ (fixed, SAR-ExtVref)
DSM[0]@[FFB(DSM,0)] : \ADC_Current:DSM\ (fixed, DSM-ExtVrefR)
SAR[1]@[FFB(SAR,1)] : \ADC_VoltageChanelA:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_VoltageChanelB:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_VoltageChanelA:vRef_1024\
SC[0]@[FFB(SC,0)] : \PGA_1:SC\
Log: apr.M0058: The analog placement iterative improvement is 27% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 62% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : AGND(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : FAN_CTRL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : I_BtnBipolarMode(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : I_BtnChangePolarity(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : I_BtnOk(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : I_BtnRiseRatePowerUp(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : I_MultiJogA(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : I_MultiJogB(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : I_NegCurChA(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : I_NegCurChB(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : I_NegVoltChA(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : I_PosCurChA(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : I_PosCurChB(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : I_PosVoltChA(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : I_VoltChB(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LCD_DB(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LCD_DB(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LCD_DB(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LCD_DB(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LCD_DB(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LCD_DB(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LCD_DB(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LCD_DB(7) (fixed)
IO_6@[IOP=(15)][IoId=(6)] : MouseClk(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : MouseData(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : O_LCD_BKL(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : O_LCD_CD(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : O_LCD_RD(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : O_LCD_RES(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : O_LCD_WR(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : O_Led_Error(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : O_Led_Polar(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : O_Led_RiseRatePowerUp(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : O_OUT_ON(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : O_OUT_POLARITY(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : O_OnChA(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : O_OnChB(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : O_PwmChA(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : O_PwmChB(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : OneWire(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \ADC_Current:Bypass_P32(0)\ (fixed, DSM-ExtVrefR)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_VoltageChanelA:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_VoltageChanelB:Bypass(0)\ (fixed, SAR-ExtVref)
DSM[0]@[FFB(DSM,0)] : \ADC_Current:DSM\ (fixed, DSM-ExtVrefR)
SAR[1]@[FFB(SAR,1)] : \ADC_VoltageChanelA:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_VoltageChanelB:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_VoltageChanelA:vRef_1024\
SC[2]@[FFB(SC,2)] : \PGA_1:SC\

Analog Placement phase: Elapsed time ==> 2s.655ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_12" overuses wire "AGL[6]"
Net "Net_12" overuses wire "SAR vplus wire R"
Net "Net_12" overuses wire "AGR[5]"
Net "NegVoltChA" overuses wire "AGL[7]"
Net "PosVoltChA" overuses wire "AGL[5]"
Net "VoltChB" overuses wire "AGL[7]"
Net "Net_155" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_A" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_A" overuses wire "AGL[6]"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "SIO Ref[1] Sw__1b"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "SIO Ref[1] Sw__0b"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "AGR[5]"
Net "Net_12" overuses wire "AGL[6]"
Net "Net_12" overuses wire "GPIO P3[2] Wire"
Net "NegVoltChA" overuses wire "AGL[7]"
Net "VoltChB" overuses wire "SAR vplus wire L"
Net "VoltChB" overuses wire "AGL[7]"
Net "\ADC_Current:Net_23\" overuses wire "GPIO P3[2] Wire"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_A" overuses wire "AGL[6]"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "SAR vplus wire L"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "SIO Ref[0] Sw__0b"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "SIO Ref[0] Sw__1b"
Net "Net_12" overuses wire "AGL[6]"
Net "Net_12" overuses wire "SAR vminus wire R"
Net "Net_12" overuses wire "AGR[4]"
Net "NegVoltChA" overuses wire "AGL[7]"
Net "VoltChB" overuses wire "AGL[7]"
Net "\ADC_VoltageChanelA:Net_126\" overuses wire "SAR vminus wire R"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_A" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_A" overuses wire "AGL[6]"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_A" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "AGR[4]"
Net "Net_12" overuses wire "sc2 out Wire"
Net "NegVoltChA" overuses wire "1.024v_vref Wire"
Net "NegVoltChA" overuses wire "AGL[4]"
Net "PosVoltChA" overuses wire "amuxbusL"
Net "Net_155" overuses wire "sc2 out Wire"
Net "\ADC_VoltageChanelA:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_VoltageChanelA:Net_233\" overuses wire "1.024v_vref Wire"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_A" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_A" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "GPIO P3[4] Sw__1b"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_B" overuses wire "GPIO P3[4] Wire"
Net "AmuxNose::AMuxHw_1_CYAMUXSIDE_B" overuses wire "GPIO P3[4] Sw__1b"
Net "AmuxNose::AMuxHw_1_CYAMUXSIDE_B" overuses wire "GPIO P3[4] Wire"
Net "Net_12" overuses wire "SAR vplus wire R"
Net "NegVoltChA" overuses wire "AGL[7]"
Net "VoltChB" overuses wire "AGL[7]"
Net "Net_155" overuses wire "SAR vplus wire R"
Net "Net_12" overuses wire "SAR vminus wire L"
Net "NegVoltChA" overuses wire "AGL[5]"
Net "PosVoltChA" overuses wire "AGL[5]"
Net "\ADC_VoltageChanelB:Net_126\" overuses wire "SAR vminus wire L"
Net "Net_12" overuses wire "AGR[6]"
Net "NegVoltChA" overuses wire "1.024v_vref Wire"
Net "Net_155" overuses wire "AGR[6]"
Net "\ADC_VoltageChanelA:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_VoltageChanelA:Net_233\" overuses wire "1.024v_vref Wire"
Net "NegVoltChA" overuses wire "AGL[7]"
Net "VoltChB" overuses wire "AGL[7]"
Net "NegVoltChA" overuses wire "AGL[5]"
Net "PosVoltChA" overuses wire "AGL[5]"
Net "NegVoltChA" overuses wire "1.024v_vref Wire"
Net "\ADC_VoltageChanelA:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_VoltageChanelA:Net_233\" overuses wire "1.024v_vref Wire"
Net "NegVoltChA" overuses wire "AGL[7]"
Net "VoltChB" overuses wire "AGL[7]"
Net "NegVoltChA" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMuxHw_1_CYAMUXSIDE_A" overuses wire "dsm0+ Wire"
Net "NegVoltChA" overuses wire "SAR vplus wire L"
Net "VoltChB" overuses wire "SAR vplus wire L"
Net "NegVoltChA" overuses wire "AGL[5]"
Net "PosVoltChA" overuses wire "AGL[5]"
Analog Routing phase: Elapsed time ==> 0s.147ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_7 {
    dsm_0_vplus
  }
  Net: PosCurChA {
    p0_6
  }
  Net: NegCurChA {
    p0_5
  }
  Net: Net_8 {
    dsm_0_vminus
  }
  Net: PosCurChB {
    p3_5
  }
  Net: NegCurChB {
    p3_4
  }
  Net: Net_12 {
    agl6
    agl6_x_comp_0_vminus
    comp_0_vminus
    comp_0_vminus_x_comp_vref_vdda_0256
    comp_vref_vdda_0256
    comp_3_vminus_x_comp_vref_vdda_0256
    comp_3_vminus
    agr5_x_comp_3_vminus
    agr5
    agr5_x_p3_1
    p3_1
  }
  Net: NegVoltChA {
    sc_2_vref
    agl3_x_sc_2_vref
    agl3
    agl3_x_comp_2_vplus
    comp_2_vplus
    agl4_x_comp_2_vplus
    agl4
    agl4_x_vidac_2_iout
    vidac_2_iout
    p0_7_x_vidac_2_iout
    p0_7
  }
  Net: PosVoltChA {
    sc_2_vin
    agl5_x_sc_2_vin
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: VoltChB {
    sar_0_vplus
    agl7_x_sar_0_vplus
    agl7
    agl7_x_agr7
    agr7
    agr7_x_p3_3
    p3_3
  }
  Net: \ADC_Current:Net_23\ {
    p3_2_exvref
    p3_2
  }
  Net: \ADC_Current:Net_249\ {
  }
  Net: \ADC_Current:Net_34\ {
  }
  Net: Net_155 {
    sc_2_vout
    agl2_x_sc_2_vout
    agl2
    agl2_x_agr2
    agr2
    agr2_x_sar_1_vplus
    sar_1_vplus
  }
  Net: \ADC_VoltageChanelA:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_VoltageChanelA:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_VoltageChanelA:Net_233\ {
    sar_0_vref
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref_1024
    common_vref_1024
    sar_1_vref_1024
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref
  }
  Net: \ADC_VoltageChanelB:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_VoltageChanelB:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: AmuxNet::AMuxHw_1_CYAMUXSIDE_A {
    dsm_0_vplus
    amuxbusl_x_dsm_0_vplus
    amuxbusl
    amuxbusl_x_p0_5
    amuxbusl_x_p0_6
    p0_5
    p0_6
  }
  Net: AmuxNet::AMuxHw_1_CYAMUXSIDE_B {
    dsm_0_vminus
    agl1_x_dsm_0_vminus
    agl1
    agl1_x_agr1
    agr1
    agr1_x_p5_1
    p5_1
    amuxbusr_x_p5_1
    amuxbusr
    amuxbusr_x_p3_4
    amuxbusr_x_p3_5
    p3_4
    p3_5
  }
}
Map of item to net {
  agl6                                             -> Net_12
  agl6_x_comp_0_vminus                             -> Net_12
  comp_0_vminus                                    -> Net_12
  comp_0_vminus_x_comp_vref_vdda_0256              -> Net_12
  comp_vref_vdda_0256                              -> Net_12
  comp_3_vminus_x_comp_vref_vdda_0256              -> Net_12
  comp_3_vminus                                    -> Net_12
  agr5_x_comp_3_vminus                             -> Net_12
  agr5                                             -> Net_12
  agr5_x_p3_1                                      -> Net_12
  p3_1                                             -> Net_12
  sc_2_vref                                        -> NegVoltChA
  agl3_x_sc_2_vref                                 -> NegVoltChA
  agl3                                             -> NegVoltChA
  agl3_x_comp_2_vplus                              -> NegVoltChA
  comp_2_vplus                                     -> NegVoltChA
  agl4_x_comp_2_vplus                              -> NegVoltChA
  agl4                                             -> NegVoltChA
  agl4_x_vidac_2_iout                              -> NegVoltChA
  vidac_2_iout                                     -> NegVoltChA
  p0_7_x_vidac_2_iout                              -> NegVoltChA
  p0_7                                             -> NegVoltChA
  sc_2_vin                                         -> PosVoltChA
  agl5_x_sc_2_vin                                  -> PosVoltChA
  agl5                                             -> PosVoltChA
  agl5_x_p0_1                                      -> PosVoltChA
  p0_1                                             -> PosVoltChA
  sar_0_vplus                                      -> VoltChB
  agl7_x_sar_0_vplus                               -> VoltChB
  agl7                                             -> VoltChB
  agl7_x_agr7                                      -> VoltChB
  agr7                                             -> VoltChB
  agr7_x_p3_3                                      -> VoltChB
  p3_3                                             -> VoltChB
  p3_2_exvref                                      -> \ADC_Current:Net_23\
  p3_2                                             -> \ADC_Current:Net_23\
  sc_2_vout                                        -> Net_155
  agl2_x_sc_2_vout                                 -> Net_155
  agl2                                             -> Net_155
  agl2_x_agr2                                      -> Net_155
  agr2                                             -> Net_155
  agr2_x_sar_1_vplus                               -> Net_155
  sar_1_vplus                                      -> Net_155
  sar_1_vrefhi                                     -> \ADC_VoltageChanelA:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_VoltageChanelA:Net_126\
  sar_1_vminus                                     -> \ADC_VoltageChanelA:Net_126\
  p0_2                                             -> \ADC_VoltageChanelA:Net_210\
  p0_2_exvref                                      -> \ADC_VoltageChanelA:Net_210\
  sar_0_vref                                       -> \ADC_VoltageChanelA:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC_VoltageChanelA:Net_233\
  sar_0_vref_1024                                  -> \ADC_VoltageChanelA:Net_233\
  common_vref_1024                                 -> \ADC_VoltageChanelA:Net_233\
  sar_1_vref_1024                                  -> \ADC_VoltageChanelA:Net_233\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_VoltageChanelA:Net_233\
  sar_1_vref                                       -> \ADC_VoltageChanelA:Net_233\
  sar_0_vrefhi                                     -> \ADC_VoltageChanelB:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_VoltageChanelB:Net_126\
  sar_0_vminus                                     -> \ADC_VoltageChanelB:Net_126\
  p0_4                                             -> \ADC_VoltageChanelB:Net_210\
  p0_4_exvref                                      -> \ADC_VoltageChanelB:Net_210\
  dsm_0_vplus                                      -> Net_7
  p0_6                                             -> PosCurChA
  p0_5                                             -> NegCurChA
  dsm_0_vminus                                     -> Net_8
  p3_5                                             -> PosCurChB
  p3_4                                             -> NegCurChB
  amuxbusl_x_dsm_0_vplus                           -> AmuxNet::AMuxHw_1_CYAMUXSIDE_A
  amuxbusl                                         -> AmuxNet::AMuxHw_1_CYAMUXSIDE_A
  amuxbusl_x_p0_5                                  -> AmuxNet::AMuxHw_1_CYAMUXSIDE_A
  amuxbusl_x_p0_6                                  -> AmuxNet::AMuxHw_1_CYAMUXSIDE_A
  agl1_x_dsm_0_vminus                              -> AmuxNet::AMuxHw_1_CYAMUXSIDE_B
  agl1                                             -> AmuxNet::AMuxHw_1_CYAMUXSIDE_B
  agl1_x_agr1                                      -> AmuxNet::AMuxHw_1_CYAMUXSIDE_B
  agr1                                             -> AmuxNet::AMuxHw_1_CYAMUXSIDE_B
  agr1_x_p5_1                                      -> AmuxNet::AMuxHw_1_CYAMUXSIDE_B
  p5_1                                             -> AmuxNet::AMuxHw_1_CYAMUXSIDE_B
  amuxbusr_x_p5_1                                  -> AmuxNet::AMuxHw_1_CYAMUXSIDE_B
  amuxbusr                                         -> AmuxNet::AMuxHw_1_CYAMUXSIDE_B
  amuxbusr_x_p3_4                                  -> AmuxNet::AMuxHw_1_CYAMUXSIDE_B
  amuxbusr_x_p3_5                                  -> AmuxNet::AMuxHw_1_CYAMUXSIDE_B
}
Mux Info {
  Mux: AMuxHw_1_CYAMUXSIDE_A {
     Mouth: Net_7
     Guts:  AmuxNet::AMuxHw_1_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   PosCurChA
      Outer: amuxbusl_x_p0_6
      Inner: __open__
      Path {
        p0_6
        amuxbusl_x_p0_6
        amuxbusl
        amuxbusl_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   NegCurChA
      Outer: amuxbusl_x_p0_5
      Inner: __open__
      Path {
        p0_5
        amuxbusl_x_p0_5
        amuxbusl
        amuxbusl_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: AMuxHw_1_CYAMUXSIDE_B {
     Mouth: Net_8
     Guts:  AmuxNet::AMuxHw_1_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   PosCurChB
      Outer: amuxbusr_x_p3_5
      Inner: __open__
      Path {
        p3_5
        amuxbusr_x_p3_5
        amuxbusr
        amuxbusr_x_p5_1
        p5_1
        agr1_x_p5_1
        agr1
        agl1_x_agr1
        agl1
        agl1_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   NegCurChB
      Outer: amuxbusr_x_p3_4
      Inner: __open__
      Path {
        p3_4
        amuxbusr_x_p3_4
        amuxbusr
        amuxbusr_x_p5_1
        p5_1
        agr1_x_p5_1
        agr1
        agl1_x_agr1
        agl1
        agl1_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.350ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   37 :   11 :   48 :  77.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.86
                   Pterms :            4.43
               Macrocells :            3.05
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.262ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         19 :       7.95 :       5.95
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:tc_i_reg\\D\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:tc_i_reg\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_949)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\\D\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\\D\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\\D\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:tc_i_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:tc_i_reg\\D\
        );
        Output = \PWM_2:PWMUDB:tc_i_reg\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=PwmChA, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:pwm_i\
        );
        Output = PwmChA (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:min_kill_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_949)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_2:PWMUDB:min_kill_reg\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:sc_kill_tmp\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:sc_kill_tmp\\D\
        );
        Output = \PWM_2:PWMUDB:sc_kill_tmp\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:MODULE_1:g2:a0:s_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:dith_count_0\
        );
        Output = \PWM_2:PWMUDB:MODULE_1:g2:a0:s_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:sc_kill_tmp\\D\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:sc_kill_tmp\\D\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:pwm_i\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:pwm_temp\
        );
        Output = \PWM_2:PWMUDB:pwm_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=PwmChB, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:pwm_i\
        );
        Output = PwmChB (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:dith_count_0\\D\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_2:PWMUDB:tc_i\ * \PWM_2:PWMUDB:dith_count_0\
            + \PWM_2:PWMUDB:tc_i\ * \PWM_2:PWMUDB:MODULE_1:g2:a0:s_0\
        );
        Output = \PWM_2:PWMUDB:dith_count_0\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:pwm_temp\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:pwm_temp\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_949 ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:dith_count_1\\D\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_2:PWMUDB:tc_i\ * \PWM_2:PWMUDB:dith_count_1\
            + \PWM_2:PWMUDB:tc_i\ * \PWM_2:PWMUDB:MODULE_1:g2:a0:s_1\
        );
        Output = \PWM_2:PWMUDB:dith_count_1\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:dith_count_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_949)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:dith_count_1\\D\
        );
        Output = \PWM_2:PWMUDB:dith_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:dith_count_0\
        );
        Output = \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:dith_count_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_949)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:dith_count_0\\D\
        );
        Output = \PWM_2:PWMUDB:dith_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:dith_count_1\ * 
              \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:MODULE_1:g2:a0:s_1\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_2:PWMUDB:dith_count_1\ * 
              \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\
            + \PWM_2:PWMUDB:dith_count_1\ * 
              !\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \PWM_2:PWMUDB:MODULE_1:g2:a0:s_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_733)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\\D\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\\D\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:dith_count_0\\D\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:tc_i\ * \PWM_1:PWMUDB:dith_count_0\
            + \PWM_1:PWMUDB:tc_i\ * \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\
        );
        Output = \PWM_1:PWMUDB:dith_count_0\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:pwm_i\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_temp\
        );
        Output = \PWM_1:PWMUDB:pwm_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:min_kill_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_733)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_1:PWMUDB:min_kill_reg\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:pwm_temp\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:pwm_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:dith_count_0\
        );
        Output = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_733 ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => Net_949 ,
        control_2 => OnChB ,
        control_1 => OnChA ,
        control_0 => Net_733 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:dith_count_1\\D\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:tc_i\ * \PWM_1:PWMUDB:dith_count_1\
            + \PWM_1:PWMUDB:tc_i\ * \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\
        );
        Output = \PWM_1:PWMUDB:dith_count_1\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:dith_count_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_733)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:dith_count_1\\D\
        );
        Output = \PWM_1:PWMUDB:dith_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:dith_count_1\ * 
              \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\
            + \PWM_1:PWMUDB:dith_count_1\ * 
              !\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:dith_count_0\
        );
        Output = \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:dith_count_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_733)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:dith_count_0\\D\
        );
        Output = \PWM_1:PWMUDB:dith_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:dith_count_1\ * 
              \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_1D, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1D (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_1_Decoder_is_active, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MODULE_4:g1:a0:xeq\
        );
        Output = AMuxHw_1_Decoder_is_active (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_one_hot_0D
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_0D, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * !AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0D (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_one_hot_1D
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_4:g1:a0:xeq\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MODULE_4:g1:a0:gx:u0:xnor_array_0\
        );
        Output = \MODULE_4:g1:a0:xeq\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:xnor_array_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !AMuxHw_1_Decoder_old_id_0 * !Net_174
            + AMuxHw_1_Decoder_old_id_0 * Net_174
        );
        Output = \MODULE_4:g1:a0:gx:u0:xnor_array_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_174
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=3)
        Properties               : 
        {
        }
}

statuscell: Name =\Buttons:sts:sts_reg\
    PORT MAP (
        status_7 => __ZERO__ ,
        status_6 => __ZERO__ ,
        status_5 => Net_10748 ,
        status_4 => Net_10747 ,
        status_3 => Net_10728 ,
        status_2 => Net_10727 ,
        status_1 => Net_10736 ,
        status_0 => Net_10739 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\AdcCurrentChanel:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \AdcCurrentChanel:control_7\ ,
        control_6 => \AdcCurrentChanel:control_6\ ,
        control_5 => \AdcCurrentChanel:control_5\ ,
        control_4 => \AdcCurrentChanel:control_4\ ,
        control_3 => \AdcCurrentChanel:control_3\ ,
        control_2 => \AdcCurrentChanel:control_2\ ,
        control_1 => \AdcCurrentChanel:control_1\ ,
        control_0 => Net_174 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\FanCtrl:PWMUDB:dith_count_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:dith_count_1\\D\
        );
        Output = \FanCtrl:PWMUDB:dith_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanCtrl:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:cmp1_status\
        );
        Output = \FanCtrl:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanCtrl:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:cmp1\
        );
        Output = \FanCtrl:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_1\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FanCtrl:PWMUDB:dith_count_1\ * 
              \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\
            + \FanCtrl:PWMUDB:dith_count_1\ * 
              !\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FanCtrl:PWMUDB:dith_count_1\\D\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FanCtrl:PWMUDB:tc_i\ * \FanCtrl:PWMUDB:dith_count_1\
            + \FanCtrl:PWMUDB:tc_i\ * \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_1\
        );
        Output = \FanCtrl:PWMUDB:dith_count_1\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:dith_count_0\
        );
        Output = \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanCtrl:PWMUDB:cmp1_status\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FanCtrl:PWMUDB:prevCompare1\ * \FanCtrl:PWMUDB:cmp1\
        );
        Output = \FanCtrl:PWMUDB:cmp1_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:Net_530\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1251\ * \MultiJog:Net_1248\
        );
        Output = \MultiJog:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:sc_kill_tmp\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:sc_kill_tmp\\D\
        );
        Output = \PWM_1:PWMUDB:sc_kill_tmp\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:tc_i_reg\\D\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:tc_i_reg\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:tc_i_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:tc_i_reg\\D\
        );
        Output = \PWM_1:PWMUDB:tc_i_reg\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:sc_kill_tmp\\D\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:sc_kill_tmp\\D\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\MultiJog:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => __ZERO__ ,
        status_5 => __ZERO__ ,
        status_4 => __ZERO__ ,
        status_3 => \MultiJog:bQuadDec:error\ ,
        status_2 => \MultiJog:Net_1260\ ,
        status_1 => \MultiJog:Net_611\ ,
        status_0 => \MultiJog:Net_530\ ,
        clk_en => ClockBlock_1k__SYNC_OUT_3 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:Net_611\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1151\ * \MultiJog:Net_1248\
        );
        Output = \MultiJog:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MultiJog:bQuadDec:B_j\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_B_delayed_0\ * 
              \MultiJog:bQuadDec:quad_B_delayed_1\ * 
              \MultiJog:bQuadDec:quad_B_delayed_2\
        );
        Output = \MultiJog:bQuadDec:B_j\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MultiJog:bQuadDec:B_k\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MultiJog:bQuadDec:quad_B_delayed_0\ * 
              !\MultiJog:bQuadDec:quad_B_delayed_1\ * 
              !\MultiJog:bQuadDec:quad_B_delayed_2\
        );
        Output = \MultiJog:bQuadDec:B_k\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MultiJog:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_B_delayed_1\
        );
        Output = \MultiJog:bQuadDec:quad_B_delayed_2\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_B_delayed_0\
        );
        Output = \MultiJog:bQuadDec:quad_B_delayed_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MultiJog:Net_1151\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MultiJog:Net_1251\
        );
        Output = \MultiJog:Net_1151\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MultiJog:bQuadDec:state_2\\D\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:error\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:state_1\ * 
              !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:bQuadDec:error\ * !\MultiJog:bQuadDec:state_1\ * 
              !\MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:bQuadDec:state_2\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MultiJog:bQuadDec:quad_B_filt\\D\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MultiJog:bQuadDec:B_j\ * !\MultiJog:bQuadDec:B_k\ * 
              \MultiJog:bQuadDec:quad_B_filt\
            + \MultiJog:bQuadDec:B_j\ * !\MultiJog:bQuadDec:B_k\
            + \MultiJog:bQuadDec:B_j\ * \MultiJog:bQuadDec:B_k\ * 
              !\MultiJog:bQuadDec:quad_B_filt\
        );
        Output = \MultiJog:bQuadDec:quad_B_filt\\D\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:bQuadDec:A_k\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MultiJog:bQuadDec:quad_A_delayed_0\ * 
              !\MultiJog:bQuadDec:quad_A_delayed_1\ * 
              !\MultiJog:bQuadDec:quad_A_delayed_2\
        );
        Output = \MultiJog:bQuadDec:A_k\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MultiJog:bQuadDec:quad_A_filt\\D\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MultiJog:bQuadDec:A_j\ * !\MultiJog:bQuadDec:A_k\ * 
              \MultiJog:bQuadDec:quad_A_filt\
            + \MultiJog:bQuadDec:A_j\ * !\MultiJog:bQuadDec:A_k\
            + \MultiJog:bQuadDec:A_j\ * \MultiJog:bQuadDec:A_k\ * 
              !\MultiJog:bQuadDec:quad_A_filt\
        );
        Output = \MultiJog:bQuadDec:quad_A_filt\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MultiJog:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              Net_10747
        );
        Output = \MultiJog:bQuadDec:quad_A_delayed_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MultiJog:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_A_delayed_0\
        );
        Output = \MultiJog:bQuadDec:quad_A_delayed_1\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              Net_10748
        );
        Output = \MultiJog:bQuadDec:quad_B_delayed_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MultiJog:Cnt8:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MultiJog:Net_1260\ * !\MultiJog:Cnt8:CounterUDB:reload_tc\
        );
        Output = \MultiJog:Cnt8:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MultiJog:bQuadDec:A_j\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_A_delayed_0\ * 
              \MultiJog:bQuadDec:quad_A_delayed_1\ * 
              \MultiJog:bQuadDec:quad_A_delayed_2\
        );
        Output = \MultiJog:bQuadDec:A_j\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MultiJog:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_A_delayed_1\
        );
        Output = \MultiJog:bQuadDec:quad_A_delayed_2\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MultiJog:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:state_2\\D\
        );
        Output = \MultiJog:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MultiJog:Cnt8:CounterUDB:reload_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MultiJog:Cnt8:CounterUDB:status_1\ * 
              !\MultiJog:Cnt8:CounterUDB:overflow\
        );
        Output = \MultiJog:Cnt8:CounterUDB:reload_tc\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MultiJog:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_A_filt\\D\
        );
        Output = \MultiJog:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:Net_1251\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1251\\D\
        );
        Output = \MultiJog:Net_1251\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MultiJog:Net_1251\\D\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MultiJog:Net_1251\\D_split\ * !\MultiJog:Net_1251\\D_split_1\
        );
        Output = \MultiJog:Net_1251\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MultiJog:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:quad_B_filt\\D\
        );
        Output = \MultiJog:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MultiJog:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:state_0\\D\
        );
        Output = \MultiJog:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\MultiJog:Cnt8:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \MultiJog:Net_1251\ ,
        cs_addr_1 => \MultiJog:Cnt8:CounterUDB:count_enable\ ,
        cs_addr_0 => \MultiJog:Cnt8:CounterUDB:reload\ ,
        z0_comb => \MultiJog:Cnt8:CounterUDB:status_1\ ,
        f0_comb => \MultiJog:Cnt8:CounterUDB:overflow\ ,
        ce1_comb => \MultiJog:Cnt8:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \MultiJog:Cnt8:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \MultiJog:Cnt8:CounterUDB:status_5\ ,
        clk_en => ClockBlock_1k__SYNC_OUT_1 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)

controlcell: Name =\LCD_DB_OutEnable:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LCD_DB_OutEnable:control_7\ ,
        control_6 => \LCD_DB_OutEnable:control_6\ ,
        control_5 => \LCD_DB_OutEnable:control_5\ ,
        control_4 => \LCD_DB_OutEnable:control_4\ ,
        control_3 => \LCD_DB_OutEnable:control_3\ ,
        control_2 => \LCD_DB_OutEnable:control_2\ ,
        control_1 => \LCD_DB_OutEnable:control_1\ ,
        control_0 => tmpOE__LCD_DB_net_7 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:Net_1251\\D_split_1\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:error\ * !\MultiJog:bQuadDec:state_1\ * 
              !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:Net_1251\\D_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:overflow\ * 
              !\MultiJog:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \MultiJog:Cnt8:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MultiJog:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:status_1\
        );
        Output = \MultiJog:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MultiJog:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:status_1\ * 
              !\MultiJog:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \MultiJog:Cnt8:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MultiJog:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:overflow\
        );
        Output = \MultiJog:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\MultiJog:Cnt8:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \MultiJog:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \MultiJog:Cnt8:CounterUDB:status_6\ ,
        status_5 => \MultiJog:Cnt8:CounterUDB:status_5\ ,
        status_4 => __ZERO__ ,
        status_3 => \MultiJog:Cnt8:CounterUDB:status_3\ ,
        status_2 => \MultiJog:Cnt8:CounterUDB:status_2\ ,
        status_1 => \MultiJog:Cnt8:CounterUDB:status_1\ ,
        status_0 => \MultiJog:Cnt8:CounterUDB:status_0\ ,
        clk_en => ClockBlock_1k__SYNC_OUT_1 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\FanCtrl:PWMUDB:sc_kill_tmp\\D\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanCtrl:PWMUDB:tc_i\
        );
        Output = \FanCtrl:PWMUDB:sc_kill_tmp\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FanCtrl:PWMUDB:sc_kill_tmp\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:sc_kill_tmp\\D\
        );
        Output = \FanCtrl:PWMUDB:sc_kill_tmp\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FanCtrl:PWMUDB:MODULE_3:g2:a0:s_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FanCtrl:PWMUDB:dith_count_0\
        );
        Output = \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FanCtrl:PWMUDB:dith_count_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:dith_count_0\\D\
        );
        Output = \FanCtrl:PWMUDB:dith_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:dith_count_1\ * 
              \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\
        );
        Output = \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanCtrl:PWMUDB:dith_count_0\\D\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FanCtrl:PWMUDB:tc_i\ * \FanCtrl:PWMUDB:dith_count_0\
            + \FanCtrl:PWMUDB:tc_i\ * \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_0\
        );
        Output = \FanCtrl:PWMUDB:dith_count_0\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\FanCtrl:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => __ZERO__ ,
        status_5 => __ZERO__ ,
        status_4 => __ZERO__ ,
        status_3 => \FanCtrl:PWMUDB:status_3\ ,
        status_2 => \FanCtrl:PWMUDB:status_2\ ,
        status_1 => __ZERO__ ,
        status_0 => \FanCtrl:PWMUDB:status_0\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FanCtrl:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:runmode_enable\ * \FanCtrl:PWMUDB:tc_i\
        );
        Output = \FanCtrl:PWMUDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanCtrl:PWMUDB:tc_i_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:status_2\
        );
        Output = \FanCtrl:PWMUDB:tc_i_reg\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanCtrl:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:runmode_enable\\D\
        );
        Output = \FanCtrl:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FanCtrl:PWMUDB:runmode_enable\\D\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:control_7\
        );
        Output = \FanCtrl:PWMUDB:runmode_enable\\D\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FanCtrl:PWMUDB:pwm_i\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:runmode_enable\ * \FanCtrl:PWMUDB:cmp1\
        );
        Output = \FanCtrl:PWMUDB:pwm_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_10524, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:pwm_i\
        );
        Output = Net_10524 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanCtrl:PWMUDB:cmp1\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanCtrl:PWMUDB:cmp1_less\
        );
        Output = \FanCtrl:PWMUDB:cmp1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FanCtrl:PWMUDB:min_kill_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \FanCtrl:PWMUDB:min_kill_reg\ (fanout=0)
        Properties               : 
        {
        }
}

datapathcell: Name =\FanCtrl:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \FanCtrl:PWMUDB:tc_i\ ,
        cs_addr_1 => \FanCtrl:PWMUDB:runmode_enable\ ,
        cl0_comb => \FanCtrl:PWMUDB:cmp1_less\ ,
        z0_comb => \FanCtrl:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \FanCtrl:PWMUDB:status_3\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

controlcell: Name =\FanCtrl:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \FanCtrl:PWMUDB:control_7\ ,
        control_6 => \FanCtrl:PWMUDB:control_6\ ,
        control_5 => \FanCtrl:PWMUDB:control_5\ ,
        control_4 => \FanCtrl:PWMUDB:control_4\ ,
        control_3 => \FanCtrl:PWMUDB:control_3\ ,
        control_2 => \FanCtrl:PWMUDB:control_2\ ,
        control_1 => \FanCtrl:PWMUDB:control_1\ ,
        control_0 => \FanCtrl:PWMUDB:control_0\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:bQuadDec:state_1\\D\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              \MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_B_filt\
            + \MultiJog:Net_1260\ * \MultiJog:bQuadDec:error\
            + \MultiJog:Net_1260\ * \MultiJog:bQuadDec:state_1\
            + !\MultiJog:bQuadDec:quad_A_filt\
            + !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:state_1\ * 
              \MultiJog:bQuadDec:state_0\
            + \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:bQuadDec:quad_B_filt\ * \MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_0\
            + \MultiJog:bQuadDec:error\ * \MultiJog:bQuadDec:state_1\
        );
        Output = \MultiJog:bQuadDec:state_1\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:bQuadDec:state_0\\D\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              \MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\
            + \MultiJog:Net_1260\ * \MultiJog:bQuadDec:error\
            + \MultiJog:Net_1260\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:bQuadDec:quad_A_filt\ * \MultiJog:bQuadDec:state_1\ * 
              !\MultiJog:bQuadDec:state_0\
            + \MultiJog:bQuadDec:quad_A_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:bQuadDec:quad_A_filt\ * \MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\
            + !\MultiJog:bQuadDec:quad_B_filt\
            + \MultiJog:bQuadDec:error\ * \MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:bQuadDec:state_0\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =ClockBlock_1k__SYNC
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_1k__SYNC_3
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT_3 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:Net_1251\\D_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * !\MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * \MultiJog:Net_1260\ * 
              !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1251\ * \MultiJog:Net_1260\ * 
              \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:Net_1251\\D_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:bQuadDec:state_3\\D\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:bQuadDec:state_3\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=31)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MultiJog:Net_1203\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1203\\D\
        );
        Output = \MultiJog:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

synccell: Name =ClockBlock_1k__SYNC_1
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_1k__SYNC_2
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT_2 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:Net_1248\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1276\ * \MultiJog:Net_1287\
        );
        Output = \MultiJog:Net_1248\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MultiJog:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \MultiJog:Cnt8:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:Net_1287\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MultiJog:Cnt8:CounterUDB:prevCompare\
        );
        Output = \MultiJog:Net_1287\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MultiJog:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:control_7\ * 
              !\MultiJog:Cnt8:CounterUDB:count_stored_i\ * 
              \MultiJog:Net_1203\
        );
        Output = \MultiJog:Cnt8:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MultiJog:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:state_1\\D\
        );
        Output = \MultiJog:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MultiJog:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \MultiJog:bQuadDec:state_3\\D\
        );
        Output = \MultiJog:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }
}

controlcell: Name =\MultiJog:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \MultiJog:Cnt8:CounterUDB:control_7\ ,
        control_6 => \MultiJog:Cnt8:CounterUDB:control_6\ ,
        control_5 => \MultiJog:Cnt8:CounterUDB:control_5\ ,
        control_4 => \MultiJog:Cnt8:CounterUDB:control_4\ ,
        control_3 => \MultiJog:Cnt8:CounterUDB:control_3\ ,
        control_2 => \MultiJog:Cnt8:CounterUDB:control_2\ ,
        control_1 => \MultiJog:Cnt8:CounterUDB:control_1\ ,
        control_0 => \MultiJog:Cnt8:CounterUDB:control_0\ ,
        clk_en => ClockBlock_1k__SYNC_OUT_2 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_2)

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:cmp_out_i\ * 
              !\MultiJog:Cnt8:CounterUDB:prevCompare\
        );
        Output = \MultiJog:Cnt8:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_VoltageChanelA:Net_188\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_VoltageChanelA:Net_376_local\
        );
        Output = \ADC_VoltageChanelA:Net_188\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MultiJog:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \MultiJog:Net_1203\
        );
        Output = \MultiJog:Cnt8:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MultiJog:Net_1203\\D\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\MultiJog:Net_1260\ * \MultiJog:Net_1203\ * 
              \MultiJog:bQuadDec:error\ * !\MultiJog:bQuadDec:state_1\ * 
              !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              !\MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * \MultiJog:bQuadDec:state_0\
            + !\MultiJog:Net_1260\ * \MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              \MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
            + \MultiJog:Net_1260\ * !\MultiJog:bQuadDec:quad_A_filt\ * 
              \MultiJog:bQuadDec:quad_B_filt\ * !\MultiJog:bQuadDec:error\ * 
              !\MultiJog:bQuadDec:state_1\ * !\MultiJog:bQuadDec:state_0\
        );
        Output = \MultiJog:Net_1203\\D\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MultiJog:Net_1276\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \MultiJog:Cnt8:CounterUDB:reload_tc\
        );
        Output = \MultiJog:Net_1276\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_VoltageChanelB:Net_188\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_VoltageChanelB:Net_376_local\
        );
        Output = \ADC_VoltageChanelB:Net_188\ (fanout=1)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_VoltageChanelA:IRQ\
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_VoltageChanelB:IRQ\
        PORT MAP (
            interrupt => Net_518 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =MouseISR
        PORT MAP (
            interrupt => Net_10498 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_Current:IRQ\
        PORT MAP (
            interrupt => Net_10 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = O_OUT_ON(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_OUT_ON(0)__PA ,
        annotation => Net_14532 ,
        pad => O_OUT_ON(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = I_PosVoltChA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I_PosVoltChA(0)__PA ,
        analog_term => PosVoltChA ,
        annotation => Net_506 ,
        pad => I_PosVoltChA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_VoltageChanelA:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_VoltageChanelA:Bypass(0)\__PA ,
        analog_term => \ADC_VoltageChanelA:Net_210\ ,
        pad => \ADC_VoltageChanelA:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = O_OUT_POLARITY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_OUT_POLARITY(0)__PA ,
        annotation => Net_10201 ,
        pad => O_OUT_POLARITY(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_VoltageChanelB:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_VoltageChanelB:Bypass(0)\__PA ,
        analog_term => \ADC_VoltageChanelB:Net_210\ ,
        pad => \ADC_VoltageChanelB:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = I_NegCurChA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I_NegCurChA(0)__PA ,
        analog_term => NegCurChA ,
        annotation => Net_311 ,
        pad => I_NegCurChA(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = I_PosCurChA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I_PosCurChA(0)__PA ,
        analog_term => PosCurChA ,
        annotation => Net_313 ,
        pad => I_PosCurChA(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = I_NegVoltChA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I_NegVoltChA(0)__PA ,
        analog_term => NegVoltChA ,
        annotation => Net_2647 ,
        pad => I_NegVoltChA(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = OneWire(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OneWire(0)__PA ,
        annotation => Net_290 ,
        pad => OneWire(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = O_LCD_BKL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => O_LCD_BKL(0)__PA ,
        annotation => Net_654 ,
        pad => O_LCD_BKL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = O_LCD_CD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => O_LCD_CD(0)__PA ,
        pad => O_LCD_CD(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = O_LCD_RD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => O_LCD_RD(0)__PA ,
        annotation => Net_578 ,
        pad => O_LCD_RD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = O_LCD_WR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => O_LCD_WR(0)__PA ,
        annotation => Net_582 ,
        pad => O_LCD_WR(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LCD_DB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_DB(0)__PA ,
        oe => tmpOE__LCD_DB_net_7 ,
        pad => LCD_DB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LCD_DB(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_DB(1)__PA ,
        oe => tmpOE__LCD_DB_net_7 ,
        pad => LCD_DB(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LCD_DB(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_DB(2)__PA ,
        oe => tmpOE__LCD_DB_net_7 ,
        pad => LCD_DB(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LCD_DB(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_DB(3)__PA ,
        oe => tmpOE__LCD_DB_net_7 ,
        pad => LCD_DB(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LCD_DB(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_DB(4)__PA ,
        oe => tmpOE__LCD_DB_net_7 ,
        pad => LCD_DB(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LCD_DB(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_DB(5)__PA ,
        oe => tmpOE__LCD_DB_net_7 ,
        pad => LCD_DB(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LCD_DB(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_DB(6)__PA ,
        oe => tmpOE__LCD_DB_net_7 ,
        pad => LCD_DB(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LCD_DB(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_DB(7)__PA ,
        oe => tmpOE__LCD_DB_net_7 ,
        pad => LCD_DB(7)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = AGND(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AGND(0)__PA ,
        analog_term => Net_12 ,
        pad => AGND(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_Current:Bypass_P32(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_Current:Bypass_P32(0)\__PA ,
        analog_term => \ADC_Current:Net_23\ ,
        pad => \ADC_Current:Bypass_P32(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = I_VoltChB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I_VoltChB(0)__PA ,
        analog_term => VoltChB ,
        annotation => Net_1237 ,
        pad => I_VoltChB(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = I_NegCurChB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I_NegCurChB(0)__PA ,
        analog_term => NegCurChB ,
        annotation => Net_10557 ,
        pad => I_NegCurChB(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = I_PosCurChB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I_PosCurChB(0)__PA ,
        analog_term => PosCurChB ,
        annotation => Net_10558 ,
        pad => I_PosCurChB(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = O_OnChA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_OnChA(0)__PA ,
        input => OnChA ,
        annotation => Net_294 ,
        pad => O_OnChA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = O_OnChB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_OnChB(0)__PA ,
        input => OnChB ,
        annotation => Net_392 ,
        pad => O_OnChB(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = O_LCD_RES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => O_LCD_RES(0)__PA ,
        pad => O_LCD_RES(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = I_MultiJogA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I_MultiJogA(0)__PA ,
        fb => Net_10747 ,
        annotation => Net_10426 ,
        pad => I_MultiJogA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = I_MultiJogB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I_MultiJogB(0)__PA ,
        fb => Net_10748 ,
        annotation => Net_10425 ,
        pad => I_MultiJogB(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = I_BtnOk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I_BtnOk(0)__PA ,
        fb => Net_10739 ,
        annotation => Net_10365 ,
        pad => I_BtnOk(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = I_BtnRiseRatePowerUp(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I_BtnRiseRatePowerUp(0)__PA ,
        fb => Net_10736 ,
        annotation => Net_10423 ,
        pad => I_BtnRiseRatePowerUp(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = I_BtnBipolarMode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I_BtnBipolarMode(0)__PA ,
        fb => Net_10727 ,
        annotation => Net_10431 ,
        pad => I_BtnBipolarMode(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = I_BtnChangePolarity(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I_BtnChangePolarity(0)__PA ,
        fb => Net_10728 ,
        annotation => Net_10434 ,
        pad => I_BtnChangePolarity(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =MouseClk
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_10498 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "100"
            ibuf_enabled = "1"
            id = "44906eef-7414-4079-8114-eb0c25d01ec7"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "1"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = FAN_CTRL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FAN_CTRL(0)__PA ,
        input => Net_10524 ,
        annotation => Net_10580 ,
        pad => FAN_CTRL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = O_Led_RiseRatePowerUp(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_Led_RiseRatePowerUp(0)__PA ,
        annotation => Net_10575 ,
        pad => O_Led_RiseRatePowerUp(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = O_Led_Polar(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_Led_Polar(0)__PA ,
        annotation => Net_10576 ,
        pad => O_Led_Polar(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = O_Led_Error(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_Led_Error(0)__PA ,
        annotation => Net_10746 ,
        pad => O_Led_Error(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = O_PwmChA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_PwmChA(0)__PA ,
        input => PwmChA ,
        annotation => Net_292 ,
        pad => O_PwmChA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = O_PwmChB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => O_PwmChB(0)__PA ,
        input => PwmChB ,
        annotation => Net_388 ,
        pad => O_PwmChB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MouseClk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MouseClk(0)__PA ,
        annotation => Net_925 ,
        pad => MouseClk(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MouseData(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MouseData(0)__PA ,
        annotation => Net_916 ,
        pad => MouseData(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_Current:Net_93\ ,
            dclk_0 => \ADC_Current:Net_93_local\ ,
            dclk_glb_1 => \ADC_VoltageChanelB:Net_376\ ,
            dclk_1 => \ADC_VoltageChanelB:Net_376_local\ ,
            dclk_glb_2 => \ADC_VoltageChanelA:Net_376\ ,
            dclk_2 => \ADC_VoltageChanelA:Net_376_local\ ,
            aclk_glb_0 => \ADC_Current:Net_488\ ,
            aclk_0 => \ADC_Current:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_Current:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_Current:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_Current:DSM\
        PORT MAP (
            aclock => \ADC_Current:Net_488\ ,
            vplus => Net_7 ,
            vminus => Net_8 ,
            modbitin_udb => __ZERO__ ,
            reset_udb => __ZERO__ ,
            reset_dec => \ADC_Current:mod_reset\ ,
            extclk_cp_udb => \ADC_Current:Net_93_local\ ,
            ext_pin_1 => \ADC_Current:Net_249\ ,
            ext_pin_2 => \ADC_Current:Net_23\ ,
            ext_vssa => Net_12 ,
            qtz_ref => \ADC_Current:Net_34\ ,
            dec_clock => \ADC_Current:aclock\ ,
            mod_dat_3 => \ADC_Current:mod_dat_3\ ,
            mod_dat_2 => \ADC_Current:mod_dat_2\ ,
            mod_dat_1 => \ADC_Current:mod_dat_1\ ,
            mod_dat_0 => \ADC_Current:mod_dat_0\ ,
            dout_udb_7 => \ADC_Current:Net_245_7\ ,
            dout_udb_6 => \ADC_Current:Net_245_6\ ,
            dout_udb_5 => \ADC_Current:Net_245_5\ ,
            dout_udb_4 => \ADC_Current:Net_245_4\ ,
            dout_udb_3 => \ADC_Current:Net_245_3\ ,
            dout_udb_2 => \ADC_Current:Net_245_2\ ,
            dout_udb_1 => \ADC_Current:Net_245_1\ ,
            dout_udb_0 => \ADC_Current:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 14
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_Current:DEC\
        PORT MAP (
            aclock => \ADC_Current:aclock\ ,
            mod_dat_3 => \ADC_Current:mod_dat_3\ ,
            mod_dat_2 => \ADC_Current:mod_dat_2\ ,
            mod_dat_1 => \ADC_Current:mod_dat_1\ ,
            mod_dat_0 => \ADC_Current:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_Current:mod_reset\ ,
            interrupt => Net_10 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: 
    SC Block @ F(SC,2): 
    sccell: Name =\PGA_1:SC\
        PORT MAP (
            vref => NegVoltChA ,
            vin => PosVoltChA ,
            dyn_cntl_udb => __ZERO__ ,
            modout => \PGA_1:Net_41\ ,
            vout => Net_155 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_VoltageChanelA:vRef_1024\
        PORT MAP (
            vout => \ADC_VoltageChanelA:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_VoltageChanelB:ADC_SAR\
        PORT MAP (
            vplus => VoltChB ,
            vminus => \ADC_VoltageChanelB:Net_126\ ,
            ext_pin => \ADC_VoltageChanelB:Net_210\ ,
            vrefhi_out => \ADC_VoltageChanelB:Net_126\ ,
            vref => \ADC_VoltageChanelA:Net_233\ ,
            clk_udb => \ADC_VoltageChanelB:Net_188\ ,
            sof_udb => __ZERO__ ,
            vp_ctl_udb_3 => __ZERO__ ,
            vp_ctl_udb_2 => __ZERO__ ,
            vp_ctl_udb_1 => __ZERO__ ,
            vp_ctl_udb_0 => __ZERO__ ,
            vn_ctl_udb_3 => __ZERO__ ,
            vn_ctl_udb_2 => __ZERO__ ,
            vn_ctl_udb_1 => __ZERO__ ,
            vn_ctl_udb_0 => __ZERO__ ,
            irq => \ADC_VoltageChanelB:Net_252\ ,
            next => Net_521 ,
            data_out_udb_11 => \ADC_VoltageChanelB:Net_207_11\ ,
            data_out_udb_10 => \ADC_VoltageChanelB:Net_207_10\ ,
            data_out_udb_9 => \ADC_VoltageChanelB:Net_207_9\ ,
            data_out_udb_8 => \ADC_VoltageChanelB:Net_207_8\ ,
            data_out_udb_7 => \ADC_VoltageChanelB:Net_207_7\ ,
            data_out_udb_6 => \ADC_VoltageChanelB:Net_207_6\ ,
            data_out_udb_5 => \ADC_VoltageChanelB:Net_207_5\ ,
            data_out_udb_4 => \ADC_VoltageChanelB:Net_207_4\ ,
            data_out_udb_3 => \ADC_VoltageChanelB:Net_207_3\ ,
            data_out_udb_2 => \ADC_VoltageChanelB:Net_207_2\ ,
            data_out_udb_1 => \ADC_VoltageChanelB:Net_207_1\ ,
            data_out_udb_0 => \ADC_VoltageChanelB:Net_207_0\ ,
            eof_udb => Net_518 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_VoltageChanelA:ADC_SAR\
        PORT MAP (
            vplus => Net_155 ,
            vminus => \ADC_VoltageChanelA:Net_126\ ,
            ext_pin => \ADC_VoltageChanelA:Net_210\ ,
            vrefhi_out => \ADC_VoltageChanelA:Net_126\ ,
            vref => \ADC_VoltageChanelA:Net_233\ ,
            clk_udb => \ADC_VoltageChanelA:Net_188\ ,
            sof_udb => __ZERO__ ,
            vp_ctl_udb_3 => __ZERO__ ,
            vp_ctl_udb_2 => __ZERO__ ,
            vp_ctl_udb_1 => __ZERO__ ,
            vp_ctl_udb_0 => __ZERO__ ,
            vn_ctl_udb_3 => __ZERO__ ,
            vn_ctl_udb_2 => __ZERO__ ,
            vn_ctl_udb_1 => __ZERO__ ,
            vn_ctl_udb_0 => __ZERO__ ,
            irq => \ADC_VoltageChanelA:Net_252\ ,
            next => Net_161 ,
            data_out_udb_11 => \ADC_VoltageChanelA:Net_207_11\ ,
            data_out_udb_10 => \ADC_VoltageChanelA:Net_207_10\ ,
            data_out_udb_9 => \ADC_VoltageChanelA:Net_207_9\ ,
            data_out_udb_8 => \ADC_VoltageChanelA:Net_207_8\ ,
            data_out_udb_7 => \ADC_VoltageChanelA:Net_207_7\ ,
            data_out_udb_6 => \ADC_VoltageChanelA:Net_207_6\ ,
            data_out_udb_5 => \ADC_VoltageChanelA:Net_207_5\ ,
            data_out_udb_4 => \ADC_VoltageChanelA:Net_207_4\ ,
            data_out_udb_3 => \ADC_VoltageChanelA:Net_207_3\ ,
            data_out_udb_2 => \ADC_VoltageChanelA:Net_207_2\ ,
            data_out_udb_1 => \ADC_VoltageChanelA:Net_207_1\ ,
            data_out_udb_0 => \ADC_VoltageChanelA:Net_207_0\ ,
            eof_udb => Net_158 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_1_CYAMUXSIDE_A
        PORT MAP (
            muxin_1 => NegCurChA ,
            muxin_0 => PosCurChA ,
            vout => Net_7 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_1_CYAMUXSIDE_B
        PORT MAP (
            muxin_1 => NegCurChB ,
            muxin_0 => PosCurChB ,
            vout => Net_8 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                                | 
Port | Pin | Fixed |      Type |       Drive Mode |                           Name | Connections
-----+-----+-------+-----------+------------------+--------------------------------+--------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |                    O_OUT_ON(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |                I_PosVoltChA(0) | Analog(PosVoltChA)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \ADC_VoltageChanelA:Bypass(0)\ | Analog(\ADC_VoltageChanelA:Net_210\)
     |   3 |     * |      NONE |         CMOS_OUT |              O_OUT_POLARITY(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC_VoltageChanelB:Bypass(0)\ | Analog(\ADC_VoltageChanelB:Net_210\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                 I_NegCurChA(0) | In(AMuxHw_1_Decoder_one_hot_1), Analog(NegCurChA)
     |   6 |     * |      NONE |      HI_Z_ANALOG |                 I_PosCurChA(0) | In(AMuxHw_1_Decoder_one_hot_0), Analog(PosCurChA)
     |   7 |     * |      NONE |      HI_Z_ANALOG |                I_NegVoltChA(0) | Analog(NegVoltChA)
-----+-----+-------+-----------+------------------+--------------------------------+--------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |                     OneWire(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |                   O_LCD_BKL(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                    O_LCD_CD(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                    O_LCD_RD(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                    O_LCD_WR(0) | 
-----+-----+-------+-----------+------------------+--------------------------------+--------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |                      LCD_DB(0) | OE(tmpOE__LCD_DB_net_7)
     |   1 |     * |      NONE |         CMOS_OUT |                      LCD_DB(1) | OE(tmpOE__LCD_DB_net_7)
     |   2 |     * |      NONE |         CMOS_OUT |                      LCD_DB(2) | OE(tmpOE__LCD_DB_net_7)
     |   3 |     * |      NONE |         CMOS_OUT |                      LCD_DB(3) | OE(tmpOE__LCD_DB_net_7)
     |   4 |     * |      NONE |         CMOS_OUT |                      LCD_DB(4) | OE(tmpOE__LCD_DB_net_7)
     |   5 |     * |      NONE |         CMOS_OUT |                      LCD_DB(5) | OE(tmpOE__LCD_DB_net_7)
     |   6 |     * |      NONE |         CMOS_OUT |                      LCD_DB(6) | OE(tmpOE__LCD_DB_net_7)
     |   7 |     * |      NONE |         CMOS_OUT |                      LCD_DB(7) | OE(tmpOE__LCD_DB_net_7)
-----+-----+-------+-----------+------------------+--------------------------------+--------------------------------------------------
   3 |   1 |     * |      NONE |      HI_Z_ANALOG |                        AGND(0) | Analog(Net_12)
     |   2 |     * |      NONE |      HI_Z_ANALOG |    \ADC_Current:Bypass_P32(0)\ | Analog(\ADC_Current:Net_23\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |                   I_VoltChB(0) | Analog(VoltChB)
     |   4 |     * |      NONE |      HI_Z_ANALOG |                 I_NegCurChB(0) | In(AMuxHw_1_Decoder_one_hot_1), Analog(NegCurChB)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                 I_PosCurChB(0) | In(AMuxHw_1_Decoder_one_hot_0), Analog(PosCurChB)
     |   6 |     * |      NONE |         CMOS_OUT |                     O_OnChA(0) | In(OnChA)
     |   7 |     * |      NONE |         CMOS_OUT |                     O_OnChB(0) | In(OnChB)
-----+-----+-------+-----------+------------------+--------------------------------+--------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |                   O_LCD_RES(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |                 I_MultiJogA(0) | FB(Net_10747)
     |   2 |     * |      NONE |      RES_PULL_UP |                 I_MultiJogB(0) | FB(Net_10748)
     |   3 |     * |      NONE |      RES_PULL_UP |                     I_BtnOk(0) | FB(Net_10739)
     |   4 |     * |      NONE |      RES_PULL_UP |        I_BtnRiseRatePowerUp(0) | FB(Net_10736)
     |   5 |     * |      NONE |      RES_PULL_UP |            I_BtnBipolarMode(0) | FB(Net_10727)
     |   6 |     * |      NONE |      RES_PULL_UP |         I_BtnChangePolarity(0) | FB(Net_10728)
-----+-----+-------+-----------+------------------+--------------------------------+--------------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |                    FAN_CTRL(0) | In(Net_10524)
     |   1 |     * |      NONE |         CMOS_OUT |       O_Led_RiseRatePowerUp(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                 O_Led_Polar(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                 O_Led_Error(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                    O_PwmChA(0) | In(PwmChA)
     |   5 |     * |      NONE |         CMOS_OUT |                    O_PwmChB(0) | In(PwmChB)
     |   6 |     * |   FALLING |    OPEN_DRAIN_LO |                    MouseClk(0) | 
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |                   MouseData(0) | 
--------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.009ms
Digital Placement phase: Elapsed time ==> 2s.779ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.529ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.248ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PowerSuplyUnit_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.736ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.341ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.116ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.117ms
API generation phase: Elapsed time ==> 2s.872ms
Dependency generation phase: Elapsed time ==> 0s.033ms
Cleanup phase: Elapsed time ==> 0s.001ms
