read_verilog simcells_p1.v;
write_mv -clib simcells_p1.v;

