.id 0xF043C012
.type MODULE
.size 0xC000
.name DIFv2
.qemu pmb887x-dif-v2
.descr Display Interface (see linux-sofia-3gr/drivers/video/xgold/dcc/dcc-hwregs.h)

.irq	RX_SINGLE
.irq	RX_BURST
.irq	TX
.irq	ERR

.gpio	D0
.gpio	D1
.gpio	D2
.gpio	D3
.gpio	D4
.gpio	D5
.gpio	D6
.gpio	D7
.gpio	CS1
.gpio	CS2
.gpio	CS3
.gpio	RD
.gpio	WR
.gpio	CD

CLC			0x00	Clock Control Register
	*MOD_CLC

ID			0x08	Identification Register
	*MOD_ID

RUNCTRL		0x10	Run Control Register
	RUN		0	1	Enable DIF Interface

CON		0x20		Control Register
	TRI		0	2
	HB		4	1	Heading Bit Control
		LSB=0
		MSB=1
	PH		5	1	Clock Phase Control (CPHA)
		0=0
		1=1
	PO		6	1	Clock Polarity Control (CPOL)
		0=0
		1=1
	LB		7	1	Loop-Back Control
	BM		16	5	Data Width Selection
		1=0
		2=1
		3=2
		4=3
		5=4
		6=5
		7=6
		8=7
		9=8
		10=9
		11=10
		12=11
		13=12
		14=13
		15=14
		16=15

PERREG		0x24	Peripheral Function Register
	DIFPERMODE	0	1
		SERIAL=0
		PARALLEL=1
	INBAND		1	1
	CS1POL		2	1
	CS2POL		3	1
	RDPOL		4	1
	WRPOL		5	1
	CDPOL		6	1
	CS3POL		7	1

CSREG		0x28	Chip Select and Data Configuration Register
	CD		0	1
	CS1		1	1
	CS2		2	1
	CS3		3	1
	BSCONF	4	3
		OFF=0
		1x8BIT=1
		1x9BIT=2
		2x8BIT=3
		2x9BIT=4
		3x8BIT=5
		3x9BIT=6
		4x8BIT=7
	GRACMD	7	1

LCDTIM1		0x2C	LCD Timing Register 1
	ADDRDELAY		0	7
	ACCESSCYCLE		8	7
	DATADELAY		16	7

LCDTIM2		0x30	LCD Timing Register 2
	CSACT			0	7
	CSDEACT			8	7
	WRRDACT			16	7
	WRRDDEACT		24	7

STARTLCDRD	0x34	Start LCD Read Register
	STARTREAD	0	1
	READBYTES	1	15

STAT		0x38	DIF Status Register
	BSY			0	1
	GRABSY		1	1
	DSIFULL		2	1
	DSIDIR		3	1
	DSILOCK		4	1

COEFF_REG1	0x3C
	COEFF0		0	10
	COEFF1		10	10
	COEFF2		20	10

COEFF_REG2	0x40
	COEFF3		0	10
	COEFF4		10	10
	COEFF5		20	10

COEFF_REG3	0x44
	COEFF6		0	10
	COEFF7		10	10
	COEFF8		20	10

OFFSET		0x48
	OFF0		0	10
	OFF1		10	10
	OFF2		20	10

PBCCON		0x4C	Pixel-Bit Conversion Register
	PBBCONV_MODE	0	1

BMREG0		0x50	Bit Multiplex Configuration Register 0
	MUX0	0	5
	MUX1	5	5
	MUX2	10	5
	MUX3	16	5
	MUX4	21	5
	MUX5	26	5

BMREG1		0x54	Bit Multiplex Configuration Register 1
	MUX6	0	5
	MUX7	5	5
	MUX8	10	5
	MUX9	16	5
	MUX10	21	5
	MUX11	26	5

BMREG2		0x58	Bit Multiplex Configuration Register 2
	MUX12	0	5
	MUX13	5	5
	MUX14	10	5
	MUX15	16	5
	MUX16	21	5
	MUX17	26	5

BMREG3		0x5C	Bit Multiplex Configuration Register 3
	MUX18	0	5
	MUX19	5	5
	MUX20	10	5
	MUX21	16	5
	MUX22	21	5
	MUX23	26	5

BMREG4		0x60	Bit Multiplex Configuration Register 4
	MUX24	0	5
	MUX25	5	5
	MUX26	10	5
	MUX27	16	5
	MUX28	21	5
	MUX29	26	5

BMREG5		0x64	Bit Multiplex Configuration Register 5
	MUX30	0	5
	MUX31	5	5

BCSEL0		0x68	Bit Control Register 0
	B0		0	2
	B1		2	2
	B2		4	2
	B3		6	2
	B4		8	2
	B5		10	2
	B6		12	2
	B7		14	2
	B8		16	2
	B9		18	2
	B10		20	2
	B11		22	2
	B12		24	2
	B13		26	2
	B14		28	2
	B15		30	2

BCSEL1		0x6C	Bit Control Register 1
	B16		0	2
	B17		2	2
	B18		4	2
	B19		6	2
	B20		8	2
	B21		10	2
	B22		12	2
	B23		14	2
	B24		16	2
	B25		18	2
	B26		20	2
	B27		22	2
	B28		24	2
	B29		26	2
	B30		28	2
	B31		30	2

BCREG		0x70	Bit Clamp Value Register
	B0		0	1
	B1		2	1
	B2		4	1
	B3		6	1
	B4		8	1
	B5		10	1
	B6		12	1
	B7		14	1
	B8		16	1
	B9		18	1
	B10		20	1
	B11		22	1
	B12		24	1
	B13		26	1
	B14		28	1
	B15		30	1
	B16		0	1
	B17		2	1
	B18		4	1
	B19		6	1
	B20		8	1
	B21		10	1
	B22		12	1
	B23		14	1
	B24		16	1
	B25		18	1
	B26		20	1
	B27		22	1
	B28		24	1
	B29		26	1
	B30		28	1
	B31		30	1

INVERT_BIT	0x74	Bit Inversion Register
	B0		0	1
	B1		2	1
	B2		4	1
	B3		6	1
	B4		8	1
	B5		10	1
	B6		12	1
	B7		14	1
	B8		16	1
	B9		18	1
	B10		20	1
	B11		22	1
	B12		24	1
	B13		26	1
	B14		28	1
	B15		30	1
	B16		0	1
	B17		2	1
	B18		4	1
	B19		6	1
	B20		8	1
	B21		10	1
	B22		12	1
	B23		14	1
	B24		16	1
	B25		18	1
	B26		20	1
	B27		22	1
	B28		24	1
	B29		26	1
	B30		28	1
	B31		30	1

SYNC_CONFIG	0x78	Transfer Synchronization Configuration Register
	SYNCEN		0	1
	HDPOL		1	1
	VDPOL		2	1
	SYNCCD		3	1
	SYNCCS1		4	1
	SYNCCS2		5	1
	SYNCCS3		6	1
	EXTSTART	8	2
	EXTBYTES	10	2
	EXTROWS		12	2
	COMP		16	8

SYNC_COUNT	0x7C	Transfer Synchronization Count Register
	NUMROWS		22	10
	NUMBYTES	10	12
	HDSTART		0	10

BR			0x80	Baud Rate Timer Reload Register
	VALUE	0	16

FDIV		0x84	Baud Rate Timer Fractional Register (0x84)
	VALUE	0	9

DEBUG		0x8C	Debug

RXFIFO_CFG	0x90	RX FIFO Configuration Register
	RXBS	0	3	RX Burst Size
		1_WORD=0
		2_WORD=1
		4_WORD=2
		8_WORD=3
		16_WORD=4
		32_WORD=5
		64_WORD=6
		128_WORD=7
	RXFA	8	2	RX FIFO Alignment
		1=0
		2=1
		4=2
	RXFC	16	1	RX FIFO Flow Control

MRPS_CTRL	0x94	Maximum Received Packet Size Control Register
	MRPS	0	14	Maximum Received Packet Size

RPS_STAT	0x98	Received Packet Size Status Register
	RPS		0	14	Received Packet Size

RXFFS_STAT	0x9C	Filled RX FIFO Stages Status Register

TXFIFO_CFG	0xA0	TX FIFO Configuration Register
	TXBS	0	3	TX Burst Size
		1_WORD=0
		2_WORD=1
		4_WORD=2
		8_WORD=3
		16_WORD=4
		32_WORD=5
		64_WORD=6
		128_WORD=7
	TXFA	8	2	TX FIFO Alignment
		1=0
		2=1
		4=2
	TXFC	16	1	TX FIFO Flow Control

TPS_CTRL	0xA4	Transmit Packet Size Register
	TPS		0	14	Transmit Packet Size

TXFFS_STAT	0xA8	Filled TX FIFO Stages Status Register

ERRIRQSM	0xB0	Error Interrupt Request Source Mask Register
	RXFUFL		0	1
	RXFOFL		1	1
	TXFOFL		2	1
	PHASE		3	1
	CMD			4	1
	MASTER		5	1
	TXUFL		11	1
	MASTER2		12	1
	IDLE		13	1

ERRIRQSS	0xB4	Error Interrupt Request Source Status Register
	RXFUFL		0	1
	RXFOFL		1	1
	TXFOFL		2	1
	PHASE		3	1
	CMD			4	1
	MASTER		5	1
	TXUFL		11	1
	MASTER2		12	1
	IDLE		13	1

ERRIRQSC	0xB8	Error Interrupt Request Source Clear Register
	RXFUFL		0	1
	RXFOFL		1	1
	TXFOFL		2	1
	PHASE		3	1
	CMD			4	1
	MASTER		5	1
	TXUFL		11	1
	MASTER2		12	1
	IDLE		13	1

RIS			0xC0	Raw Interrupt Status Register
	RXLSREQ		0	1
	RXSREQ		1	1
	RXLBREQ		2	1
	RXBREQ		3	1
	TXLSREQ		4	1
	TXSREQ		5	1
	TXLBREQ		6	1
	TXBREQ		7	1
	ERR			8	1
	CMD			9	1
	FRAME		10	1

IMSC		0xC4	Interrupt Mask Control Register
	RXLSREQ		0	1
	RXSREQ		1	1
	RXLBREQ		2	1
	RXBREQ		3	1
	TXLSREQ		4	1
	TXSREQ		5	1
	TXLBREQ		6	1
	TXBREQ		7	1
	ERR			8	1
	CMD			9	1
	FRAME		10	1

MIS			0xC8	Masked Interrupt Status
	RXLSREQ		0	1
	RXSREQ		1	1
	RXLBREQ		2	1
	RXBREQ		3	1
	TXLSREQ		4	1
	TXSREQ		5	1
	TXLBREQ		6	1
	TXBREQ		7	1
	ERR			8	1

ICR			0xCC	Interrupt Clear Register
	RXLSREQ		0	1
	RXSREQ		1	1
	RXLBREQ		2	1
	RXBREQ		3	1
	TXLSREQ		4	1
	TXSREQ		5	1
	TXLBREQ		6	1
	TXBREQ		7	1
	ERR			8	1

ISR			0xD0	Interrupt Set Register
	RXLSREQ		0	1
	RXSREQ		1	1
	RXLBREQ		2	1
	RXBREQ		3	1
	TXLSREQ		4	1
	TXSREQ		5	1
	TXLBREQ		6	1
	TXBREQ		7	1
	ERR			8	1

DMAE		0xD4	DMA Enable
	RXLSREQ		0	1
	RXSREQ		1	1
	RXLBREQ		2	1
	RXBREQ		3	1
	TXLSREQ		4	1
	TXSREQ		5	1
	TXLBREQ		6	1
	TXBREQ		7	1

TXD			0x8000	Transmission Data Register
	BYTE0	0	8
	BYTE1	8	8
	BYTE2	16	8
	BYTE3	24	8

RXD			0xC000	Receive Data Register
	BYTE0	0	8
	BYTE1	8	8
	BYTE2	16	8
	BYTE3	24	8
