Test case 281

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = c5d9bf86
  clk = 0
  inj_select_a_1755301683136_508 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=10000110000000001101100111000101
    Iverilog=10000110101111111101100111000101
    CXXRTL=10000110101111111101100111000101
    CXXSLG=10000110101111111101100111000101
    CXXSLG_SV2V=10000110101111111101100111000101
    Xcelium=10000110101111111101100111000101
