// Seed: 1940126481
macromodule module_0 (
    output supply1 id_0#(.id_11(1)),
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    output wor id_6,
    input tri id_7,
    input tri1 id_8,
    input uwire id_9
);
  assign id_6 = id_1;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply0 id_3
);
  logic [7:0] id_5;
  assign id_5[1] = 1;
  module_0(
      id_0, id_3, id_3, id_3, id_3, id_1, id_0, id_1, id_3, id_1
  );
endmodule
