# Loading project 122352_5
do sum3_file_tb.do in.txt out.txt
# in.txt
# in.txt
# sum3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:23 on Jan 15,2018
# vcom -reportprogress 300 sum3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity halfA
# -- Compiling architecture df of halfA
# -- Compiling entity fullA
# -- Compiling architecture mix of fullA
# -- Loading entity halfA
# -- Compiling entity adderN
# -- Compiling architecture generacja of adderN
# -- Loading entity fullA
# End time: 11:56:23 on Jan 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:23 on Jan 15,2018
# vcom -reportprogress 300 sum3_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity sum3_tb
# -- Compiling architecture testbench_arch of sum3_tb
# ** Error: sum3_file_tb.vhd(14): (vcom-1294) Declaration with designator "fin" already exists in this region.
# ** =====> Prior declaration of "FIN" is at sum3_file_tb.vhd(8).
# ** Error: sum3_file_tb.vhd(15): (vcom-1294) Declaration with designator "fout" already exists in this region.
# ** =====> Prior declaration of "FOUT" is at sum3_file_tb.vhd(9).
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity adderN
# ** Error: sum3_file_tb.vhd(55): VHDL Compiler exiting
# End time: 11:56:24 on Jan 15,2018, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: /home/mstanek/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sum3_file_tb.do line 8
# /home/mstanek/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ${d}_file_tb.vhd"
# Compile of sum3_tb.vhd was successful.
# Compile of sum3_file_tb.vhd failed with 3 errors.
do sum3_file_tb.do in.txt out.txt
# in.txt
# in.txt
# sum3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:01 on Jan 15,2018
# vcom -reportprogress 300 sum3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity halfA
# -- Compiling architecture df of halfA
# -- Compiling entity fullA
# -- Compiling architecture mix of fullA
# -- Loading entity halfA
# -- Compiling entity adderN
# -- Compiling architecture generacja of adderN
# -- Loading entity fullA
# End time: 11:57:01 on Jan 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:01 on Jan 15,2018
# vcom -reportprogress 300 sum3_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity sum3_tb
# -- Compiling architecture testbench_arch of sum3_tb
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity adderN
# ** Error: sum3_file_tb.vhd(41): (vcom-1600) No feasible entries for subprogram "endfile".
#    Visible subprograms are:
#       (implicit) TEXTIO.endfile[std.TEXTIO.TEXT return BOOLEAN] at $MODEL_TECH/../vhdl_src/std/textio.vhd(15)
# ** Error: sum3_file_tb.vhd(41): Type error resolving prefix expression "not" as type std.STANDARD.BOOLEAN.
# ** Error: sum3_file_tb.vhd(55): VHDL Compiler exiting
# End time: 11:57:01 on Jan 15,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/mstanek/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sum3_file_tb.do line 8
# /home/mstanek/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ${d}_file_tb.vhd"
# Compile of sum3_file_tb.vhd failed with 3 errors.
# Compile of sum3_file_tb.vhd was successful.
do sum3_file_tb.do in.txt out.txt
# in.txt
# in.txt
# sum3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:23 on Jan 15,2018
# vcom -reportprogress 300 sum3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity halfA
# -- Compiling architecture df of halfA
# -- Compiling entity fullA
# -- Compiling architecture mix of fullA
# -- Loading entity halfA
# -- Compiling entity adderN
# -- Compiling architecture generacja of adderN
# -- Loading entity fullA
# End time: 11:58:24 on Jan 15,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:24 on Jan 15,2018
# vcom -reportprogress 300 sum3_file_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity sum3_tb
# -- Compiling architecture testbench_arch of sum3_tb
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity adderN
# End time: 11:58:24 on Jan 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.sum3_tb -GFIN=in.txt -GFOUT=out.txt -GN=30 
# Start time: 11:58:24 on Jan 15,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sum3_tb(testbench_arch)
# Loading work.addern(generacja)
# Loading work.fulla(mix)
# Loading work.halfa(df)
# ** Failure: Assertion violation.
#    Time: 200 ns  Iteration: 0  Process: /sum3_tb/line__35 File: sum3_file_tb.vhd
# Break in Process line__35 at sum3_file_tb.vhd line 53
