# compile vhdl design source files
vhdl xil_defaultlib  "../../../../Workspace/processingModule.vhd"
vhdl xil_defaultlib  "../../../../Workspace/processingModuleTestbench.vhd"

# Do not sort compile order
nosort
