// Seed: 1889450465
module module_0 (
    input wire id_0,
    input wire id_1,
    output wire id_2
    , id_29,
    output wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wand id_7,
    input tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    input supply1 id_13,
    output wand id_14,
    input wor id_15,
    input wor id_16,
    output uwire id_17,
    output uwire id_18,
    input tri0 id_19,
    input wor id_20,
    input supply1 id_21,
    input wire id_22,
    input wor id_23,
    input supply0 id_24,
    input supply0 id_25,
    input supply1 id_26,
    output supply1 id_27
);
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    output wand id_4,
    input supply1 id_5,
    input wand id_6,
    output wire id_7
);
  assign id_4 = id_2;
  module_0(
      id_2,
      id_5,
      id_4,
      id_0,
      id_6,
      id_6,
      id_7,
      id_0,
      id_3,
      id_3,
      id_3,
      id_5,
      id_5,
      id_3,
      id_4,
      id_2,
      id_3,
      id_7,
      id_7,
      id_6,
      id_6,
      id_3,
      id_1,
      id_6,
      id_3,
      id_2,
      id_5,
      id_4
  );
endmodule
