$comment
	File created using the following command:
		vcd file panel_arroz.msim.vcd -direction
$end
$date
	Thu Feb 27 16:19:00 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module panel_arroz_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % e $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - c~output_o $end
$var wire 1 . d~output_o $end
$var wire 1 / e~output_o $end
$var wire 1 0 a~input_o $end
$var wire 1 1 b~input_o $end
$var wire 1 2 c~0_combout $end
$var wire 1 3 d~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
10
11
02
13
$end
#40000
0!
00
0&
12
1-
1#
#80000
0"
1!
01
10
1&
#120000
0!
00
0&
03
1.
1/
1$
1%
#160000
1"
1!
11
10
1&
13
02
0.
0/
0-
0$
0%
0#
#200000
0!
00
0&
12
1-
1#
#240000
0"
1!
01
10
1&
#280000
0!
00
0&
03
1.
1/
1$
1%
#320000
1"
1!
11
10
1&
13
02
0.
0/
0-
0$
0%
0#
#360000
0!
00
0&
12
1-
1#
#400000
0"
1!
01
10
1&
#440000
0!
00
0&
03
1.
1/
1$
1%
#480000
1"
1!
11
10
1&
13
02
0.
0/
0-
0$
0%
0#
#520000
0!
00
0&
12
1-
1#
#560000
0"
1!
01
10
1&
#600000
0!
00
0&
03
1.
1/
1$
1%
#640000
1"
1!
11
10
1&
13
02
0.
0/
0-
0$
0%
0#
#680000
0!
00
0&
12
1-
1#
#720000
0"
1!
01
10
1&
#760000
0!
00
0&
03
1.
1/
1$
1%
#800000
1"
1!
11
10
1&
13
02
0.
0/
0-
0$
0%
0#
#840000
0!
00
0&
12
1-
1#
#880000
0"
1!
01
10
1&
#920000
0!
00
0&
03
1.
1/
1$
1%
#960000
1"
1!
11
10
1&
13
02
0.
0/
0-
0$
0%
0#
#1000000
