--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf -ucf
nexys3.ucf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35489 paths analyzed, 1150 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.994ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_18 (SLICE_X15Y11.C2), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.931ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.247 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X12Y16.B3      net (fanout=17)       1.204   inst_wd<5>
    SLICE_X12Y16.B       Tilo                  0.205   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y3.B8        net (fanout=6)        0.946   seq_tx_data<8>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y11.C2      net (fanout=4)        1.499   seq_/alu_/mult_data<2>
    SLICE_X15Y11.CLK     Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT91
                                                       seq_/rf_/rf_3_18
    -------------------------------------------------  ---------------------------
    Total                                      7.931ns (4.282ns logic, 3.649ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.247 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X16Y16.B2      net (fanout=17)       1.097   inst_wd<4>
    SLICE_X16Y16.B       Tilo                  0.205   seq_/rf_/rf_3<59>
                                                       seq_/rf_/Mmux_o_data_a31
    DSP48_X0Y3.B11       net (fanout=6)        1.033   seq_tx_data<11>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y11.C2      net (fanout=4)        1.499   seq_/alu_/mult_data<2>
    SLICE_X15Y11.CLK     Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT91
                                                       seq_/rf_/rf_3_18
    -------------------------------------------------  ---------------------------
    Total                                      7.911ns (4.282ns logic, 3.629ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_38 (FF)
  Destination:          seq_/rf_/rf_3_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.837ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.247 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_38 to seq_/rf_/rf_3_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.391   seq_/rf_/rf_3<39>
                                                       seq_/rf_/rf_3_38
    SLICE_X11Y15.D1      net (fanout=3)        1.086   seq_/rf_/rf_3<38>
    SLICE_X11Y15.D       Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.916   seq_tx_data<6>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y11.C2      net (fanout=4)        1.499   seq_/alu_/mult_data<2>
    SLICE_X15Y11.CLK     Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT91
                                                       seq_/rf_/rf_3_18
    -------------------------------------------------  ---------------------------
    Total                                      7.837ns (4.336ns logic, 3.501ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_27 (SLICE_X14Y16.D2), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.845ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.341 - 0.370)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X12Y16.B3      net (fanout=17)       1.204   inst_wd<5>
    SLICE_X12Y16.B       Tilo                  0.205   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y3.B8        net (fanout=6)        0.946   seq_tx_data<8>
    DSP48_X0Y3.M11       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y16.D2      net (fanout=4)        1.446   seq_/alu_/mult_data<11>
    SLICE_X14Y16.CLK     Tas                   0.289   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT31
                                                       seq_/rf_/rf_3_27
    -------------------------------------------------  ---------------------------
    Total                                      7.845ns (4.249ns logic, 3.596ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.341 - 0.370)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X16Y16.B2      net (fanout=17)       1.097   inst_wd<4>
    SLICE_X16Y16.B       Tilo                  0.205   seq_/rf_/rf_3<59>
                                                       seq_/rf_/Mmux_o_data_a31
    DSP48_X0Y3.B11       net (fanout=6)        1.033   seq_tx_data<11>
    DSP48_X0Y3.M11       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y16.D2      net (fanout=4)        1.446   seq_/alu_/mult_data<11>
    SLICE_X14Y16.CLK     Tas                   0.289   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT31
                                                       seq_/rf_/rf_3_27
    -------------------------------------------------  ---------------------------
    Total                                      7.825ns (4.249ns logic, 3.576ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_38 (FF)
  Destination:          seq_/rf_/rf_3_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.751ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.341 - 0.365)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_38 to seq_/rf_/rf_3_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.391   seq_/rf_/rf_3<39>
                                                       seq_/rf_/rf_3_38
    SLICE_X11Y15.D1      net (fanout=3)        1.086   seq_/rf_/rf_3<38>
    SLICE_X11Y15.D       Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.916   seq_tx_data<6>
    DSP48_X0Y3.M11       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y16.D2      net (fanout=4)        1.446   seq_/alu_/mult_data<11>
    SLICE_X14Y16.CLK     Tas                   0.289   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT31
                                                       seq_/rf_/rf_3_27
    -------------------------------------------------  ---------------------------
    Total                                      7.751ns (4.303ns logic, 3.448ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_25 (SLICE_X14Y16.B3), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.341 - 0.370)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X12Y16.B3      net (fanout=17)       1.204   inst_wd<5>
    SLICE_X12Y16.B       Tilo                  0.205   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y3.B8        net (fanout=6)        0.946   seq_tx_data<8>
    DSP48_X0Y3.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y16.B3      net (fanout=4)        1.400   seq_/alu_/mult_data<9>
    SLICE_X14Y16.CLK     Tas                   0.289   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT161
                                                       seq_/rf_/rf_3_25
    -------------------------------------------------  ---------------------------
    Total                                      7.799ns (4.249ns logic, 3.550ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.341 - 0.370)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X16Y16.B2      net (fanout=17)       1.097   inst_wd<4>
    SLICE_X16Y16.B       Tilo                  0.205   seq_/rf_/rf_3<59>
                                                       seq_/rf_/Mmux_o_data_a31
    DSP48_X0Y3.B11       net (fanout=6)        1.033   seq_tx_data<11>
    DSP48_X0Y3.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y16.B3      net (fanout=4)        1.400   seq_/alu_/mult_data<9>
    SLICE_X14Y16.CLK     Tas                   0.289   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT161
                                                       seq_/rf_/rf_3_25
    -------------------------------------------------  ---------------------------
    Total                                      7.779ns (4.249ns logic, 3.530ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_38 (FF)
  Destination:          seq_/rf_/rf_3_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.341 - 0.365)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_38 to seq_/rf_/rf_3_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.391   seq_/rf_/rf_3<39>
                                                       seq_/rf_/rf_3_38
    SLICE_X11Y15.D1      net (fanout=3)        1.086   seq_/rf_/rf_3<38>
    SLICE_X11Y15.D       Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.916   seq_tx_data<6>
    DSP48_X0Y3.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y16.B3      net (fanout=4)        1.400   seq_/alu_/mult_data<9>
    SLICE_X14Y16.CLK     Tas                   0.289   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT161
                                                       seq_/rf_/rf_3_25
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (4.303ns logic, 3.402ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/fifo_cnt_3 (SLICE_X12Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/fifo_cnt_2 (FF)
  Destination:          uart_top_/tfifo_/fifo_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/fifo_cnt_2 to uart_top_/tfifo_/fifo_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.200   uart_top_/tfifo_/fifo_cnt<5>
                                                       uart_top_/tfifo_/fifo_cnt_2
    SLICE_X12Y31.B5      net (fanout=4)        0.087   uart_top_/tfifo_/fifo_cnt<2>
    SLICE_X12Y31.CLK     Tah         (-Th)    -0.121   uart_top_/tfifo_/fifo_cnt<5>
                                                       uart_top_/tfifo_/wr_fifo_cnt[9]_select_10_OUT<3>1
                                                       uart_top_/tfifo_/fifo_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.321ns logic, 0.087ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_59 (SLICE_X16Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_59 (FF)
  Destination:          seq_/rf_/rf_3_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_59 to seq_/rf_/rf_3_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.AQ      Tcko                  0.200   seq_/rf_/rf_3<59>
                                                       seq_/rf_/rf_3_59
    SLICE_X16Y16.A6      net (fanout=3)        0.023   seq_/rf_/rf_3<59>
    SLICE_X16Y16.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<59>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT31
                                                       seq_/rf_/rf_3_59
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tx_data_10 (SLICE_X12Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tx_data_10 (FF)
  Destination:          uart_top_/tx_data_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tx_data_10 to uart_top_/tx_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.DQ      Tcko                  0.200   uart_top_/tx_data<10>
                                                       uart_top_/tx_data_10
    SLICE_X12Y22.D6      net (fanout=2)        0.026   uart_top_/tx_data<10>
    SLICE_X12Y22.CLK     Tah         (-Th)    -0.190   uart_top_/tx_data<10>
                                                       uart_top_/state[2]_tx_data[15]_select_12_OUT<10>3
                                                       uart_top_/tx_data_10
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.994|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35489 paths, 0 nets, and 1528 connections

Design statistics:
   Minimum period:   7.994ns{1}   (Maximum frequency: 125.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 08 17:38:02 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



