--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml chrono.twx chrono.ncd -o chrono.twr chrono.pcf -ucf
cronometro.ucf

Design file:              chrono.ncd
Physical constraint file: chrono.pcf
Device,package,speed:     xc3s1600e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
init_pause  |    3.302(R)|   -1.310(R)|clk_BUFGP         |   0.000|
stop        |    7.080(R)|   -0.738(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led0        |   12.134(R)|clk_BUFGP         |   0.000|
led1        |   13.889(R)|clk_BUFGP         |   0.000|
led2        |   12.163(R)|clk_BUFGP         |   0.000|
led3        |   13.587(R)|clk_BUFGP         |   0.000|
led4        |   11.939(R)|clk_BUFGP         |   0.000|
led5        |   12.384(R)|clk_BUFGP         |   0.000|
led6        |   11.367(R)|clk_BUFGP         |   0.000|
led7        |   12.078(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.621|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sel0           |led0           |   13.090|
sel0           |led1           |   14.519|
sel0           |led2           |   12.019|
sel0           |led3           |   12.779|
sel0           |led4           |   11.122|
sel0           |led5           |   13.306|
sel0           |led6           |   10.990|
sel0           |led7           |   11.869|
sel1           |led0           |   12.796|
sel1           |led1           |   14.890|
sel1           |led2           |   13.116|
sel1           |led3           |   13.876|
sel1           |led4           |   11.892|
sel1           |led5           |   12.879|
sel1           |led6           |   12.880|
sel1           |led7           |   13.225|
---------------+---------------+---------+


Analysis completed Fri Mar 15 01:27:26 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



