<html>
<head>
<meta charset="UTF-8">
<title>*vl-1-bit-or*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014_____A2VL-1-BIT-OR_A2">Click for *vl-1-bit-or* in the Full Manual</a></h3>

<p>Primitive or-gate module.</p><p>The Verilog definition of this module is:</p> 
 
<pre class="code">module VL_1_BIT_OR (out, a, b) ;
  output out;
  input a;
  input b;
  assign out = a | b;
endmodule</pre> 
 
<p>VL takes this as a primitive.  We use this in place of <span class="v">or</span> gates and 
<span class="v">|</span> operators, and also in many modules we generate for other operators like 
<span class="v">+</span>.</p> 
 
<p>The corresponding <a href="ACL2____ESIM.html">esim</a> primitive is <a href="ACL2_____A2ESIM-OR_A2.html">ACL2::*esim-or*</a></p><p><b>Definition: </b>*vl-1-bit-or*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a>
 *vl-1-bit-or*
 (<a href="ACL2____B_A2.html">b*</a> ((name "VL_1_BIT_OR")
      (atts '(("VL_PRIMITIVE") ("VL_HANDS_OFF")))
      ((<a href="ACL2____MV.html">mv</a> out-expr
           out-port out-portdecl out-vardecl)
       (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "out" :vl-output))
      ((<a href="ACL2____MV.html">mv</a> a-expr a-port a-portdecl a-vardecl)
       (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "a" :vl-input))
      ((<a href="ACL2____MV.html">mv</a> b-expr b-port b-portdecl b-vardecl)
       (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "b" :vl-input))
      (<a href="ACL2____ASSIGN.html">assign</a> (<a href="VL2014____MAKE-VL-ASSIGN.html">make-vl-assign</a>
                   :lvalue out-expr
                   :expr (<a href="VL2014____MAKE-VL-NONATOM.html">make-vl-nonatom</a> :op :vl-binary-bitor
                                          :args (<a href="COMMON-LISP____LIST.html">list</a> a-expr b-expr)
                                          :finalwidth 1
                                          :finaltype :vl-unsigned)
                   :loc *vl-fakeloc*)))
     (<a href="ACL2____HONS-COPY.html">hons-copy</a>
          (<a href="VL2014____MAKE-VL-MODULE.html">make-vl-module</a>
               :name name
               :origname name
               :ports (<a href="COMMON-LISP____LIST.html">list</a> out-port a-port b-port)
               :portdecls (<a href="COMMON-LISP____LIST.html">list</a> out-portdecl a-portdecl b-portdecl)
               :vardecls (<a href="COMMON-LISP____LIST.html">list</a> out-vardecl a-vardecl b-vardecl)
               :assigns (<a href="COMMON-LISP____LIST.html">list</a> assign)
               :minloc *vl-fakeloc*
               :maxloc *vl-fakeloc*
               :atts atts
               :esim acl2::*esim-or*))))</pre> 
 

</body>
</html>
