##############################################################
#
# Xilinx Core Generator version 11.4
# Date: Fri Feb 26 18:26:07 2010
#
##############################################################
#
#  This file contains the customisation parameters for a
#  Xilinx CORE Generator IP GUI. It is strongly recommended
#  that you do not manually alter this file as it may cause
#  unexpected and unsupported behavior.
#
##############################################################
#
# BEGIN Project Options
SET addpads = False
SET asysymbol = True
SET busformat = BusFormatAngleBracketNotRipped
SET createndf = False
SET designentry = VHDL
SET device = xc5vtx150t
SET devicefamily = virtex5
SET flowvendor = Foundation_iSE
SET formalverification = False
SET foundationsym = False
SET implementationfiletype = Ngc
SET package = ff1156
SET removerpms = False
SET simulationfiles = Structural
SET speedgrade = -2
SET verilogsim = False
SET vhdlsim = True
# END Project Options
# BEGIN Select
SELECT XAUI family Xilinx,_Inc. 9.1
# END Select
# BEGIN Parameters
CSET 802_3ae_state_machines=true
CSET component_name=xaui_gtx
CSET mdio_management=false
CSET use_tx_elastic_buffer=false
CSET xgmii_interface=Internal
# END Parameters
GENERATE
# CRC: b64d1c8f
