verilog xil_defaultlib  "C:/Users/FranticUser/Vivado Projects/4 Bit ALU/4 Bit ALU.srcs/sources_1/new/FourBalu.v"
verilog xil_defaultlib  "C:/Users/FranticUser/Vivado Projects/4 Bit ALU/4 Bit ALU.srcs/sim_1/new/tb.v"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
