Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: UART_RX_To_7_Seg_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_RX_To_7_Seg_Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_RX_To_7_Seg_Top"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : UART_RX_To_7_Seg_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "UART_TX.v" in library work
Compiling verilog file "UART_RX.v" in library work
Module <UART_TX> compiled
Compiling verilog file "Binary_To_7Segment.v" in library work
Module <UART_RX> compiled
Compiling verilog file "UART_RX_To_7_Seg_Top.v" in library work
Module <Binary_To_7Segment> compiled
Module <UART_RX_To_7_Seg_Top> compiled
No errors in compilation
Analysis of file <"UART_RX_To_7_Seg_Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <UART_RX_To_7_Seg_Top> in library <work>.

Analyzing hierarchy for module <UART_RX> in library <work> with parameters.
	CLEANUP = "100"
	CLKS_PER_BIT = "00000000000000000000000001101000"
	IDLE = "000"
	RX_DATA_BITS = "010"
	RX_START_BIT = "001"
	RX_STOP_BIT = "011"

Analyzing hierarchy for module <UART_TX> in library <work> with parameters.
	CLEANUP = "100"
	CLKS_PER_BIT = "00000000000000000000000001101000"
	IDLE = "000"
	TX_DATA_BITS = "010"
	TX_START_BIT = "001"
	TX_STOP_BIT = "011"

Analyzing hierarchy for module <Binary_To_7Segment> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <UART_RX_To_7_Seg_Top>.
Module <UART_RX_To_7_Seg_Top> is correct for synthesis.
 
Analyzing module <UART_RX> in library <work>.
	CLEANUP = 3'b100
	CLKS_PER_BIT = 32'sb00000000000000000000000001101000
	IDLE = 3'b000
	RX_DATA_BITS = 3'b010
	RX_START_BIT = 3'b001
	RX_STOP_BIT = 3'b011
Module <UART_RX> is correct for synthesis.
 
Analyzing module <UART_TX> in library <work>.
	CLEANUP = 3'b100
	CLKS_PER_BIT = 32'sb00000000000000000000000001101000
	IDLE = 3'b000
	TX_DATA_BITS = 3'b010
	TX_START_BIT = 3'b001
	TX_STOP_BIT = 3'b011
Module <UART_TX> is correct for synthesis.
 
Analyzing module <Binary_To_7Segment> in library <work>.
Module <Binary_To_7Segment> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UART_RX>.
    Related source file is "UART_RX.v".
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clock                   (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit adder for signal <r_Bit_Index$addsub0000> created at line 88.
    Found 8-bit register for signal <r_Clock_Count>.
    Found 8-bit adder for signal <r_Clock_Count$share0000> created at line 38.
    Found 8-bit register for signal <r_RX_Byte>.
    Found 1-bit register for signal <r_RX_DV>.
    Found 8-bit comparator less for signal <r_SM_Main$cmp_lt0000> created at line 75.
    Found 3-bit comparator less for signal <r_SM_Main$cmp_lt0001> created at line 86.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <UART_RX> synthesized.


Synthesizing Unit <UART_TX>.
    Related source file is "UART_TX.v".
    Found finite state machine <FSM_1> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clock                   (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <o_TX_Serial>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit adder for signal <r_Bit_Index$addsub0000> created at line 94.
    Found 8-bit register for signal <r_Clock_Count>.
    Found 8-bit adder for signal <r_Clock_Count$addsub0000>.
    Found 8-bit comparator less for signal <r_SM_Main$cmp_lt0000> created at line 64.
    Found 3-bit comparator less for signal <r_SM_Main$cmp_lt0001> created at line 92.
    Found 1-bit register for signal <r_TX_Active>.
    Found 8-bit register for signal <r_TX_Data>.
    Found 1-bit register for signal <r_TX_Done>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <UART_TX> synthesized.


Synthesizing Unit <Binary_To_7Segment>.
    Related source file is "Binary_To_7Segment.v".
    Found 16x8-bit ROM for signal <r_Hex_Encoding$mux0000> created at line 29.
    Found 8-bit register for signal <r_Hex_Encoding>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <Binary_To_7Segment> synthesized.


Synthesizing Unit <UART_RX_To_7_Seg_Top>.
    Related source file is "UART_RX_To_7_Seg_Top.v".
    Found 8-bit register for signal <LED>.
    Found 3-bit register for signal <led_enable>.
    Found 11-bit up counter for signal <licznik>.
    Found 8-bit register for signal <nowy>.
    Found 4-bit register for signal <nowyWektor>.
    Found 1-bit register for signal <wybranyBajtMlodszy>.
    Summary:
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
Unit <UART_RX_To_7_Seg_Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 8-bit adder                                           : 2
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 23
 1-bit register                                        : 13
 3-bit register                                        : 3
 4-bit register                                        : 1
 8-bit register                                        : 6
# Comparators                                          : 4
 3-bit comparator less                                 : 2
 8-bit comparator less                                 : 2
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <UART_TX_Inst/r_SM_Main/FSM> on signal <r_SM_Main[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UART_RX_Inst/r_SM_Main/FSM> on signal <r_SM_Main[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch led_enable_2 hinder the constant cleaning in the block UART_RX_To_7_Seg_Top.
   You should achieve better results by setting this init to 1.

Synthesizing (advanced) Unit <Binary_To_7Segment>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_r_Hex_Encoding_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <Binary_To_7Segment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 8-bit adder                                           : 2
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 4
 3-bit comparator less                                 : 2
 8-bit comparator less                                 : 2
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch led_enable_2 hinder the constant cleaning in the block UART_RX_To_7_Seg_Top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <r_Hex_Encoding_0> has a constant value of 0 in block <Binary_To_7Segment>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <UART_RX_To_7_Seg_Top> ...

Optimizing unit <UART_RX> ...

Optimizing unit <UART_TX> ...

Optimizing unit <Binary_To_7Segment> ...
WARNING:Xst:2677 - Node <UART_TX_Inst/r_TX_Done> of sequential type is unconnected in block <UART_RX_To_7_Seg_Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_RX_To_7_Seg_Top, actual ratio is 11.
FlipFlop UART_TX_Inst/r_SM_Main_FSM_FFd2 has been replicated 1 time(s)
FlipFlop UART_TX_Inst/r_SM_Main_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART_RX_To_7_Seg_Top.ngr
Top Level Output File Name         : UART_RX_To_7_Seg_Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 200
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 10
#      LUT2                        : 13
#      LUT2_D                      : 7
#      LUT2_L                      : 1
#      LUT3                        : 32
#      LUT3_D                      : 5
#      LUT3_L                      : 3
#      LUT4                        : 72
#      LUT4_D                      : 6
#      LUT4_L                      : 10
#      MUXCY                       : 10
#      MUXF5                       : 8
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 91
#      FD                          : 45
#      FDE                         : 32
#      FDR                         : 12
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 1
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       85  out of    704    12%  
 Number of Slice Flip Flops:             91  out of   1408     6%  
 Number of 4 input LUTs:                168  out of   1408    11%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    108    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_Clk                              | BUFGP                  | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.408ns (Maximum Frequency: 184.923MHz)
   Minimum input arrival time before clock: 4.494ns
   Maximum output required time after clock: 6.368ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_Clk'
  Clock period: 5.408ns (frequency: 184.923MHz)
  Total number of paths / destination ports: 1422 / 128
-------------------------------------------------------------------------
Delay:               5.408ns (Levels of Logic = 4)
  Source:            UART_RX_Inst/r_Clock_Count_2 (FF)
  Destination:       UART_RX_Inst/r_Clock_Count_7 (FF)
  Source Clock:      i_Clk rising
  Destination Clock: i_Clk rising

  Data Path: UART_RX_Inst/r_Clock_Count_2 to UART_RX_Inst/r_Clock_Count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.495   0.646  UART_RX_Inst/r_Clock_Count_2 (UART_RX_Inst/r_Clock_Count_2)
     LUT3:I0->O            2   0.561   0.403  UART_RX_Inst/r_SM_Main_cmp_lt0000112 (UART_RX_Inst/r_SM_Main_cmp_lt0000112)
     LUT4:I2->O           14   0.561   0.852  UART_RX_Inst/r_SM_Main_cmp_lt0000138 (UART_RX_Inst/r_SM_Main_cmp_lt0000)
     LUT4_D:I3->O          6   0.561   0.571  UART_RX_Inst/r_Clock_Count_mux0000<0>2 (UART_RX_Inst/N3)
     LUT4:I3->O            1   0.561   0.000  UART_RX_Inst/r_Clock_Count_mux0000<4>1 (UART_RX_Inst/r_Clock_Count_mux0000<4>)
     FD:D                      0.197          UART_RX_Inst/r_Clock_Count_3
    ----------------------------------------
    Total                      5.408ns (2.936ns logic, 2.472ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_Clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.494ns (Levels of Logic = 4)
  Source:            i_UART_RX (PAD)
  Destination:       UART_RX_Inst/r_Clock_Count_7 (FF)
  Destination Clock: i_Clk rising

  Data Path: i_UART_RX to UART_RX_Inst/r_Clock_Count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.824   0.819  i_UART_RX_IBUF (i_UART_RX_IBUF)
     LUT4:I3->O            1   0.561   0.380  UART_RX_Inst/r_Clock_Count_mux0000<0>1_SW3 (N142)
     LUT4_D:I2->O          6   0.561   0.592  UART_RX_Inst/r_Clock_Count_mux0000<0>1 (UART_RX_Inst/N01)
     LUT4:I2->O            1   0.561   0.000  UART_RX_Inst/r_Clock_Count_mux0000<6>1 (UART_RX_Inst/r_Clock_Count_mux0000<6>)
     FD:D                      0.197          UART_RX_Inst/r_Clock_Count_1
    ----------------------------------------
    Total                      4.494ns (2.704ns logic, 1.791ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_Clk'
  Total number of paths / destination ports: 20 / 19
-------------------------------------------------------------------------
Offset:              6.368ns (Levels of Logic = 2)
  Source:            UART_TX_Inst/r_TX_Active (FF)
  Destination:       o_UART_TX (PAD)
  Source Clock:      i_Clk rising

  Data Path: UART_TX_Inst/r_TX_Active to o_UART_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.495   0.559  UART_TX_Inst/r_TX_Active (UART_TX_Inst/r_TX_Active)
     LUT2:I0->O            1   0.561   0.357  o_UART_TX1 (o_UART_TX_OBUF)
     OBUF:I->O                 4.396          o_UART_TX_OBUF (o_UART_TX)
    ----------------------------------------
    Total                      6.368ns (5.452ns logic, 0.916ns route)
                                       (85.6% logic, 14.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.06 secs
 
--> 

Total memory usage is 4513712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

