
 # CORERESET core configurator parameters 

 # CORERESET master parameter 
set CORERESET_param ""

 # FAB_CCC core configurator parameters 
set DLL_CLK_0_BANKCLK_EN "DLL_CLK_0_BANKCLK_EN:false"
set DLL_CLK_0_DEDICATED_EN "DLL_CLK_0_DEDICATED_EN:false"
set DLL_CLK_0_FABCLK_EN "DLL_CLK_0_FABCLK_EN:false"
set DLL_CLK_1_BANKCLK_EN "DLL_CLK_1_BANKCLK_EN:false"
set DLL_CLK_1_DEDICATED_EN "DLL_CLK_1_DEDICATED_EN:false"
set DLL_CLK_1_FABCLK_EN "DLL_CLK_1_FABCLK_EN:false"
set DLL_CLK_P_EN "DLL_CLK_P_EN:false"
set DLL_CLK_P_OPTIONS_EN "DLL_CLK_P_OPTIONS_EN:false"
set DLL_CLK_REF_OPTION "DLL_CLK_REF_OPTION:DIVIDE_BY_1"
set DLL_CLK_REF_OPTIONS_EN "DLL_CLK_REF_OPTIONS_EN:false"
set DLL_CLK_S_EN "DLL_CLK_S_EN:false"
set DLL_CLK_S_OPTION "DLL_CLK_S_OPTION:DIVIDE_BY_1"
set DLL_CLK_S_OPTIONS_EN "DLL_CLK_S_OPTIONS_EN:false"
set DLL_DELAY4 "DLL_DELAY4:0"
set DLL_DYNAMIC_CODE_EN "DLL_DYNAMIC_CODE_EN:false"
set DLL_DYNAMIC_RECONFIG_INTERFACE_EN "DLL_DYNAMIC_RECONFIG_INTERFACE_EN:false"
set DLL_EXPORT_PWRDWN "DLL_EXPORT_PWRDWN:false"
set DLL_FB_CLK "DLL_FB_CLK:Primary"
set DLL_FB_EN "DLL_FB_EN:false"
set DLL_FINE_PHASE_CODE "DLL_FINE_PHASE_CODE:0"
set DLL_IN "DLL_IN:133"
set DLL_JITTER "DLL_JITTER:0"
set DLL_MODE "DLL_MODE:PHASE_REF_MODE"
set DLL_ONLY_EN "DLL_ONLY_EN:false"
set DLL_OUT_0 "DLL_OUT_0:1"
set DLL_OUT_1 "DLL_OUT_1:1"
set DLL_PRIM_PHASE "DLL_PRIM_PHASE:90"
set DLL_PRIM_PHASE_CODE "DLL_PRIM_PHASE_CODE:0"
set DLL_SEC_PHASE "DLL_SEC_PHASE:90"
set DLL_SEC_PHASE_CODE "DLL_SEC_PHASE_CODE:0"
set DLL_SELECTED_IN "DLL_SELECTED_IN:Output2"
set FF_REQUIRES_LOCK_EN_0 "FF_REQUIRES_LOCK_EN_0:0"
set GL0_0_BANKCLK_USED "GL0_0_BANKCLK_USED:false"
set GL0_0_BYPASS "GL0_0_BYPASS:0"
set GL0_0_BYPASS_EN "GL0_0_BYPASS_EN:false"
set GL0_0_DEDICATED_USED "GL0_0_DEDICATED_USED:false"
set GL0_0_DIV "GL0_0_DIV:4"
set GL0_0_DIVSTART "GL0_0_DIVSTART:0"
set GL0_0_DYNAMIC_PH "GL0_0_DYNAMIC_PH:false"
set GL0_0_EXPOSE_EN "GL0_0_EXPOSE_EN:false"
set GL0_0_FABCLK_GATED_USED "GL0_0_FABCLK_GATED_USED:false"
set GL0_0_FABCLK_USED "GL0_0_FABCLK_USED:true"
set GL0_0_FREQ_SEL "GL0_0_FREQ_SEL:false"
set GL0_0_IS_USED "GL0_0_IS_USED:true"
set GL0_0_OUT_FREQ "GL0_0_OUT_FREQ:125"
set GL0_0_PHASE_INDEX "GL0_0_PHASE_INDEX:0"
set GL0_0_PHASE_SEL "GL0_0_PHASE_SEL:false"
set GL0_0_PLL_PHASE "GL0_0_PLL_PHASE:0"
set GL0_1_BANKCLK_USED "GL0_1_BANKCLK_USED:false"
set GL0_1_BYPASS "GL0_1_BYPASS:0"
set GL0_1_BYPASS_EN "GL0_1_BYPASS_EN:false"
set GL0_1_DEDICATED_USED "GL0_1_DEDICATED_USED:false"
set GL0_1_DIV "GL0_1_DIV:1"
set GL0_1_DIVSTART "GL0_1_DIVSTART:0"
set GL0_1_DYNAMIC_PH "GL0_1_DYNAMIC_PH:false"
set GL0_1_EXPOSE_EN "GL0_1_EXPOSE_EN:false"
set GL0_1_FABCLK_USED "GL0_1_FABCLK_USED:false"
set GL0_1_FREQ_SEL "GL0_1_FREQ_SEL:false"
set GL0_1_IS_USED "GL0_1_IS_USED:true"
set GL0_1_OUT_FREQ "GL0_1_OUT_FREQ:100"
set GL0_1_PHASE_INDEX "GL0_1_PHASE_INDEX:0"
set GL0_1_PHASE_SEL "GL0_1_PHASE_SEL:false"
set GL0_1_PLL_PHASE "GL0_1_PLL_PHASE:0"
set GL1_0_BANKCLK_USED "GL1_0_BANKCLK_USED:false"
set GL1_0_BYPASS "GL1_0_BYPASS:0"
set GL1_0_BYPASS_EN "GL1_0_BYPASS_EN:false"
set GL1_0_DEDICATED_USED "GL1_0_DEDICATED_USED:false"
set GL1_0_DIV "GL1_0_DIV:125"
set GL1_0_DIVSTART "GL1_0_DIVSTART:0"
set GL1_0_DYNAMIC_PH "GL1_0_DYNAMIC_PH:false"
set GL1_0_EXPOSE_EN "GL1_0_EXPOSE_EN:false"
set GL1_0_FABCLK_GATED_USED "GL1_0_FABCLK_GATED_USED:false"
set GL1_0_FABCLK_USED "GL1_0_FABCLK_USED:true"
set GL1_0_FREQ_SEL "GL1_0_FREQ_SEL:false"
set GL1_0_IS_USED "GL1_0_IS_USED:true"
set GL1_0_OUT_FREQ "GL1_0_OUT_FREQ:50"
set GL1_0_PHASE_INDEX "GL1_0_PHASE_INDEX:0"
set GL1_0_PHASE_SEL "GL1_0_PHASE_SEL:false"
set GL1_0_PLL_PHASE "GL1_0_PLL_PHASE:0"
set GL1_1_BANKCLK_USED "GL1_1_BANKCLK_USED:false"
set GL1_1_BYPASS "GL1_1_BYPASS:0"
set GL1_1_BYPASS_EN "GL1_1_BYPASS_EN:false"
set GL1_1_DEDICATED_USED "GL1_1_DEDICATED_USED:false"
set GL1_1_DIV "GL1_1_DIV:1"
set GL1_1_DIVSTART "GL1_1_DIVSTART:0"
set GL1_1_DYNAMIC_PH "GL1_1_DYNAMIC_PH:false"
set GL1_1_EXPOSE_EN "GL1_1_EXPOSE_EN:false"
set GL1_1_FABCLK_USED "GL1_1_FABCLK_USED:false"
set GL1_1_FREQ_SEL "GL1_1_FREQ_SEL:false"
set GL1_1_IS_USED "GL1_1_IS_USED:false"
set GL1_1_OUT_FREQ "GL1_1_OUT_FREQ:0"
set GL1_1_PHASE_INDEX "GL1_1_PHASE_INDEX:0"
set GL1_1_PHASE_SEL "GL1_1_PHASE_SEL:false"
set GL1_1_PLL_PHASE "GL1_1_PLL_PHASE:0"
set GL2_0_BANKCLK_USED "GL2_0_BANKCLK_USED:false"
set GL2_0_BYPASS "GL2_0_BYPASS:0"
set GL2_0_BYPASS_EN "GL2_0_BYPASS_EN:false"
set GL2_0_DEDICATED_USED "GL2_0_DEDICATED_USED:false"
set GL2_0_DIV "GL2_0_DIV:1"
set GL2_0_DIVSTART "GL2_0_DIVSTART:0"
set GL2_0_DYNAMIC_PH "GL2_0_DYNAMIC_PH:false"
set GL2_0_EXPOSE_EN "GL2_0_EXPOSE_EN:false"
set GL2_0_FABCLK_GATED_USED "GL2_0_FABCLK_GATED_USED:false"
set GL2_0_FABCLK_USED "GL2_0_FABCLK_USED:true"
set GL2_0_FREQ_SEL "GL2_0_FREQ_SEL:false"
set GL2_0_IS_USED "GL2_0_IS_USED:false"
set GL2_0_OUT_FREQ "GL2_0_OUT_FREQ:100"
set GL2_0_PHASE_INDEX "GL2_0_PHASE_INDEX:0"
set GL2_0_PHASE_SEL "GL2_0_PHASE_SEL:false"
set GL2_0_PLL_PHASE "GL2_0_PLL_PHASE:0"
set GL2_1_BANKCLK_USED "GL2_1_BANKCLK_USED:false"
set GL2_1_BYPASS "GL2_1_BYPASS:0"
set GL2_1_BYPASS_EN "GL2_1_BYPASS_EN:false"
set GL2_1_DEDICATED_USED "GL2_1_DEDICATED_USED:false"
set GL2_1_DIV "GL2_1_DIV:1"
set GL2_1_DIVSTART "GL2_1_DIVSTART:0"
set GL2_1_DYNAMIC_PH "GL2_1_DYNAMIC_PH:false"
set GL2_1_EXPOSE_EN "GL2_1_EXPOSE_EN:false"
set GL2_1_FABCLK_USED "GL2_1_FABCLK_USED:false"
set GL2_1_FREQ_SEL "GL2_1_FREQ_SEL:false"
set GL2_1_IS_USED "GL2_1_IS_USED:false"
set GL2_1_OUT_FREQ "GL2_1_OUT_FREQ:0"
set GL2_1_PHASE_INDEX "GL2_1_PHASE_INDEX:0"
set GL2_1_PHASE_SEL "GL2_1_PHASE_SEL:false"
set GL2_1_PLL_PHASE "GL2_1_PLL_PHASE:0"
set GL3_0_BANKCLK_USED "GL3_0_BANKCLK_USED:false"
set GL3_0_BYPASS "GL3_0_BYPASS:0"
set GL3_0_BYPASS_EN "GL3_0_BYPASS_EN:false"
set GL3_0_DEDICATED_USED "GL3_0_DEDICATED_USED:false"
set GL3_0_DIV "GL3_0_DIV:1"
set GL3_0_DIVSTART "GL3_0_DIVSTART:0"
set GL3_0_DYNAMIC_PH "GL3_0_DYNAMIC_PH:false"
set GL3_0_EXPOSE_EN "GL3_0_EXPOSE_EN:false"
set GL3_0_FABCLK_GATED_USED "GL3_0_FABCLK_GATED_USED:false"
set GL3_0_FABCLK_USED "GL3_0_FABCLK_USED:true"
set GL3_0_FREQ_SEL "GL3_0_FREQ_SEL:false"
set GL3_0_IS_USED "GL3_0_IS_USED:false"
set GL3_0_OUT_FREQ "GL3_0_OUT_FREQ:100"
set GL3_0_PHASE_INDEX "GL3_0_PHASE_INDEX:0"
set GL3_0_PHASE_SEL "GL3_0_PHASE_SEL:false"
set GL3_0_PLL_PHASE "GL3_0_PLL_PHASE:0"
set GL3_1_BANKCLK_USED "GL3_1_BANKCLK_USED:false"
set GL3_1_BYPASS "GL3_1_BYPASS:0"
set GL3_1_BYPASS_EN "GL3_1_BYPASS_EN:false"
set GL3_1_DEDICATED_USED "GL3_1_DEDICATED_USED:false"
set GL3_1_DIV "GL3_1_DIV:1"
set GL3_1_DIVSTART "GL3_1_DIVSTART:0"
set GL3_1_DYNAMIC_PH "GL3_1_DYNAMIC_PH:false"
set GL3_1_EXPOSE_EN "GL3_1_EXPOSE_EN:false"
set GL3_1_FABCLK_USED "GL3_1_FABCLK_USED:false"
set GL3_1_FREQ_SEL "GL3_1_FREQ_SEL:false"
set GL3_1_IS_USED "GL3_1_IS_USED:false"
set GL3_1_OUT_FREQ "GL3_1_OUT_FREQ:0"
set GL3_1_PHASE_INDEX "GL3_1_PHASE_INDEX:0"
set GL3_1_PHASE_SEL "GL3_1_PHASE_SEL:false"
set GL3_1_PLL_PHASE "GL3_1_PLL_PHASE:0"
set PLL_ALLOW_CCC_EXT_FB "PLL_ALLOW_CCC_EXT_FB:false"
set PLL_BANDWIDTH_0 "PLL_BANDWIDTH_0:2"
set PLL_BANDWIDTH_1 "PLL_BANDWIDTH_1:1"
set PLL_BYPASS_GO_B_0 "PLL_BYPASS_GO_B_0:false"
set PLL_BYPASS_GO_B_1 "PLL_BYPASS_GO_B_1:false"
set PLL_BYPASS_POST_0 "PLL_BYPASS_POST_0:0"
set PLL_BYPASS_POST_0_0 "PLL_BYPASS_POST_0_0:false"
set PLL_BYPASS_POST_0_1 "PLL_BYPASS_POST_0_1:false"
set PLL_BYPASS_POST_0_2 "PLL_BYPASS_POST_0_2:false"
set PLL_BYPASS_POST_0_3 "PLL_BYPASS_POST_0_3:false"
set PLL_BYPASS_POST_1 "PLL_BYPASS_POST_1:0"
set PLL_BYPASS_POST_1_0 "PLL_BYPASS_POST_1_0:false"
set PLL_BYPASS_POST_1_1 "PLL_BYPASS_POST_1_1:false"
set PLL_BYPASS_POST_1_2 "PLL_BYPASS_POST_1_2:false"
set PLL_BYPASS_POST_1_3 "PLL_BYPASS_POST_1_3:false"
set PLL_BYPASS_PRE_0 "PLL_BYPASS_PRE_0:0"
set PLL_BYPASS_PRE_0_0 "PLL_BYPASS_PRE_0_0:false"
set PLL_BYPASS_PRE_0_1 "PLL_BYPASS_PRE_0_1:false"
set PLL_BYPASS_PRE_0_2 "PLL_BYPASS_PRE_0_2:false"
set PLL_BYPASS_PRE_0_3 "PLL_BYPASS_PRE_0_3:false"
set PLL_BYPASS_PRE_1 "PLL_BYPASS_PRE_1:0"
set PLL_BYPASS_PRE_1_0 "PLL_BYPASS_PRE_1_0:false"
set PLL_BYPASS_PRE_1_1 "PLL_BYPASS_PRE_1_1:false"
set PLL_BYPASS_PRE_1_2 "PLL_BYPASS_PRE_1_2:false"
set PLL_BYPASS_PRE_1_3 "PLL_BYPASS_PRE_1_3:false"
set PLL_BYPASS_SEL_0 "PLL_BYPASS_SEL_0:0"
set PLL_BYPASS_SEL_0_0 "PLL_BYPASS_SEL_0_0:false"
set PLL_BYPASS_SEL_0_1 "PLL_BYPASS_SEL_0_1:false"
set PLL_BYPASS_SEL_0_2 "PLL_BYPASS_SEL_0_2:false"
set PLL_BYPASS_SEL_0_3 "PLL_BYPASS_SEL_0_3:false"
set PLL_BYPASS_SEL_1 "PLL_BYPASS_SEL_1:0"
set PLL_BYPASS_SEL_1_0 "PLL_BYPASS_SEL_1_0:false"
set PLL_BYPASS_SEL_1_1 "PLL_BYPASS_SEL_1_1:false"
set PLL_BYPASS_SEL_1_2 "PLL_BYPASS_SEL_1_2:false"
set PLL_BYPASS_SEL_1_3 "PLL_BYPASS_SEL_1_3:false"
set PLL_DELAY_LINE_REF_FB_0 "PLL_DELAY_LINE_REF_FB_0:false"
set PLL_DELAY_LINE_REF_FB_1 "PLL_DELAY_LINE_REF_FB_1:false"
set PLL_DELAY_LINE_USED_0 "PLL_DELAY_LINE_USED_0:false"
set PLL_DELAY_LINE_USED_1 "PLL_DELAY_LINE_USED_1:false"
set PLL_DELAY_STEPS_0 "PLL_DELAY_STEPS_0:1"
set PLL_DELAY_STEPS_1 "PLL_DELAY_STEPS_1:1"
set PLL_DLL_CASCADED_EN "PLL_DLL_CASCADED_EN:false"
set PLL_DYNAMIC_CONTROL_EN_0 "PLL_DYNAMIC_CONTROL_EN_0:true"
set PLL_DYNAMIC_CONTROL_EN_1 "PLL_DYNAMIC_CONTROL_EN_1:false"
set PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0 "PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0:false"
set PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1 "PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1:false"
set PLL_EXPORT_PWRDWN "PLL_EXPORT_PWRDWN:true"
set PLL_EXT_MAX_ADDR_0 "PLL_EXT_MAX_ADDR_0:128"
set PLL_EXT_MAX_ADDR_1 "PLL_EXT_MAX_ADDR_1:128"
set PLL_EXT_WAVE_SEL_0 "PLL_EXT_WAVE_SEL_0:0"
set PLL_EXT_WAVE_SEL_1 "PLL_EXT_WAVE_SEL_1:0"
set PLL_FB_CLK_0 "PLL_FB_CLK_0:GL0_0"
set PLL_FB_CLK_1 "PLL_FB_CLK_1:GL0_1"
set PLL_FEEDBACK_MODE_0 "PLL_FEEDBACK_MODE_0:Post-VCO"
set PLL_FEEDBACK_MODE_1 "PLL_FEEDBACK_MODE_1:Post-VCO"
set PLL_IN_FREQ_0 "PLL_IN_FREQ_0:160"
set PLL_IN_FREQ_1 "PLL_IN_FREQ_1:100"
set PLL_INT_MODE_EN_0 "PLL_INT_MODE_EN_0:false"
set PLL_INT_MODE_EN_1 "PLL_INT_MODE_EN_1:false"
set PLL_LOCK_COUNT_0 "PLL_LOCK_COUNT_0:0"
set PLL_LOCK_COUNT_1 "PLL_LOCK_COUNT_1:0"
set PLL_LP_REQUIRES_LOCK_EN_0 "PLL_LP_REQUIRES_LOCK_EN_0:false"
set PLL_LP_REQUIRES_LOCK_EN_1 "PLL_LP_REQUIRES_LOCK_EN_1:false"
set PLL_PLL_CASCADED_EN "PLL_PLL_CASCADED_EN:false"
set PLL_PLL_CASCADED_SELECTED_CLK "PLL_PLL_CASCADED_SELECTED_CLK:Output2"
set PLL_POSTDIVIDERADDSOFTLOGIC_0 "PLL_POSTDIVIDERADDSOFTLOGIC_0:true"
set PLL_REF_CLK_SEL_0 "PLL_REF_CLK_SEL_0:false"
set PLL_REF_CLK_SEL_1 "PLL_REF_CLK_SEL_1:false"
set PLL_REFDIV_0 "PLL_REFDIV_0:2"
set PLL_REFDIV_1 "PLL_REFDIV_1:1"
set PLL_SPREAD_MODE_0 "PLL_SPREAD_MODE_0:false"
set PLL_SPREAD_MODE_1 "PLL_SPREAD_MODE_1:false"
set PLL_SSM_DEPTH_0 "PLL_SSM_DEPTH_0:5"
set PLL_SSM_DEPTH_1 "PLL_SSM_DEPTH_1:5"
set PLL_SSM_DIVVAL_0 "PLL_SSM_DIVVAL_0:1"
set PLL_SSM_DIVVAL_1 "PLL_SSM_DIVVAL_1:1"
set PLL_SSM_FREQ_0 "PLL_SSM_FREQ_0:32"
set PLL_SSM_FREQ_1 "PLL_SSM_FREQ_1:32"
set PLL_SSM_RAND_PATTERN_0 "PLL_SSM_RAND_PATTERN_0:2"
set PLL_SSM_RAND_PATTERN_1 "PLL_SSM_RAND_PATTERN_1:2"
set PLL_SSMD_EN_0 "PLL_SSMD_EN_0:false"
set PLL_SSMD_EN_1 "PLL_SSMD_EN_1:false"
set PLL_SYNC_CORNER_PLL "PLL_SYNC_CORNER_PLL:false"
set PLL_SYNC_EN "PLL_SYNC_EN:false"
set PLL_VCO_MODE_0 "PLL_VCO_MODE_0:MIN_JITTER"
set PLL_VCO_MODE_1 "PLL_VCO_MODE_1:MIN_JITTER"

 # FAB_CCC master parameter 
set FAB_CCC_param "$DLL_CLK_0_BANKCLK_EN $DLL_CLK_0_DEDICATED_EN $DLL_CLK_0_FABCLK_EN $DLL_CLK_1_BANKCLK_EN $DLL_CLK_1_DEDICATED_EN $DLL_CLK_1_FABCLK_EN $DLL_CLK_P_EN $DLL_CLK_P_OPTIONS_EN $DLL_CLK_REF_OPTION $DLL_CLK_REF_OPTIONS_EN $DLL_CLK_S_EN $DLL_CLK_S_OPTION $DLL_CLK_S_OPTIONS_EN $DLL_DELAY4 $DLL_DYNAMIC_CODE_EN $DLL_DYNAMIC_RECONFIG_INTERFACE_EN $DLL_EXPORT_PWRDWN $DLL_FB_CLK $DLL_FB_EN $DLL_FINE_PHASE_CODE $DLL_IN $DLL_JITTER $DLL_MODE $DLL_ONLY_EN $DLL_OUT_0 $DLL_OUT_1 $DLL_PRIM_PHASE $DLL_PRIM_PHASE_CODE $DLL_SEC_PHASE $DLL_SEC_PHASE_CODE $DLL_SELECTED_IN $FF_REQUIRES_LOCK_EN_0 $GL0_0_BANKCLK_USED $GL0_0_BYPASS $GL0_0_BYPASS_EN $GL0_0_DEDICATED_USED $GL0_0_DIV $GL0_0_DIVSTART $GL0_0_DYNAMIC_PH $GL0_0_EXPOSE_EN $GL0_0_FABCLK_GATED_USED $GL0_0_FABCLK_USED $GL0_0_FREQ_SEL $GL0_0_IS_USED $GL0_0_OUT_FREQ $GL0_0_PHASE_INDEX $GL0_0_PHASE_SEL $GL0_0_PLL_PHASE $GL0_1_BANKCLK_USED $GL0_1_BYPASS $GL0_1_BYPASS_EN $GL0_1_DEDICATED_USED $GL0_1_DIV $GL0_1_DIVSTART $GL0_1_DYNAMIC_PH $GL0_1_EXPOSE_EN $GL0_1_FABCLK_USED $GL0_1_FREQ_SEL $GL0_1_IS_USED $GL0_1_OUT_FREQ $GL0_1_PHASE_INDEX $GL0_1_PHASE_SEL $GL0_1_PLL_PHASE $GL1_0_BANKCLK_USED $GL1_0_BYPASS $GL1_0_BYPASS_EN $GL1_0_DEDICATED_USED $GL1_0_DIV $GL1_0_DIVSTART $GL1_0_DYNAMIC_PH $GL1_0_EXPOSE_EN $GL1_0_FABCLK_GATED_USED $GL1_0_FABCLK_USED $GL1_0_FREQ_SEL $GL1_0_IS_USED $GL1_0_OUT_FREQ $GL1_0_PHASE_INDEX $GL1_0_PHASE_SEL $GL1_0_PLL_PHASE $GL1_1_BANKCLK_USED $GL1_1_BYPASS $GL1_1_BYPASS_EN $GL1_1_DEDICATED_USED $GL1_1_DIV $GL1_1_DIVSTART $GL1_1_DYNAMIC_PH $GL1_1_EXPOSE_EN $GL1_1_FABCLK_USED $GL1_1_FREQ_SEL $GL1_1_IS_USED $GL1_1_OUT_FREQ $GL1_1_PHASE_INDEX $GL1_1_PHASE_SEL $GL1_1_PLL_PHASE $GL2_0_BANKCLK_USED $GL2_0_BYPASS $GL2_0_BYPASS_EN $GL2_0_DEDICATED_USED $GL2_0_DIV $GL2_0_DIVSTART $GL2_0_DYNAMIC_PH $GL2_0_EXPOSE_EN $GL2_0_FABCLK_GATED_USED $GL2_0_FABCLK_USED $GL2_0_FREQ_SEL $GL2_0_IS_USED $GL2_0_OUT_FREQ $GL2_0_PHASE_INDEX $GL2_0_PHASE_SEL $GL2_0_PLL_PHASE $GL2_1_BANKCLK_USED $GL2_1_BYPASS $GL2_1_BYPASS_EN $GL2_1_DEDICATED_USED $GL2_1_DIV $GL2_1_DIVSTART $GL2_1_DYNAMIC_PH $GL2_1_EXPOSE_EN $GL2_1_FABCLK_USED $GL2_1_FREQ_SEL $GL2_1_IS_USED $GL2_1_OUT_FREQ $GL2_1_PHASE_INDEX $GL2_1_PHASE_SEL $GL2_1_PLL_PHASE $GL3_0_BANKCLK_USED $GL3_0_BYPASS $GL3_0_BYPASS_EN $GL3_0_DEDICATED_USED $GL3_0_DIV $GL3_0_DIVSTART $GL3_0_DYNAMIC_PH $GL3_0_EXPOSE_EN $GL3_0_FABCLK_GATED_USED $GL3_0_FABCLK_USED $GL3_0_FREQ_SEL $GL3_0_IS_USED $GL3_0_OUT_FREQ $GL3_0_PHASE_INDEX $GL3_0_PHASE_SEL $GL3_0_PLL_PHASE $GL3_1_BANKCLK_USED $GL3_1_BYPASS $GL3_1_BYPASS_EN $GL3_1_DEDICATED_USED $GL3_1_DIV $GL3_1_DIVSTART $GL3_1_DYNAMIC_PH $GL3_1_EXPOSE_EN $GL3_1_FABCLK_USED $GL3_1_FREQ_SEL $GL3_1_IS_USED $GL3_1_OUT_FREQ $GL3_1_PHASE_INDEX $GL3_1_PHASE_SEL $GL3_1_PLL_PHASE $PLL_ALLOW_CCC_EXT_FB $PLL_BANDWIDTH_0 $PLL_BANDWIDTH_1 $PLL_BYPASS_GO_B_0 $PLL_BYPASS_GO_B_1 $PLL_BYPASS_POST_0 $PLL_BYPASS_POST_0_0 $PLL_BYPASS_POST_0_1 $PLL_BYPASS_POST_0_2 $PLL_BYPASS_POST_0_3 $PLL_BYPASS_POST_1 $PLL_BYPASS_POST_1_0 $PLL_BYPASS_POST_1_1 $PLL_BYPASS_POST_1_2 $PLL_BYPASS_POST_1_3 $PLL_BYPASS_PRE_0 $PLL_BYPASS_PRE_0_0 $PLL_BYPASS_PRE_0_1 $PLL_BYPASS_PRE_0_2 $PLL_BYPASS_PRE_0_3 $PLL_BYPASS_PRE_1 $PLL_BYPASS_PRE_1_0 $PLL_BYPASS_PRE_1_1 $PLL_BYPASS_PRE_1_2 $PLL_BYPASS_PRE_1_3 $PLL_BYPASS_SEL_0 $PLL_BYPASS_SEL_0_0 $PLL_BYPASS_SEL_0_1 $PLL_BYPASS_SEL_0_2 $PLL_BYPASS_SEL_0_3 $PLL_BYPASS_SEL_1 $PLL_BYPASS_SEL_1_0 $PLL_BYPASS_SEL_1_1 $PLL_BYPASS_SEL_1_2 $PLL_BYPASS_SEL_1_3 $PLL_DELAY_LINE_REF_FB_0 $PLL_DELAY_LINE_REF_FB_1 $PLL_DELAY_LINE_USED_0 $PLL_DELAY_LINE_USED_1 $PLL_DELAY_STEPS_0 $PLL_DELAY_STEPS_1 $PLL_DLL_CASCADED_EN $PLL_DYNAMIC_CONTROL_EN_0 $PLL_DYNAMIC_CONTROL_EN_1 $PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0 $PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1 $PLL_EXPORT_PWRDWN $PLL_EXT_MAX_ADDR_0 $PLL_EXT_MAX_ADDR_1 $PLL_EXT_WAVE_SEL_0 $PLL_EXT_WAVE_SEL_1 $PLL_FB_CLK_0 $PLL_FB_CLK_1 $PLL_FEEDBACK_MODE_0 $PLL_FEEDBACK_MODE_1 $PLL_IN_FREQ_0 $PLL_IN_FREQ_1 $PLL_INT_MODE_EN_0 $PLL_INT_MODE_EN_1 $PLL_LOCK_COUNT_0 $PLL_LOCK_COUNT_1 $PLL_LP_REQUIRES_LOCK_EN_0 $PLL_LP_REQUIRES_LOCK_EN_1 $PLL_PLL_CASCADED_EN $PLL_PLL_CASCADED_SELECTED_CLK $PLL_POSTDIVIDERADDSOFTLOGIC_0 $PLL_REF_CLK_SEL_0 $PLL_REF_CLK_SEL_1 $PLL_REFDIV_0 $PLL_REFDIV_1 $PLL_SPREAD_MODE_0 $PLL_SPREAD_MODE_1 $PLL_SSM_DEPTH_0 $PLL_SSM_DEPTH_1 $PLL_SSM_DIVVAL_0 $PLL_SSM_DIVVAL_1 $PLL_SSM_FREQ_0 $PLL_SSM_FREQ_1 $PLL_SSM_RAND_PATTERN_0 $PLL_SSM_RAND_PATTERN_1 $PLL_SSMD_EN_0 $PLL_SSMD_EN_1 $PLL_SYNC_CORNER_PLL $PLL_SYNC_EN $PLL_VCO_MODE_0 $PLL_VCO_MODE_1 "

 # FAB_OSC core configurator parameters 
set RCOSC_2MHZ_CLK_DIV_EN "RCOSC_2MHZ_CLK_DIV_EN:false"
set RCOSC_2MHZ_GL_EN "RCOSC_2MHZ_GL_EN:false"
set RCOSC_2MHZ_NGMUX_EN "RCOSC_2MHZ_NGMUX_EN:false"
set RCOSC_160MHZ_CLK_DIV_EN "RCOSC_160MHZ_CLK_DIV_EN:false"
set RCOSC_160MHZ_GL_EN "RCOSC_160MHZ_GL_EN:true"
set RCOSC_160MHZ_NGMUX_EN "RCOSC_160MHZ_NGMUX_EN:false"

 # FAB_OSC master parameter 
set FAB_OSC_param "$RCOSC_2MHZ_CLK_DIV_EN $RCOSC_2MHZ_GL_EN $RCOSC_2MHZ_NGMUX_EN $RCOSC_160MHZ_CLK_DIV_EN $RCOSC_160MHZ_GL_EN $RCOSC_160MHZ_NGMUX_EN "

 # INIT_MONITOR core configurator parameters 
set BANK_0_CALIB_STATUS_ENABLED "BANK_0_CALIB_STATUS_ENABLED:false"
set BANK_0_CALIB_STATUS_SIMULATION_DELAY "BANK_0_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_0_RECALIBRATION_ENABLED "BANK_0_RECALIBRATION_ENABLED:false"
set BANK_0_VDDI_STATUS_ENABLED "BANK_0_VDDI_STATUS_ENABLED:false"
set BANK_0_VDDI_STATUS_SIMULATION_DELAY "BANK_0_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_1_CALIB_STATUS_ENABLED "BANK_1_CALIB_STATUS_ENABLED:false"
set BANK_1_CALIB_STATUS_SIMULATION_DELAY "BANK_1_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_1_RECALIBRATION_ENABLED "BANK_1_RECALIBRATION_ENABLED:false"
set BANK_1_VDDI_STATUS_ENABLED "BANK_1_VDDI_STATUS_ENABLED:false"
set BANK_1_VDDI_STATUS_SIMULATION_DELAY "BANK_1_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_7_CALIB_STATUS_ENABLED "BANK_7_CALIB_STATUS_ENABLED:true"
set BANK_7_CALIB_STATUS_SIMULATION_DELAY "BANK_7_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_7_RECALIBRATION_ENABLED "BANK_7_RECALIBRATION_ENABLED:false"
set BANK_7_VDDI_STATUS_ENABLED "BANK_7_VDDI_STATUS_ENABLED:false"
set BANK_7_VDDI_STATUS_SIMULATION_DELAY "BANK_7_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_8_CALIB_STATUS_ENABLED "BANK_8_CALIB_STATUS_ENABLED:true"
set BANK_8_CALIB_STATUS_SIMULATION_DELAY "BANK_8_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_8_RECALIBRATION_ENABLED "BANK_8_RECALIBRATION_ENABLED:false"
set BANK_8_VDDI_STATUS_ENABLED "BANK_8_VDDI_STATUS_ENABLED:false"
set BANK_8_VDDI_STATUS_SIMULATION_DELAY "BANK_8_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_9_CALIB_STATUS_ENABLED "BANK_9_CALIB_STATUS_ENABLED:true"
set BANK_9_CALIB_STATUS_SIMULATION_DELAY "BANK_9_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_9_RECALIBRATION_ENABLED "BANK_9_RECALIBRATION_ENABLED:false"
set BANK_9_VDDI_STATUS_ENABLED "BANK_9_VDDI_STATUS_ENABLED:false"
set BANK_9_VDDI_STATUS_SIMULATION_DELAY "BANK_9_VDDI_STATUS_SIMULATION_DELAY:1"
set DEVICE_INIT_DONE_SIMULATION_DELAY "DEVICE_INIT_DONE_SIMULATION_DELAY:7"
set FABRIC_POR_N_SIMULATION_DELAY "FABRIC_POR_N_SIMULATION_DELAY:1"
set PCIE_INIT_DONE_SIMULATION_DELAY "PCIE_INIT_DONE_SIMULATION_DELAY:4"
set SHOW_BANK_0_CALIB_STATUS_ENABLED "SHOW_BANK_0_CALIB_STATUS_ENABLED:false"
set SHOW_BANK_0_RECALIBRATION_ENABLED "SHOW_BANK_0_RECALIBRATION_ENABLED:true"
set SHOW_BANK_0_VDDI_STATUS_ENABLED "SHOW_BANK_0_VDDI_STATUS_ENABLED:true"
set SHOW_BANK_1_CALIB_STATUS_ENABLED "SHOW_BANK_1_CALIB_STATUS_ENABLED:false"
set SHOW_BANK_1_RECALIBRATION_ENABLED "SHOW_BANK_1_RECALIBRATION_ENABLED:true"
set SHOW_BANK_1_VDDI_STATUS_ENABLED "SHOW_BANK_1_VDDI_STATUS_ENABLED:true"
set SHOW_BANK_7_CALIB_STATUS_ENABLED "SHOW_BANK_7_CALIB_STATUS_ENABLED:false"
set SHOW_BANK_7_RECALIBRATION_ENABLED "SHOW_BANK_7_RECALIBRATION_ENABLED:false"
set SHOW_BANK_7_VDDI_STATUS_ENABLED "SHOW_BANK_7_VDDI_STATUS_ENABLED:false"
set SHOW_BANK_8_CALIB_STATUS_ENABLED "SHOW_BANK_8_CALIB_STATUS_ENABLED:false"
set SHOW_BANK_8_RECALIBRATION_ENABLED "SHOW_BANK_8_RECALIBRATION_ENABLED:false"
set SHOW_BANK_8_VDDI_STATUS_ENABLED "SHOW_BANK_8_VDDI_STATUS_ENABLED:false"
set SHOW_BANK_9_CALIB_STATUS_ENABLED "SHOW_BANK_9_CALIB_STATUS_ENABLED:false"
set SHOW_BANK_9_RECALIBRATION_ENABLED "SHOW_BANK_9_RECALIBRATION_ENABLED:false"
set SHOW_BANK_9_VDDI_STATUS_ENABLED "SHOW_BANK_9_VDDI_STATUS_ENABLED:false"
set SRAM_INIT_DONE_SIMULATION_DELAY "SRAM_INIT_DONE_SIMULATION_DELAY:6"
set USRAM_INIT_DONE_SIMULATION_DELAY "USRAM_INIT_DONE_SIMULATION_DELAY:5"

 # INIT_MONITOR master parameter 
set INIT_MONITOR_param "$BANK_0_CALIB_STATUS_ENABLED $BANK_0_CALIB_STATUS_SIMULATION_DELAY $BANK_0_RECALIBRATION_ENABLED $BANK_0_VDDI_STATUS_ENABLED $BANK_0_VDDI_STATUS_SIMULATION_DELAY $BANK_1_CALIB_STATUS_ENABLED $BANK_1_CALIB_STATUS_SIMULATION_DELAY $BANK_1_RECALIBRATION_ENABLED $BANK_1_VDDI_STATUS_ENABLED $BANK_1_VDDI_STATUS_SIMULATION_DELAY $BANK_7_CALIB_STATUS_ENABLED $BANK_7_CALIB_STATUS_SIMULATION_DELAY $BANK_7_RECALIBRATION_ENABLED $BANK_7_VDDI_STATUS_ENABLED $BANK_7_VDDI_STATUS_SIMULATION_DELAY $BANK_8_CALIB_STATUS_ENABLED $BANK_8_CALIB_STATUS_SIMULATION_DELAY $BANK_8_RECALIBRATION_ENABLED $BANK_8_VDDI_STATUS_ENABLED $BANK_8_VDDI_STATUS_SIMULATION_DELAY $BANK_9_CALIB_STATUS_ENABLED $BANK_9_CALIB_STATUS_SIMULATION_DELAY $BANK_9_RECALIBRATION_ENABLED $BANK_9_VDDI_STATUS_ENABLED $BANK_9_VDDI_STATUS_SIMULATION_DELAY $DEVICE_INIT_DONE_SIMULATION_DELAY $FABRIC_POR_N_SIMULATION_DELAY $PCIE_INIT_DONE_SIMULATION_DELAY $SHOW_BANK_0_CALIB_STATUS_ENABLED $SHOW_BANK_0_RECALIBRATION_ENABLED $SHOW_BANK_0_VDDI_STATUS_ENABLED $SHOW_BANK_1_CALIB_STATUS_ENABLED $SHOW_BANK_1_RECALIBRATION_ENABLED $SHOW_BANK_1_VDDI_STATUS_ENABLED $SHOW_BANK_7_CALIB_STATUS_ENABLED $SHOW_BANK_7_RECALIBRATION_ENABLED $SHOW_BANK_7_VDDI_STATUS_ENABLED $SHOW_BANK_8_CALIB_STATUS_ENABLED $SHOW_BANK_8_VDDI_STATUS_ENABLED $SHOW_BANK_9_CALIB_STATUS_ENABLED $SHOW_BANK_9_RECALIBRATION_ENABLED $SHOW_BANK_9_VDDI_STATUS_ENABLED $SRAM_INIT_DONE_SIMULATION_DELAY $USRAM_INIT_DONE_SIMULATION_DELAY "

 # PCIE_AXI_0 core configurator parameters 
set ADDR_WIDTH_0 "ADDR_WIDTH:38"
set CROSSBAR_MODE_0 "CROSSBAR_MODE:0"
set DATA_WIDTH_0 "DATA_WIDTH:64"
set DWC_ADDR_FIFO_DEPTH_CEILING_0 "DWC_ADDR_FIFO_DEPTH_CEILING:64"
set ID_WIDTH_0 "ID_WIDTH:8"
set MASTER0_CHAN_RS_0 "MASTER0_CHAN_RS:true"
set MASTER0_CLOCK_DOMAIN_CROSSING_0 "MASTER0_CLOCK_DOMAIN_CROSSING:false"
set MASTER0_DATA_WIDTH_0 "MASTER0_DATA_WIDTH:64"
set MASTER0_DWC_DATA_FIFO_DEPTH_0 "MASTER0_DWC_DATA_FIFO_DEPTH:16"
set MASTER0_READ_INTERLEAVE_0 "MASTER0_READ_INTERLEAVE:false"
set MASTER0_READ_SLAVE0_0 "MASTER0_READ_SLAVE0:true"
set MASTER0_READ_SLAVE1_0 "MASTER0_READ_SLAVE1:true"
set MASTER0_READ_SLAVE2_0 "MASTER0_READ_SLAVE2:true"
set MASTER0_READ_SLAVE3_0 "MASTER0_READ_SLAVE3:true"
set MASTER0_READ_SLAVE4_0 "MASTER0_READ_SLAVE4:true"
set MASTER0_READ_SLAVE5_0 "MASTER0_READ_SLAVE5:true"
set MASTER0_READ_SLAVE6_0 "MASTER0_READ_SLAVE6:true"
set MASTER0_READ_SLAVE7_0 "MASTER0_READ_SLAVE7:true"
set MASTER0_READ_SLAVE8_0 "MASTER0_READ_SLAVE8:true"
set MASTER0_READ_SLAVE9_0 "MASTER0_READ_SLAVE9:true"
set MASTER0_READ_SLAVE10_0 "MASTER0_READ_SLAVE10:true"
set MASTER0_READ_SLAVE11_0 "MASTER0_READ_SLAVE11:true"
set MASTER0_READ_SLAVE12_0 "MASTER0_READ_SLAVE12:true"
set MASTER0_READ_SLAVE13_0 "MASTER0_READ_SLAVE13:true"
set MASTER0_READ_SLAVE14_0 "MASTER0_READ_SLAVE14:true"
set MASTER0_READ_SLAVE15_0 "MASTER0_READ_SLAVE15:true"
set MASTER0_READ_SLAVE16_0 "MASTER0_READ_SLAVE16:true"
set MASTER0_READ_SLAVE17_0 "MASTER0_READ_SLAVE17:true"
set MASTER0_READ_SLAVE18_0 "MASTER0_READ_SLAVE18:true"
set MASTER0_READ_SLAVE19_0 "MASTER0_READ_SLAVE19:true"
set MASTER0_READ_SLAVE20_0 "MASTER0_READ_SLAVE20:true"
set MASTER0_READ_SLAVE21_0 "MASTER0_READ_SLAVE21:true"
set MASTER0_READ_SLAVE22_0 "MASTER0_READ_SLAVE22:true"
set MASTER0_READ_SLAVE23_0 "MASTER0_READ_SLAVE23:true"
set MASTER0_READ_SLAVE24_0 "MASTER0_READ_SLAVE24:true"
set MASTER0_READ_SLAVE25_0 "MASTER0_READ_SLAVE25:true"
set MASTER0_READ_SLAVE26_0 "MASTER0_READ_SLAVE26:true"
set MASTER0_READ_SLAVE27_0 "MASTER0_READ_SLAVE27:true"
set MASTER0_READ_SLAVE28_0 "MASTER0_READ_SLAVE28:true"
set MASTER0_READ_SLAVE29_0 "MASTER0_READ_SLAVE29:true"
set MASTER0_READ_SLAVE30_0 "MASTER0_READ_SLAVE30:true"
set MASTER0_READ_SLAVE31_0 "MASTER0_READ_SLAVE31:true"
set MASTER0_TYPE_0 "MASTER0_TYPE:0"
set MASTER0_WRITE_SLAVE0_0 "MASTER0_WRITE_SLAVE0:true"
set MASTER0_WRITE_SLAVE1_0 "MASTER0_WRITE_SLAVE1:true"
set MASTER0_WRITE_SLAVE2_0 "MASTER0_WRITE_SLAVE2:true"
set MASTER0_WRITE_SLAVE3_0 "MASTER0_WRITE_SLAVE3:true"
set MASTER0_WRITE_SLAVE4_0 "MASTER0_WRITE_SLAVE4:true"
set MASTER0_WRITE_SLAVE5_0 "MASTER0_WRITE_SLAVE5:true"
set MASTER0_WRITE_SLAVE6_0 "MASTER0_WRITE_SLAVE6:true"
set MASTER0_WRITE_SLAVE7_0 "MASTER0_WRITE_SLAVE7:true"
set MASTER0_WRITE_SLAVE8_0 "MASTER0_WRITE_SLAVE8:true"
set MASTER0_WRITE_SLAVE9_0 "MASTER0_WRITE_SLAVE9:true"
set MASTER0_WRITE_SLAVE10_0 "MASTER0_WRITE_SLAVE10:true"
set MASTER0_WRITE_SLAVE11_0 "MASTER0_WRITE_SLAVE11:true"
set MASTER0_WRITE_SLAVE12_0 "MASTER0_WRITE_SLAVE12:true"
set MASTER0_WRITE_SLAVE13_0 "MASTER0_WRITE_SLAVE13:true"
set MASTER0_WRITE_SLAVE14_0 "MASTER0_WRITE_SLAVE14:true"
set MASTER0_WRITE_SLAVE15_0 "MASTER0_WRITE_SLAVE15:true"
set MASTER0_WRITE_SLAVE16_0 "MASTER0_WRITE_SLAVE16:true"
set MASTER0_WRITE_SLAVE17_0 "MASTER0_WRITE_SLAVE17:true"
set MASTER0_WRITE_SLAVE18_0 "MASTER0_WRITE_SLAVE18:true"
set MASTER0_WRITE_SLAVE19_0 "MASTER0_WRITE_SLAVE19:true"
set MASTER0_WRITE_SLAVE20_0 "MASTER0_WRITE_SLAVE20:true"
set MASTER0_WRITE_SLAVE21_0 "MASTER0_WRITE_SLAVE21:true"
set MASTER0_WRITE_SLAVE22_0 "MASTER0_WRITE_SLAVE22:true"
set MASTER0_WRITE_SLAVE23_0 "MASTER0_WRITE_SLAVE23:true"
set MASTER0_WRITE_SLAVE24_0 "MASTER0_WRITE_SLAVE24:true"
set MASTER0_WRITE_SLAVE25_0 "MASTER0_WRITE_SLAVE25:true"
set MASTER0_WRITE_SLAVE26_0 "MASTER0_WRITE_SLAVE26:true"
set MASTER0_WRITE_SLAVE27_0 "MASTER0_WRITE_SLAVE27:true"
set MASTER0_WRITE_SLAVE28_0 "MASTER0_WRITE_SLAVE28:true"
set MASTER0_WRITE_SLAVE29_0 "MASTER0_WRITE_SLAVE29:true"
set MASTER0_WRITE_SLAVE30_0 "MASTER0_WRITE_SLAVE30:true"
set MASTER0_WRITE_SLAVE31_0 "MASTER0_WRITE_SLAVE31:true"
set MASTER1_CHAN_RS_0 "MASTER1_CHAN_RS:true"
set MASTER1_CLOCK_DOMAIN_CROSSING_0 "MASTER1_CLOCK_DOMAIN_CROSSING:false"
set MASTER1_DATA_WIDTH_0 "MASTER1_DATA_WIDTH:64"
set MASTER1_DWC_DATA_FIFO_DEPTH_0 "MASTER1_DWC_DATA_FIFO_DEPTH:16"
set MASTER1_READ_INTERLEAVE_0 "MASTER1_READ_INTERLEAVE:false"
set MASTER1_READ_SLAVE0_0 "MASTER1_READ_SLAVE0:true"
set MASTER1_READ_SLAVE1_0 "MASTER1_READ_SLAVE1:true"
set MASTER1_READ_SLAVE2_0 "MASTER1_READ_SLAVE2:true"
set MASTER1_READ_SLAVE3_0 "MASTER1_READ_SLAVE3:true"
set MASTER1_READ_SLAVE4_0 "MASTER1_READ_SLAVE4:true"
set MASTER1_READ_SLAVE5_0 "MASTER1_READ_SLAVE5:true"
set MASTER1_READ_SLAVE6_0 "MASTER1_READ_SLAVE6:true"
set MASTER1_READ_SLAVE7_0 "MASTER1_READ_SLAVE7:true"
set MASTER1_READ_SLAVE8_0 "MASTER1_READ_SLAVE8:true"
set MASTER1_READ_SLAVE9_0 "MASTER1_READ_SLAVE9:true"
set MASTER1_READ_SLAVE10_0 "MASTER1_READ_SLAVE10:true"
set MASTER1_READ_SLAVE11_0 "MASTER1_READ_SLAVE11:true"
set MASTER1_READ_SLAVE12_0 "MASTER1_READ_SLAVE12:true"
set MASTER1_READ_SLAVE13_0 "MASTER1_READ_SLAVE13:true"
set MASTER1_READ_SLAVE14_0 "MASTER1_READ_SLAVE14:true"
set MASTER1_READ_SLAVE15_0 "MASTER1_READ_SLAVE15:true"
set MASTER1_READ_SLAVE16_0 "MASTER1_READ_SLAVE16:true"
set MASTER1_READ_SLAVE17_0 "MASTER1_READ_SLAVE17:true"
set MASTER1_READ_SLAVE18_0 "MASTER1_READ_SLAVE18:true"
set MASTER1_READ_SLAVE19_0 "MASTER1_READ_SLAVE19:true"
set MASTER1_READ_SLAVE20_0 "MASTER1_READ_SLAVE20:true"
set MASTER1_READ_SLAVE21_0 "MASTER1_READ_SLAVE21:true"
set MASTER1_READ_SLAVE22_0 "MASTER1_READ_SLAVE22:true"
set MASTER1_READ_SLAVE23_0 "MASTER1_READ_SLAVE23:true"
set MASTER1_READ_SLAVE24_0 "MASTER1_READ_SLAVE24:true"
set MASTER1_READ_SLAVE25_0 "MASTER1_READ_SLAVE25:true"
set MASTER1_READ_SLAVE26_0 "MASTER1_READ_SLAVE26:true"
set MASTER1_READ_SLAVE27_0 "MASTER1_READ_SLAVE27:true"
set MASTER1_READ_SLAVE28_0 "MASTER1_READ_SLAVE28:true"
set MASTER1_READ_SLAVE29_0 "MASTER1_READ_SLAVE29:true"
set MASTER1_READ_SLAVE30_0 "MASTER1_READ_SLAVE30:true"
set MASTER1_READ_SLAVE31_0 "MASTER1_READ_SLAVE31:true"
set MASTER1_TYPE_0 "MASTER1_TYPE:0"
set MASTER1_WRITE_SLAVE0_0 "MASTER1_WRITE_SLAVE0:true"
set MASTER1_WRITE_SLAVE1_0 "MASTER1_WRITE_SLAVE1:true"
set MASTER1_WRITE_SLAVE2_0 "MASTER1_WRITE_SLAVE2:true"
set MASTER1_WRITE_SLAVE3_0 "MASTER1_WRITE_SLAVE3:true"
set MASTER1_WRITE_SLAVE4_0 "MASTER1_WRITE_SLAVE4:true"
set MASTER1_WRITE_SLAVE5_0 "MASTER1_WRITE_SLAVE5:true"
set MASTER1_WRITE_SLAVE6_0 "MASTER1_WRITE_SLAVE6:true"
set MASTER1_WRITE_SLAVE7_0 "MASTER1_WRITE_SLAVE7:true"
set MASTER1_WRITE_SLAVE8_0 "MASTER1_WRITE_SLAVE8:true"
set MASTER1_WRITE_SLAVE9_0 "MASTER1_WRITE_SLAVE9:true"
set MASTER1_WRITE_SLAVE10_0 "MASTER1_WRITE_SLAVE10:true"
set MASTER1_WRITE_SLAVE11_0 "MASTER1_WRITE_SLAVE11:true"
set MASTER1_WRITE_SLAVE12_0 "MASTER1_WRITE_SLAVE12:true"
set MASTER1_WRITE_SLAVE13_0 "MASTER1_WRITE_SLAVE13:true"
set MASTER1_WRITE_SLAVE14_0 "MASTER1_WRITE_SLAVE14:true"
set MASTER1_WRITE_SLAVE15_0 "MASTER1_WRITE_SLAVE15:true"
set MASTER1_WRITE_SLAVE16_0 "MASTER1_WRITE_SLAVE16:true"
set MASTER1_WRITE_SLAVE17_0 "MASTER1_WRITE_SLAVE17:true"
set MASTER1_WRITE_SLAVE18_0 "MASTER1_WRITE_SLAVE18:true"
set MASTER1_WRITE_SLAVE19_0 "MASTER1_WRITE_SLAVE19:true"
set MASTER1_WRITE_SLAVE20_0 "MASTER1_WRITE_SLAVE20:true"
set MASTER1_WRITE_SLAVE21_0 "MASTER1_WRITE_SLAVE21:true"
set MASTER1_WRITE_SLAVE22_0 "MASTER1_WRITE_SLAVE22:true"
set MASTER1_WRITE_SLAVE23_0 "MASTER1_WRITE_SLAVE23:true"
set MASTER1_WRITE_SLAVE24_0 "MASTER1_WRITE_SLAVE24:true"
set MASTER1_WRITE_SLAVE25_0 "MASTER1_WRITE_SLAVE25:true"
set MASTER1_WRITE_SLAVE26_0 "MASTER1_WRITE_SLAVE26:true"
set MASTER1_WRITE_SLAVE27_0 "MASTER1_WRITE_SLAVE27:true"
set MASTER1_WRITE_SLAVE28_0 "MASTER1_WRITE_SLAVE28:true"
set MASTER1_WRITE_SLAVE29_0 "MASTER1_WRITE_SLAVE29:true"
set MASTER1_WRITE_SLAVE30_0 "MASTER1_WRITE_SLAVE30:true"
set MASTER1_WRITE_SLAVE31_0 "MASTER1_WRITE_SLAVE31:true"
set MASTER2_CHAN_RS_0 "MASTER2_CHAN_RS:true"
set MASTER2_CLOCK_DOMAIN_CROSSING_0 "MASTER2_CLOCK_DOMAIN_CROSSING:false"
set MASTER2_DATA_WIDTH_0 "MASTER2_DATA_WIDTH:64"
set MASTER2_DWC_DATA_FIFO_DEPTH_0 "MASTER2_DWC_DATA_FIFO_DEPTH:16"
set MASTER2_READ_INTERLEAVE_0 "MASTER2_READ_INTERLEAVE:false"
set MASTER2_READ_SLAVE0_0 "MASTER2_READ_SLAVE0:true"
set MASTER2_READ_SLAVE1_0 "MASTER2_READ_SLAVE1:true"
set MASTER2_READ_SLAVE2_0 "MASTER2_READ_SLAVE2:true"
set MASTER2_READ_SLAVE3_0 "MASTER2_READ_SLAVE3:true"
set MASTER2_READ_SLAVE4_0 "MASTER2_READ_SLAVE4:true"
set MASTER2_READ_SLAVE5_0 "MASTER2_READ_SLAVE5:true"
set MASTER2_READ_SLAVE6_0 "MASTER2_READ_SLAVE6:true"
set MASTER2_READ_SLAVE7_0 "MASTER2_READ_SLAVE7:true"
set MASTER2_READ_SLAVE8_0 "MASTER2_READ_SLAVE8:true"
set MASTER2_READ_SLAVE9_0 "MASTER2_READ_SLAVE9:true"
set MASTER2_READ_SLAVE10_0 "MASTER2_READ_SLAVE10:true"
set MASTER2_READ_SLAVE11_0 "MASTER2_READ_SLAVE11:true"
set MASTER2_READ_SLAVE12_0 "MASTER2_READ_SLAVE12:true"
set MASTER2_READ_SLAVE13_0 "MASTER2_READ_SLAVE13:true"
set MASTER2_READ_SLAVE14_0 "MASTER2_READ_SLAVE14:true"
set MASTER2_READ_SLAVE15_0 "MASTER2_READ_SLAVE15:true"
set MASTER2_READ_SLAVE16_0 "MASTER2_READ_SLAVE16:true"
set MASTER2_READ_SLAVE17_0 "MASTER2_READ_SLAVE17:true"
set MASTER2_READ_SLAVE18_0 "MASTER2_READ_SLAVE18:true"
set MASTER2_READ_SLAVE19_0 "MASTER2_READ_SLAVE19:true"
set MASTER2_READ_SLAVE20_0 "MASTER2_READ_SLAVE20:true"
set MASTER2_READ_SLAVE21_0 "MASTER2_READ_SLAVE21:true"
set MASTER2_READ_SLAVE22_0 "MASTER2_READ_SLAVE22:true"
set MASTER2_READ_SLAVE23_0 "MASTER2_READ_SLAVE23:true"
set MASTER2_READ_SLAVE24_0 "MASTER2_READ_SLAVE24:true"
set MASTER2_READ_SLAVE25_0 "MASTER2_READ_SLAVE25:true"
set MASTER2_READ_SLAVE26_0 "MASTER2_READ_SLAVE26:true"
set MASTER2_READ_SLAVE27_0 "MASTER2_READ_SLAVE27:true"
set MASTER2_READ_SLAVE28_0 "MASTER2_READ_SLAVE28:true"
set MASTER2_READ_SLAVE29_0 "MASTER2_READ_SLAVE29:true"
set MASTER2_READ_SLAVE30_0 "MASTER2_READ_SLAVE30:true"
set MASTER2_READ_SLAVE31_0 "MASTER2_READ_SLAVE31:true"
set MASTER2_TYPE_0 "MASTER2_TYPE:0"
set MASTER2_WRITE_SLAVE0_0 "MASTER2_WRITE_SLAVE0:true"
set MASTER2_WRITE_SLAVE1_0 "MASTER2_WRITE_SLAVE1:true"
set MASTER2_WRITE_SLAVE2_0 "MASTER2_WRITE_SLAVE2:true"
set MASTER2_WRITE_SLAVE3_0 "MASTER2_WRITE_SLAVE3:true"
set MASTER2_WRITE_SLAVE4_0 "MASTER2_WRITE_SLAVE4:true"
set MASTER2_WRITE_SLAVE5_0 "MASTER2_WRITE_SLAVE5:true"
set MASTER2_WRITE_SLAVE6_0 "MASTER2_WRITE_SLAVE6:true"
set MASTER2_WRITE_SLAVE7_0 "MASTER2_WRITE_SLAVE7:true"
set MASTER2_WRITE_SLAVE8_0 "MASTER2_WRITE_SLAVE8:true"
set MASTER2_WRITE_SLAVE9_0 "MASTER2_WRITE_SLAVE9:true"
set MASTER2_WRITE_SLAVE10_0 "MASTER2_WRITE_SLAVE10:true"
set MASTER2_WRITE_SLAVE11_0 "MASTER2_WRITE_SLAVE11:true"
set MASTER2_WRITE_SLAVE12_0 "MASTER2_WRITE_SLAVE12:true"
set MASTER2_WRITE_SLAVE13_0 "MASTER2_WRITE_SLAVE13:true"
set MASTER2_WRITE_SLAVE14_0 "MASTER2_WRITE_SLAVE14:true"
set MASTER2_WRITE_SLAVE15_0 "MASTER2_WRITE_SLAVE15:true"
set MASTER2_WRITE_SLAVE16_0 "MASTER2_WRITE_SLAVE16:true"
set MASTER2_WRITE_SLAVE17_0 "MASTER2_WRITE_SLAVE17:true"
set MASTER2_WRITE_SLAVE18_0 "MASTER2_WRITE_SLAVE18:true"
set MASTER2_WRITE_SLAVE19_0 "MASTER2_WRITE_SLAVE19:true"
set MASTER2_WRITE_SLAVE20_0 "MASTER2_WRITE_SLAVE20:true"
set MASTER2_WRITE_SLAVE21_0 "MASTER2_WRITE_SLAVE21:true"
set MASTER2_WRITE_SLAVE22_0 "MASTER2_WRITE_SLAVE22:true"
set MASTER2_WRITE_SLAVE23_0 "MASTER2_WRITE_SLAVE23:true"
set MASTER2_WRITE_SLAVE24_0 "MASTER2_WRITE_SLAVE24:true"
set MASTER2_WRITE_SLAVE25_0 "MASTER2_WRITE_SLAVE25:true"
set MASTER2_WRITE_SLAVE26_0 "MASTER2_WRITE_SLAVE26:true"
set MASTER2_WRITE_SLAVE27_0 "MASTER2_WRITE_SLAVE27:true"
set MASTER2_WRITE_SLAVE28_0 "MASTER2_WRITE_SLAVE28:true"
set MASTER2_WRITE_SLAVE29_0 "MASTER2_WRITE_SLAVE29:true"
set MASTER2_WRITE_SLAVE30_0 "MASTER2_WRITE_SLAVE30:true"
set MASTER2_WRITE_SLAVE31_0 "MASTER2_WRITE_SLAVE31:true"
set MASTER3_CHAN_RS_0 "MASTER3_CHAN_RS:true"
set MASTER3_CLOCK_DOMAIN_CROSSING_0 "MASTER3_CLOCK_DOMAIN_CROSSING:false"
set MASTER3_DATA_WIDTH_0 "MASTER3_DATA_WIDTH:64"
set MASTER3_DWC_DATA_FIFO_DEPTH_0 "MASTER3_DWC_DATA_FIFO_DEPTH:16"
set MASTER3_READ_INTERLEAVE_0 "MASTER3_READ_INTERLEAVE:false"
set MASTER3_READ_SLAVE0_0 "MASTER3_READ_SLAVE0:true"
set MASTER3_READ_SLAVE1_0 "MASTER3_READ_SLAVE1:true"
set MASTER3_READ_SLAVE2_0 "MASTER3_READ_SLAVE2:true"
set MASTER3_READ_SLAVE3_0 "MASTER3_READ_SLAVE3:true"
set MASTER3_READ_SLAVE4_0 "MASTER3_READ_SLAVE4:true"
set MASTER3_READ_SLAVE5_0 "MASTER3_READ_SLAVE5:true"
set MASTER3_READ_SLAVE6_0 "MASTER3_READ_SLAVE6:true"
set MASTER3_READ_SLAVE7_0 "MASTER3_READ_SLAVE7:true"
set MASTER3_READ_SLAVE8_0 "MASTER3_READ_SLAVE8:true"
set MASTER3_READ_SLAVE9_0 "MASTER3_READ_SLAVE9:true"
set MASTER3_READ_SLAVE10_0 "MASTER3_READ_SLAVE10:true"
set MASTER3_READ_SLAVE11_0 "MASTER3_READ_SLAVE11:true"
set MASTER3_READ_SLAVE12_0 "MASTER3_READ_SLAVE12:true"
set MASTER3_READ_SLAVE13_0 "MASTER3_READ_SLAVE13:true"
set MASTER3_READ_SLAVE14_0 "MASTER3_READ_SLAVE14:true"
set MASTER3_READ_SLAVE15_0 "MASTER3_READ_SLAVE15:true"
set MASTER3_READ_SLAVE16_0 "MASTER3_READ_SLAVE16:true"
set MASTER3_READ_SLAVE17_0 "MASTER3_READ_SLAVE17:true"
set MASTER3_READ_SLAVE18_0 "MASTER3_READ_SLAVE18:true"
set MASTER3_READ_SLAVE19_0 "MASTER3_READ_SLAVE19:true"
set MASTER3_READ_SLAVE20_0 "MASTER3_READ_SLAVE20:true"
set MASTER3_READ_SLAVE21_0 "MASTER3_READ_SLAVE21:true"
set MASTER3_READ_SLAVE22_0 "MASTER3_READ_SLAVE22:true"
set MASTER3_READ_SLAVE23_0 "MASTER3_READ_SLAVE23:true"
set MASTER3_READ_SLAVE24_0 "MASTER3_READ_SLAVE24:true"
set MASTER3_READ_SLAVE25_0 "MASTER3_READ_SLAVE25:true"
set MASTER3_READ_SLAVE26_0 "MASTER3_READ_SLAVE26:true"
set MASTER3_READ_SLAVE27_0 "MASTER3_READ_SLAVE27:true"
set MASTER3_READ_SLAVE28_0 "MASTER3_READ_SLAVE28:true"
set MASTER3_READ_SLAVE29_0 "MASTER3_READ_SLAVE29:true"
set MASTER3_READ_SLAVE30_0 "MASTER3_READ_SLAVE30:true"
set MASTER3_READ_SLAVE31_0 "MASTER3_READ_SLAVE31:true"
set MASTER3_TYPE_0 "MASTER3_TYPE:0"
set MASTER3_WRITE_SLAVE0_0 "MASTER3_WRITE_SLAVE0:true"
set MASTER3_WRITE_SLAVE1_0 "MASTER3_WRITE_SLAVE1:true"
set MASTER3_WRITE_SLAVE2_0 "MASTER3_WRITE_SLAVE2:true"
set MASTER3_WRITE_SLAVE3_0 "MASTER3_WRITE_SLAVE3:true"
set MASTER3_WRITE_SLAVE4_0 "MASTER3_WRITE_SLAVE4:true"
set MASTER3_WRITE_SLAVE5_0 "MASTER3_WRITE_SLAVE5:true"
set MASTER3_WRITE_SLAVE6_0 "MASTER3_WRITE_SLAVE6:true"
set MASTER3_WRITE_SLAVE7_0 "MASTER3_WRITE_SLAVE7:true"
set MASTER3_WRITE_SLAVE8_0 "MASTER3_WRITE_SLAVE8:true"
set MASTER3_WRITE_SLAVE9_0 "MASTER3_WRITE_SLAVE9:true"
set MASTER3_WRITE_SLAVE10_0 "MASTER3_WRITE_SLAVE10:true"
set MASTER3_WRITE_SLAVE11_0 "MASTER3_WRITE_SLAVE11:true"
set MASTER3_WRITE_SLAVE12_0 "MASTER3_WRITE_SLAVE12:true"
set MASTER3_WRITE_SLAVE13_0 "MASTER3_WRITE_SLAVE13:true"
set MASTER3_WRITE_SLAVE14_0 "MASTER3_WRITE_SLAVE14:true"
set MASTER3_WRITE_SLAVE15_0 "MASTER3_WRITE_SLAVE15:true"
set MASTER3_WRITE_SLAVE16_0 "MASTER3_WRITE_SLAVE16:true"
set MASTER3_WRITE_SLAVE17_0 "MASTER3_WRITE_SLAVE17:true"
set MASTER3_WRITE_SLAVE18_0 "MASTER3_WRITE_SLAVE18:true"
set MASTER3_WRITE_SLAVE19_0 "MASTER3_WRITE_SLAVE19:true"
set MASTER3_WRITE_SLAVE20_0 "MASTER3_WRITE_SLAVE20:true"
set MASTER3_WRITE_SLAVE21_0 "MASTER3_WRITE_SLAVE21:true"
set MASTER3_WRITE_SLAVE22_0 "MASTER3_WRITE_SLAVE22:true"
set MASTER3_WRITE_SLAVE23_0 "MASTER3_WRITE_SLAVE23:true"
set MASTER3_WRITE_SLAVE24_0 "MASTER3_WRITE_SLAVE24:true"
set MASTER3_WRITE_SLAVE25_0 "MASTER3_WRITE_SLAVE25:true"
set MASTER3_WRITE_SLAVE26_0 "MASTER3_WRITE_SLAVE26:true"
set MASTER3_WRITE_SLAVE27_0 "MASTER3_WRITE_SLAVE27:true"
set MASTER3_WRITE_SLAVE28_0 "MASTER3_WRITE_SLAVE28:true"
set MASTER3_WRITE_SLAVE29_0 "MASTER3_WRITE_SLAVE29:true"
set MASTER3_WRITE_SLAVE30_0 "MASTER3_WRITE_SLAVE30:true"
set MASTER3_WRITE_SLAVE31_0 "MASTER3_WRITE_SLAVE31:true"
set MASTER4_CHAN_RS_0 "MASTER4_CHAN_RS:true"
set MASTER4_CLOCK_DOMAIN_CROSSING_0 "MASTER4_CLOCK_DOMAIN_CROSSING:false"
set MASTER4_DATA_WIDTH_0 "MASTER4_DATA_WIDTH:64"
set MASTER4_DWC_DATA_FIFO_DEPTH_0 "MASTER4_DWC_DATA_FIFO_DEPTH:16"
set MASTER4_READ_INTERLEAVE_0 "MASTER4_READ_INTERLEAVE:false"
set MASTER4_READ_SLAVE0_0 "MASTER4_READ_SLAVE0:true"
set MASTER4_READ_SLAVE1_0 "MASTER4_READ_SLAVE1:true"
set MASTER4_READ_SLAVE2_0 "MASTER4_READ_SLAVE2:true"
set MASTER4_READ_SLAVE3_0 "MASTER4_READ_SLAVE3:true"
set MASTER4_READ_SLAVE4_0 "MASTER4_READ_SLAVE4:true"
set MASTER4_READ_SLAVE5_0 "MASTER4_READ_SLAVE5:true"
set MASTER4_READ_SLAVE6_0 "MASTER4_READ_SLAVE6:true"
set MASTER4_READ_SLAVE7_0 "MASTER4_READ_SLAVE7:true"
set MASTER4_READ_SLAVE8_0 "MASTER4_READ_SLAVE8:true"
set MASTER4_READ_SLAVE9_0 "MASTER4_READ_SLAVE9:true"
set MASTER4_READ_SLAVE10_0 "MASTER4_READ_SLAVE10:true"
set MASTER4_READ_SLAVE11_0 "MASTER4_READ_SLAVE11:true"
set MASTER4_READ_SLAVE12_0 "MASTER4_READ_SLAVE12:true"
set MASTER4_READ_SLAVE13_0 "MASTER4_READ_SLAVE13:true"
set MASTER4_READ_SLAVE14_0 "MASTER4_READ_SLAVE14:true"
set MASTER4_READ_SLAVE15_0 "MASTER4_READ_SLAVE15:true"
set MASTER4_READ_SLAVE16_0 "MASTER4_READ_SLAVE16:true"
set MASTER4_READ_SLAVE17_0 "MASTER4_READ_SLAVE17:true"
set MASTER4_READ_SLAVE18_0 "MASTER4_READ_SLAVE18:true"
set MASTER4_READ_SLAVE19_0 "MASTER4_READ_SLAVE19:true"
set MASTER4_READ_SLAVE20_0 "MASTER4_READ_SLAVE20:true"
set MASTER4_READ_SLAVE21_0 "MASTER4_READ_SLAVE21:true"
set MASTER4_READ_SLAVE22_0 "MASTER4_READ_SLAVE22:true"
set MASTER4_READ_SLAVE23_0 "MASTER4_READ_SLAVE23:true"
set MASTER4_READ_SLAVE24_0 "MASTER4_READ_SLAVE24:true"
set MASTER4_READ_SLAVE25_0 "MASTER4_READ_SLAVE25:true"
set MASTER4_READ_SLAVE26_0 "MASTER4_READ_SLAVE26:true"
set MASTER4_READ_SLAVE27_0 "MASTER4_READ_SLAVE27:true"
set MASTER4_READ_SLAVE28_0 "MASTER4_READ_SLAVE28:true"
set MASTER4_READ_SLAVE29_0 "MASTER4_READ_SLAVE29:true"
set MASTER4_READ_SLAVE30_0 "MASTER4_READ_SLAVE30:true"
set MASTER4_READ_SLAVE31_0 "MASTER4_READ_SLAVE31:true"
set MASTER4_TYPE_0 "MASTER4_TYPE:0"
set MASTER4_WRITE_SLAVE0_0 "MASTER4_WRITE_SLAVE0:true"
set MASTER4_WRITE_SLAVE1_0 "MASTER4_WRITE_SLAVE1:true"
set MASTER4_WRITE_SLAVE2_0 "MASTER4_WRITE_SLAVE2:true"
set MASTER4_WRITE_SLAVE3_0 "MASTER4_WRITE_SLAVE3:true"
set MASTER4_WRITE_SLAVE4_0 "MASTER4_WRITE_SLAVE4:true"
set MASTER4_WRITE_SLAVE5_0 "MASTER4_WRITE_SLAVE5:true"
set MASTER4_WRITE_SLAVE6_0 "MASTER4_WRITE_SLAVE6:true"
set MASTER4_WRITE_SLAVE7_0 "MASTER4_WRITE_SLAVE7:true"
set MASTER4_WRITE_SLAVE8_0 "MASTER4_WRITE_SLAVE8:true"
set MASTER4_WRITE_SLAVE9_0 "MASTER4_WRITE_SLAVE9:true"
set MASTER4_WRITE_SLAVE10_0 "MASTER4_WRITE_SLAVE10:true"
set MASTER4_WRITE_SLAVE11_0 "MASTER4_WRITE_SLAVE11:true"
set MASTER4_WRITE_SLAVE12_0 "MASTER4_WRITE_SLAVE12:true"
set MASTER4_WRITE_SLAVE13_0 "MASTER4_WRITE_SLAVE13:true"
set MASTER4_WRITE_SLAVE14_0 "MASTER4_WRITE_SLAVE14:true"
set MASTER4_WRITE_SLAVE15_0 "MASTER4_WRITE_SLAVE15:true"
set MASTER4_WRITE_SLAVE16_0 "MASTER4_WRITE_SLAVE16:true"
set MASTER4_WRITE_SLAVE17_0 "MASTER4_WRITE_SLAVE17:true"
set MASTER4_WRITE_SLAVE18_0 "MASTER4_WRITE_SLAVE18:true"
set MASTER4_WRITE_SLAVE19_0 "MASTER4_WRITE_SLAVE19:true"
set MASTER4_WRITE_SLAVE20_0 "MASTER4_WRITE_SLAVE20:true"
set MASTER4_WRITE_SLAVE21_0 "MASTER4_WRITE_SLAVE21:true"
set MASTER4_WRITE_SLAVE22_0 "MASTER4_WRITE_SLAVE22:true"
set MASTER4_WRITE_SLAVE23_0 "MASTER4_WRITE_SLAVE23:true"
set MASTER4_WRITE_SLAVE24_0 "MASTER4_WRITE_SLAVE24:true"
set MASTER4_WRITE_SLAVE25_0 "MASTER4_WRITE_SLAVE25:true"
set MASTER4_WRITE_SLAVE26_0 "MASTER4_WRITE_SLAVE26:true"
set MASTER4_WRITE_SLAVE27_0 "MASTER4_WRITE_SLAVE27:true"
set MASTER4_WRITE_SLAVE28_0 "MASTER4_WRITE_SLAVE28:true"
set MASTER4_WRITE_SLAVE29_0 "MASTER4_WRITE_SLAVE29:true"
set MASTER4_WRITE_SLAVE30_0 "MASTER4_WRITE_SLAVE30:true"
set MASTER4_WRITE_SLAVE31_0 "MASTER4_WRITE_SLAVE31:true"
set MASTER5_CHAN_RS_0 "MASTER5_CHAN_RS:true"
set MASTER5_CLOCK_DOMAIN_CROSSING_0 "MASTER5_CLOCK_DOMAIN_CROSSING:false"
set MASTER5_DATA_WIDTH_0 "MASTER5_DATA_WIDTH:64"
set MASTER5_DWC_DATA_FIFO_DEPTH_0 "MASTER5_DWC_DATA_FIFO_DEPTH:16"
set MASTER5_READ_INTERLEAVE_0 "MASTER5_READ_INTERLEAVE:false"
set MASTER5_READ_SLAVE0_0 "MASTER5_READ_SLAVE0:true"
set MASTER5_READ_SLAVE1_0 "MASTER5_READ_SLAVE1:true"
set MASTER5_READ_SLAVE2_0 "MASTER5_READ_SLAVE2:true"
set MASTER5_READ_SLAVE3_0 "MASTER5_READ_SLAVE3:true"
set MASTER5_READ_SLAVE4_0 "MASTER5_READ_SLAVE4:true"
set MASTER5_READ_SLAVE5_0 "MASTER5_READ_SLAVE5:true"
set MASTER5_READ_SLAVE6_0 "MASTER5_READ_SLAVE6:true"
set MASTER5_READ_SLAVE7_0 "MASTER5_READ_SLAVE7:true"
set MASTER5_READ_SLAVE8_0 "MASTER5_READ_SLAVE8:true"
set MASTER5_READ_SLAVE9_0 "MASTER5_READ_SLAVE9:true"
set MASTER5_READ_SLAVE10_0 "MASTER5_READ_SLAVE10:true"
set MASTER5_READ_SLAVE11_0 "MASTER5_READ_SLAVE11:true"
set MASTER5_READ_SLAVE12_0 "MASTER5_READ_SLAVE12:true"
set MASTER5_READ_SLAVE13_0 "MASTER5_READ_SLAVE13:true"
set MASTER5_READ_SLAVE14_0 "MASTER5_READ_SLAVE14:true"
set MASTER5_READ_SLAVE15_0 "MASTER5_READ_SLAVE15:true"
set MASTER5_READ_SLAVE16_0 "MASTER5_READ_SLAVE16:true"
set MASTER5_READ_SLAVE17_0 "MASTER5_READ_SLAVE17:true"
set MASTER5_READ_SLAVE18_0 "MASTER5_READ_SLAVE18:true"
set MASTER5_READ_SLAVE19_0 "MASTER5_READ_SLAVE19:true"
set MASTER5_READ_SLAVE20_0 "MASTER5_READ_SLAVE20:true"
set MASTER5_READ_SLAVE21_0 "MASTER5_READ_SLAVE21:true"
set MASTER5_READ_SLAVE22_0 "MASTER5_READ_SLAVE22:true"
set MASTER5_READ_SLAVE23_0 "MASTER5_READ_SLAVE23:true"
set MASTER5_READ_SLAVE24_0 "MASTER5_READ_SLAVE24:true"
set MASTER5_READ_SLAVE25_0 "MASTER5_READ_SLAVE25:true"
set MASTER5_READ_SLAVE26_0 "MASTER5_READ_SLAVE26:true"
set MASTER5_READ_SLAVE27_0 "MASTER5_READ_SLAVE27:true"
set MASTER5_READ_SLAVE28_0 "MASTER5_READ_SLAVE28:true"
set MASTER5_READ_SLAVE29_0 "MASTER5_READ_SLAVE29:true"
set MASTER5_READ_SLAVE30_0 "MASTER5_READ_SLAVE30:true"
set MASTER5_READ_SLAVE31_0 "MASTER5_READ_SLAVE31:true"
set MASTER5_TYPE_0 "MASTER5_TYPE:0"
set MASTER5_WRITE_SLAVE0_0 "MASTER5_WRITE_SLAVE0:true"
set MASTER5_WRITE_SLAVE1_0 "MASTER5_WRITE_SLAVE1:true"
set MASTER5_WRITE_SLAVE2_0 "MASTER5_WRITE_SLAVE2:true"
set MASTER5_WRITE_SLAVE3_0 "MASTER5_WRITE_SLAVE3:true"
set MASTER5_WRITE_SLAVE4_0 "MASTER5_WRITE_SLAVE4:true"
set MASTER5_WRITE_SLAVE5_0 "MASTER5_WRITE_SLAVE5:true"
set MASTER5_WRITE_SLAVE6_0 "MASTER5_WRITE_SLAVE6:true"
set MASTER5_WRITE_SLAVE7_0 "MASTER5_WRITE_SLAVE7:true"
set MASTER5_WRITE_SLAVE8_0 "MASTER5_WRITE_SLAVE8:true"
set MASTER5_WRITE_SLAVE9_0 "MASTER5_WRITE_SLAVE9:true"
set MASTER5_WRITE_SLAVE10_0 "MASTER5_WRITE_SLAVE10:true"
set MASTER5_WRITE_SLAVE11_0 "MASTER5_WRITE_SLAVE11:true"
set MASTER5_WRITE_SLAVE12_0 "MASTER5_WRITE_SLAVE12:true"
set MASTER5_WRITE_SLAVE13_0 "MASTER5_WRITE_SLAVE13:true"
set MASTER5_WRITE_SLAVE14_0 "MASTER5_WRITE_SLAVE14:true"
set MASTER5_WRITE_SLAVE15_0 "MASTER5_WRITE_SLAVE15:true"
set MASTER5_WRITE_SLAVE16_0 "MASTER5_WRITE_SLAVE16:true"
set MASTER5_WRITE_SLAVE17_0 "MASTER5_WRITE_SLAVE17:true"
set MASTER5_WRITE_SLAVE18_0 "MASTER5_WRITE_SLAVE18:true"
set MASTER5_WRITE_SLAVE19_0 "MASTER5_WRITE_SLAVE19:true"
set MASTER5_WRITE_SLAVE20_0 "MASTER5_WRITE_SLAVE20:true"
set MASTER5_WRITE_SLAVE21_0 "MASTER5_WRITE_SLAVE21:true"
set MASTER5_WRITE_SLAVE22_0 "MASTER5_WRITE_SLAVE22:true"
set MASTER5_WRITE_SLAVE23_0 "MASTER5_WRITE_SLAVE23:true"
set MASTER5_WRITE_SLAVE24_0 "MASTER5_WRITE_SLAVE24:true"
set MASTER5_WRITE_SLAVE25_0 "MASTER5_WRITE_SLAVE25:true"
set MASTER5_WRITE_SLAVE26_0 "MASTER5_WRITE_SLAVE26:true"
set MASTER5_WRITE_SLAVE27_0 "MASTER5_WRITE_SLAVE27:true"
set MASTER5_WRITE_SLAVE28_0 "MASTER5_WRITE_SLAVE28:true"
set MASTER5_WRITE_SLAVE29_0 "MASTER5_WRITE_SLAVE29:true"
set MASTER5_WRITE_SLAVE30_0 "MASTER5_WRITE_SLAVE30:true"
set MASTER5_WRITE_SLAVE31_0 "MASTER5_WRITE_SLAVE31:true"
set MASTER6_CHAN_RS_0 "MASTER6_CHAN_RS:true"
set MASTER6_CLOCK_DOMAIN_CROSSING_0 "MASTER6_CLOCK_DOMAIN_CROSSING:false"
set MASTER6_DATA_WIDTH_0 "MASTER6_DATA_WIDTH:64"
set MASTER6_DWC_DATA_FIFO_DEPTH_0 "MASTER6_DWC_DATA_FIFO_DEPTH:16"
set MASTER6_READ_INTERLEAVE_0 "MASTER6_READ_INTERLEAVE:false"
set MASTER6_READ_SLAVE0_0 "MASTER6_READ_SLAVE0:true"
set MASTER6_READ_SLAVE1_0 "MASTER6_READ_SLAVE1:true"
set MASTER6_READ_SLAVE2_0 "MASTER6_READ_SLAVE2:true"
set MASTER6_READ_SLAVE3_0 "MASTER6_READ_SLAVE3:true"
set MASTER6_READ_SLAVE4_0 "MASTER6_READ_SLAVE4:true"
set MASTER6_READ_SLAVE5_0 "MASTER6_READ_SLAVE5:true"
set MASTER6_READ_SLAVE6_0 "MASTER6_READ_SLAVE6:true"
set MASTER6_READ_SLAVE7_0 "MASTER6_READ_SLAVE7:true"
set MASTER6_READ_SLAVE8_0 "MASTER6_READ_SLAVE8:true"
set MASTER6_READ_SLAVE9_0 "MASTER6_READ_SLAVE9:true"
set MASTER6_READ_SLAVE10_0 "MASTER6_READ_SLAVE10:true"
set MASTER6_READ_SLAVE11_0 "MASTER6_READ_SLAVE11:true"
set MASTER6_READ_SLAVE12_0 "MASTER6_READ_SLAVE12:true"
set MASTER6_READ_SLAVE13_0 "MASTER6_READ_SLAVE13:true"
set MASTER6_READ_SLAVE14_0 "MASTER6_READ_SLAVE14:true"
set MASTER6_READ_SLAVE15_0 "MASTER6_READ_SLAVE15:true"
set MASTER6_READ_SLAVE16_0 "MASTER6_READ_SLAVE16:true"
set MASTER6_READ_SLAVE17_0 "MASTER6_READ_SLAVE17:true"
set MASTER6_READ_SLAVE18_0 "MASTER6_READ_SLAVE18:true"
set MASTER6_READ_SLAVE19_0 "MASTER6_READ_SLAVE19:true"
set MASTER6_READ_SLAVE20_0 "MASTER6_READ_SLAVE20:true"
set MASTER6_READ_SLAVE21_0 "MASTER6_READ_SLAVE21:true"
set MASTER6_READ_SLAVE22_0 "MASTER6_READ_SLAVE22:true"
set MASTER6_READ_SLAVE23_0 "MASTER6_READ_SLAVE23:true"
set MASTER6_READ_SLAVE24_0 "MASTER6_READ_SLAVE24:true"
set MASTER6_READ_SLAVE25_0 "MASTER6_READ_SLAVE25:true"
set MASTER6_READ_SLAVE26_0 "MASTER6_READ_SLAVE26:true"
set MASTER6_READ_SLAVE27_0 "MASTER6_READ_SLAVE27:true"
set MASTER6_READ_SLAVE28_0 "MASTER6_READ_SLAVE28:true"
set MASTER6_READ_SLAVE29_0 "MASTER6_READ_SLAVE29:true"
set MASTER6_READ_SLAVE30_0 "MASTER6_READ_SLAVE30:true"
set MASTER6_READ_SLAVE31_0 "MASTER6_READ_SLAVE31:true"
set MASTER6_TYPE_0 "MASTER6_TYPE:0"
set MASTER6_WRITE_SLAVE0_0 "MASTER6_WRITE_SLAVE0:true"
set MASTER6_WRITE_SLAVE1_0 "MASTER6_WRITE_SLAVE1:true"
set MASTER6_WRITE_SLAVE2_0 "MASTER6_WRITE_SLAVE2:true"
set MASTER6_WRITE_SLAVE3_0 "MASTER6_WRITE_SLAVE3:true"
set MASTER6_WRITE_SLAVE4_0 "MASTER6_WRITE_SLAVE4:true"
set MASTER6_WRITE_SLAVE5_0 "MASTER6_WRITE_SLAVE5:true"
set MASTER6_WRITE_SLAVE6_0 "MASTER6_WRITE_SLAVE6:true"
set MASTER6_WRITE_SLAVE7_0 "MASTER6_WRITE_SLAVE7:true"
set MASTER6_WRITE_SLAVE8_0 "MASTER6_WRITE_SLAVE8:true"
set MASTER6_WRITE_SLAVE9_0 "MASTER6_WRITE_SLAVE9:true"
set MASTER6_WRITE_SLAVE10_0 "MASTER6_WRITE_SLAVE10:true"
set MASTER6_WRITE_SLAVE11_0 "MASTER6_WRITE_SLAVE11:true"
set MASTER6_WRITE_SLAVE12_0 "MASTER6_WRITE_SLAVE12:true"
set MASTER6_WRITE_SLAVE13_0 "MASTER6_WRITE_SLAVE13:true"
set MASTER6_WRITE_SLAVE14_0 "MASTER6_WRITE_SLAVE14:true"
set MASTER6_WRITE_SLAVE15_0 "MASTER6_WRITE_SLAVE15:true"
set MASTER6_WRITE_SLAVE16_0 "MASTER6_WRITE_SLAVE16:true"
set MASTER6_WRITE_SLAVE17_0 "MASTER6_WRITE_SLAVE17:true"
set MASTER6_WRITE_SLAVE18_0 "MASTER6_WRITE_SLAVE18:true"
set MASTER6_WRITE_SLAVE19_0 "MASTER6_WRITE_SLAVE19:true"
set MASTER6_WRITE_SLAVE20_0 "MASTER6_WRITE_SLAVE20:true"
set MASTER6_WRITE_SLAVE21_0 "MASTER6_WRITE_SLAVE21:true"
set MASTER6_WRITE_SLAVE22_0 "MASTER6_WRITE_SLAVE22:true"
set MASTER6_WRITE_SLAVE23_0 "MASTER6_WRITE_SLAVE23:true"
set MASTER6_WRITE_SLAVE24_0 "MASTER6_WRITE_SLAVE24:true"
set MASTER6_WRITE_SLAVE25_0 "MASTER6_WRITE_SLAVE25:true"
set MASTER6_WRITE_SLAVE26_0 "MASTER6_WRITE_SLAVE26:true"
set MASTER6_WRITE_SLAVE27_0 "MASTER6_WRITE_SLAVE27:true"
set MASTER6_WRITE_SLAVE28_0 "MASTER6_WRITE_SLAVE28:true"
set MASTER6_WRITE_SLAVE29_0 "MASTER6_WRITE_SLAVE29:true"
set MASTER6_WRITE_SLAVE30_0 "MASTER6_WRITE_SLAVE30:true"
set MASTER6_WRITE_SLAVE31_0 "MASTER6_WRITE_SLAVE31:true"
set MASTER7_CHAN_RS_0 "MASTER7_CHAN_RS:true"
set MASTER7_CLOCK_DOMAIN_CROSSING_0 "MASTER7_CLOCK_DOMAIN_CROSSING:false"
set MASTER7_DATA_WIDTH_0 "MASTER7_DATA_WIDTH:64"
set MASTER7_DWC_DATA_FIFO_DEPTH_0 "MASTER7_DWC_DATA_FIFO_DEPTH:16"
set MASTER7_READ_INTERLEAVE_0 "MASTER7_READ_INTERLEAVE:false"
set MASTER7_READ_SLAVE0_0 "MASTER7_READ_SLAVE0:true"
set MASTER7_READ_SLAVE1_0 "MASTER7_READ_SLAVE1:true"
set MASTER7_READ_SLAVE2_0 "MASTER7_READ_SLAVE2:true"
set MASTER7_READ_SLAVE3_0 "MASTER7_READ_SLAVE3:true"
set MASTER7_READ_SLAVE4_0 "MASTER7_READ_SLAVE4:true"
set MASTER7_READ_SLAVE5_0 "MASTER7_READ_SLAVE5:true"
set MASTER7_READ_SLAVE6_0 "MASTER7_READ_SLAVE6:true"
set MASTER7_READ_SLAVE7_0 "MASTER7_READ_SLAVE7:true"
set MASTER7_READ_SLAVE8_0 "MASTER7_READ_SLAVE8:true"
set MASTER7_READ_SLAVE9_0 "MASTER7_READ_SLAVE9:true"
set MASTER7_READ_SLAVE10_0 "MASTER7_READ_SLAVE10:true"
set MASTER7_READ_SLAVE11_0 "MASTER7_READ_SLAVE11:true"
set MASTER7_READ_SLAVE12_0 "MASTER7_READ_SLAVE12:true"
set MASTER7_READ_SLAVE13_0 "MASTER7_READ_SLAVE13:true"
set MASTER7_READ_SLAVE14_0 "MASTER7_READ_SLAVE14:true"
set MASTER7_READ_SLAVE15_0 "MASTER7_READ_SLAVE15:true"
set MASTER7_READ_SLAVE16_0 "MASTER7_READ_SLAVE16:true"
set MASTER7_READ_SLAVE17_0 "MASTER7_READ_SLAVE17:true"
set MASTER7_READ_SLAVE18_0 "MASTER7_READ_SLAVE18:true"
set MASTER7_READ_SLAVE19_0 "MASTER7_READ_SLAVE19:true"
set MASTER7_READ_SLAVE20_0 "MASTER7_READ_SLAVE20:true"
set MASTER7_READ_SLAVE21_0 "MASTER7_READ_SLAVE21:true"
set MASTER7_READ_SLAVE22_0 "MASTER7_READ_SLAVE22:true"
set MASTER7_READ_SLAVE23_0 "MASTER7_READ_SLAVE23:true"
set MASTER7_READ_SLAVE24_0 "MASTER7_READ_SLAVE24:true"
set MASTER7_READ_SLAVE25_0 "MASTER7_READ_SLAVE25:true"
set MASTER7_READ_SLAVE26_0 "MASTER7_READ_SLAVE26:true"
set MASTER7_READ_SLAVE27_0 "MASTER7_READ_SLAVE27:true"
set MASTER7_READ_SLAVE28_0 "MASTER7_READ_SLAVE28:true"
set MASTER7_READ_SLAVE29_0 "MASTER7_READ_SLAVE29:true"
set MASTER7_READ_SLAVE30_0 "MASTER7_READ_SLAVE30:true"
set MASTER7_READ_SLAVE31_0 "MASTER7_READ_SLAVE31:true"
set MASTER7_TYPE_0 "MASTER7_TYPE:0"
set MASTER7_WRITE_SLAVE0_0 "MASTER7_WRITE_SLAVE0:true"
set MASTER7_WRITE_SLAVE1_0 "MASTER7_WRITE_SLAVE1:true"
set MASTER7_WRITE_SLAVE2_0 "MASTER7_WRITE_SLAVE2:true"
set MASTER7_WRITE_SLAVE3_0 "MASTER7_WRITE_SLAVE3:true"
set MASTER7_WRITE_SLAVE4_0 "MASTER7_WRITE_SLAVE4:true"
set MASTER7_WRITE_SLAVE5_0 "MASTER7_WRITE_SLAVE5:true"
set MASTER7_WRITE_SLAVE6_0 "MASTER7_WRITE_SLAVE6:true"
set MASTER7_WRITE_SLAVE7_0 "MASTER7_WRITE_SLAVE7:true"
set MASTER7_WRITE_SLAVE8_0 "MASTER7_WRITE_SLAVE8:true"
set MASTER7_WRITE_SLAVE9_0 "MASTER7_WRITE_SLAVE9:true"
set MASTER7_WRITE_SLAVE10_0 "MASTER7_WRITE_SLAVE10:true"
set MASTER7_WRITE_SLAVE11_0 "MASTER7_WRITE_SLAVE11:true"
set MASTER7_WRITE_SLAVE12_0 "MASTER7_WRITE_SLAVE12:true"
set MASTER7_WRITE_SLAVE13_0 "MASTER7_WRITE_SLAVE13:true"
set MASTER7_WRITE_SLAVE14_0 "MASTER7_WRITE_SLAVE14:true"
set MASTER7_WRITE_SLAVE15_0 "MASTER7_WRITE_SLAVE15:true"
set MASTER7_WRITE_SLAVE16_0 "MASTER7_WRITE_SLAVE16:true"
set MASTER7_WRITE_SLAVE17_0 "MASTER7_WRITE_SLAVE17:true"
set MASTER7_WRITE_SLAVE18_0 "MASTER7_WRITE_SLAVE18:true"
set MASTER7_WRITE_SLAVE19_0 "MASTER7_WRITE_SLAVE19:true"
set MASTER7_WRITE_SLAVE20_0 "MASTER7_WRITE_SLAVE20:true"
set MASTER7_WRITE_SLAVE21_0 "MASTER7_WRITE_SLAVE21:true"
set MASTER7_WRITE_SLAVE22_0 "MASTER7_WRITE_SLAVE22:true"
set MASTER7_WRITE_SLAVE23_0 "MASTER7_WRITE_SLAVE23:true"
set MASTER7_WRITE_SLAVE24_0 "MASTER7_WRITE_SLAVE24:true"
set MASTER7_WRITE_SLAVE25_0 "MASTER7_WRITE_SLAVE25:true"
set MASTER7_WRITE_SLAVE26_0 "MASTER7_WRITE_SLAVE26:true"
set MASTER7_WRITE_SLAVE27_0 "MASTER7_WRITE_SLAVE27:true"
set MASTER7_WRITE_SLAVE28_0 "MASTER7_WRITE_SLAVE28:true"
set MASTER7_WRITE_SLAVE29_0 "MASTER7_WRITE_SLAVE29:true"
set MASTER7_WRITE_SLAVE30_0 "MASTER7_WRITE_SLAVE30:true"
set MASTER7_WRITE_SLAVE31_0 "MASTER7_WRITE_SLAVE31:true"
set MASTER8_CHAN_RS_0 "MASTER8_CHAN_RS:true"
set MASTER8_CLOCK_DOMAIN_CROSSING_0 "MASTER8_CLOCK_DOMAIN_CROSSING:false"
set MASTER8_DATA_WIDTH_0 "MASTER8_DATA_WIDTH:64"
set MASTER8_DWC_DATA_FIFO_DEPTH_0 "MASTER8_DWC_DATA_FIFO_DEPTH:16"
set MASTER8_READ_INTERLEAVE_0 "MASTER8_READ_INTERLEAVE:false"
set MASTER8_READ_SLAVE0_0 "MASTER8_READ_SLAVE0:true"
set MASTER8_READ_SLAVE1_0 "MASTER8_READ_SLAVE1:true"
set MASTER8_READ_SLAVE2_0 "MASTER8_READ_SLAVE2:true"
set MASTER8_READ_SLAVE3_0 "MASTER8_READ_SLAVE3:true"
set MASTER8_READ_SLAVE4_0 "MASTER8_READ_SLAVE4:true"
set MASTER8_READ_SLAVE5_0 "MASTER8_READ_SLAVE5:true"
set MASTER8_READ_SLAVE6_0 "MASTER8_READ_SLAVE6:true"
set MASTER8_READ_SLAVE7_0 "MASTER8_READ_SLAVE7:true"
set MASTER8_READ_SLAVE8_0 "MASTER8_READ_SLAVE8:true"
set MASTER8_READ_SLAVE9_0 "MASTER8_READ_SLAVE9:true"
set MASTER8_READ_SLAVE10_0 "MASTER8_READ_SLAVE10:true"
set MASTER8_READ_SLAVE11_0 "MASTER8_READ_SLAVE11:true"
set MASTER8_READ_SLAVE12_0 "MASTER8_READ_SLAVE12:true"
set MASTER8_READ_SLAVE13_0 "MASTER8_READ_SLAVE13:true"
set MASTER8_READ_SLAVE14_0 "MASTER8_READ_SLAVE14:true"
set MASTER8_READ_SLAVE15_0 "MASTER8_READ_SLAVE15:true"
set MASTER8_READ_SLAVE16_0 "MASTER8_READ_SLAVE16:true"
set MASTER8_READ_SLAVE17_0 "MASTER8_READ_SLAVE17:true"
set MASTER8_READ_SLAVE18_0 "MASTER8_READ_SLAVE18:true"
set MASTER8_READ_SLAVE19_0 "MASTER8_READ_SLAVE19:true"
set MASTER8_READ_SLAVE20_0 "MASTER8_READ_SLAVE20:true"
set MASTER8_READ_SLAVE21_0 "MASTER8_READ_SLAVE21:true"
set MASTER8_READ_SLAVE22_0 "MASTER8_READ_SLAVE22:true"
set MASTER8_READ_SLAVE23_0 "MASTER8_READ_SLAVE23:true"
set MASTER8_READ_SLAVE24_0 "MASTER8_READ_SLAVE24:true"
set MASTER8_READ_SLAVE25_0 "MASTER8_READ_SLAVE25:true"
set MASTER8_READ_SLAVE26_0 "MASTER8_READ_SLAVE26:true"
set MASTER8_READ_SLAVE27_0 "MASTER8_READ_SLAVE27:true"
set MASTER8_READ_SLAVE28_0 "MASTER8_READ_SLAVE28:true"
set MASTER8_READ_SLAVE29_0 "MASTER8_READ_SLAVE29:true"
set MASTER8_READ_SLAVE30_0 "MASTER8_READ_SLAVE30:true"
set MASTER8_READ_SLAVE31_0 "MASTER8_READ_SLAVE31:true"
set MASTER8_TYPE_0 "MASTER8_TYPE:0"
set MASTER8_WRITE_SLAVE0_0 "MASTER8_WRITE_SLAVE0:true"
set MASTER8_WRITE_SLAVE1_0 "MASTER8_WRITE_SLAVE1:true"
set MASTER8_WRITE_SLAVE2_0 "MASTER8_WRITE_SLAVE2:true"
set MASTER8_WRITE_SLAVE3_0 "MASTER8_WRITE_SLAVE3:true"
set MASTER8_WRITE_SLAVE4_0 "MASTER8_WRITE_SLAVE4:true"
set MASTER8_WRITE_SLAVE5_0 "MASTER8_WRITE_SLAVE5:true"
set MASTER8_WRITE_SLAVE6_0 "MASTER8_WRITE_SLAVE6:true"
set MASTER8_WRITE_SLAVE7_0 "MASTER8_WRITE_SLAVE7:true"
set MASTER8_WRITE_SLAVE8_0 "MASTER8_WRITE_SLAVE8:true"
set MASTER8_WRITE_SLAVE9_0 "MASTER8_WRITE_SLAVE9:true"
set MASTER8_WRITE_SLAVE10_0 "MASTER8_WRITE_SLAVE10:true"
set MASTER8_WRITE_SLAVE11_0 "MASTER8_WRITE_SLAVE11:true"
set MASTER8_WRITE_SLAVE12_0 "MASTER8_WRITE_SLAVE12:true"
set MASTER8_WRITE_SLAVE13_0 "MASTER8_WRITE_SLAVE13:true"
set MASTER8_WRITE_SLAVE14_0 "MASTER8_WRITE_SLAVE14:true"
set MASTER8_WRITE_SLAVE15_0 "MASTER8_WRITE_SLAVE15:true"
set MASTER8_WRITE_SLAVE16_0 "MASTER8_WRITE_SLAVE16:true"
set MASTER8_WRITE_SLAVE17_0 "MASTER8_WRITE_SLAVE17:true"
set MASTER8_WRITE_SLAVE18_0 "MASTER8_WRITE_SLAVE18:true"
set MASTER8_WRITE_SLAVE19_0 "MASTER8_WRITE_SLAVE19:true"
set MASTER8_WRITE_SLAVE20_0 "MASTER8_WRITE_SLAVE20:true"
set MASTER8_WRITE_SLAVE21_0 "MASTER8_WRITE_SLAVE21:true"
set MASTER8_WRITE_SLAVE22_0 "MASTER8_WRITE_SLAVE22:true"
set MASTER8_WRITE_SLAVE23_0 "MASTER8_WRITE_SLAVE23:true"
set MASTER8_WRITE_SLAVE24_0 "MASTER8_WRITE_SLAVE24:true"
set MASTER8_WRITE_SLAVE25_0 "MASTER8_WRITE_SLAVE25:true"
set MASTER8_WRITE_SLAVE26_0 "MASTER8_WRITE_SLAVE26:true"
set MASTER8_WRITE_SLAVE27_0 "MASTER8_WRITE_SLAVE27:true"
set MASTER8_WRITE_SLAVE28_0 "MASTER8_WRITE_SLAVE28:true"
set MASTER8_WRITE_SLAVE29_0 "MASTER8_WRITE_SLAVE29:true"
set MASTER8_WRITE_SLAVE30_0 "MASTER8_WRITE_SLAVE30:true"
set MASTER8_WRITE_SLAVE31_0 "MASTER8_WRITE_SLAVE31:true"
set MASTER9_CHAN_RS_0 "MASTER9_CHAN_RS:true"
set MASTER9_CLOCK_DOMAIN_CROSSING_0 "MASTER9_CLOCK_DOMAIN_CROSSING:false"
set MASTER9_DATA_WIDTH_0 "MASTER9_DATA_WIDTH:64"
set MASTER9_DWC_DATA_FIFO_DEPTH_0 "MASTER9_DWC_DATA_FIFO_DEPTH:16"
set MASTER9_READ_INTERLEAVE_0 "MASTER9_READ_INTERLEAVE:false"
set MASTER9_READ_SLAVE0_0 "MASTER9_READ_SLAVE0:true"
set MASTER9_READ_SLAVE1_0 "MASTER9_READ_SLAVE1:true"
set MASTER9_READ_SLAVE2_0 "MASTER9_READ_SLAVE2:true"
set MASTER9_READ_SLAVE3_0 "MASTER9_READ_SLAVE3:true"
set MASTER9_READ_SLAVE4_0 "MASTER9_READ_SLAVE4:true"
set MASTER9_READ_SLAVE5_0 "MASTER9_READ_SLAVE5:true"
set MASTER9_READ_SLAVE6_0 "MASTER9_READ_SLAVE6:true"
set MASTER9_READ_SLAVE7_0 "MASTER9_READ_SLAVE7:true"
set MASTER9_READ_SLAVE8_0 "MASTER9_READ_SLAVE8:true"
set MASTER9_READ_SLAVE9_0 "MASTER9_READ_SLAVE9:true"
set MASTER9_READ_SLAVE10_0 "MASTER9_READ_SLAVE10:true"
set MASTER9_READ_SLAVE11_0 "MASTER9_READ_SLAVE11:true"
set MASTER9_READ_SLAVE12_0 "MASTER9_READ_SLAVE12:true"
set MASTER9_READ_SLAVE13_0 "MASTER9_READ_SLAVE13:true"
set MASTER9_READ_SLAVE14_0 "MASTER9_READ_SLAVE14:true"
set MASTER9_READ_SLAVE15_0 "MASTER9_READ_SLAVE15:true"
set MASTER9_READ_SLAVE16_0 "MASTER9_READ_SLAVE16:true"
set MASTER9_READ_SLAVE17_0 "MASTER9_READ_SLAVE17:true"
set MASTER9_READ_SLAVE18_0 "MASTER9_READ_SLAVE18:true"
set MASTER9_READ_SLAVE19_0 "MASTER9_READ_SLAVE19:true"
set MASTER9_READ_SLAVE20_0 "MASTER9_READ_SLAVE20:true"
set MASTER9_READ_SLAVE21_0 "MASTER9_READ_SLAVE21:true"
set MASTER9_READ_SLAVE22_0 "MASTER9_READ_SLAVE22:true"
set MASTER9_READ_SLAVE23_0 "MASTER9_READ_SLAVE23:true"
set MASTER9_READ_SLAVE24_0 "MASTER9_READ_SLAVE24:true"
set MASTER9_READ_SLAVE25_0 "MASTER9_READ_SLAVE25:true"
set MASTER9_READ_SLAVE26_0 "MASTER9_READ_SLAVE26:true"
set MASTER9_READ_SLAVE27_0 "MASTER9_READ_SLAVE27:true"
set MASTER9_READ_SLAVE28_0 "MASTER9_READ_SLAVE28:true"
set MASTER9_READ_SLAVE29_0 "MASTER9_READ_SLAVE29:true"
set MASTER9_READ_SLAVE30_0 "MASTER9_READ_SLAVE30:true"
set MASTER9_READ_SLAVE31_0 "MASTER9_READ_SLAVE31:true"
set MASTER9_TYPE_0 "MASTER9_TYPE:0"
set MASTER9_WRITE_SLAVE0_0 "MASTER9_WRITE_SLAVE0:true"
set MASTER9_WRITE_SLAVE1_0 "MASTER9_WRITE_SLAVE1:true"
set MASTER9_WRITE_SLAVE2_0 "MASTER9_WRITE_SLAVE2:true"
set MASTER9_WRITE_SLAVE3_0 "MASTER9_WRITE_SLAVE3:true"
set MASTER9_WRITE_SLAVE4_0 "MASTER9_WRITE_SLAVE4:true"
set MASTER9_WRITE_SLAVE5_0 "MASTER9_WRITE_SLAVE5:true"
set MASTER9_WRITE_SLAVE6_0 "MASTER9_WRITE_SLAVE6:true"
set MASTER9_WRITE_SLAVE7_0 "MASTER9_WRITE_SLAVE7:true"
set MASTER9_WRITE_SLAVE8_0 "MASTER9_WRITE_SLAVE8:true"
set MASTER9_WRITE_SLAVE9_0 "MASTER9_WRITE_SLAVE9:true"
set MASTER9_WRITE_SLAVE10_0 "MASTER9_WRITE_SLAVE10:true"
set MASTER9_WRITE_SLAVE11_0 "MASTER9_WRITE_SLAVE11:true"
set MASTER9_WRITE_SLAVE12_0 "MASTER9_WRITE_SLAVE12:true"
set MASTER9_WRITE_SLAVE13_0 "MASTER9_WRITE_SLAVE13:true"
set MASTER9_WRITE_SLAVE14_0 "MASTER9_WRITE_SLAVE14:true"
set MASTER9_WRITE_SLAVE15_0 "MASTER9_WRITE_SLAVE15:true"
set MASTER9_WRITE_SLAVE16_0 "MASTER9_WRITE_SLAVE16:true"
set MASTER9_WRITE_SLAVE17_0 "MASTER9_WRITE_SLAVE17:true"
set MASTER9_WRITE_SLAVE18_0 "MASTER9_WRITE_SLAVE18:true"
set MASTER9_WRITE_SLAVE19_0 "MASTER9_WRITE_SLAVE19:true"
set MASTER9_WRITE_SLAVE20_0 "MASTER9_WRITE_SLAVE20:true"
set MASTER9_WRITE_SLAVE21_0 "MASTER9_WRITE_SLAVE21:true"
set MASTER9_WRITE_SLAVE22_0 "MASTER9_WRITE_SLAVE22:true"
set MASTER9_WRITE_SLAVE23_0 "MASTER9_WRITE_SLAVE23:true"
set MASTER9_WRITE_SLAVE24_0 "MASTER9_WRITE_SLAVE24:true"
set MASTER9_WRITE_SLAVE25_0 "MASTER9_WRITE_SLAVE25:true"
set MASTER9_WRITE_SLAVE26_0 "MASTER9_WRITE_SLAVE26:true"
set MASTER9_WRITE_SLAVE27_0 "MASTER9_WRITE_SLAVE27:true"
set MASTER9_WRITE_SLAVE28_0 "MASTER9_WRITE_SLAVE28:true"
set MASTER9_WRITE_SLAVE29_0 "MASTER9_WRITE_SLAVE29:true"
set MASTER9_WRITE_SLAVE30_0 "MASTER9_WRITE_SLAVE30:true"
set MASTER9_WRITE_SLAVE31_0 "MASTER9_WRITE_SLAVE31:true"
set MASTER10_CHAN_RS_0 "MASTER10_CHAN_RS:true"
set MASTER10_CLOCK_DOMAIN_CROSSING_0 "MASTER10_CLOCK_DOMAIN_CROSSING:false"
set MASTER10_DATA_WIDTH_0 "MASTER10_DATA_WIDTH:64"
set MASTER10_DWC_DATA_FIFO_DEPTH_0 "MASTER10_DWC_DATA_FIFO_DEPTH:16"
set MASTER10_READ_INTERLEAVE_0 "MASTER10_READ_INTERLEAVE:false"
set MASTER10_READ_SLAVE0_0 "MASTER10_READ_SLAVE0:true"
set MASTER10_READ_SLAVE1_0 "MASTER10_READ_SLAVE1:true"
set MASTER10_READ_SLAVE2_0 "MASTER10_READ_SLAVE2:true"
set MASTER10_READ_SLAVE3_0 "MASTER10_READ_SLAVE3:true"
set MASTER10_READ_SLAVE4_0 "MASTER10_READ_SLAVE4:true"
set MASTER10_READ_SLAVE5_0 "MASTER10_READ_SLAVE5:true"
set MASTER10_READ_SLAVE6_0 "MASTER10_READ_SLAVE6:true"
set MASTER10_READ_SLAVE7_0 "MASTER10_READ_SLAVE7:true"
set MASTER10_READ_SLAVE8_0 "MASTER10_READ_SLAVE8:true"
set MASTER10_READ_SLAVE9_0 "MASTER10_READ_SLAVE9:true"
set MASTER10_READ_SLAVE10_0 "MASTER10_READ_SLAVE10:true"
set MASTER10_READ_SLAVE11_0 "MASTER10_READ_SLAVE11:true"
set MASTER10_READ_SLAVE12_0 "MASTER10_READ_SLAVE12:true"
set MASTER10_READ_SLAVE13_0 "MASTER10_READ_SLAVE13:true"
set MASTER10_READ_SLAVE14_0 "MASTER10_READ_SLAVE14:true"
set MASTER10_READ_SLAVE15_0 "MASTER10_READ_SLAVE15:true"
set MASTER10_READ_SLAVE16_0 "MASTER10_READ_SLAVE16:true"
set MASTER10_READ_SLAVE17_0 "MASTER10_READ_SLAVE17:true"
set MASTER10_READ_SLAVE18_0 "MASTER10_READ_SLAVE18:true"
set MASTER10_READ_SLAVE19_0 "MASTER10_READ_SLAVE19:true"
set MASTER10_READ_SLAVE20_0 "MASTER10_READ_SLAVE20:true"
set MASTER10_READ_SLAVE21_0 "MASTER10_READ_SLAVE21:true"
set MASTER10_READ_SLAVE22_0 "MASTER10_READ_SLAVE22:true"
set MASTER10_READ_SLAVE23_0 "MASTER10_READ_SLAVE23:true"
set MASTER10_READ_SLAVE24_0 "MASTER10_READ_SLAVE24:true"
set MASTER10_READ_SLAVE25_0 "MASTER10_READ_SLAVE25:true"
set MASTER10_READ_SLAVE26_0 "MASTER10_READ_SLAVE26:true"
set MASTER10_READ_SLAVE27_0 "MASTER10_READ_SLAVE27:true"
set MASTER10_READ_SLAVE28_0 "MASTER10_READ_SLAVE28:true"
set MASTER10_READ_SLAVE29_0 "MASTER10_READ_SLAVE29:true"
set MASTER10_READ_SLAVE30_0 "MASTER10_READ_SLAVE30:true"
set MASTER10_READ_SLAVE31_0 "MASTER10_READ_SLAVE31:true"
set MASTER10_TYPE_0 "MASTER10_TYPE:0"
set MASTER10_WRITE_SLAVE0_0 "MASTER10_WRITE_SLAVE0:true"
set MASTER10_WRITE_SLAVE1_0 "MASTER10_WRITE_SLAVE1:true"
set MASTER10_WRITE_SLAVE2_0 "MASTER10_WRITE_SLAVE2:true"
set MASTER10_WRITE_SLAVE3_0 "MASTER10_WRITE_SLAVE3:true"
set MASTER10_WRITE_SLAVE4_0 "MASTER10_WRITE_SLAVE4:true"
set MASTER10_WRITE_SLAVE5_0 "MASTER10_WRITE_SLAVE5:true"
set MASTER10_WRITE_SLAVE6_0 "MASTER10_WRITE_SLAVE6:true"
set MASTER10_WRITE_SLAVE7_0 "MASTER10_WRITE_SLAVE7:true"
set MASTER10_WRITE_SLAVE8_0 "MASTER10_WRITE_SLAVE8:true"
set MASTER10_WRITE_SLAVE9_0 "MASTER10_WRITE_SLAVE9:true"
set MASTER10_WRITE_SLAVE10_0 "MASTER10_WRITE_SLAVE10:true"
set MASTER10_WRITE_SLAVE11_0 "MASTER10_WRITE_SLAVE11:true"
set MASTER10_WRITE_SLAVE12_0 "MASTER10_WRITE_SLAVE12:true"
set MASTER10_WRITE_SLAVE13_0 "MASTER10_WRITE_SLAVE13:true"
set MASTER10_WRITE_SLAVE14_0 "MASTER10_WRITE_SLAVE14:true"
set MASTER10_WRITE_SLAVE15_0 "MASTER10_WRITE_SLAVE15:true"
set MASTER10_WRITE_SLAVE16_0 "MASTER10_WRITE_SLAVE16:true"
set MASTER10_WRITE_SLAVE17_0 "MASTER10_WRITE_SLAVE17:true"
set MASTER10_WRITE_SLAVE18_0 "MASTER10_WRITE_SLAVE18:true"
set MASTER10_WRITE_SLAVE19_0 "MASTER10_WRITE_SLAVE19:true"
set MASTER10_WRITE_SLAVE20_0 "MASTER10_WRITE_SLAVE20:true"
set MASTER10_WRITE_SLAVE21_0 "MASTER10_WRITE_SLAVE21:true"
set MASTER10_WRITE_SLAVE22_0 "MASTER10_WRITE_SLAVE22:true"
set MASTER10_WRITE_SLAVE23_0 "MASTER10_WRITE_SLAVE23:true"
set MASTER10_WRITE_SLAVE24_0 "MASTER10_WRITE_SLAVE24:true"
set MASTER10_WRITE_SLAVE25_0 "MASTER10_WRITE_SLAVE25:true"
set MASTER10_WRITE_SLAVE26_0 "MASTER10_WRITE_SLAVE26:true"
set MASTER10_WRITE_SLAVE27_0 "MASTER10_WRITE_SLAVE27:true"
set MASTER10_WRITE_SLAVE28_0 "MASTER10_WRITE_SLAVE28:true"
set MASTER10_WRITE_SLAVE29_0 "MASTER10_WRITE_SLAVE29:true"
set MASTER10_WRITE_SLAVE30_0 "MASTER10_WRITE_SLAVE30:true"
set MASTER10_WRITE_SLAVE31_0 "MASTER10_WRITE_SLAVE31:true"
set MASTER11_CHAN_RS_0 "MASTER11_CHAN_RS:true"
set MASTER11_CLOCK_DOMAIN_CROSSING_0 "MASTER11_CLOCK_DOMAIN_CROSSING:false"
set MASTER11_DATA_WIDTH_0 "MASTER11_DATA_WIDTH:64"
set MASTER11_DWC_DATA_FIFO_DEPTH_0 "MASTER11_DWC_DATA_FIFO_DEPTH:16"
set MASTER11_READ_INTERLEAVE_0 "MASTER11_READ_INTERLEAVE:false"
set MASTER11_READ_SLAVE0_0 "MASTER11_READ_SLAVE0:true"
set MASTER11_READ_SLAVE1_0 "MASTER11_READ_SLAVE1:true"
set MASTER11_READ_SLAVE2_0 "MASTER11_READ_SLAVE2:true"
set MASTER11_READ_SLAVE3_0 "MASTER11_READ_SLAVE3:true"
set MASTER11_READ_SLAVE4_0 "MASTER11_READ_SLAVE4:true"
set MASTER11_READ_SLAVE5_0 "MASTER11_READ_SLAVE5:true"
set MASTER11_READ_SLAVE6_0 "MASTER11_READ_SLAVE6:true"
set MASTER11_READ_SLAVE7_0 "MASTER11_READ_SLAVE7:true"
set MASTER11_READ_SLAVE8_0 "MASTER11_READ_SLAVE8:true"
set MASTER11_READ_SLAVE9_0 "MASTER11_READ_SLAVE9:true"
set MASTER11_READ_SLAVE10_0 "MASTER11_READ_SLAVE10:true"
set MASTER11_READ_SLAVE11_0 "MASTER11_READ_SLAVE11:true"
set MASTER11_READ_SLAVE12_0 "MASTER11_READ_SLAVE12:true"
set MASTER11_READ_SLAVE13_0 "MASTER11_READ_SLAVE13:true"
set MASTER11_READ_SLAVE14_0 "MASTER11_READ_SLAVE14:true"
set MASTER11_READ_SLAVE15_0 "MASTER11_READ_SLAVE15:true"
set MASTER11_READ_SLAVE16_0 "MASTER11_READ_SLAVE16:true"
set MASTER11_READ_SLAVE17_0 "MASTER11_READ_SLAVE17:true"
set MASTER11_READ_SLAVE18_0 "MASTER11_READ_SLAVE18:true"
set MASTER11_READ_SLAVE19_0 "MASTER11_READ_SLAVE19:true"
set MASTER11_READ_SLAVE20_0 "MASTER11_READ_SLAVE20:true"
set MASTER11_READ_SLAVE21_0 "MASTER11_READ_SLAVE21:true"
set MASTER11_READ_SLAVE22_0 "MASTER11_READ_SLAVE22:true"
set MASTER11_READ_SLAVE23_0 "MASTER11_READ_SLAVE23:true"
set MASTER11_READ_SLAVE24_0 "MASTER11_READ_SLAVE24:true"
set MASTER11_READ_SLAVE25_0 "MASTER11_READ_SLAVE25:true"
set MASTER11_READ_SLAVE26_0 "MASTER11_READ_SLAVE26:true"
set MASTER11_READ_SLAVE27_0 "MASTER11_READ_SLAVE27:true"
set MASTER11_READ_SLAVE28_0 "MASTER11_READ_SLAVE28:true"
set MASTER11_READ_SLAVE29_0 "MASTER11_READ_SLAVE29:true"
set MASTER11_READ_SLAVE30_0 "MASTER11_READ_SLAVE30:true"
set MASTER11_READ_SLAVE31_0 "MASTER11_READ_SLAVE31:true"
set MASTER11_TYPE_0 "MASTER11_TYPE:0"
set MASTER11_WRITE_SLAVE0_0 "MASTER11_WRITE_SLAVE0:true"
set MASTER11_WRITE_SLAVE1_0 "MASTER11_WRITE_SLAVE1:true"
set MASTER11_WRITE_SLAVE2_0 "MASTER11_WRITE_SLAVE2:true"
set MASTER11_WRITE_SLAVE3_0 "MASTER11_WRITE_SLAVE3:true"
set MASTER11_WRITE_SLAVE4_0 "MASTER11_WRITE_SLAVE4:true"
set MASTER11_WRITE_SLAVE5_0 "MASTER11_WRITE_SLAVE5:true"
set MASTER11_WRITE_SLAVE6_0 "MASTER11_WRITE_SLAVE6:true"
set MASTER11_WRITE_SLAVE7_0 "MASTER11_WRITE_SLAVE7:true"
set MASTER11_WRITE_SLAVE8_0 "MASTER11_WRITE_SLAVE8:true"
set MASTER11_WRITE_SLAVE9_0 "MASTER11_WRITE_SLAVE9:true"
set MASTER11_WRITE_SLAVE10_0 "MASTER11_WRITE_SLAVE10:true"
set MASTER11_WRITE_SLAVE11_0 "MASTER11_WRITE_SLAVE11:true"
set MASTER11_WRITE_SLAVE12_0 "MASTER11_WRITE_SLAVE12:true"
set MASTER11_WRITE_SLAVE13_0 "MASTER11_WRITE_SLAVE13:true"
set MASTER11_WRITE_SLAVE14_0 "MASTER11_WRITE_SLAVE14:true"
set MASTER11_WRITE_SLAVE15_0 "MASTER11_WRITE_SLAVE15:true"
set MASTER11_WRITE_SLAVE16_0 "MASTER11_WRITE_SLAVE16:true"
set MASTER11_WRITE_SLAVE17_0 "MASTER11_WRITE_SLAVE17:true"
set MASTER11_WRITE_SLAVE18_0 "MASTER11_WRITE_SLAVE18:true"
set MASTER11_WRITE_SLAVE19_0 "MASTER11_WRITE_SLAVE19:true"
set MASTER11_WRITE_SLAVE20_0 "MASTER11_WRITE_SLAVE20:true"
set MASTER11_WRITE_SLAVE21_0 "MASTER11_WRITE_SLAVE21:true"
set MASTER11_WRITE_SLAVE22_0 "MASTER11_WRITE_SLAVE22:true"
set MASTER11_WRITE_SLAVE23_0 "MASTER11_WRITE_SLAVE23:true"
set MASTER11_WRITE_SLAVE24_0 "MASTER11_WRITE_SLAVE24:true"
set MASTER11_WRITE_SLAVE25_0 "MASTER11_WRITE_SLAVE25:true"
set MASTER11_WRITE_SLAVE26_0 "MASTER11_WRITE_SLAVE26:true"
set MASTER11_WRITE_SLAVE27_0 "MASTER11_WRITE_SLAVE27:true"
set MASTER11_WRITE_SLAVE28_0 "MASTER11_WRITE_SLAVE28:true"
set MASTER11_WRITE_SLAVE29_0 "MASTER11_WRITE_SLAVE29:true"
set MASTER11_WRITE_SLAVE30_0 "MASTER11_WRITE_SLAVE30:true"
set MASTER11_WRITE_SLAVE31_0 "MASTER11_WRITE_SLAVE31:true"
set MASTER12_CHAN_RS_0 "MASTER12_CHAN_RS:true"
set MASTER12_CLOCK_DOMAIN_CROSSING_0 "MASTER12_CLOCK_DOMAIN_CROSSING:false"
set MASTER12_DATA_WIDTH_0 "MASTER12_DATA_WIDTH:64"
set MASTER12_DWC_DATA_FIFO_DEPTH_0 "MASTER12_DWC_DATA_FIFO_DEPTH:16"
set MASTER12_READ_INTERLEAVE_0 "MASTER12_READ_INTERLEAVE:false"
set MASTER12_READ_SLAVE0_0 "MASTER12_READ_SLAVE0:true"
set MASTER12_READ_SLAVE1_0 "MASTER12_READ_SLAVE1:true"
set MASTER12_READ_SLAVE2_0 "MASTER12_READ_SLAVE2:true"
set MASTER12_READ_SLAVE3_0 "MASTER12_READ_SLAVE3:true"
set MASTER12_READ_SLAVE4_0 "MASTER12_READ_SLAVE4:true"
set MASTER12_READ_SLAVE5_0 "MASTER12_READ_SLAVE5:true"
set MASTER12_READ_SLAVE6_0 "MASTER12_READ_SLAVE6:true"
set MASTER12_READ_SLAVE7_0 "MASTER12_READ_SLAVE7:true"
set MASTER12_READ_SLAVE8_0 "MASTER12_READ_SLAVE8:true"
set MASTER12_READ_SLAVE9_0 "MASTER12_READ_SLAVE9:true"
set MASTER12_READ_SLAVE10_0 "MASTER12_READ_SLAVE10:true"
set MASTER12_READ_SLAVE11_0 "MASTER12_READ_SLAVE11:true"
set MASTER12_READ_SLAVE12_0 "MASTER12_READ_SLAVE12:true"
set MASTER12_READ_SLAVE13_0 "MASTER12_READ_SLAVE13:true"
set MASTER12_READ_SLAVE14_0 "MASTER12_READ_SLAVE14:true"
set MASTER12_READ_SLAVE15_0 "MASTER12_READ_SLAVE15:true"
set MASTER12_READ_SLAVE16_0 "MASTER12_READ_SLAVE16:true"
set MASTER12_READ_SLAVE17_0 "MASTER12_READ_SLAVE17:true"
set MASTER12_READ_SLAVE18_0 "MASTER12_READ_SLAVE18:true"
set MASTER12_READ_SLAVE19_0 "MASTER12_READ_SLAVE19:true"
set MASTER12_READ_SLAVE20_0 "MASTER12_READ_SLAVE20:true"
set MASTER12_READ_SLAVE21_0 "MASTER12_READ_SLAVE21:true"
set MASTER12_READ_SLAVE22_0 "MASTER12_READ_SLAVE22:true"
set MASTER12_READ_SLAVE23_0 "MASTER12_READ_SLAVE23:true"
set MASTER12_READ_SLAVE24_0 "MASTER12_READ_SLAVE24:true"
set MASTER12_READ_SLAVE25_0 "MASTER12_READ_SLAVE25:true"
set MASTER12_READ_SLAVE26_0 "MASTER12_READ_SLAVE26:true"
set MASTER12_READ_SLAVE27_0 "MASTER12_READ_SLAVE27:true"
set MASTER12_READ_SLAVE28_0 "MASTER12_READ_SLAVE28:true"
set MASTER12_READ_SLAVE29_0 "MASTER12_READ_SLAVE29:true"
set MASTER12_READ_SLAVE30_0 "MASTER12_READ_SLAVE30:true"
set MASTER12_READ_SLAVE31_0 "MASTER12_READ_SLAVE31:true"
set MASTER12_TYPE_0 "MASTER12_TYPE:0"
set MASTER12_WRITE_SLAVE0_0 "MASTER12_WRITE_SLAVE0:true"
set MASTER12_WRITE_SLAVE1_0 "MASTER12_WRITE_SLAVE1:true"
set MASTER12_WRITE_SLAVE2_0 "MASTER12_WRITE_SLAVE2:true"
set MASTER12_WRITE_SLAVE3_0 "MASTER12_WRITE_SLAVE3:true"
set MASTER12_WRITE_SLAVE4_0 "MASTER12_WRITE_SLAVE4:true"
set MASTER12_WRITE_SLAVE5_0 "MASTER12_WRITE_SLAVE5:true"
set MASTER12_WRITE_SLAVE6_0 "MASTER12_WRITE_SLAVE6:true"
set MASTER12_WRITE_SLAVE7_0 "MASTER12_WRITE_SLAVE7:true"
set MASTER12_WRITE_SLAVE8_0 "MASTER12_WRITE_SLAVE8:true"
set MASTER12_WRITE_SLAVE9_0 "MASTER12_WRITE_SLAVE9:true"
set MASTER12_WRITE_SLAVE10_0 "MASTER12_WRITE_SLAVE10:true"
set MASTER12_WRITE_SLAVE11_0 "MASTER12_WRITE_SLAVE11:true"
set MASTER12_WRITE_SLAVE12_0 "MASTER12_WRITE_SLAVE12:true"
set MASTER12_WRITE_SLAVE13_0 "MASTER12_WRITE_SLAVE13:true"
set MASTER12_WRITE_SLAVE14_0 "MASTER12_WRITE_SLAVE14:true"
set MASTER12_WRITE_SLAVE15_0 "MASTER12_WRITE_SLAVE15:true"
set MASTER12_WRITE_SLAVE16_0 "MASTER12_WRITE_SLAVE16:true"
set MASTER12_WRITE_SLAVE17_0 "MASTER12_WRITE_SLAVE17:true"
set MASTER12_WRITE_SLAVE18_0 "MASTER12_WRITE_SLAVE18:true"
set MASTER12_WRITE_SLAVE19_0 "MASTER12_WRITE_SLAVE19:true"
set MASTER12_WRITE_SLAVE20_0 "MASTER12_WRITE_SLAVE20:true"
set MASTER12_WRITE_SLAVE21_0 "MASTER12_WRITE_SLAVE21:true"
set MASTER12_WRITE_SLAVE22_0 "MASTER12_WRITE_SLAVE22:true"
set MASTER12_WRITE_SLAVE23_0 "MASTER12_WRITE_SLAVE23:true"
set MASTER12_WRITE_SLAVE24_0 "MASTER12_WRITE_SLAVE24:true"
set MASTER12_WRITE_SLAVE25_0 "MASTER12_WRITE_SLAVE25:true"
set MASTER12_WRITE_SLAVE26_0 "MASTER12_WRITE_SLAVE26:true"
set MASTER12_WRITE_SLAVE27_0 "MASTER12_WRITE_SLAVE27:true"
set MASTER12_WRITE_SLAVE28_0 "MASTER12_WRITE_SLAVE28:true"
set MASTER12_WRITE_SLAVE29_0 "MASTER12_WRITE_SLAVE29:true"
set MASTER12_WRITE_SLAVE30_0 "MASTER12_WRITE_SLAVE30:true"
set MASTER12_WRITE_SLAVE31_0 "MASTER12_WRITE_SLAVE31:true"
set MASTER13_CHAN_RS_0 "MASTER13_CHAN_RS:true"
set MASTER13_CLOCK_DOMAIN_CROSSING_0 "MASTER13_CLOCK_DOMAIN_CROSSING:false"
set MASTER13_DATA_WIDTH_0 "MASTER13_DATA_WIDTH:64"
set MASTER13_DWC_DATA_FIFO_DEPTH_0 "MASTER13_DWC_DATA_FIFO_DEPTH:16"
set MASTER13_READ_INTERLEAVE_0 "MASTER13_READ_INTERLEAVE:false"
set MASTER13_READ_SLAVE0_0 "MASTER13_READ_SLAVE0:true"
set MASTER13_READ_SLAVE1_0 "MASTER13_READ_SLAVE1:true"
set MASTER13_READ_SLAVE2_0 "MASTER13_READ_SLAVE2:true"
set MASTER13_READ_SLAVE3_0 "MASTER13_READ_SLAVE3:true"
set MASTER13_READ_SLAVE4_0 "MASTER13_READ_SLAVE4:true"
set MASTER13_READ_SLAVE5_0 "MASTER13_READ_SLAVE5:true"
set MASTER13_READ_SLAVE6_0 "MASTER13_READ_SLAVE6:true"
set MASTER13_READ_SLAVE7_0 "MASTER13_READ_SLAVE7:true"
set MASTER13_READ_SLAVE8_0 "MASTER13_READ_SLAVE8:true"
set MASTER13_READ_SLAVE9_0 "MASTER13_READ_SLAVE9:true"
set MASTER13_READ_SLAVE10_0 "MASTER13_READ_SLAVE10:true"
set MASTER13_READ_SLAVE11_0 "MASTER13_READ_SLAVE11:true"
set MASTER13_READ_SLAVE12_0 "MASTER13_READ_SLAVE12:true"
set MASTER13_READ_SLAVE13_0 "MASTER13_READ_SLAVE13:true"
set MASTER13_READ_SLAVE14_0 "MASTER13_READ_SLAVE14:true"
set MASTER13_READ_SLAVE15_0 "MASTER13_READ_SLAVE15:true"
set MASTER13_READ_SLAVE16_0 "MASTER13_READ_SLAVE16:true"
set MASTER13_READ_SLAVE17_0 "MASTER13_READ_SLAVE17:true"
set MASTER13_READ_SLAVE18_0 "MASTER13_READ_SLAVE18:true"
set MASTER13_READ_SLAVE19_0 "MASTER13_READ_SLAVE19:true"
set MASTER13_READ_SLAVE20_0 "MASTER13_READ_SLAVE20:true"
set MASTER13_READ_SLAVE21_0 "MASTER13_READ_SLAVE21:true"
set MASTER13_READ_SLAVE22_0 "MASTER13_READ_SLAVE22:true"
set MASTER13_READ_SLAVE23_0 "MASTER13_READ_SLAVE23:true"
set MASTER13_READ_SLAVE24_0 "MASTER13_READ_SLAVE24:true"
set MASTER13_READ_SLAVE25_0 "MASTER13_READ_SLAVE25:true"
set MASTER13_READ_SLAVE26_0 "MASTER13_READ_SLAVE26:true"
set MASTER13_READ_SLAVE27_0 "MASTER13_READ_SLAVE27:true"
set MASTER13_READ_SLAVE28_0 "MASTER13_READ_SLAVE28:true"
set MASTER13_READ_SLAVE29_0 "MASTER13_READ_SLAVE29:true"
set MASTER13_READ_SLAVE30_0 "MASTER13_READ_SLAVE30:true"
set MASTER13_READ_SLAVE31_0 "MASTER13_READ_SLAVE31:true"
set MASTER13_TYPE_0 "MASTER13_TYPE:0"
set MASTER13_WRITE_SLAVE0_0 "MASTER13_WRITE_SLAVE0:true"
set MASTER13_WRITE_SLAVE1_0 "MASTER13_WRITE_SLAVE1:true"
set MASTER13_WRITE_SLAVE2_0 "MASTER13_WRITE_SLAVE2:true"
set MASTER13_WRITE_SLAVE3_0 "MASTER13_WRITE_SLAVE3:true"
set MASTER13_WRITE_SLAVE4_0 "MASTER13_WRITE_SLAVE4:true"
set MASTER13_WRITE_SLAVE5_0 "MASTER13_WRITE_SLAVE5:true"
set MASTER13_WRITE_SLAVE6_0 "MASTER13_WRITE_SLAVE6:true"
set MASTER13_WRITE_SLAVE7_0 "MASTER13_WRITE_SLAVE7:true"
set MASTER13_WRITE_SLAVE8_0 "MASTER13_WRITE_SLAVE8:true"
set MASTER13_WRITE_SLAVE9_0 "MASTER13_WRITE_SLAVE9:true"
set MASTER13_WRITE_SLAVE10_0 "MASTER13_WRITE_SLAVE10:true"
set MASTER13_WRITE_SLAVE11_0 "MASTER13_WRITE_SLAVE11:true"
set MASTER13_WRITE_SLAVE12_0 "MASTER13_WRITE_SLAVE12:true"
set MASTER13_WRITE_SLAVE13_0 "MASTER13_WRITE_SLAVE13:true"
set MASTER13_WRITE_SLAVE14_0 "MASTER13_WRITE_SLAVE14:true"
set MASTER13_WRITE_SLAVE15_0 "MASTER13_WRITE_SLAVE15:true"
set MASTER13_WRITE_SLAVE16_0 "MASTER13_WRITE_SLAVE16:true"
set MASTER13_WRITE_SLAVE17_0 "MASTER13_WRITE_SLAVE17:true"
set MASTER13_WRITE_SLAVE18_0 "MASTER13_WRITE_SLAVE18:true"
set MASTER13_WRITE_SLAVE19_0 "MASTER13_WRITE_SLAVE19:true"
set MASTER13_WRITE_SLAVE20_0 "MASTER13_WRITE_SLAVE20:true"
set MASTER13_WRITE_SLAVE21_0 "MASTER13_WRITE_SLAVE21:true"
set MASTER13_WRITE_SLAVE22_0 "MASTER13_WRITE_SLAVE22:true"
set MASTER13_WRITE_SLAVE23_0 "MASTER13_WRITE_SLAVE23:true"
set MASTER13_WRITE_SLAVE24_0 "MASTER13_WRITE_SLAVE24:true"
set MASTER13_WRITE_SLAVE25_0 "MASTER13_WRITE_SLAVE25:true"
set MASTER13_WRITE_SLAVE26_0 "MASTER13_WRITE_SLAVE26:true"
set MASTER13_WRITE_SLAVE27_0 "MASTER13_WRITE_SLAVE27:true"
set MASTER13_WRITE_SLAVE28_0 "MASTER13_WRITE_SLAVE28:true"
set MASTER13_WRITE_SLAVE29_0 "MASTER13_WRITE_SLAVE29:true"
set MASTER13_WRITE_SLAVE30_0 "MASTER13_WRITE_SLAVE30:true"
set MASTER13_WRITE_SLAVE31_0 "MASTER13_WRITE_SLAVE31:true"
set MASTER14_CHAN_RS_0 "MASTER14_CHAN_RS:true"
set MASTER14_CLOCK_DOMAIN_CROSSING_0 "MASTER14_CLOCK_DOMAIN_CROSSING:false"
set MASTER14_DATA_WIDTH_0 "MASTER14_DATA_WIDTH:64"
set MASTER14_DWC_DATA_FIFO_DEPTH_0 "MASTER14_DWC_DATA_FIFO_DEPTH:16"
set MASTER14_READ_INTERLEAVE_0 "MASTER14_READ_INTERLEAVE:false"
set MASTER14_READ_SLAVE0_0 "MASTER14_READ_SLAVE0:true"
set MASTER14_READ_SLAVE1_0 "MASTER14_READ_SLAVE1:true"
set MASTER14_READ_SLAVE2_0 "MASTER14_READ_SLAVE2:true"
set MASTER14_READ_SLAVE3_0 "MASTER14_READ_SLAVE3:true"
set MASTER14_READ_SLAVE4_0 "MASTER14_READ_SLAVE4:true"
set MASTER14_READ_SLAVE5_0 "MASTER14_READ_SLAVE5:true"
set MASTER14_READ_SLAVE6_0 "MASTER14_READ_SLAVE6:true"
set MASTER14_READ_SLAVE7_0 "MASTER14_READ_SLAVE7:true"
set MASTER14_READ_SLAVE8_0 "MASTER14_READ_SLAVE8:true"
set MASTER14_READ_SLAVE9_0 "MASTER14_READ_SLAVE9:true"
set MASTER14_READ_SLAVE10_0 "MASTER14_READ_SLAVE10:true"
set MASTER14_READ_SLAVE11_0 "MASTER14_READ_SLAVE11:true"
set MASTER14_READ_SLAVE12_0 "MASTER14_READ_SLAVE12:true"
set MASTER14_READ_SLAVE13_0 "MASTER14_READ_SLAVE13:true"
set MASTER14_READ_SLAVE14_0 "MASTER14_READ_SLAVE14:true"
set MASTER14_READ_SLAVE15_0 "MASTER14_READ_SLAVE15:true"
set MASTER14_READ_SLAVE16_0 "MASTER14_READ_SLAVE16:true"
set MASTER14_READ_SLAVE17_0 "MASTER14_READ_SLAVE17:true"
set MASTER14_READ_SLAVE18_0 "MASTER14_READ_SLAVE18:true"
set MASTER14_READ_SLAVE19_0 "MASTER14_READ_SLAVE19:true"
set MASTER14_READ_SLAVE20_0 "MASTER14_READ_SLAVE20:true"
set MASTER14_READ_SLAVE21_0 "MASTER14_READ_SLAVE21:true"
set MASTER14_READ_SLAVE22_0 "MASTER14_READ_SLAVE22:true"
set MASTER14_READ_SLAVE23_0 "MASTER14_READ_SLAVE23:true"
set MASTER14_READ_SLAVE24_0 "MASTER14_READ_SLAVE24:true"
set MASTER14_READ_SLAVE25_0 "MASTER14_READ_SLAVE25:true"
set MASTER14_READ_SLAVE26_0 "MASTER14_READ_SLAVE26:true"
set MASTER14_READ_SLAVE27_0 "MASTER14_READ_SLAVE27:true"
set MASTER14_READ_SLAVE28_0 "MASTER14_READ_SLAVE28:true"
set MASTER14_READ_SLAVE29_0 "MASTER14_READ_SLAVE29:true"
set MASTER14_READ_SLAVE30_0 "MASTER14_READ_SLAVE30:true"
set MASTER14_READ_SLAVE31_0 "MASTER14_READ_SLAVE31:true"
set MASTER14_TYPE_0 "MASTER14_TYPE:0"
set MASTER14_WRITE_SLAVE0_0 "MASTER14_WRITE_SLAVE0:true"
set MASTER14_WRITE_SLAVE1_0 "MASTER14_WRITE_SLAVE1:true"
set MASTER14_WRITE_SLAVE2_0 "MASTER14_WRITE_SLAVE2:true"
set MASTER14_WRITE_SLAVE3_0 "MASTER14_WRITE_SLAVE3:true"
set MASTER14_WRITE_SLAVE4_0 "MASTER14_WRITE_SLAVE4:true"
set MASTER14_WRITE_SLAVE5_0 "MASTER14_WRITE_SLAVE5:true"
set MASTER14_WRITE_SLAVE6_0 "MASTER14_WRITE_SLAVE6:true"
set MASTER14_WRITE_SLAVE7_0 "MASTER14_WRITE_SLAVE7:true"
set MASTER14_WRITE_SLAVE8_0 "MASTER14_WRITE_SLAVE8:true"
set MASTER14_WRITE_SLAVE9_0 "MASTER14_WRITE_SLAVE9:true"
set MASTER14_WRITE_SLAVE10_0 "MASTER14_WRITE_SLAVE10:true"
set MASTER14_WRITE_SLAVE11_0 "MASTER14_WRITE_SLAVE11:true"
set MASTER14_WRITE_SLAVE12_0 "MASTER14_WRITE_SLAVE12:true"
set MASTER14_WRITE_SLAVE13_0 "MASTER14_WRITE_SLAVE13:true"
set MASTER14_WRITE_SLAVE14_0 "MASTER14_WRITE_SLAVE14:true"
set MASTER14_WRITE_SLAVE15_0 "MASTER14_WRITE_SLAVE15:true"
set MASTER14_WRITE_SLAVE16_0 "MASTER14_WRITE_SLAVE16:true"
set MASTER14_WRITE_SLAVE17_0 "MASTER14_WRITE_SLAVE17:true"
set MASTER14_WRITE_SLAVE18_0 "MASTER14_WRITE_SLAVE18:true"
set MASTER14_WRITE_SLAVE19_0 "MASTER14_WRITE_SLAVE19:true"
set MASTER14_WRITE_SLAVE20_0 "MASTER14_WRITE_SLAVE20:true"
set MASTER14_WRITE_SLAVE21_0 "MASTER14_WRITE_SLAVE21:true"
set MASTER14_WRITE_SLAVE22_0 "MASTER14_WRITE_SLAVE22:true"
set MASTER14_WRITE_SLAVE23_0 "MASTER14_WRITE_SLAVE23:true"
set MASTER14_WRITE_SLAVE24_0 "MASTER14_WRITE_SLAVE24:true"
set MASTER14_WRITE_SLAVE25_0 "MASTER14_WRITE_SLAVE25:true"
set MASTER14_WRITE_SLAVE26_0 "MASTER14_WRITE_SLAVE26:true"
set MASTER14_WRITE_SLAVE27_0 "MASTER14_WRITE_SLAVE27:true"
set MASTER14_WRITE_SLAVE28_0 "MASTER14_WRITE_SLAVE28:true"
set MASTER14_WRITE_SLAVE29_0 "MASTER14_WRITE_SLAVE29:true"
set MASTER14_WRITE_SLAVE30_0 "MASTER14_WRITE_SLAVE30:true"
set MASTER14_WRITE_SLAVE31_0 "MASTER14_WRITE_SLAVE31:true"
set MASTER15_CHAN_RS_0 "MASTER15_CHAN_RS:true"
set MASTER15_CLOCK_DOMAIN_CROSSING_0 "MASTER15_CLOCK_DOMAIN_CROSSING:false"
set MASTER15_DATA_WIDTH_0 "MASTER15_DATA_WIDTH:64"
set MASTER15_DWC_DATA_FIFO_DEPTH_0 "MASTER15_DWC_DATA_FIFO_DEPTH:16"
set MASTER15_READ_INTERLEAVE_0 "MASTER15_READ_INTERLEAVE:false"
set MASTER15_READ_SLAVE0_0 "MASTER15_READ_SLAVE0:true"
set MASTER15_READ_SLAVE1_0 "MASTER15_READ_SLAVE1:true"
set MASTER15_READ_SLAVE2_0 "MASTER15_READ_SLAVE2:true"
set MASTER15_READ_SLAVE3_0 "MASTER15_READ_SLAVE3:true"
set MASTER15_READ_SLAVE4_0 "MASTER15_READ_SLAVE4:true"
set MASTER15_READ_SLAVE5_0 "MASTER15_READ_SLAVE5:true"
set MASTER15_READ_SLAVE6_0 "MASTER15_READ_SLAVE6:true"
set MASTER15_READ_SLAVE7_0 "MASTER15_READ_SLAVE7:true"
set MASTER15_READ_SLAVE8_0 "MASTER15_READ_SLAVE8:true"
set MASTER15_READ_SLAVE9_0 "MASTER15_READ_SLAVE9:true"
set MASTER15_READ_SLAVE10_0 "MASTER15_READ_SLAVE10:true"
set MASTER15_READ_SLAVE11_0 "MASTER15_READ_SLAVE11:true"
set MASTER15_READ_SLAVE12_0 "MASTER15_READ_SLAVE12:true"
set MASTER15_READ_SLAVE13_0 "MASTER15_READ_SLAVE13:true"
set MASTER15_READ_SLAVE14_0 "MASTER15_READ_SLAVE14:true"
set MASTER15_READ_SLAVE15_0 "MASTER15_READ_SLAVE15:true"
set MASTER15_READ_SLAVE16_0 "MASTER15_READ_SLAVE16:true"
set MASTER15_READ_SLAVE17_0 "MASTER15_READ_SLAVE17:true"
set MASTER15_READ_SLAVE18_0 "MASTER15_READ_SLAVE18:true"
set MASTER15_READ_SLAVE19_0 "MASTER15_READ_SLAVE19:true"
set MASTER15_READ_SLAVE20_0 "MASTER15_READ_SLAVE20:true"
set MASTER15_READ_SLAVE21_0 "MASTER15_READ_SLAVE21:true"
set MASTER15_READ_SLAVE22_0 "MASTER15_READ_SLAVE22:true"
set MASTER15_READ_SLAVE23_0 "MASTER15_READ_SLAVE23:true"
set MASTER15_READ_SLAVE24_0 "MASTER15_READ_SLAVE24:true"
set MASTER15_READ_SLAVE25_0 "MASTER15_READ_SLAVE25:true"
set MASTER15_READ_SLAVE26_0 "MASTER15_READ_SLAVE26:true"
set MASTER15_READ_SLAVE27_0 "MASTER15_READ_SLAVE27:true"
set MASTER15_READ_SLAVE28_0 "MASTER15_READ_SLAVE28:true"
set MASTER15_READ_SLAVE29_0 "MASTER15_READ_SLAVE29:true"
set MASTER15_READ_SLAVE30_0 "MASTER15_READ_SLAVE30:true"
set MASTER15_READ_SLAVE31_0 "MASTER15_READ_SLAVE31:true"
set MASTER15_TYPE_0 "MASTER15_TYPE:0"
set MASTER15_WRITE_SLAVE0_0 "MASTER15_WRITE_SLAVE0:true"
set MASTER15_WRITE_SLAVE1_0 "MASTER15_WRITE_SLAVE1:true"
set MASTER15_WRITE_SLAVE2_0 "MASTER15_WRITE_SLAVE2:true"
set MASTER15_WRITE_SLAVE3_0 "MASTER15_WRITE_SLAVE3:true"
set MASTER15_WRITE_SLAVE4_0 "MASTER15_WRITE_SLAVE4:true"
set MASTER15_WRITE_SLAVE5_0 "MASTER15_WRITE_SLAVE5:true"
set MASTER15_WRITE_SLAVE6_0 "MASTER15_WRITE_SLAVE6:true"
set MASTER15_WRITE_SLAVE7_0 "MASTER15_WRITE_SLAVE7:true"
set MASTER15_WRITE_SLAVE8_0 "MASTER15_WRITE_SLAVE8:true"
set MASTER15_WRITE_SLAVE9_0 "MASTER15_WRITE_SLAVE9:true"
set MASTER15_WRITE_SLAVE10_0 "MASTER15_WRITE_SLAVE10:true"
set MASTER15_WRITE_SLAVE11_0 "MASTER15_WRITE_SLAVE11:true"
set MASTER15_WRITE_SLAVE12_0 "MASTER15_WRITE_SLAVE12:true"
set MASTER15_WRITE_SLAVE13_0 "MASTER15_WRITE_SLAVE13:true"
set MASTER15_WRITE_SLAVE14_0 "MASTER15_WRITE_SLAVE14:true"
set MASTER15_WRITE_SLAVE15_0 "MASTER15_WRITE_SLAVE15:true"
set MASTER15_WRITE_SLAVE16_0 "MASTER15_WRITE_SLAVE16:true"
set MASTER15_WRITE_SLAVE17_0 "MASTER15_WRITE_SLAVE17:true"
set MASTER15_WRITE_SLAVE18_0 "MASTER15_WRITE_SLAVE18:true"
set MASTER15_WRITE_SLAVE19_0 "MASTER15_WRITE_SLAVE19:true"
set MASTER15_WRITE_SLAVE20_0 "MASTER15_WRITE_SLAVE20:true"
set MASTER15_WRITE_SLAVE21_0 "MASTER15_WRITE_SLAVE21:true"
set MASTER15_WRITE_SLAVE22_0 "MASTER15_WRITE_SLAVE22:true"
set MASTER15_WRITE_SLAVE23_0 "MASTER15_WRITE_SLAVE23:true"
set MASTER15_WRITE_SLAVE24_0 "MASTER15_WRITE_SLAVE24:true"
set MASTER15_WRITE_SLAVE25_0 "MASTER15_WRITE_SLAVE25:true"
set MASTER15_WRITE_SLAVE26_0 "MASTER15_WRITE_SLAVE26:true"
set MASTER15_WRITE_SLAVE27_0 "MASTER15_WRITE_SLAVE27:true"
set MASTER15_WRITE_SLAVE28_0 "MASTER15_WRITE_SLAVE28:true"
set MASTER15_WRITE_SLAVE29_0 "MASTER15_WRITE_SLAVE29:true"
set MASTER15_WRITE_SLAVE30_0 "MASTER15_WRITE_SLAVE30:true"
set MASTER15_WRITE_SLAVE31_0 "MASTER15_WRITE_SLAVE31:true"
set NUM_MASTERS_0 "NUM_MASTERS:1"
set NUM_MASTERS_WIDTH_0 "NUM_MASTERS_WIDTH:1"
set NUM_SLAVES_0 "NUM_SLAVES:2"
set NUM_THREADS_0 "NUM_THREADS:4"
set OPEN_TRANS_MAX_0 "OPEN_TRANS_MAX:8"
set OPTIMIZATION_0 "OPTIMIZATION:1"
set RD_ARB_EN_0 "RD_ARB_EN:false"
set SLAVE0_CHAN_RS_0 "SLAVE0_CHAN_RS:true"
set SLAVE0_CLOCK_DOMAIN_CROSSING_0 "SLAVE0_CLOCK_DOMAIN_CROSSING:false"
set SLAVE0_DATA_WIDTH_0 "SLAVE0_DATA_WIDTH:64"
set SLAVE0_DWC_DATA_FIFO_DEPTH_0 "SLAVE0_DWC_DATA_FIFO_DEPTH:16"
set SLAVE0_END_ADDR_0 "SLAVE0_END_ADDR:0xbfffffff"
set SLAVE0_END_ADDR_UPPER_0 "SLAVE0_END_ADDR_UPPER:0x0"
set SLAVE0_READ_INTERLEAVE_0 "SLAVE0_READ_INTERLEAVE:false"
set SLAVE0_START_ADDR_0 "SLAVE0_START_ADDR:0x60000000"
set SLAVE0_START_ADDR_UPPER_0 "SLAVE0_START_ADDR_UPPER:0x0"
set SLAVE0_TYPE_0 "SLAVE0_TYPE:0"
set SLAVE1_CHAN_RS_0 "SLAVE1_CHAN_RS:true"
set SLAVE1_CLOCK_DOMAIN_CROSSING_0 "SLAVE1_CLOCK_DOMAIN_CROSSING:false"
set SLAVE1_DATA_WIDTH_0 "SLAVE1_DATA_WIDTH:64"
set SLAVE1_DWC_DATA_FIFO_DEPTH_0 "SLAVE1_DWC_DATA_FIFO_DEPTH:16"
set SLAVE1_END_ADDR_0 "SLAVE1_END_ADDR:0xfff"
set SLAVE1_END_ADDR_UPPER_0 "SLAVE1_END_ADDR_UPPER:0x0"
set SLAVE1_READ_INTERLEAVE_0 "SLAVE1_READ_INTERLEAVE:false"
set SLAVE1_START_ADDR_0 "SLAVE1_START_ADDR:0x0"
set SLAVE1_START_ADDR_UPPER_0 "SLAVE1_START_ADDR_UPPER:0x0"
set SLAVE1_TYPE_0 "SLAVE1_TYPE:0"
set SLAVE2_CHAN_RS_0 "SLAVE2_CHAN_RS:true"
set SLAVE2_CLOCK_DOMAIN_CROSSING_0 "SLAVE2_CLOCK_DOMAIN_CROSSING:false"
set SLAVE2_DATA_WIDTH_0 "SLAVE2_DATA_WIDTH:64"
set SLAVE2_DWC_DATA_FIFO_DEPTH_0 "SLAVE2_DWC_DATA_FIFO_DEPTH:16"
set SLAVE2_END_ADDR_0 "SLAVE2_END_ADDR:0x17ffffff"
set SLAVE2_END_ADDR_UPPER_0 "SLAVE2_END_ADDR_UPPER:0x0"
set SLAVE2_READ_INTERLEAVE_0 "SLAVE2_READ_INTERLEAVE:false"
set SLAVE2_START_ADDR_0 "SLAVE2_START_ADDR:0x10000000"
set SLAVE2_START_ADDR_UPPER_0 "SLAVE2_START_ADDR_UPPER:0x0"
set SLAVE2_TYPE_0 "SLAVE2_TYPE:0"
set SLAVE3_CHAN_RS_0 "SLAVE3_CHAN_RS:true"
set SLAVE3_CLOCK_DOMAIN_CROSSING_0 "SLAVE3_CLOCK_DOMAIN_CROSSING:false"
set SLAVE3_DATA_WIDTH_0 "SLAVE3_DATA_WIDTH:64"
set SLAVE3_DWC_DATA_FIFO_DEPTH_0 "SLAVE3_DWC_DATA_FIFO_DEPTH:16"
set SLAVE3_END_ADDR_0 "SLAVE3_END_ADDR:0x1fffffff"
set SLAVE3_END_ADDR_UPPER_0 "SLAVE3_END_ADDR_UPPER:0x0"
set SLAVE3_READ_INTERLEAVE_0 "SLAVE3_READ_INTERLEAVE:false"
set SLAVE3_START_ADDR_0 "SLAVE3_START_ADDR:0x18000000"
set SLAVE3_START_ADDR_UPPER_0 "SLAVE3_START_ADDR_UPPER:0x0"
set SLAVE3_TYPE_0 "SLAVE3_TYPE:0"
set SLAVE4_CHAN_RS_0 "SLAVE4_CHAN_RS:true"
set SLAVE4_CLOCK_DOMAIN_CROSSING_0 "SLAVE4_CLOCK_DOMAIN_CROSSING:false"
set SLAVE4_DATA_WIDTH_0 "SLAVE4_DATA_WIDTH:64"
set SLAVE4_DWC_DATA_FIFO_DEPTH_0 "SLAVE4_DWC_DATA_FIFO_DEPTH:16"
set SLAVE4_END_ADDR_0 "SLAVE4_END_ADDR:0x27ffffff"
set SLAVE4_END_ADDR_UPPER_0 "SLAVE4_END_ADDR_UPPER:0x0"
set SLAVE4_READ_INTERLEAVE_0 "SLAVE4_READ_INTERLEAVE:false"
set SLAVE4_START_ADDR_0 "SLAVE4_START_ADDR:0x20000000"
set SLAVE4_START_ADDR_UPPER_0 "SLAVE4_START_ADDR_UPPER:0x0"
set SLAVE4_TYPE_0 "SLAVE4_TYPE:0"
set SLAVE5_CHAN_RS_0 "SLAVE5_CHAN_RS:true"
set SLAVE5_CLOCK_DOMAIN_CROSSING_0 "SLAVE5_CLOCK_DOMAIN_CROSSING:false"
set SLAVE5_DATA_WIDTH_0 "SLAVE5_DATA_WIDTH:64"
set SLAVE5_DWC_DATA_FIFO_DEPTH_0 "SLAVE5_DWC_DATA_FIFO_DEPTH:16"
set SLAVE5_END_ADDR_0 "SLAVE5_END_ADDR:0x2fffffff"
set SLAVE5_END_ADDR_UPPER_0 "SLAVE5_END_ADDR_UPPER:0x0"
set SLAVE5_READ_INTERLEAVE_0 "SLAVE5_READ_INTERLEAVE:false"
set SLAVE5_START_ADDR_0 "SLAVE5_START_ADDR:0x28000000"
set SLAVE5_START_ADDR_UPPER_0 "SLAVE5_START_ADDR_UPPER:0x0"
set SLAVE5_TYPE_0 "SLAVE5_TYPE:0"
set SLAVE6_CHAN_RS_0 "SLAVE6_CHAN_RS:true"
set SLAVE6_CLOCK_DOMAIN_CROSSING_0 "SLAVE6_CLOCK_DOMAIN_CROSSING:false"
set SLAVE6_DATA_WIDTH_0 "SLAVE6_DATA_WIDTH:64"
set SLAVE6_DWC_DATA_FIFO_DEPTH_0 "SLAVE6_DWC_DATA_FIFO_DEPTH:16"
set SLAVE6_END_ADDR_0 "SLAVE6_END_ADDR:0x37ffffff"
set SLAVE6_END_ADDR_UPPER_0 "SLAVE6_END_ADDR_UPPER:0x0"
set SLAVE6_READ_INTERLEAVE_0 "SLAVE6_READ_INTERLEAVE:false"
set SLAVE6_START_ADDR_0 "SLAVE6_START_ADDR:0x30000000"
set SLAVE6_START_ADDR_UPPER_0 "SLAVE6_START_ADDR_UPPER:0x0"
set SLAVE6_TYPE_0 "SLAVE6_TYPE:0"
set SLAVE7_CHAN_RS_0 "SLAVE7_CHAN_RS:true"
set SLAVE7_CLOCK_DOMAIN_CROSSING_0 "SLAVE7_CLOCK_DOMAIN_CROSSING:false"
set SLAVE7_DATA_WIDTH_0 "SLAVE7_DATA_WIDTH:64"
set SLAVE7_DWC_DATA_FIFO_DEPTH_0 "SLAVE7_DWC_DATA_FIFO_DEPTH:16"
set SLAVE7_END_ADDR_0 "SLAVE7_END_ADDR:0x3fffffff"
set SLAVE7_END_ADDR_UPPER_0 "SLAVE7_END_ADDR_UPPER:0x0"
set SLAVE7_READ_INTERLEAVE_0 "SLAVE7_READ_INTERLEAVE:false"
set SLAVE7_START_ADDR_0 "SLAVE7_START_ADDR:0x38000000"
set SLAVE7_START_ADDR_UPPER_0 "SLAVE7_START_ADDR_UPPER:0x0"
set SLAVE7_TYPE_0 "SLAVE7_TYPE:0"
set SLAVE8_CHAN_RS_0 "SLAVE8_CHAN_RS:true"
set SLAVE8_CLOCK_DOMAIN_CROSSING_0 "SLAVE8_CLOCK_DOMAIN_CROSSING:false"
set SLAVE8_DATA_WIDTH_0 "SLAVE8_DATA_WIDTH:64"
set SLAVE8_DWC_DATA_FIFO_DEPTH_0 "SLAVE8_DWC_DATA_FIFO_DEPTH:16"
set SLAVE8_END_ADDR_0 "SLAVE8_END_ADDR:0x47ffffff"
set SLAVE8_END_ADDR_UPPER_0 "SLAVE8_END_ADDR_UPPER:0x0"
set SLAVE8_READ_INTERLEAVE_0 "SLAVE8_READ_INTERLEAVE:false"
set SLAVE8_START_ADDR_0 "SLAVE8_START_ADDR:0x40000000"
set SLAVE8_START_ADDR_UPPER_0 "SLAVE8_START_ADDR_UPPER:0x0"
set SLAVE8_TYPE_0 "SLAVE8_TYPE:0"
set SLAVE9_CHAN_RS_0 "SLAVE9_CHAN_RS:true"
set SLAVE9_CLOCK_DOMAIN_CROSSING_0 "SLAVE9_CLOCK_DOMAIN_CROSSING:false"
set SLAVE9_DATA_WIDTH_0 "SLAVE9_DATA_WIDTH:64"
set SLAVE9_DWC_DATA_FIFO_DEPTH_0 "SLAVE9_DWC_DATA_FIFO_DEPTH:16"
set SLAVE9_END_ADDR_0 "SLAVE9_END_ADDR:0x4fffffff"
set SLAVE9_END_ADDR_UPPER_0 "SLAVE9_END_ADDR_UPPER:0x0"
set SLAVE9_READ_INTERLEAVE_0 "SLAVE9_READ_INTERLEAVE:false"
set SLAVE9_START_ADDR_0 "SLAVE9_START_ADDR:0x48000000"
set SLAVE9_START_ADDR_UPPER_0 "SLAVE9_START_ADDR_UPPER:0x0"
set SLAVE9_TYPE_0 "SLAVE9_TYPE:0"
set SLAVE10_CHAN_RS_0 "SLAVE10_CHAN_RS:true"
set SLAVE10_CLOCK_DOMAIN_CROSSING_0 "SLAVE10_CLOCK_DOMAIN_CROSSING:false"
set SLAVE10_DATA_WIDTH_0 "SLAVE10_DATA_WIDTH:64"
set SLAVE10_DWC_DATA_FIFO_DEPTH_0 "SLAVE10_DWC_DATA_FIFO_DEPTH:16"
set SLAVE10_END_ADDR_0 "SLAVE10_END_ADDR:0x57ffffff"
set SLAVE10_END_ADDR_UPPER_0 "SLAVE10_END_ADDR_UPPER:0x0"
set SLAVE10_READ_INTERLEAVE_0 "SLAVE10_READ_INTERLEAVE:false"
set SLAVE10_START_ADDR_0 "SLAVE10_START_ADDR:0x50000000"
set SLAVE10_START_ADDR_UPPER_0 "SLAVE10_START_ADDR_UPPER:0x0"
set SLAVE10_TYPE_0 "SLAVE10_TYPE:0"
set SLAVE11_CHAN_RS_0 "SLAVE11_CHAN_RS:true"
set SLAVE11_CLOCK_DOMAIN_CROSSING_0 "SLAVE11_CLOCK_DOMAIN_CROSSING:false"
set SLAVE11_DATA_WIDTH_0 "SLAVE11_DATA_WIDTH:64"
set SLAVE11_DWC_DATA_FIFO_DEPTH_0 "SLAVE11_DWC_DATA_FIFO_DEPTH:16"
set SLAVE11_END_ADDR_0 "SLAVE11_END_ADDR:0x5fffffff"
set SLAVE11_END_ADDR_UPPER_0 "SLAVE11_END_ADDR_UPPER:0x0"
set SLAVE11_READ_INTERLEAVE_0 "SLAVE11_READ_INTERLEAVE:false"
set SLAVE11_START_ADDR_0 "SLAVE11_START_ADDR:0x58000000"
set SLAVE11_START_ADDR_UPPER_0 "SLAVE11_START_ADDR_UPPER:0x0"
set SLAVE11_TYPE_0 "SLAVE11_TYPE:0"
set SLAVE12_CHAN_RS_0 "SLAVE12_CHAN_RS:true"
set SLAVE12_CLOCK_DOMAIN_CROSSING_0 "SLAVE12_CLOCK_DOMAIN_CROSSING:false"
set SLAVE12_DATA_WIDTH_0 "SLAVE12_DATA_WIDTH:64"
set SLAVE12_DWC_DATA_FIFO_DEPTH_0 "SLAVE12_DWC_DATA_FIFO_DEPTH:16"
set SLAVE12_END_ADDR_0 "SLAVE12_END_ADDR:0x902fffff"
set SLAVE12_END_ADDR_UPPER_0 "SLAVE12_END_ADDR_UPPER:0x0"
set SLAVE12_READ_INTERLEAVE_0 "SLAVE12_READ_INTERLEAVE:false"
set SLAVE12_START_ADDR_0 "SLAVE12_START_ADDR:0x90000000"
set SLAVE12_START_ADDR_UPPER_0 "SLAVE12_START_ADDR_UPPER:0x0"
set SLAVE12_TYPE_0 "SLAVE12_TYPE:0"
set SLAVE13_CHAN_RS_0 "SLAVE13_CHAN_RS:true"
set SLAVE13_CLOCK_DOMAIN_CROSSING_0 "SLAVE13_CLOCK_DOMAIN_CROSSING:false"
set SLAVE13_DATA_WIDTH_0 "SLAVE13_DATA_WIDTH:64"
set SLAVE13_DWC_DATA_FIFO_DEPTH_0 "SLAVE13_DWC_DATA_FIFO_DEPTH:16"
set SLAVE13_END_ADDR_0 "SLAVE13_END_ADDR:0x905fffff"
set SLAVE13_END_ADDR_UPPER_0 "SLAVE13_END_ADDR_UPPER:0x0"
set SLAVE13_READ_INTERLEAVE_0 "SLAVE13_READ_INTERLEAVE:false"
set SLAVE13_START_ADDR_0 "SLAVE13_START_ADDR:0x90300000"
set SLAVE13_START_ADDR_UPPER_0 "SLAVE13_START_ADDR_UPPER:0x0"
set SLAVE13_TYPE_0 "SLAVE13_TYPE:0"
set SLAVE14_CHAN_RS_0 "SLAVE14_CHAN_RS:true"
set SLAVE14_CLOCK_DOMAIN_CROSSING_0 "SLAVE14_CLOCK_DOMAIN_CROSSING:false"
set SLAVE14_DATA_WIDTH_0 "SLAVE14_DATA_WIDTH:64"
set SLAVE14_DWC_DATA_FIFO_DEPTH_0 "SLAVE14_DWC_DATA_FIFO_DEPTH:16"
set SLAVE14_END_ADDR_0 "SLAVE14_END_ADDR:0x908fffff"
set SLAVE14_END_ADDR_UPPER_0 "SLAVE14_END_ADDR_UPPER:0x0"
set SLAVE14_READ_INTERLEAVE_0 "SLAVE14_READ_INTERLEAVE:false"
set SLAVE14_START_ADDR_0 "SLAVE14_START_ADDR:0x90600000"
set SLAVE14_START_ADDR_UPPER_0 "SLAVE14_START_ADDR_UPPER:0x0"
set SLAVE14_TYPE_0 "SLAVE14_TYPE:0"
set SLAVE15_CHAN_RS_0 "SLAVE15_CHAN_RS:true"
set SLAVE15_CLOCK_DOMAIN_CROSSING_0 "SLAVE15_CLOCK_DOMAIN_CROSSING:false"
set SLAVE15_DATA_WIDTH_0 "SLAVE15_DATA_WIDTH:64"
set SLAVE15_DWC_DATA_FIFO_DEPTH_0 "SLAVE15_DWC_DATA_FIFO_DEPTH:16"
set SLAVE15_END_ADDR_0 "SLAVE15_END_ADDR:0x90bfffff"
set SLAVE15_END_ADDR_UPPER_0 "SLAVE15_END_ADDR_UPPER:0x0"
set SLAVE15_READ_INTERLEAVE_0 "SLAVE15_READ_INTERLEAVE:false"
set SLAVE15_START_ADDR_0 "SLAVE15_START_ADDR:0x90900000"
set SLAVE15_START_ADDR_UPPER_0 "SLAVE15_START_ADDR_UPPER:0x0"
set SLAVE15_TYPE_0 "SLAVE15_TYPE:0"
set SLAVE16_CHAN_RS_0 "SLAVE16_CHAN_RS:true"
set SLAVE16_CLOCK_DOMAIN_CROSSING_0 "SLAVE16_CLOCK_DOMAIN_CROSSING:false"
set SLAVE16_DATA_WIDTH_0 "SLAVE16_DATA_WIDTH:64"
set SLAVE16_DWC_DATA_FIFO_DEPTH_0 "SLAVE16_DWC_DATA_FIFO_DEPTH:16"
set SLAVE16_END_ADDR_0 "SLAVE16_END_ADDR:0x90efffff"
set SLAVE16_END_ADDR_UPPER_0 "SLAVE16_END_ADDR_UPPER:0x0"
set SLAVE16_READ_INTERLEAVE_0 "SLAVE16_READ_INTERLEAVE:false"
set SLAVE16_START_ADDR_0 "SLAVE16_START_ADDR:0x90c00000"
set SLAVE16_START_ADDR_UPPER_0 "SLAVE16_START_ADDR_UPPER:0x0"
set SLAVE16_TYPE_0 "SLAVE16_TYPE:0"
set SLAVE17_CHAN_RS_0 "SLAVE17_CHAN_RS:true"
set SLAVE17_CLOCK_DOMAIN_CROSSING_0 "SLAVE17_CLOCK_DOMAIN_CROSSING:false"
set SLAVE17_DATA_WIDTH_0 "SLAVE17_DATA_WIDTH:64"
set SLAVE17_DWC_DATA_FIFO_DEPTH_0 "SLAVE17_DWC_DATA_FIFO_DEPTH:16"
set SLAVE17_END_ADDR_0 "SLAVE17_END_ADDR:0x911fffff"
set SLAVE17_END_ADDR_UPPER_0 "SLAVE17_END_ADDR_UPPER:0x0"
set SLAVE17_READ_INTERLEAVE_0 "SLAVE17_READ_INTERLEAVE:false"
set SLAVE17_START_ADDR_0 "SLAVE17_START_ADDR:0x90f00000"
set SLAVE17_START_ADDR_UPPER_0 "SLAVE17_START_ADDR_UPPER:0x0"
set SLAVE17_TYPE_0 "SLAVE17_TYPE:0"
set SLAVE18_CHAN_RS_0 "SLAVE18_CHAN_RS:true"
set SLAVE18_CLOCK_DOMAIN_CROSSING_0 "SLAVE18_CLOCK_DOMAIN_CROSSING:false"
set SLAVE18_DATA_WIDTH_0 "SLAVE18_DATA_WIDTH:64"
set SLAVE18_DWC_DATA_FIFO_DEPTH_0 "SLAVE18_DWC_DATA_FIFO_DEPTH:16"
set SLAVE18_END_ADDR_0 "SLAVE18_END_ADDR:0x914fffff"
set SLAVE18_END_ADDR_UPPER_0 "SLAVE18_END_ADDR_UPPER:0x0"
set SLAVE18_READ_INTERLEAVE_0 "SLAVE18_READ_INTERLEAVE:false"
set SLAVE18_START_ADDR_0 "SLAVE18_START_ADDR:0x91200000"
set SLAVE18_START_ADDR_UPPER_0 "SLAVE18_START_ADDR_UPPER:0x0"
set SLAVE18_TYPE_0 "SLAVE18_TYPE:0"
set SLAVE19_CHAN_RS_0 "SLAVE19_CHAN_RS:true"
set SLAVE19_CLOCK_DOMAIN_CROSSING_0 "SLAVE19_CLOCK_DOMAIN_CROSSING:false"
set SLAVE19_DATA_WIDTH_0 "SLAVE19_DATA_WIDTH:64"
set SLAVE19_DWC_DATA_FIFO_DEPTH_0 "SLAVE19_DWC_DATA_FIFO_DEPTH:16"
set SLAVE19_END_ADDR_0 "SLAVE19_END_ADDR:0x917fffff"
set SLAVE19_END_ADDR_UPPER_0 "SLAVE19_END_ADDR_UPPER:0x0"
set SLAVE19_READ_INTERLEAVE_0 "SLAVE19_READ_INTERLEAVE:false"
set SLAVE19_START_ADDR_0 "SLAVE19_START_ADDR:0x91500000"
set SLAVE19_START_ADDR_UPPER_0 "SLAVE19_START_ADDR_UPPER:0x0"
set SLAVE19_TYPE_0 "SLAVE19_TYPE:0"
set SLAVE20_CHAN_RS_0 "SLAVE20_CHAN_RS:true"
set SLAVE20_CLOCK_DOMAIN_CROSSING_0 "SLAVE20_CLOCK_DOMAIN_CROSSING:false"
set SLAVE20_DATA_WIDTH_0 "SLAVE20_DATA_WIDTH:64"
set SLAVE20_DWC_DATA_FIFO_DEPTH_0 "SLAVE20_DWC_DATA_FIFO_DEPTH:16"
set SLAVE20_END_ADDR_0 "SLAVE20_END_ADDR:0x91afffff"
set SLAVE20_END_ADDR_UPPER_0 "SLAVE20_END_ADDR_UPPER:0x0"
set SLAVE20_READ_INTERLEAVE_0 "SLAVE20_READ_INTERLEAVE:false"
set SLAVE20_START_ADDR_0 "SLAVE20_START_ADDR:0x91800000"
set SLAVE20_START_ADDR_UPPER_0 "SLAVE20_START_ADDR_UPPER:0x0"
set SLAVE20_TYPE_0 "SLAVE20_TYPE:0"
set SLAVE21_CHAN_RS_0 "SLAVE21_CHAN_RS:true"
set SLAVE21_CLOCK_DOMAIN_CROSSING_0 "SLAVE21_CLOCK_DOMAIN_CROSSING:false"
set SLAVE21_DATA_WIDTH_0 "SLAVE21_DATA_WIDTH:64"
set SLAVE21_DWC_DATA_FIFO_DEPTH_0 "SLAVE21_DWC_DATA_FIFO_DEPTH:16"
set SLAVE21_END_ADDR_0 "SLAVE21_END_ADDR:0x91dfffff"
set SLAVE21_END_ADDR_UPPER_0 "SLAVE21_END_ADDR_UPPER:0x0"
set SLAVE21_READ_INTERLEAVE_0 "SLAVE21_READ_INTERLEAVE:false"
set SLAVE21_START_ADDR_0 "SLAVE21_START_ADDR:0x91b00000"
set SLAVE21_START_ADDR_UPPER_0 "SLAVE21_START_ADDR_UPPER:0x0"
set SLAVE21_TYPE_0 "SLAVE21_TYPE:0"
set SLAVE22_CHAN_RS_0 "SLAVE22_CHAN_RS:true"
set SLAVE22_CLOCK_DOMAIN_CROSSING_0 "SLAVE22_CLOCK_DOMAIN_CROSSING:false"
set SLAVE22_DATA_WIDTH_0 "SLAVE22_DATA_WIDTH:64"
set SLAVE22_DWC_DATA_FIFO_DEPTH_0 "SLAVE22_DWC_DATA_FIFO_DEPTH:16"
set SLAVE22_END_ADDR_0 "SLAVE22_END_ADDR:0x920fffff"
set SLAVE22_END_ADDR_UPPER_0 "SLAVE22_END_ADDR_UPPER:0x0"
set SLAVE22_READ_INTERLEAVE_0 "SLAVE22_READ_INTERLEAVE:false"
set SLAVE22_START_ADDR_0 "SLAVE22_START_ADDR:0x91e00000"
set SLAVE22_START_ADDR_UPPER_0 "SLAVE22_START_ADDR_UPPER:0x0"
set SLAVE22_TYPE_0 "SLAVE22_TYPE:0"
set SLAVE23_CHAN_RS_0 "SLAVE23_CHAN_RS:true"
set SLAVE23_CLOCK_DOMAIN_CROSSING_0 "SLAVE23_CLOCK_DOMAIN_CROSSING:false"
set SLAVE23_DATA_WIDTH_0 "SLAVE23_DATA_WIDTH:64"
set SLAVE23_DWC_DATA_FIFO_DEPTH_0 "SLAVE23_DWC_DATA_FIFO_DEPTH:16"
set SLAVE23_END_ADDR_0 "SLAVE23_END_ADDR:0x923fffff"
set SLAVE23_END_ADDR_UPPER_0 "SLAVE23_END_ADDR_UPPER:0x0"
set SLAVE23_READ_INTERLEAVE_0 "SLAVE23_READ_INTERLEAVE:false"
set SLAVE23_START_ADDR_0 "SLAVE23_START_ADDR:0x92100000"
set SLAVE23_START_ADDR_UPPER_0 "SLAVE23_START_ADDR_UPPER:0x0"
set SLAVE23_TYPE_0 "SLAVE23_TYPE:0"
set SLAVE24_CHAN_RS_0 "SLAVE24_CHAN_RS:true"
set SLAVE24_CLOCK_DOMAIN_CROSSING_0 "SLAVE24_CLOCK_DOMAIN_CROSSING:false"
set SLAVE24_DATA_WIDTH_0 "SLAVE24_DATA_WIDTH:64"
set SLAVE24_DWC_DATA_FIFO_DEPTH_0 "SLAVE24_DWC_DATA_FIFO_DEPTH:16"
set SLAVE24_END_ADDR_0 "SLAVE24_END_ADDR:0x926fffff"
set SLAVE24_END_ADDR_UPPER_0 "SLAVE24_END_ADDR_UPPER:0x0"
set SLAVE24_READ_INTERLEAVE_0 "SLAVE24_READ_INTERLEAVE:false"
set SLAVE24_START_ADDR_0 "SLAVE24_START_ADDR:0x92400000"
set SLAVE24_START_ADDR_UPPER_0 "SLAVE24_START_ADDR_UPPER:0x0"
set SLAVE24_TYPE_0 "SLAVE24_TYPE:0"
set SLAVE25_CHAN_RS_0 "SLAVE25_CHAN_RS:true"
set SLAVE25_CLOCK_DOMAIN_CROSSING_0 "SLAVE25_CLOCK_DOMAIN_CROSSING:false"
set SLAVE25_DATA_WIDTH_0 "SLAVE25_DATA_WIDTH:64"
set SLAVE25_DWC_DATA_FIFO_DEPTH_0 "SLAVE25_DWC_DATA_FIFO_DEPTH:16"
set SLAVE25_END_ADDR_0 "SLAVE25_END_ADDR:0x929fffff"
set SLAVE25_END_ADDR_UPPER_0 "SLAVE25_END_ADDR_UPPER:0x0"
set SLAVE25_READ_INTERLEAVE_0 "SLAVE25_READ_INTERLEAVE:false"
set SLAVE25_START_ADDR_0 "SLAVE25_START_ADDR:0x92700000"
set SLAVE25_START_ADDR_UPPER_0 "SLAVE25_START_ADDR_UPPER:0x0"
set SLAVE25_TYPE_0 "SLAVE25_TYPE:0"
set SLAVE26_CHAN_RS_0 "SLAVE26_CHAN_RS:true"
set SLAVE26_CLOCK_DOMAIN_CROSSING_0 "SLAVE26_CLOCK_DOMAIN_CROSSING:false"
set SLAVE26_DATA_WIDTH_0 "SLAVE26_DATA_WIDTH:64"
set SLAVE26_DWC_DATA_FIFO_DEPTH_0 "SLAVE26_DWC_DATA_FIFO_DEPTH:16"
set SLAVE26_END_ADDR_0 "SLAVE26_END_ADDR:0x92cfffff"
set SLAVE26_END_ADDR_UPPER_0 "SLAVE26_END_ADDR_UPPER:0x0"
set SLAVE26_READ_INTERLEAVE_0 "SLAVE26_READ_INTERLEAVE:false"
set SLAVE26_START_ADDR_0 "SLAVE26_START_ADDR:0x92a00000"
set SLAVE26_START_ADDR_UPPER_0 "SLAVE26_START_ADDR_UPPER:0x0"
set SLAVE26_TYPE_0 "SLAVE26_TYPE:0"
set SLAVE27_CHAN_RS_0 "SLAVE27_CHAN_RS:true"
set SLAVE27_CLOCK_DOMAIN_CROSSING_0 "SLAVE27_CLOCK_DOMAIN_CROSSING:false"
set SLAVE27_DATA_WIDTH_0 "SLAVE27_DATA_WIDTH:64"
set SLAVE27_DWC_DATA_FIFO_DEPTH_0 "SLAVE27_DWC_DATA_FIFO_DEPTH:16"
set SLAVE27_END_ADDR_0 "SLAVE27_END_ADDR:0x92ffffff"
set SLAVE27_END_ADDR_UPPER_0 "SLAVE27_END_ADDR_UPPER:0x0"
set SLAVE27_READ_INTERLEAVE_0 "SLAVE27_READ_INTERLEAVE:false"
set SLAVE27_START_ADDR_0 "SLAVE27_START_ADDR:0x92d00000"
set SLAVE27_START_ADDR_UPPER_0 "SLAVE27_START_ADDR_UPPER:0x0"
set SLAVE27_TYPE_0 "SLAVE27_TYPE:0"
set SLAVE28_CHAN_RS_0 "SLAVE28_CHAN_RS:true"
set SLAVE28_CLOCK_DOMAIN_CROSSING_0 "SLAVE28_CLOCK_DOMAIN_CROSSING:false"
set SLAVE28_DATA_WIDTH_0 "SLAVE28_DATA_WIDTH:64"
set SLAVE28_DWC_DATA_FIFO_DEPTH_0 "SLAVE28_DWC_DATA_FIFO_DEPTH:16"
set SLAVE28_END_ADDR_0 "SLAVE28_END_ADDR:0x932fffff"
set SLAVE28_END_ADDR_UPPER_0 "SLAVE28_END_ADDR_UPPER:0x0"
set SLAVE28_READ_INTERLEAVE_0 "SLAVE28_READ_INTERLEAVE:false"
set SLAVE28_START_ADDR_0 "SLAVE28_START_ADDR:0x93000000"
set SLAVE28_START_ADDR_UPPER_0 "SLAVE28_START_ADDR_UPPER:0x0"
set SLAVE28_TYPE_0 "SLAVE28_TYPE:0"
set SLAVE29_CHAN_RS_0 "SLAVE29_CHAN_RS:true"
set SLAVE29_CLOCK_DOMAIN_CROSSING_0 "SLAVE29_CLOCK_DOMAIN_CROSSING:false"
set SLAVE29_DATA_WIDTH_0 "SLAVE29_DATA_WIDTH:64"
set SLAVE29_DWC_DATA_FIFO_DEPTH_0 "SLAVE29_DWC_DATA_FIFO_DEPTH:16"
set SLAVE29_END_ADDR_0 "SLAVE29_END_ADDR:0x935fffff"
set SLAVE29_END_ADDR_UPPER_0 "SLAVE29_END_ADDR_UPPER:0x0"
set SLAVE29_READ_INTERLEAVE_0 "SLAVE29_READ_INTERLEAVE:false"
set SLAVE29_START_ADDR_0 "SLAVE29_START_ADDR:0x93300000"
set SLAVE29_START_ADDR_UPPER_0 "SLAVE29_START_ADDR_UPPER:0x0"
set SLAVE29_TYPE_0 "SLAVE29_TYPE:0"
set SLAVE30_CHAN_RS_0 "SLAVE30_CHAN_RS:true"
set SLAVE30_CLOCK_DOMAIN_CROSSING_0 "SLAVE30_CLOCK_DOMAIN_CROSSING:false"
set SLAVE30_DATA_WIDTH_0 "SLAVE30_DATA_WIDTH:64"
set SLAVE30_DWC_DATA_FIFO_DEPTH_0 "SLAVE30_DWC_DATA_FIFO_DEPTH:16"
set SLAVE30_END_ADDR_0 "SLAVE30_END_ADDR:0x938fffff"
set SLAVE30_END_ADDR_UPPER_0 "SLAVE30_END_ADDR_UPPER:0x0"
set SLAVE30_READ_INTERLEAVE_0 "SLAVE30_READ_INTERLEAVE:false"
set SLAVE30_START_ADDR_0 "SLAVE30_START_ADDR:0x93600000"
set SLAVE30_START_ADDR_UPPER_0 "SLAVE30_START_ADDR_UPPER:0x0"
set SLAVE30_TYPE_0 "SLAVE30_TYPE:0"
set SLAVE31_CHAN_RS_0 "SLAVE31_CHAN_RS:true"
set SLAVE31_CLOCK_DOMAIN_CROSSING_0 "SLAVE31_CLOCK_DOMAIN_CROSSING:false"
set SLAVE31_DATA_WIDTH_0 "SLAVE31_DATA_WIDTH:64"
set SLAVE31_DWC_DATA_FIFO_DEPTH_0 "SLAVE31_DWC_DATA_FIFO_DEPTH:16"
set SLAVE31_END_ADDR_0 "SLAVE31_END_ADDR:0x93bfffff"
set SLAVE31_END_ADDR_UPPER_0 "SLAVE31_END_ADDR_UPPER:0x0"
set SLAVE31_READ_INTERLEAVE_0 "SLAVE31_READ_INTERLEAVE:false"
set SLAVE31_START_ADDR_0 "SLAVE31_START_ADDR:0x93900000"
set SLAVE31_START_ADDR_UPPER_0 "SLAVE31_START_ADDR_UPPER:0x0"
set SLAVE31_TYPE_0 "SLAVE31_TYPE:0"
set SLV_AXI4PRT_ADDRDEPTH_0 "SLV_AXI4PRT_ADDRDEPTH:8"
set SLV_AXI4PRT_DATADEPTH_0 "SLV_AXI4PRT_DATADEPTH:9"
set USER_WIDTH_0 "USER_WIDTH:1"

 # PCIE_AXI_0 master parameter 
set PCIE_AXI_0_param "$ADDR_WIDTH_0 $CROSSBAR_MODE_0 $DATA_WIDTH_0 $DWC_ADDR_FIFO_DEPTH_CEILING_0 $ID_WIDTH_0 $MASTER0_CHAN_RS_0 $MASTER0_CLOCK_DOMAIN_CROSSING_0 $MASTER0_DATA_WIDTH_0 $MASTER0_DWC_DATA_FIFO_DEPTH_0 $MASTER0_READ_INTERLEAVE_0 $MASTER0_READ_SLAVE0_0 $MASTER0_READ_SLAVE1_0 $MASTER0_READ_SLAVE2_0 $MASTER0_READ_SLAVE3_0 $MASTER0_READ_SLAVE4_0 $MASTER0_READ_SLAVE5_0 $MASTER0_READ_SLAVE6_0 $MASTER0_READ_SLAVE7_0 $MASTER0_READ_SLAVE8_0 $MASTER0_READ_SLAVE9_0 $MASTER0_READ_SLAVE10_0 $MASTER0_READ_SLAVE11_0 $MASTER0_READ_SLAVE12_0 $MASTER0_READ_SLAVE13_0 $MASTER0_READ_SLAVE14_0 $MASTER0_READ_SLAVE15_0 $MASTER0_READ_SLAVE16_0 $MASTER0_READ_SLAVE17_0 $MASTER0_READ_SLAVE18_0 $MASTER0_READ_SLAVE19_0 $MASTER0_READ_SLAVE20_0 $MASTER0_READ_SLAVE21_0 $MASTER0_READ_SLAVE22_0 $MASTER0_READ_SLAVE23_0 $MASTER0_READ_SLAVE24_0 $MASTER0_READ_SLAVE25_0 $MASTER0_READ_SLAVE26_0 $MASTER0_READ_SLAVE27_0 $MASTER0_READ_SLAVE28_0 $MASTER0_READ_SLAVE29_0 $MASTER0_READ_SLAVE30_0 $MASTER0_READ_SLAVE31_0 $MASTER0_TYPE_0 $MASTER0_WRITE_SLAVE0_0 $MASTER0_WRITE_SLAVE1_0 $MASTER0_WRITE_SLAVE2_0 $MASTER0_WRITE_SLAVE3_0 $MASTER0_WRITE_SLAVE4_0 $MASTER0_WRITE_SLAVE5_0 $MASTER0_WRITE_SLAVE6_0 $MASTER0_WRITE_SLAVE7_0 $MASTER0_WRITE_SLAVE8_0 $MASTER0_WRITE_SLAVE9_0 $MASTER0_WRITE_SLAVE10_0 $MASTER0_WRITE_SLAVE11_0 $MASTER0_WRITE_SLAVE12_0 $MASTER0_WRITE_SLAVE13_0 $MASTER0_WRITE_SLAVE14_0 $MASTER0_WRITE_SLAVE15_0 $MASTER0_WRITE_SLAVE16_0 $MASTER0_WRITE_SLAVE17_0 $MASTER0_WRITE_SLAVE18_0 $MASTER0_WRITE_SLAVE19_0 $MASTER0_WRITE_SLAVE20_0 $MASTER0_WRITE_SLAVE21_0 $MASTER0_WRITE_SLAVE22_0 $MASTER0_WRITE_SLAVE23_0 $MASTER0_WRITE_SLAVE24_0 $MASTER0_WRITE_SLAVE25_0 $MASTER0_WRITE_SLAVE26_0 $MASTER0_WRITE_SLAVE27_0 $MASTER0_WRITE_SLAVE28_0 $MASTER0_WRITE_SLAVE29_0 $MASTER0_WRITE_SLAVE30_0 $MASTER0_WRITE_SLAVE31_0 $MASTER1_CHAN_RS_0 $MASTER1_CLOCK_DOMAIN_CROSSING_0 $MASTER1_DATA_WIDTH_0 $MASTER1_DWC_DATA_FIFO_DEPTH_0 $MASTER1_READ_INTERLEAVE_0 $MASTER1_READ_SLAVE0_0 $MASTER1_READ_SLAVE1_0 $MASTER1_READ_SLAVE2_0 $MASTER1_READ_SLAVE3_0 $MASTER1_READ_SLAVE4_0 $MASTER1_READ_SLAVE5_0 $MASTER1_READ_SLAVE6_0 $MASTER1_READ_SLAVE7_0 $MASTER1_READ_SLAVE8_0 $MASTER1_READ_SLAVE9_0 $MASTER1_READ_SLAVE10_0 $MASTER1_READ_SLAVE11_0 $MASTER1_READ_SLAVE12_0 $MASTER1_READ_SLAVE13_0 $MASTER1_READ_SLAVE14_0 $MASTER1_READ_SLAVE15_0 $MASTER1_READ_SLAVE16_0 $MASTER1_READ_SLAVE17_0 $MASTER1_READ_SLAVE18_0 $MASTER1_READ_SLAVE19_0 $MASTER1_READ_SLAVE20_0 $MASTER1_READ_SLAVE21_0 $MASTER1_READ_SLAVE22_0 $MASTER1_READ_SLAVE23_0 $MASTER1_READ_SLAVE24_0 $MASTER1_READ_SLAVE25_0 $MASTER1_READ_SLAVE26_0 $MASTER1_READ_SLAVE27_0 $MASTER1_READ_SLAVE28_0 $MASTER1_READ_SLAVE29_0 $MASTER1_READ_SLAVE30_0 $MASTER1_READ_SLAVE31_0 $MASTER1_TYPE_0 $MASTER1_WRITE_SLAVE0_0 $MASTER1_WRITE_SLAVE1_0 $MASTER1_WRITE_SLAVE2_0 $MASTER1_WRITE_SLAVE3_0 $MASTER1_WRITE_SLAVE4_0 $MASTER1_WRITE_SLAVE5_0 $MASTER1_WRITE_SLAVE6_0 $MASTER1_WRITE_SLAVE7_0 $MASTER1_WRITE_SLAVE8_0 $MASTER1_WRITE_SLAVE9_0 $MASTER1_WRITE_SLAVE10_0 $MASTER1_WRITE_SLAVE11_0 $MASTER1_WRITE_SLAVE12_0 $MASTER1_WRITE_SLAVE13_0 $MASTER1_WRITE_SLAVE14_0 $MASTER1_WRITE_SLAVE15_0 $MASTER1_WRITE_SLAVE16_0 $MASTER1_WRITE_SLAVE17_0 $MASTER1_WRITE_SLAVE18_0 $MASTER1_WRITE_SLAVE19_0 $MASTER1_WRITE_SLAVE20_0 $MASTER1_WRITE_SLAVE21_0 $MASTER1_WRITE_SLAVE22_0 $MASTER1_WRITE_SLAVE23_0 $MASTER1_WRITE_SLAVE24_0 $MASTER1_WRITE_SLAVE25_0 $MASTER1_WRITE_SLAVE26_0 $MASTER1_WRITE_SLAVE27_0 $MASTER1_WRITE_SLAVE28_0 $MASTER1_WRITE_SLAVE29_0 $MASTER1_WRITE_SLAVE30_0 $MASTER1_WRITE_SLAVE31_0 $MASTER2_CHAN_RS_0 $MASTER2_CLOCK_DOMAIN_CROSSING_0 $MASTER2_DATA_WIDTH_0 $MASTER2_DWC_DATA_FIFO_DEPTH_0 $MASTER2_READ_INTERLEAVE_0 $MASTER2_READ_SLAVE0_0 $MASTER2_READ_SLAVE1_0 $MASTER2_READ_SLAVE2_0 $MASTER2_READ_SLAVE3_0 $MASTER2_READ_SLAVE4_0 $MASTER2_READ_SLAVE5_0 $MASTER2_READ_SLAVE6_0 $MASTER2_READ_SLAVE7_0 $MASTER2_READ_SLAVE8_0 $MASTER2_READ_SLAVE9_0 $MASTER2_READ_SLAVE10_0 $MASTER2_READ_SLAVE11_0 $MASTER2_READ_SLAVE12_0 $MASTER2_READ_SLAVE13_0 $MASTER2_READ_SLAVE14_0 $MASTER2_READ_SLAVE15_0 $MASTER2_READ_SLAVE16_0 $MASTER2_READ_SLAVE17_0 $MASTER2_READ_SLAVE18_0 $MASTER2_READ_SLAVE19_0 $MASTER2_READ_SLAVE20_0 $MASTER2_READ_SLAVE21_0 $MASTER2_READ_SLAVE22_0 $MASTER2_READ_SLAVE23_0 $MASTER2_READ_SLAVE24_0 $MASTER2_READ_SLAVE25_0 $MASTER2_READ_SLAVE26_0 $MASTER2_READ_SLAVE27_0 $MASTER2_READ_SLAVE28_0 $MASTER2_READ_SLAVE29_0 $MASTER2_READ_SLAVE30_0 $MASTER2_READ_SLAVE31_0 $MASTER2_TYPE_0 $MASTER2_WRITE_SLAVE0_0 $MASTER2_WRITE_SLAVE1_0 $MASTER2_WRITE_SLAVE2_0 $MASTER2_WRITE_SLAVE3_0 $MASTER2_WRITE_SLAVE4_0 $MASTER2_WRITE_SLAVE5_0 $MASTER2_WRITE_SLAVE6_0 $MASTER2_WRITE_SLAVE7_0 $MASTER2_WRITE_SLAVE8_0 $MASTER2_WRITE_SLAVE9_0 $MASTER2_WRITE_SLAVE10_0 $MASTER2_WRITE_SLAVE11_0 $MASTER2_WRITE_SLAVE12_0 $MASTER2_WRITE_SLAVE13_0 $MASTER2_WRITE_SLAVE14_0 $MASTER2_WRITE_SLAVE15_0 $MASTER2_WRITE_SLAVE16_0 $MASTER2_WRITE_SLAVE17_0 $MASTER2_WRITE_SLAVE18_0 $MASTER2_WRITE_SLAVE19_0 $MASTER2_WRITE_SLAVE20_0 $MASTER2_WRITE_SLAVE21_0 $MASTER2_WRITE_SLAVE22_0 $MASTER2_WRITE_SLAVE23_0 $MASTER2_WRITE_SLAVE24_0 $MASTER2_WRITE_SLAVE25_0 $MASTER2_WRITE_SLAVE26_0 $MASTER2_WRITE_SLAVE27_0 $MASTER2_WRITE_SLAVE28_0 $MASTER2_WRITE_SLAVE29_0 $MASTER2_WRITE_SLAVE30_0 $MASTER2_WRITE_SLAVE31_0 $MASTER3_CHAN_RS_0 $MASTER3_CLOCK_DOMAIN_CROSSING_0 $MASTER3_DATA_WIDTH_0 $MASTER3_DWC_DATA_FIFO_DEPTH_0 $MASTER3_READ_INTERLEAVE_0 $MASTER3_READ_SLAVE0_0 $MASTER3_READ_SLAVE1_0 $MASTER3_READ_SLAVE2_0 $MASTER3_READ_SLAVE3_0 $MASTER3_READ_SLAVE4_0 $MASTER3_READ_SLAVE5_0 $MASTER3_READ_SLAVE6_0 $MASTER3_READ_SLAVE7_0 $MASTER3_READ_SLAVE8_0 $MASTER3_READ_SLAVE9_0 $MASTER3_READ_SLAVE10_0 $MASTER3_READ_SLAVE11_0 $MASTER3_READ_SLAVE12_0 $MASTER3_READ_SLAVE13_0 $MASTER3_READ_SLAVE14_0 $MASTER3_READ_SLAVE15_0 $MASTER3_READ_SLAVE16_0 $MASTER3_READ_SLAVE17_0 $MASTER3_READ_SLAVE18_0 $MASTER3_READ_SLAVE19_0 $MASTER3_READ_SLAVE20_0 $MASTER3_READ_SLAVE21_0 $MASTER3_READ_SLAVE22_0 $MASTER3_READ_SLAVE23_0 $MASTER3_READ_SLAVE24_0 $MASTER3_READ_SLAVE25_0 $MASTER3_READ_SLAVE26_0 $MASTER3_READ_SLAVE27_0 $MASTER3_READ_SLAVE28_0 $MASTER3_READ_SLAVE29_0 $MASTER3_READ_SLAVE30_0 $MASTER3_READ_SLAVE31_0 $MASTER3_TYPE_0 $MASTER3_WRITE_SLAVE0_0 $MASTER3_WRITE_SLAVE1_0 $MASTER3_WRITE_SLAVE2_0 $MASTER3_WRITE_SLAVE3_0 $MASTER3_WRITE_SLAVE4_0 $MASTER3_WRITE_SLAVE5_0 $MASTER3_WRITE_SLAVE6_0 $MASTER3_WRITE_SLAVE7_0 $MASTER3_WRITE_SLAVE8_0 $MASTER3_WRITE_SLAVE9_0 $MASTER3_WRITE_SLAVE10_0 $MASTER3_WRITE_SLAVE11_0 $MASTER3_WRITE_SLAVE12_0 $MASTER3_WRITE_SLAVE13_0 $MASTER3_WRITE_SLAVE14_0 $MASTER3_WRITE_SLAVE15_0 $MASTER3_WRITE_SLAVE16_0 $MASTER3_WRITE_SLAVE17_0 $MASTER3_WRITE_SLAVE18_0 $MASTER3_WRITE_SLAVE19_0 $MASTER3_WRITE_SLAVE20_0 $MASTER3_WRITE_SLAVE21_0 $MASTER3_WRITE_SLAVE22_0 $MASTER3_WRITE_SLAVE23_0 $MASTER3_WRITE_SLAVE24_0 $MASTER3_WRITE_SLAVE25_0 $MASTER3_WRITE_SLAVE26_0 $MASTER3_WRITE_SLAVE27_0 $MASTER3_WRITE_SLAVE28_0 $MASTER3_WRITE_SLAVE29_0 $MASTER3_WRITE_SLAVE30_0 $MASTER3_WRITE_SLAVE31_0 $MASTER4_CHAN_RS_0 $MASTER4_CLOCK_DOMAIN_CROSSING_0 $MASTER4_DATA_WIDTH_0 $MASTER4_DWC_DATA_FIFO_DEPTH_0 $MASTER4_READ_INTERLEAVE_0 $MASTER4_READ_SLAVE0_0 $MASTER4_READ_SLAVE1_0 $MASTER4_READ_SLAVE2_0 $MASTER4_READ_SLAVE3_0 $MASTER4_READ_SLAVE4_0 $MASTER4_READ_SLAVE5_0 $MASTER4_READ_SLAVE6_0 $MASTER4_READ_SLAVE7_0 $MASTER4_READ_SLAVE8_0 $MASTER4_READ_SLAVE9_0 $MASTER4_READ_SLAVE10_0 $MASTER4_READ_SLAVE11_0 $MASTER4_READ_SLAVE12_0 $MASTER4_READ_SLAVE13_0 $MASTER4_READ_SLAVE14_0 $MASTER4_READ_SLAVE15_0 $MASTER4_READ_SLAVE16_0 $MASTER4_READ_SLAVE17_0 $MASTER4_READ_SLAVE18_0 $MASTER4_READ_SLAVE19_0 $MASTER4_READ_SLAVE20_0 $MASTER4_READ_SLAVE21_0 $MASTER4_READ_SLAVE22_0 $MASTER4_READ_SLAVE23_0 $MASTER4_READ_SLAVE24_0 $MASTER4_READ_SLAVE25_0 $MASTER4_READ_SLAVE26_0 $MASTER4_READ_SLAVE27_0 $MASTER4_READ_SLAVE28_0 $MASTER4_READ_SLAVE29_0 $MASTER4_READ_SLAVE30_0 $MASTER4_READ_SLAVE31_0 $MASTER4_TYPE_0 $MASTER4_WRITE_SLAVE0_0 $MASTER4_WRITE_SLAVE1_0 $MASTER4_WRITE_SLAVE2_0 $MASTER4_WRITE_SLAVE3_0 $MASTER4_WRITE_SLAVE4_0 $MASTER4_WRITE_SLAVE5_0 $MASTER4_WRITE_SLAVE6_0 $MASTER4_WRITE_SLAVE7_0 $MASTER4_WRITE_SLAVE8_0 $MASTER4_WRITE_SLAVE9_0 $MASTER4_WRITE_SLAVE10_0 $MASTER4_WRITE_SLAVE11_0 $MASTER4_WRITE_SLAVE12_0 $MASTER4_WRITE_SLAVE13_0 $MASTER4_WRITE_SLAVE14_0 $MASTER4_WRITE_SLAVE15_0 $MASTER4_WRITE_SLAVE16_0 $MASTER4_WRITE_SLAVE17_0 $MASTER4_WRITE_SLAVE18_0 $MASTER4_WRITE_SLAVE19_0 $MASTER4_WRITE_SLAVE20_0 $MASTER4_WRITE_SLAVE21_0 $MASTER4_WRITE_SLAVE22_0 $MASTER4_WRITE_SLAVE23_0 $MASTER4_WRITE_SLAVE24_0 $MASTER4_WRITE_SLAVE25_0 $MASTER4_WRITE_SLAVE26_0 $MASTER4_WRITE_SLAVE27_0 $MASTER4_WRITE_SLAVE28_0 $MASTER4_WRITE_SLAVE29_0 $MASTER4_WRITE_SLAVE30_0 $MASTER4_WRITE_SLAVE31_0 $MASTER5_CHAN_RS_0 $MASTER5_CLOCK_DOMAIN_CROSSING_0 $MASTER5_DATA_WIDTH_0 $MASTER5_DWC_DATA_FIFO_DEPTH_0 $MASTER5_READ_INTERLEAVE_0 $MASTER5_READ_SLAVE0_0 $MASTER5_READ_SLAVE1_0 $MASTER5_READ_SLAVE2_0 $MASTER5_READ_SLAVE3_0 $MASTER5_READ_SLAVE4_0 $MASTER5_READ_SLAVE5_0 $MASTER5_READ_SLAVE6_0 $MASTER5_READ_SLAVE7_0 $MASTER5_READ_SLAVE8_0 $MASTER5_READ_SLAVE9_0 $MASTER5_READ_SLAVE10_0 $MASTER5_READ_SLAVE11_0 $MASTER5_READ_SLAVE12_0 $MASTER5_READ_SLAVE13_0 $MASTER5_READ_SLAVE14_0 $MASTER5_READ_SLAVE15_0 $MASTER5_READ_SLAVE16_0 $MASTER5_READ_SLAVE17_0 $MASTER5_READ_SLAVE18_0 $MASTER5_READ_SLAVE19_0 $MASTER5_READ_SLAVE20_0 $MASTER5_READ_SLAVE21_0 $MASTER5_READ_SLAVE22_0 $MASTER5_READ_SLAVE23_0 $MASTER5_READ_SLAVE24_0 $MASTER5_READ_SLAVE25_0 $MASTER5_READ_SLAVE26_0 $MASTER5_READ_SLAVE27_0 $MASTER5_READ_SLAVE28_0 $MASTER5_READ_SLAVE29_0 $MASTER5_READ_SLAVE30_0 $MASTER5_READ_SLAVE31_0 $MASTER5_TYPE_0 $MASTER5_WRITE_SLAVE0_0 $MASTER5_WRITE_SLAVE1_0 $MASTER5_WRITE_SLAVE2_0 $MASTER5_WRITE_SLAVE3_0 $MASTER5_WRITE_SLAVE4_0 $MASTER5_WRITE_SLAVE5_0 $MASTER5_WRITE_SLAVE6_0 $MASTER5_WRITE_SLAVE7_0 $MASTER5_WRITE_SLAVE8_0 $MASTER5_WRITE_SLAVE9_0 $MASTER5_WRITE_SLAVE10_0 $MASTER5_WRITE_SLAVE11_0 $MASTER5_WRITE_SLAVE12_0 $MASTER5_WRITE_SLAVE13_0 $MASTER5_WRITE_SLAVE14_0 $MASTER5_WRITE_SLAVE15_0 $MASTER5_WRITE_SLAVE16_0 $MASTER5_WRITE_SLAVE17_0 $MASTER5_WRITE_SLAVE18_0 $MASTER5_WRITE_SLAVE19_0 $MASTER5_WRITE_SLAVE20_0 $MASTER5_WRITE_SLAVE21_0 $MASTER5_WRITE_SLAVE22_0 $MASTER5_WRITE_SLAVE23_0 $MASTER5_WRITE_SLAVE24_0 $MASTER5_WRITE_SLAVE25_0 $MASTER5_WRITE_SLAVE26_0 $MASTER5_WRITE_SLAVE27_0 $MASTER5_WRITE_SLAVE28_0 $MASTER5_WRITE_SLAVE29_0 $MASTER5_WRITE_SLAVE30_0 $MASTER5_WRITE_SLAVE31_0 $MASTER6_CHAN_RS_0 $MASTER6_CLOCK_DOMAIN_CROSSING_0 $MASTER6_DATA_WIDTH_0 $MASTER6_DWC_DATA_FIFO_DEPTH_0 $MASTER6_READ_INTERLEAVE_0 $MASTER6_READ_SLAVE0_0 $MASTER6_READ_SLAVE1_0 $MASTER6_READ_SLAVE2_0 $MASTER6_READ_SLAVE3_0 $MASTER6_READ_SLAVE4_0 $MASTER6_READ_SLAVE5_0 $MASTER6_READ_SLAVE6_0 $MASTER6_READ_SLAVE7_0 $MASTER6_READ_SLAVE8_0 $MASTER6_READ_SLAVE9_0 $MASTER6_READ_SLAVE10_0 $MASTER6_READ_SLAVE11_0 $MASTER6_READ_SLAVE12_0 $MASTER6_READ_SLAVE13_0 $MASTER6_READ_SLAVE14_0 $MASTER6_READ_SLAVE15_0 $MASTER6_READ_SLAVE16_0 $MASTER6_READ_SLAVE17_0 $MASTER6_READ_SLAVE18_0 $MASTER6_READ_SLAVE19_0 $MASTER6_READ_SLAVE20_0 $MASTER6_READ_SLAVE21_0 $MASTER6_READ_SLAVE22_0 $MASTER6_READ_SLAVE23_0 $MASTER6_READ_SLAVE24_0 $MASTER6_READ_SLAVE25_0 $MASTER6_READ_SLAVE26_0 $MASTER6_READ_SLAVE27_0 $MASTER6_READ_SLAVE28_0 $MASTER6_READ_SLAVE29_0 $MASTER6_READ_SLAVE30_0 $MASTER6_READ_SLAVE31_0 $MASTER6_TYPE_0 $MASTER6_WRITE_SLAVE0_0 $MASTER6_WRITE_SLAVE1_0 $MASTER6_WRITE_SLAVE2_0 $MASTER6_WRITE_SLAVE3_0 $MASTER6_WRITE_SLAVE4_0 $MASTER6_WRITE_SLAVE5_0 $MASTER6_WRITE_SLAVE6_0 $MASTER6_WRITE_SLAVE7_0 $MASTER6_WRITE_SLAVE8_0 $MASTER6_WRITE_SLAVE9_0 $MASTER6_WRITE_SLAVE10_0 $MASTER6_WRITE_SLAVE11_0 $MASTER6_WRITE_SLAVE12_0 $MASTER6_WRITE_SLAVE13_0 $MASTER6_WRITE_SLAVE14_0 $MASTER6_WRITE_SLAVE15_0 $MASTER6_WRITE_SLAVE16_0 $MASTER6_WRITE_SLAVE17_0 $MASTER6_WRITE_SLAVE18_0 $MASTER6_WRITE_SLAVE19_0 $MASTER6_WRITE_SLAVE20_0 $MASTER6_WRITE_SLAVE21_0 $MASTER6_WRITE_SLAVE22_0 $MASTER6_WRITE_SLAVE23_0 $MASTER6_WRITE_SLAVE24_0 $MASTER6_WRITE_SLAVE25_0 $MASTER6_WRITE_SLAVE26_0 $MASTER6_WRITE_SLAVE27_0 $MASTER6_WRITE_SLAVE28_0 $MASTER6_WRITE_SLAVE29_0 $MASTER6_WRITE_SLAVE30_0 $MASTER6_WRITE_SLAVE31_0 $MASTER7_CHAN_RS_0 $MASTER7_CLOCK_DOMAIN_CROSSING_0 $MASTER7_DATA_WIDTH_0 $MASTER7_DWC_DATA_FIFO_DEPTH_0 $MASTER7_READ_INTERLEAVE_0 $MASTER7_READ_SLAVE0_0 $MASTER7_READ_SLAVE1_0 $MASTER7_READ_SLAVE2_0 $MASTER7_READ_SLAVE3_0 $MASTER7_READ_SLAVE4_0 $MASTER7_READ_SLAVE5_0 $MASTER7_READ_SLAVE6_0 $MASTER7_READ_SLAVE7_0 $MASTER7_READ_SLAVE8_0 $MASTER7_READ_SLAVE9_0 $MASTER7_READ_SLAVE10_0 $MASTER7_READ_SLAVE11_0 $MASTER7_READ_SLAVE12_0 $MASTER7_READ_SLAVE13_0 $MASTER7_READ_SLAVE14_0 $MASTER7_READ_SLAVE15_0 $MASTER7_READ_SLAVE16_0 $MASTER7_READ_SLAVE17_0 $MASTER7_READ_SLAVE18_0 $MASTER7_READ_SLAVE19_0 $MASTER7_READ_SLAVE20_0 $MASTER7_READ_SLAVE21_0 $MASTER7_READ_SLAVE22_0 $MASTER7_READ_SLAVE23_0 $MASTER7_READ_SLAVE24_0 $MASTER7_READ_SLAVE25_0 $MASTER7_READ_SLAVE26_0 $MASTER7_READ_SLAVE27_0 $MASTER7_READ_SLAVE28_0 $MASTER7_READ_SLAVE29_0 $MASTER7_READ_SLAVE30_0 $MASTER7_READ_SLAVE31_0 $MASTER7_TYPE_0 $MASTER7_WRITE_SLAVE0_0 $MASTER7_WRITE_SLAVE1_0 $MASTER7_WRITE_SLAVE2_0 $MASTER7_WRITE_SLAVE3_0 $MASTER7_WRITE_SLAVE4_0 $MASTER7_WRITE_SLAVE5_0 $MASTER7_WRITE_SLAVE6_0 $MASTER7_WRITE_SLAVE7_0 $MASTER7_WRITE_SLAVE8_0 $MASTER7_WRITE_SLAVE9_0 $MASTER7_WRITE_SLAVE10_0 $MASTER7_WRITE_SLAVE11_0 $MASTER7_WRITE_SLAVE12_0 $MASTER7_WRITE_SLAVE13_0 $MASTER7_WRITE_SLAVE14_0 $MASTER7_WRITE_SLAVE15_0 $MASTER7_WRITE_SLAVE16_0 $MASTER7_WRITE_SLAVE17_0 $MASTER7_WRITE_SLAVE18_0 $MASTER7_WRITE_SLAVE19_0 $MASTER7_WRITE_SLAVE20_0 $MASTER7_WRITE_SLAVE21_0 $MASTER7_WRITE_SLAVE22_0 $MASTER7_WRITE_SLAVE23_0 $MASTER7_WRITE_SLAVE24_0 $MASTER7_WRITE_SLAVE25_0 $MASTER7_WRITE_SLAVE26_0 $MASTER7_WRITE_SLAVE27_0 $MASTER7_WRITE_SLAVE28_0 $MASTER7_WRITE_SLAVE29_0 $MASTER7_WRITE_SLAVE30_0 $MASTER7_WRITE_SLAVE31_0 $MASTER8_CHAN_RS_0 $MASTER8_CLOCK_DOMAIN_CROSSING_0 $MASTER8_DATA_WIDTH_0 $MASTER8_DWC_DATA_FIFO_DEPTH_0 $MASTER8_READ_INTERLEAVE_0 $MASTER8_READ_SLAVE0_0 $MASTER8_READ_SLAVE1_0 $MASTER8_READ_SLAVE2_0 $MASTER8_READ_SLAVE3_0 $MASTER8_READ_SLAVE4_0 $MASTER8_READ_SLAVE5_0 $MASTER8_READ_SLAVE6_0 $MASTER8_READ_SLAVE7_0 $MASTER8_READ_SLAVE8_0 $MASTER8_READ_SLAVE9_0 $MASTER8_READ_SLAVE10_0 $MASTER8_READ_SLAVE11_0 $MASTER8_READ_SLAVE12_0 $MASTER8_READ_SLAVE13_0 $MASTER8_READ_SLAVE14_0 $MASTER8_READ_SLAVE15_0 $MASTER8_READ_SLAVE16_0 $MASTER8_READ_SLAVE17_0 $MASTER8_READ_SLAVE18_0 $MASTER8_READ_SLAVE19_0 $MASTER8_READ_SLAVE20_0 $MASTER8_READ_SLAVE21_0 $MASTER8_READ_SLAVE22_0 $MASTER8_READ_SLAVE23_0 $MASTER8_READ_SLAVE24_0 $MASTER8_READ_SLAVE25_0 $MASTER8_READ_SLAVE26_0 $MASTER8_READ_SLAVE27_0 $MASTER8_READ_SLAVE28_0 $MASTER8_READ_SLAVE29_0 $MASTER8_READ_SLAVE30_0 $MASTER8_READ_SLAVE31_0 $MASTER8_TYPE_0 $MASTER8_WRITE_SLAVE0_0 $MASTER8_WRITE_SLAVE1_0 $MASTER8_WRITE_SLAVE2_0 $MASTER8_WRITE_SLAVE3_0 $MASTER8_WRITE_SLAVE4_0 $MASTER8_WRITE_SLAVE5_0 $MASTER8_WRITE_SLAVE6_0 $MASTER8_WRITE_SLAVE7_0 $MASTER8_WRITE_SLAVE8_0 $MASTER8_WRITE_SLAVE9_0 $MASTER8_WRITE_SLAVE10_0 $MASTER8_WRITE_SLAVE11_0 $MASTER8_WRITE_SLAVE12_0 $MASTER8_WRITE_SLAVE13_0 $MASTER8_WRITE_SLAVE14_0 $MASTER8_WRITE_SLAVE15_0 $MASTER8_WRITE_SLAVE16_0 $MASTER8_WRITE_SLAVE17_0 $MASTER8_WRITE_SLAVE18_0 $MASTER8_WRITE_SLAVE19_0 $MASTER8_WRITE_SLAVE20_0 $MASTER8_WRITE_SLAVE21_0 $MASTER8_WRITE_SLAVE22_0 $MASTER8_WRITE_SLAVE23_0 $MASTER8_WRITE_SLAVE24_0 $MASTER8_WRITE_SLAVE25_0 $MASTER8_WRITE_SLAVE26_0 $MASTER8_WRITE_SLAVE27_0 $MASTER8_WRITE_SLAVE28_0 $MASTER8_WRITE_SLAVE29_0 $MASTER8_WRITE_SLAVE30_0 $MASTER8_WRITE_SLAVE31_0 $MASTER9_CHAN_RS_0 $MASTER9_CLOCK_DOMAIN_CROSSING_0 $MASTER9_DATA_WIDTH_0 $MASTER9_DWC_DATA_FIFO_DEPTH_0 $MASTER9_READ_INTERLEAVE_0 $MASTER9_READ_SLAVE0_0 $MASTER9_READ_SLAVE1_0 $MASTER9_READ_SLAVE2_0 $MASTER9_READ_SLAVE3_0 $MASTER9_READ_SLAVE4_0 $MASTER9_READ_SLAVE5_0 $MASTER9_READ_SLAVE6_0 $MASTER9_READ_SLAVE7_0 $MASTER9_READ_SLAVE8_0 $MASTER9_READ_SLAVE9_0 $MASTER9_READ_SLAVE10_0 $MASTER9_READ_SLAVE11_0 $MASTER9_READ_SLAVE12_0 $MASTER9_READ_SLAVE13_0 $MASTER9_READ_SLAVE14_0 $MASTER9_READ_SLAVE15_0 $MASTER9_READ_SLAVE16_0 $MASTER9_READ_SLAVE17_0 $MASTER9_READ_SLAVE18_0 $MASTER9_READ_SLAVE19_0 $MASTER9_READ_SLAVE20_0 $MASTER9_READ_SLAVE21_0 $MASTER9_READ_SLAVE22_0 $MASTER9_READ_SLAVE23_0 $MASTER9_READ_SLAVE24_0 $MASTER9_READ_SLAVE25_0 $MASTER9_READ_SLAVE26_0 $MASTER9_READ_SLAVE27_0 $MASTER9_READ_SLAVE28_0 $MASTER9_READ_SLAVE29_0 $MASTER9_READ_SLAVE30_0 $MASTER9_READ_SLAVE31_0 $MASTER9_TYPE_0 $MASTER9_WRITE_SLAVE0_0 $MASTER9_WRITE_SLAVE1_0 $MASTER9_WRITE_SLAVE2_0 $MASTER9_WRITE_SLAVE3_0 $MASTER9_WRITE_SLAVE4_0 $MASTER9_WRITE_SLAVE5_0 $MASTER9_WRITE_SLAVE6_0 $MASTER9_WRITE_SLAVE7_0 $MASTER9_WRITE_SLAVE8_0 $MASTER9_WRITE_SLAVE9_0 $MASTER9_WRITE_SLAVE10_0 $MASTER9_WRITE_SLAVE11_0 $MASTER9_WRITE_SLAVE12_0 $MASTER9_WRITE_SLAVE13_0 $MASTER9_WRITE_SLAVE14_0 $MASTER9_WRITE_SLAVE15_0 $MASTER9_WRITE_SLAVE16_0 $MASTER9_WRITE_SLAVE17_0 $MASTER9_WRITE_SLAVE18_0 $MASTER9_WRITE_SLAVE19_0 $MASTER9_WRITE_SLAVE20_0 $MASTER9_WRITE_SLAVE21_0 $MASTER9_WRITE_SLAVE22_0 $MASTER9_WRITE_SLAVE23_0 $MASTER9_WRITE_SLAVE24_0 $MASTER9_WRITE_SLAVE25_0 $MASTER9_WRITE_SLAVE26_0 $MASTER9_WRITE_SLAVE27_0 $MASTER9_WRITE_SLAVE28_0 $MASTER9_WRITE_SLAVE29_0 $MASTER9_WRITE_SLAVE30_0 $MASTER9_WRITE_SLAVE31_0 $MASTER10_CHAN_RS_0 $MASTER10_CLOCK_DOMAIN_CROSSING_0 $MASTER10_DATA_WIDTH_0 $MASTER10_DWC_DATA_FIFO_DEPTH_0 $MASTER10_READ_INTERLEAVE_0 $MASTER10_READ_SLAVE0_0 $MASTER10_READ_SLAVE1_0 $MASTER10_READ_SLAVE2_0 $MASTER10_READ_SLAVE3_0 $MASTER10_READ_SLAVE4_0 $MASTER10_READ_SLAVE5_0 $MASTER10_READ_SLAVE6_0 $MASTER10_READ_SLAVE7_0 $MASTER10_READ_SLAVE8_0 $MASTER10_READ_SLAVE9_0 $MASTER10_READ_SLAVE10_0 $MASTER10_READ_SLAVE11_0 $MASTER10_READ_SLAVE12_0 $MASTER10_READ_SLAVE13_0 $MASTER10_READ_SLAVE14_0 $MASTER10_READ_SLAVE15_0 $MASTER10_READ_SLAVE16_0 $MASTER10_READ_SLAVE17_0 $MASTER10_READ_SLAVE18_0 $MASTER10_READ_SLAVE19_0 $MASTER10_READ_SLAVE20_0 $MASTER10_READ_SLAVE21_0 $MASTER10_READ_SLAVE22_0 $MASTER10_READ_SLAVE23_0 $MASTER10_READ_SLAVE24_0 $MASTER10_READ_SLAVE25_0 $MASTER10_READ_SLAVE26_0 $MASTER10_READ_SLAVE27_0 $MASTER10_READ_SLAVE28_0 $MASTER10_READ_SLAVE29_0 $MASTER10_READ_SLAVE30_0 $MASTER10_READ_SLAVE31_0 $MASTER10_TYPE_0 $MASTER10_WRITE_SLAVE0_0 $MASTER10_WRITE_SLAVE1_0 $MASTER10_WRITE_SLAVE2_0 $MASTER10_WRITE_SLAVE3_0 $MASTER10_WRITE_SLAVE4_0 $MASTER10_WRITE_SLAVE5_0 $MASTER10_WRITE_SLAVE6_0 $MASTER10_WRITE_SLAVE7_0 $MASTER10_WRITE_SLAVE8_0 $MASTER10_WRITE_SLAVE9_0 $MASTER10_WRITE_SLAVE10_0 $MASTER10_WRITE_SLAVE11_0 $MASTER10_WRITE_SLAVE12_0 $MASTER10_WRITE_SLAVE13_0 $MASTER10_WRITE_SLAVE14_0 $MASTER10_WRITE_SLAVE15_0 $MASTER10_WRITE_SLAVE16_0 $MASTER10_WRITE_SLAVE17_0 $MASTER10_WRITE_SLAVE18_0 $MASTER10_WRITE_SLAVE19_0 $MASTER10_WRITE_SLAVE20_0 $MASTER10_WRITE_SLAVE21_0 $MASTER10_WRITE_SLAVE22_0 $MASTER10_WRITE_SLAVE23_0 $MASTER10_WRITE_SLAVE24_0 $MASTER10_WRITE_SLAVE25_0 $MASTER10_WRITE_SLAVE26_0 $MASTER10_WRITE_SLAVE27_0 $MASTER10_WRITE_SLAVE28_0 $MASTER10_WRITE_SLAVE29_0 $MASTER10_WRITE_SLAVE30_0 $MASTER10_WRITE_SLAVE31_0 $MASTER11_CHAN_RS_0 $MASTER11_CLOCK_DOMAIN_CROSSING_0 $MASTER11_DATA_WIDTH_0 $MASTER11_DWC_DATA_FIFO_DEPTH_0 $MASTER11_READ_INTERLEAVE_0 $MASTER11_READ_SLAVE0_0 $MASTER11_READ_SLAVE1_0 $MASTER11_READ_SLAVE2_0 $MASTER11_READ_SLAVE3_0 $MASTER11_READ_SLAVE4_0 $MASTER11_READ_SLAVE5_0 $MASTER11_READ_SLAVE6_0 $MASTER11_READ_SLAVE7_0 $MASTER11_READ_SLAVE8_0 $MASTER11_READ_SLAVE9_0 $MASTER11_READ_SLAVE10_0 $MASTER11_READ_SLAVE11_0 $MASTER11_READ_SLAVE12_0 $MASTER11_READ_SLAVE13_0 $MASTER11_READ_SLAVE14_0 $MASTER11_READ_SLAVE15_0 $MASTER11_READ_SLAVE16_0 $MASTER11_READ_SLAVE17_0 $MASTER11_READ_SLAVE18_0 $MASTER11_READ_SLAVE19_0 $MASTER11_READ_SLAVE20_0 $MASTER11_READ_SLAVE21_0 $MASTER11_READ_SLAVE22_0 $MASTER11_READ_SLAVE23_0 $MASTER11_READ_SLAVE24_0 $MASTER11_READ_SLAVE25_0 $MASTER11_READ_SLAVE26_0 $MASTER11_READ_SLAVE27_0 $MASTER11_READ_SLAVE28_0 $MASTER11_READ_SLAVE29_0 $MASTER11_READ_SLAVE30_0 $MASTER11_READ_SLAVE31_0 $MASTER11_TYPE_0 $MASTER11_WRITE_SLAVE0_0 $MASTER11_WRITE_SLAVE1_0 $MASTER11_WRITE_SLAVE2_0 $MASTER11_WRITE_SLAVE3_0 $MASTER11_WRITE_SLAVE4_0 $MASTER11_WRITE_SLAVE5_0 $MASTER11_WRITE_SLAVE6_0 $MASTER11_WRITE_SLAVE7_0 $MASTER11_WRITE_SLAVE8_0 $MASTER11_WRITE_SLAVE9_0 $MASTER11_WRITE_SLAVE10_0 $MASTER11_WRITE_SLAVE11_0 $MASTER11_WRITE_SLAVE12_0 $MASTER11_WRITE_SLAVE13_0 $MASTER11_WRITE_SLAVE14_0 $MASTER11_WRITE_SLAVE15_0 $MASTER11_WRITE_SLAVE16_0 $MASTER11_WRITE_SLAVE17_0 $MASTER11_WRITE_SLAVE18_0 $MASTER11_WRITE_SLAVE19_0 $MASTER11_WRITE_SLAVE20_0 $MASTER11_WRITE_SLAVE21_0 $MASTER11_WRITE_SLAVE22_0 $MASTER11_WRITE_SLAVE23_0 $MASTER11_WRITE_SLAVE24_0 $MASTER11_WRITE_SLAVE25_0 $MASTER11_WRITE_SLAVE26_0 $MASTER11_WRITE_SLAVE27_0 $MASTER11_WRITE_SLAVE28_0 $MASTER11_WRITE_SLAVE29_0 $MASTER11_WRITE_SLAVE30_0 $MASTER11_WRITE_SLAVE31_0 $MASTER12_CHAN_RS_0 $MASTER12_CLOCK_DOMAIN_CROSSING_0 $MASTER12_DATA_WIDTH_0 $MASTER12_DWC_DATA_FIFO_DEPTH_0 $MASTER12_READ_INTERLEAVE_0 $MASTER12_READ_SLAVE0_0 $MASTER12_READ_SLAVE1_0 $MASTER12_READ_SLAVE2_0 $MASTER12_READ_SLAVE3_0 $MASTER12_READ_SLAVE4_0 $MASTER12_READ_SLAVE5_0 $MASTER12_READ_SLAVE6_0 $MASTER12_READ_SLAVE7_0 $MASTER12_READ_SLAVE8_0 $MASTER12_READ_SLAVE9_0 $MASTER12_READ_SLAVE10_0 $MASTER12_READ_SLAVE11_0 $MASTER12_READ_SLAVE12_0 $MASTER12_READ_SLAVE13_0 $MASTER12_READ_SLAVE14_0 $MASTER12_READ_SLAVE15_0 $MASTER12_READ_SLAVE16_0 $MASTER12_READ_SLAVE17_0 $MASTER12_READ_SLAVE18_0 $MASTER12_READ_SLAVE19_0 $MASTER12_READ_SLAVE20_0 $MASTER12_READ_SLAVE21_0 $MASTER12_READ_SLAVE22_0 $MASTER12_READ_SLAVE23_0 $MASTER12_READ_SLAVE24_0 $MASTER12_READ_SLAVE25_0 $MASTER12_READ_SLAVE26_0 $MASTER12_READ_SLAVE27_0 $MASTER12_READ_SLAVE28_0 $MASTER12_READ_SLAVE29_0 $MASTER12_READ_SLAVE30_0 $MASTER12_READ_SLAVE31_0 $MASTER12_TYPE_0 $MASTER12_WRITE_SLAVE0_0 $MASTER12_WRITE_SLAVE1_0 $MASTER12_WRITE_SLAVE2_0 $MASTER12_WRITE_SLAVE3_0 $MASTER12_WRITE_SLAVE4_0 $MASTER12_WRITE_SLAVE5_0 $MASTER12_WRITE_SLAVE6_0 $MASTER12_WRITE_SLAVE7_0 $MASTER12_WRITE_SLAVE8_0 $MASTER12_WRITE_SLAVE9_0 $MASTER12_WRITE_SLAVE10_0 $MASTER12_WRITE_SLAVE11_0 $MASTER12_WRITE_SLAVE12_0 $MASTER12_WRITE_SLAVE13_0 $MASTER12_WRITE_SLAVE14_0 $MASTER12_WRITE_SLAVE15_0 $MASTER12_WRITE_SLAVE16_0 $MASTER12_WRITE_SLAVE17_0 $MASTER12_WRITE_SLAVE18_0 $MASTER12_WRITE_SLAVE19_0 $MASTER12_WRITE_SLAVE20_0 $MASTER12_WRITE_SLAVE21_0 $MASTER12_WRITE_SLAVE22_0 $MASTER12_WRITE_SLAVE23_0 $MASTER12_WRITE_SLAVE24_0 $MASTER12_WRITE_SLAVE25_0 $MASTER12_WRITE_SLAVE26_0 $MASTER12_WRITE_SLAVE27_0 $MASTER12_WRITE_SLAVE28_0 $MASTER12_WRITE_SLAVE29_0 $MASTER12_WRITE_SLAVE30_0 $MASTER12_WRITE_SLAVE31_0 $MASTER13_CHAN_RS_0 $MASTER13_CLOCK_DOMAIN_CROSSING_0 $MASTER13_DATA_WIDTH_0 $MASTER13_DWC_DATA_FIFO_DEPTH_0 $MASTER13_READ_INTERLEAVE_0 $MASTER13_READ_SLAVE0_0 $MASTER13_READ_SLAVE1_0 $MASTER13_READ_SLAVE2_0 $MASTER13_READ_SLAVE3_0 $MASTER13_READ_SLAVE4_0 $MASTER13_READ_SLAVE5_0 $MASTER13_READ_SLAVE6_0 $MASTER13_READ_SLAVE7_0 $MASTER13_READ_SLAVE8_0 $MASTER13_READ_SLAVE9_0 $MASTER13_READ_SLAVE10_0 $MASTER13_READ_SLAVE11_0 $MASTER13_READ_SLAVE12_0 $MASTER13_READ_SLAVE13_0 $MASTER13_READ_SLAVE14_0 $MASTER13_READ_SLAVE15_0 $MASTER13_READ_SLAVE16_0 $MASTER13_READ_SLAVE17_0 $MASTER13_READ_SLAVE18_0 $MASTER13_READ_SLAVE19_0 $MASTER13_READ_SLAVE20_0 $MASTER13_READ_SLAVE21_0 $MASTER13_READ_SLAVE22_0 $MASTER13_READ_SLAVE23_0 $MASTER13_READ_SLAVE24_0 $MASTER13_READ_SLAVE25_0 $MASTER13_READ_SLAVE26_0 $MASTER13_READ_SLAVE27_0 $MASTER13_READ_SLAVE28_0 $MASTER13_READ_SLAVE29_0 $MASTER13_READ_SLAVE30_0 $MASTER13_READ_SLAVE31_0 $MASTER13_TYPE_0 $MASTER13_WRITE_SLAVE0_0 $MASTER13_WRITE_SLAVE1_0 $MASTER13_WRITE_SLAVE2_0 $MASTER13_WRITE_SLAVE3_0 $MASTER13_WRITE_SLAVE4_0 $MASTER13_WRITE_SLAVE5_0 $MASTER13_WRITE_SLAVE6_0 $MASTER13_WRITE_SLAVE7_0 $MASTER13_WRITE_SLAVE8_0 $MASTER13_WRITE_SLAVE9_0 $MASTER13_WRITE_SLAVE10_0 $MASTER13_WRITE_SLAVE11_0 $MASTER13_WRITE_SLAVE12_0 $MASTER13_WRITE_SLAVE13_0 $MASTER13_WRITE_SLAVE14_0 $MASTER13_WRITE_SLAVE15_0 $MASTER13_WRITE_SLAVE16_0 $MASTER13_WRITE_SLAVE17_0 $MASTER13_WRITE_SLAVE18_0 $MASTER13_WRITE_SLAVE19_0 $MASTER13_WRITE_SLAVE20_0 $MASTER13_WRITE_SLAVE21_0 $MASTER13_WRITE_SLAVE22_0 $MASTER13_WRITE_SLAVE23_0 $MASTER13_WRITE_SLAVE24_0 $MASTER13_WRITE_SLAVE25_0 $MASTER13_WRITE_SLAVE26_0 $MASTER13_WRITE_SLAVE27_0 $MASTER13_WRITE_SLAVE28_0 $MASTER13_WRITE_SLAVE29_0 $MASTER13_WRITE_SLAVE30_0 $MASTER13_WRITE_SLAVE31_0 $MASTER14_CHAN_RS_0 $MASTER14_CLOCK_DOMAIN_CROSSING_0 $MASTER14_DATA_WIDTH_0 $MASTER14_DWC_DATA_FIFO_DEPTH_0 $MASTER14_READ_INTERLEAVE_0 $MASTER14_READ_SLAVE0_0 $MASTER14_READ_SLAVE1_0 $MASTER14_READ_SLAVE2_0 $MASTER14_READ_SLAVE3_0 $MASTER14_READ_SLAVE4_0 $MASTER14_READ_SLAVE5_0 $MASTER14_READ_SLAVE6_0 $MASTER14_READ_SLAVE7_0 $MASTER14_READ_SLAVE8_0 $MASTER14_READ_SLAVE9_0 $MASTER14_READ_SLAVE10_0 $MASTER14_READ_SLAVE11_0 $MASTER14_READ_SLAVE12_0 $MASTER14_READ_SLAVE13_0 $MASTER14_READ_SLAVE14_0 $MASTER14_READ_SLAVE15_0 $MASTER14_READ_SLAVE16_0 $MASTER14_READ_SLAVE17_0 $MASTER14_READ_SLAVE18_0 $MASTER14_READ_SLAVE19_0 $MASTER14_READ_SLAVE20_0 $MASTER14_READ_SLAVE21_0 $MASTER14_READ_SLAVE22_0 $MASTER14_READ_SLAVE23_0 $MASTER14_READ_SLAVE24_0 $MASTER14_READ_SLAVE25_0 $MASTER14_READ_SLAVE26_0 $MASTER14_READ_SLAVE27_0 $MASTER14_READ_SLAVE28_0 $MASTER14_READ_SLAVE29_0 $MASTER14_READ_SLAVE30_0 $MASTER14_READ_SLAVE31_0 $MASTER14_TYPE_0 $MASTER14_WRITE_SLAVE0_0 $MASTER14_WRITE_SLAVE1_0 $MASTER14_WRITE_SLAVE2_0 $MASTER14_WRITE_SLAVE3_0 $MASTER14_WRITE_SLAVE4_0 $MASTER14_WRITE_SLAVE5_0 $MASTER14_WRITE_SLAVE6_0 $MASTER14_WRITE_SLAVE7_0 $MASTER14_WRITE_SLAVE8_0 $MASTER14_WRITE_SLAVE9_0 $MASTER14_WRITE_SLAVE10_0 $MASTER14_WRITE_SLAVE11_0 $MASTER14_WRITE_SLAVE12_0 $MASTER14_WRITE_SLAVE13_0 $MASTER14_WRITE_SLAVE14_0 $MASTER14_WRITE_SLAVE15_0 $MASTER14_WRITE_SLAVE16_0 $MASTER14_WRITE_SLAVE17_0 $MASTER14_WRITE_SLAVE18_0 $MASTER14_WRITE_SLAVE19_0 $MASTER14_WRITE_SLAVE20_0 $MASTER14_WRITE_SLAVE21_0 $MASTER14_WRITE_SLAVE22_0 $MASTER14_WRITE_SLAVE23_0 $MASTER14_WRITE_SLAVE24_0 $MASTER14_WRITE_SLAVE25_0 $MASTER14_WRITE_SLAVE26_0 $MASTER14_WRITE_SLAVE27_0 $MASTER14_WRITE_SLAVE28_0 $MASTER14_WRITE_SLAVE29_0 $MASTER14_WRITE_SLAVE30_0 $MASTER14_WRITE_SLAVE31_0 $MASTER15_CHAN_RS_0 $MASTER15_CLOCK_DOMAIN_CROSSING_0 $MASTER15_DATA_WIDTH_0 $MASTER15_DWC_DATA_FIFO_DEPTH_0 $MASTER15_READ_INTERLEAVE_0 $MASTER15_READ_SLAVE0_0 $MASTER15_READ_SLAVE1_0 $MASTER15_READ_SLAVE2_0 $MASTER15_READ_SLAVE3_0 $MASTER15_READ_SLAVE4_0 $MASTER15_READ_SLAVE5_0 $MASTER15_READ_SLAVE6_0 $MASTER15_READ_SLAVE7_0 $MASTER15_READ_SLAVE8_0 $MASTER15_READ_SLAVE9_0 $MASTER15_READ_SLAVE10_0 $MASTER15_READ_SLAVE11_0 $MASTER15_READ_SLAVE12_0 $MASTER15_READ_SLAVE13_0 $MASTER15_READ_SLAVE14_0 $MASTER15_READ_SLAVE15_0 $MASTER15_READ_SLAVE16_0 $MASTER15_READ_SLAVE17_0 $MASTER15_READ_SLAVE18_0 $MASTER15_READ_SLAVE19_0 $MASTER15_READ_SLAVE20_0 $MASTER15_READ_SLAVE21_0 $MASTER15_READ_SLAVE22_0 $MASTER15_READ_SLAVE23_0 $MASTER15_READ_SLAVE24_0 $MASTER15_READ_SLAVE25_0 $MASTER15_READ_SLAVE26_0 $MASTER15_READ_SLAVE27_0 $MASTER15_READ_SLAVE28_0 $MASTER15_READ_SLAVE29_0 $MASTER15_READ_SLAVE30_0 $MASTER15_READ_SLAVE31_0 $MASTER15_TYPE_0 $MASTER15_WRITE_SLAVE0_0 $MASTER15_WRITE_SLAVE1_0 $MASTER15_WRITE_SLAVE2_0 $MASTER15_WRITE_SLAVE3_0 $MASTER15_WRITE_SLAVE4_0 $MASTER15_WRITE_SLAVE5_0 $MASTER15_WRITE_SLAVE6_0 $MASTER15_WRITE_SLAVE7_0 $MASTER15_WRITE_SLAVE8_0 $MASTER15_WRITE_SLAVE9_0 $MASTER15_WRITE_SLAVE10_0 $MASTER15_WRITE_SLAVE11_0 $MASTER15_WRITE_SLAVE12_0 $MASTER15_WRITE_SLAVE13_0 $MASTER15_WRITE_SLAVE14_0 $MASTER15_WRITE_SLAVE15_0 $MASTER15_WRITE_SLAVE16_0 $MASTER15_WRITE_SLAVE17_0 $MASTER15_WRITE_SLAVE18_0 $MASTER15_WRITE_SLAVE19_0 $MASTER15_WRITE_SLAVE20_0 $MASTER15_WRITE_SLAVE21_0 $MASTER15_WRITE_SLAVE22_0 $MASTER15_WRITE_SLAVE23_0 $MASTER15_WRITE_SLAVE24_0 $MASTER15_WRITE_SLAVE25_0 $MASTER15_WRITE_SLAVE26_0 $MASTER15_WRITE_SLAVE27_0 $MASTER15_WRITE_SLAVE28_0 $MASTER15_WRITE_SLAVE29_0 $MASTER15_WRITE_SLAVE30_0 $MASTER15_WRITE_SLAVE31_0 $NUM_MASTERS_0 $NUM_MASTERS_WIDTH_0 $NUM_SLAVES_0 $NUM_THREADS_0 $OPEN_TRANS_MAX_0 $OPTIMIZATION_0 $RD_ARB_EN_0 $SLAVE0_CHAN_RS_0 $SLAVE0_CLOCK_DOMAIN_CROSSING_0 $SLAVE0_DATA_WIDTH_0 $SLAVE0_DWC_DATA_FIFO_DEPTH_0 $SLAVE0_END_ADDR_0 $SLAVE0_END_ADDR_UPPER_0 $SLAVE0_READ_INTERLEAVE_0 $SLAVE0_START_ADDR_0 $SLAVE0_START_ADDR_UPPER_0 $SLAVE0_TYPE_0 $SLAVE1_CHAN_RS_0 $SLAVE1_CLOCK_DOMAIN_CROSSING_0 $SLAVE1_DATA_WIDTH_0 $SLAVE1_DWC_DATA_FIFO_DEPTH_0 $SLAVE1_END_ADDR_0 $SLAVE1_END_ADDR_UPPER_0 $SLAVE1_READ_INTERLEAVE_0 $SLAVE1_START_ADDR_0 $SLAVE1_START_ADDR_UPPER_0 $SLAVE1_TYPE_0 $SLAVE2_CHAN_RS_0 $SLAVE2_CLOCK_DOMAIN_CROSSING_0 $SLAVE2_DATA_WIDTH_0 $SLAVE2_DWC_DATA_FIFO_DEPTH_0 $SLAVE2_END_ADDR_0 $SLAVE2_END_ADDR_UPPER_0 $SLAVE2_READ_INTERLEAVE_0 $SLAVE2_START_ADDR_0 $SLAVE2_START_ADDR_UPPER_0 $SLAVE2_TYPE_0 $SLAVE3_CHAN_RS_0 $SLAVE3_CLOCK_DOMAIN_CROSSING_0 $SLAVE3_DATA_WIDTH_0 $SLAVE3_DWC_DATA_FIFO_DEPTH_0 $SLAVE3_END_ADDR_0 $SLAVE3_END_ADDR_UPPER_0 $SLAVE3_READ_INTERLEAVE_0 $SLAVE3_START_ADDR_0 $SLAVE3_START_ADDR_UPPER_0 $SLAVE3_TYPE_0 $SLAVE4_CHAN_RS_0 $SLAVE4_CLOCK_DOMAIN_CROSSING_0 $SLAVE4_DATA_WIDTH_0 $SLAVE4_DWC_DATA_FIFO_DEPTH_0 $SLAVE4_END_ADDR_0 $SLAVE4_END_ADDR_UPPER_0 $SLAVE4_READ_INTERLEAVE_0 $SLAVE4_START_ADDR_0 $SLAVE4_START_ADDR_UPPER_0 $SLAVE4_TYPE_0 $SLAVE5_CHAN_RS_0 $SLAVE5_CLOCK_DOMAIN_CROSSING_0 $SLAVE5_DATA_WIDTH_0 $SLAVE5_DWC_DATA_FIFO_DEPTH_0 $SLAVE5_END_ADDR_0 $SLAVE5_END_ADDR_UPPER_0 $SLAVE5_READ_INTERLEAVE_0 $SLAVE5_START_ADDR_0 $SLAVE5_START_ADDR_UPPER_0 $SLAVE5_TYPE_0 $SLAVE6_CHAN_RS_0 $SLAVE6_CLOCK_DOMAIN_CROSSING_0 $SLAVE6_DATA_WIDTH_0 $SLAVE6_DWC_DATA_FIFO_DEPTH_0 $SLAVE6_END_ADDR_0 $SLAVE6_END_ADDR_UPPER_0 $SLAVE6_READ_INTERLEAVE_0 $SLAVE6_START_ADDR_0 $SLAVE6_START_ADDR_UPPER_0 $SLAVE6_TYPE_0 $SLAVE7_CHAN_RS_0 $SLAVE7_CLOCK_DOMAIN_CROSSING_0 $SLAVE7_DATA_WIDTH_0 $SLAVE7_DWC_DATA_FIFO_DEPTH_0 $SLAVE7_END_ADDR_0 $SLAVE7_END_ADDR_UPPER_0 $SLAVE7_READ_INTERLEAVE_0 $SLAVE7_START_ADDR_0 $SLAVE7_START_ADDR_UPPER_0 $SLAVE7_TYPE_0 $SLAVE8_CHAN_RS_0 $SLAVE8_CLOCK_DOMAIN_CROSSING_0 $SLAVE8_DATA_WIDTH_0 $SLAVE8_DWC_DATA_FIFO_DEPTH_0 $SLAVE8_END_ADDR_0 $SLAVE8_END_ADDR_UPPER_0 $SLAVE8_READ_INTERLEAVE_0 $SLAVE8_START_ADDR_0 $SLAVE8_START_ADDR_UPPER_0 $SLAVE8_TYPE_0 $SLAVE9_CHAN_RS_0 $SLAVE9_CLOCK_DOMAIN_CROSSING_0 $SLAVE9_DATA_WIDTH_0 $SLAVE9_DWC_DATA_FIFO_DEPTH_0 $SLAVE9_END_ADDR_0 $SLAVE9_END_ADDR_UPPER_0 $SLAVE9_READ_INTERLEAVE_0 $SLAVE9_START_ADDR_0 $SLAVE9_START_ADDR_UPPER_0 $SLAVE9_TYPE_0 $SLAVE10_CHAN_RS_0 $SLAVE10_CLOCK_DOMAIN_CROSSING_0 $SLAVE10_DATA_WIDTH_0 $SLAVE10_DWC_DATA_FIFO_DEPTH_0 $SLAVE10_END_ADDR_0 $SLAVE10_END_ADDR_UPPER_0 $SLAVE10_READ_INTERLEAVE_0 $SLAVE10_START_ADDR_0 $SLAVE10_START_ADDR_UPPER_0 $SLAVE10_TYPE_0 $SLAVE11_CHAN_RS_0 $SLAVE11_CLOCK_DOMAIN_CROSSING_0 $SLAVE11_DATA_WIDTH_0 $SLAVE11_DWC_DATA_FIFO_DEPTH_0 $SLAVE11_END_ADDR_0 $SLAVE11_END_ADDR_UPPER_0 $SLAVE11_READ_INTERLEAVE_0 $SLAVE11_START_ADDR_0 $SLAVE11_START_ADDR_UPPER_0 $SLAVE11_TYPE_0 $SLAVE12_CHAN_RS_0 $SLAVE12_CLOCK_DOMAIN_CROSSING_0 $SLAVE12_DATA_WIDTH_0 $SLAVE12_DWC_DATA_FIFO_DEPTH_0 $SLAVE12_END_ADDR_0 $SLAVE12_END_ADDR_UPPER_0 $SLAVE12_READ_INTERLEAVE_0 $SLAVE12_START_ADDR_0 $SLAVE12_START_ADDR_UPPER_0 $SLAVE12_TYPE_0 $SLAVE13_CHAN_RS_0 $SLAVE13_CLOCK_DOMAIN_CROSSING_0 $SLAVE13_DATA_WIDTH_0 $SLAVE13_DWC_DATA_FIFO_DEPTH_0 $SLAVE13_END_ADDR_0 $SLAVE13_END_ADDR_UPPER_0 $SLAVE13_READ_INTERLEAVE_0 $SLAVE13_START_ADDR_0 $SLAVE13_START_ADDR_UPPER_0 $SLAVE13_TYPE_0 $SLAVE14_CHAN_RS_0 $SLAVE14_CLOCK_DOMAIN_CROSSING_0 $SLAVE14_DATA_WIDTH_0 $SLAVE14_DWC_DATA_FIFO_DEPTH_0 $SLAVE14_END_ADDR_0 $SLAVE14_END_ADDR_UPPER_0 $SLAVE14_READ_INTERLEAVE_0 $SLAVE14_START_ADDR_0 $SLAVE14_START_ADDR_UPPER_0 $SLAVE14_TYPE_0 $SLAVE15_CHAN_RS_0 $SLAVE15_CLOCK_DOMAIN_CROSSING_0 $SLAVE15_DATA_WIDTH_0 $SLAVE15_DWC_DATA_FIFO_DEPTH_0 $SLAVE15_END_ADDR_0 $SLAVE15_END_ADDR_UPPER_0 $SLAVE15_READ_INTERLEAVE_0 $SLAVE15_START_ADDR_0 $SLAVE15_START_ADDR_UPPER_0 $SLAVE15_TYPE_0 $SLAVE16_CHAN_RS_0 $SLAVE16_CLOCK_DOMAIN_CROSSING_0 $SLAVE16_DATA_WIDTH_0 $SLAVE16_DWC_DATA_FIFO_DEPTH_0 $SLAVE16_END_ADDR_0 $SLAVE16_END_ADDR_UPPER_0 $SLAVE16_READ_INTERLEAVE_0 $SLAVE16_START_ADDR_0 $SLAVE16_START_ADDR_UPPER_0 $SLAVE16_TYPE_0 $SLAVE17_CHAN_RS_0 $SLAVE17_CLOCK_DOMAIN_CROSSING_0 $SLAVE17_DATA_WIDTH_0 $SLAVE17_DWC_DATA_FIFO_DEPTH_0 $SLAVE17_END_ADDR_0 $SLAVE17_END_ADDR_UPPER_0 $SLAVE17_READ_INTERLEAVE_0 $SLAVE17_START_ADDR_0 $SLAVE17_START_ADDR_UPPER_0 $SLAVE17_TYPE_0 $SLAVE18_CHAN_RS_0 $SLAVE18_CLOCK_DOMAIN_CROSSING_0 $SLAVE18_DATA_WIDTH_0 $SLAVE18_DWC_DATA_FIFO_DEPTH_0 $SLAVE18_END_ADDR_0 $SLAVE18_END_ADDR_UPPER_0 $SLAVE18_READ_INTERLEAVE_0 $SLAVE18_START_ADDR_0 $SLAVE18_START_ADDR_UPPER_0 $SLAVE18_TYPE_0 $SLAVE19_CHAN_RS_0 $SLAVE19_CLOCK_DOMAIN_CROSSING_0 $SLAVE19_DATA_WIDTH_0 $SLAVE19_DWC_DATA_FIFO_DEPTH_0 $SLAVE19_END_ADDR_0 $SLAVE19_END_ADDR_UPPER_0 $SLAVE19_READ_INTERLEAVE_0 $SLAVE19_START_ADDR_0 $SLAVE19_START_ADDR_UPPER_0 $SLAVE19_TYPE_0 $SLAVE20_CHAN_RS_0 $SLAVE20_CLOCK_DOMAIN_CROSSING_0 $SLAVE20_DATA_WIDTH_0 $SLAVE20_DWC_DATA_FIFO_DEPTH_0 $SLAVE20_END_ADDR_0 $SLAVE20_END_ADDR_UPPER_0 $SLAVE20_READ_INTERLEAVE_0 $SLAVE20_START_ADDR_0 $SLAVE20_START_ADDR_UPPER_0 $SLAVE20_TYPE_0 $SLAVE21_CHAN_RS_0 $SLAVE21_CLOCK_DOMAIN_CROSSING_0 $SLAVE21_DATA_WIDTH_0 $SLAVE21_DWC_DATA_FIFO_DEPTH_0 $SLAVE21_END_ADDR_0 $SLAVE21_END_ADDR_UPPER_0 $SLAVE21_READ_INTERLEAVE_0 $SLAVE21_START_ADDR_0 $SLAVE21_START_ADDR_UPPER_0 $SLAVE21_TYPE_0 $SLAVE22_CHAN_RS_0 $SLAVE22_CLOCK_DOMAIN_CROSSING_0 $SLAVE22_DATA_WIDTH_0 $SLAVE22_DWC_DATA_FIFO_DEPTH_0 $SLAVE22_END_ADDR_0 $SLAVE22_END_ADDR_UPPER_0 $SLAVE22_READ_INTERLEAVE_0 $SLAVE22_START_ADDR_0 $SLAVE22_START_ADDR_UPPER_0 $SLAVE22_TYPE_0 $SLAVE23_CHAN_RS_0 $SLAVE23_CLOCK_DOMAIN_CROSSING_0 $SLAVE23_DATA_WIDTH_0 $SLAVE23_DWC_DATA_FIFO_DEPTH_0 $SLAVE23_END_ADDR_0 $SLAVE23_END_ADDR_UPPER_0 $SLAVE23_READ_INTERLEAVE_0 $SLAVE23_START_ADDR_0 $SLAVE23_START_ADDR_UPPER_0 $SLAVE23_TYPE_0 $SLAVE24_CHAN_RS_0 $SLAVE24_CLOCK_DOMAIN_CROSSING_0 $SLAVE24_DATA_WIDTH_0 $SLAVE24_DWC_DATA_FIFO_DEPTH_0 $SLAVE24_END_ADDR_0 $SLAVE24_END_ADDR_UPPER_0 $SLAVE24_READ_INTERLEAVE_0 $SLAVE24_START_ADDR_0 $SLAVE24_START_ADDR_UPPER_0 $SLAVE24_TYPE_0 $SLAVE25_CHAN_RS_0 $SLAVE25_CLOCK_DOMAIN_CROSSING_0 $SLAVE25_DATA_WIDTH_0 $SLAVE25_DWC_DATA_FIFO_DEPTH_0 $SLAVE25_END_ADDR_0 $SLAVE25_END_ADDR_UPPER_0 $SLAVE25_READ_INTERLEAVE_0 $SLAVE25_START_ADDR_0 $SLAVE25_START_ADDR_UPPER_0 $SLAVE25_TYPE_0 $SLAVE26_CHAN_RS_0 $SLAVE26_CLOCK_DOMAIN_CROSSING_0 $SLAVE26_DATA_WIDTH_0 $SLAVE26_DWC_DATA_FIFO_DEPTH_0 $SLAVE26_END_ADDR_0 $SLAVE26_END_ADDR_UPPER_0 $SLAVE26_READ_INTERLEAVE_0 $SLAVE26_START_ADDR_0 $SLAVE26_START_ADDR_UPPER_0 $SLAVE26_TYPE_0 $SLAVE27_CHAN_RS_0 $SLAVE27_CLOCK_DOMAIN_CROSSING_0 $SLAVE27_DATA_WIDTH_0 $SLAVE27_DWC_DATA_FIFO_DEPTH_0 $SLAVE27_END_ADDR_0 $SLAVE27_END_ADDR_UPPER_0 $SLAVE27_READ_INTERLEAVE_0 $SLAVE27_START_ADDR_0 $SLAVE27_START_ADDR_UPPER_0 $SLAVE27_TYPE_0 $SLAVE28_CHAN_RS_0 $SLAVE28_CLOCK_DOMAIN_CROSSING_0 $SLAVE28_DATA_WIDTH_0 $SLAVE28_DWC_DATA_FIFO_DEPTH_0 $SLAVE28_END_ADDR_0 $SLAVE28_END_ADDR_UPPER_0 $SLAVE28_READ_INTERLEAVE_0 $SLAVE28_START_ADDR_0 $SLAVE28_START_ADDR_UPPER_0 $SLAVE28_TYPE_0 $SLAVE29_CHAN_RS_0 $SLAVE29_CLOCK_DOMAIN_CROSSING_0 $SLAVE29_DATA_WIDTH_0 $SLAVE29_DWC_DATA_FIFO_DEPTH_0 $SLAVE29_END_ADDR_0 $SLAVE29_END_ADDR_UPPER_0 $SLAVE29_READ_INTERLEAVE_0 $SLAVE29_START_ADDR_0 $SLAVE29_START_ADDR_UPPER_0 $SLAVE29_TYPE_0 $SLAVE30_CHAN_RS_0 $SLAVE30_CLOCK_DOMAIN_CROSSING_0 $SLAVE30_DATA_WIDTH_0 $SLAVE30_DWC_DATA_FIFO_DEPTH_0 $SLAVE30_END_ADDR_0 $SLAVE30_END_ADDR_UPPER_0 $SLAVE30_READ_INTERLEAVE_0 $SLAVE30_START_ADDR_0 $SLAVE30_START_ADDR_UPPER_0 $SLAVE30_TYPE_0 $SLAVE31_CHAN_RS_0 $SLAVE31_CLOCK_DOMAIN_CROSSING_0 $SLAVE31_DATA_WIDTH_0 $SLAVE31_DWC_DATA_FIFO_DEPTH_0 $SLAVE31_END_ADDR_0 $SLAVE31_END_ADDR_UPPER_0 $SLAVE31_READ_INTERLEAVE_0 $SLAVE31_START_ADDR_0 $SLAVE31_START_ADDR_UPPER_0 $SLAVE31_TYPE_0 $SLV_AXI4PRT_ADDRDEPTH_0 $SLV_AXI4PRT_DATADEPTH_0 $USER_WIDTH_0"

set ADDR_WIDTH_1 "ADDR_WIDTH:38"
set CROSSBAR_MODE_1 "CROSSBAR_MODE:0"
set DATA_WIDTH_1 "DATA_WIDTH:64"
set DWC_ADDR_FIFO_DEPTH_CEILING_1 "DWC_ADDR_FIFO_DEPTH_CEILING:64"
set ID_WIDTH_1 "ID_WIDTH:8"
set MASTER0_CHAN_RS_1 "MASTER0_CHAN_RS:true"
set MASTER0_CLOCK_DOMAIN_CROSSING_1 "MASTER0_CLOCK_DOMAIN_CROSSING:false"
set MASTER0_DATA_WIDTH_1 "MASTER0_DATA_WIDTH:64"
set MASTER0_DWC_DATA_FIFO_DEPTH_1 "MASTER0_DWC_DATA_FIFO_DEPTH:16"
set MASTER0_READ_INTERLEAVE_1 "MASTER0_READ_INTERLEAVE:false"
set MASTER0_READ_SLAVE0_1 "MASTER0_READ_SLAVE0:true"
set MASTER0_READ_SLAVE1_1 "MASTER0_READ_SLAVE1:true"
set MASTER0_READ_SLAVE2_1 "MASTER0_READ_SLAVE2:true"
set MASTER0_READ_SLAVE3_1 "MASTER0_READ_SLAVE3:true"
set MASTER0_READ_SLAVE4_1 "MASTER0_READ_SLAVE4:true"
set MASTER0_READ_SLAVE5_1 "MASTER0_READ_SLAVE5:true"
set MASTER0_READ_SLAVE6_1 "MASTER0_READ_SLAVE6:true"
set MASTER0_READ_SLAVE7_1 "MASTER0_READ_SLAVE7:true"
set MASTER0_READ_SLAVE8_1 "MASTER0_READ_SLAVE8:true"
set MASTER0_READ_SLAVE9_1 "MASTER0_READ_SLAVE9:true"
set MASTER0_READ_SLAVE10_1 "MASTER0_READ_SLAVE10:true"
set MASTER0_READ_SLAVE11_1 "MASTER0_READ_SLAVE11:true"
set MASTER0_READ_SLAVE12_1 "MASTER0_READ_SLAVE12:true"
set MASTER0_READ_SLAVE13_1 "MASTER0_READ_SLAVE13:true"
set MASTER0_READ_SLAVE14_1 "MASTER0_READ_SLAVE14:true"
set MASTER0_READ_SLAVE15_1 "MASTER0_READ_SLAVE15:true"
set MASTER0_READ_SLAVE16_1 "MASTER0_READ_SLAVE16:true"
set MASTER0_READ_SLAVE17_1 "MASTER0_READ_SLAVE17:true"
set MASTER0_READ_SLAVE18_1 "MASTER0_READ_SLAVE18:true"
set MASTER0_READ_SLAVE19_1 "MASTER0_READ_SLAVE19:true"
set MASTER0_READ_SLAVE20_1 "MASTER0_READ_SLAVE20:true"
set MASTER0_READ_SLAVE21_1 "MASTER0_READ_SLAVE21:true"
set MASTER0_READ_SLAVE22_1 "MASTER0_READ_SLAVE22:true"
set MASTER0_READ_SLAVE23_1 "MASTER0_READ_SLAVE23:true"
set MASTER0_READ_SLAVE24_1 "MASTER0_READ_SLAVE24:true"
set MASTER0_READ_SLAVE25_1 "MASTER0_READ_SLAVE25:true"
set MASTER0_READ_SLAVE26_1 "MASTER0_READ_SLAVE26:true"
set MASTER0_READ_SLAVE27_1 "MASTER0_READ_SLAVE27:true"
set MASTER0_READ_SLAVE28_1 "MASTER0_READ_SLAVE28:true"
set MASTER0_READ_SLAVE29_1 "MASTER0_READ_SLAVE29:true"
set MASTER0_READ_SLAVE30_1 "MASTER0_READ_SLAVE30:true"
set MASTER0_READ_SLAVE31_1 "MASTER0_READ_SLAVE31:true"
set MASTER0_TYPE_1 "MASTER0_TYPE:0"
set MASTER0_WRITE_SLAVE0_1 "MASTER0_WRITE_SLAVE0:true"
set MASTER0_WRITE_SLAVE1_1 "MASTER0_WRITE_SLAVE1:true"
set MASTER0_WRITE_SLAVE2_1 "MASTER0_WRITE_SLAVE2:true"
set MASTER0_WRITE_SLAVE3_1 "MASTER0_WRITE_SLAVE3:true"
set MASTER0_WRITE_SLAVE4_1 "MASTER0_WRITE_SLAVE4:true"
set MASTER0_WRITE_SLAVE5_1 "MASTER0_WRITE_SLAVE5:true"
set MASTER0_WRITE_SLAVE6_1 "MASTER0_WRITE_SLAVE6:true"
set MASTER0_WRITE_SLAVE7_1 "MASTER0_WRITE_SLAVE7:true"
set MASTER0_WRITE_SLAVE8_1 "MASTER0_WRITE_SLAVE8:true"
set MASTER0_WRITE_SLAVE9_1 "MASTER0_WRITE_SLAVE9:true"
set MASTER0_WRITE_SLAVE10_1 "MASTER0_WRITE_SLAVE10:true"
set MASTER0_WRITE_SLAVE11_1 "MASTER0_WRITE_SLAVE11:true"
set MASTER0_WRITE_SLAVE12_1 "MASTER0_WRITE_SLAVE12:true"
set MASTER0_WRITE_SLAVE13_1 "MASTER0_WRITE_SLAVE13:true"
set MASTER0_WRITE_SLAVE14_1 "MASTER0_WRITE_SLAVE14:true"
set MASTER0_WRITE_SLAVE15_1 "MASTER0_WRITE_SLAVE15:true"
set MASTER0_WRITE_SLAVE16_1 "MASTER0_WRITE_SLAVE16:true"
set MASTER0_WRITE_SLAVE17_1 "MASTER0_WRITE_SLAVE17:true"
set MASTER0_WRITE_SLAVE18_1 "MASTER0_WRITE_SLAVE18:true"
set MASTER0_WRITE_SLAVE19_1 "MASTER0_WRITE_SLAVE19:true"
set MASTER0_WRITE_SLAVE20_1 "MASTER0_WRITE_SLAVE20:true"
set MASTER0_WRITE_SLAVE21_1 "MASTER0_WRITE_SLAVE21:true"
set MASTER0_WRITE_SLAVE22_1 "MASTER0_WRITE_SLAVE22:true"
set MASTER0_WRITE_SLAVE23_1 "MASTER0_WRITE_SLAVE23:true"
set MASTER0_WRITE_SLAVE24_1 "MASTER0_WRITE_SLAVE24:true"
set MASTER0_WRITE_SLAVE25_1 "MASTER0_WRITE_SLAVE25:true"
set MASTER0_WRITE_SLAVE26_1 "MASTER0_WRITE_SLAVE26:true"
set MASTER0_WRITE_SLAVE27_1 "MASTER0_WRITE_SLAVE27:true"
set MASTER0_WRITE_SLAVE28_1 "MASTER0_WRITE_SLAVE28:true"
set MASTER0_WRITE_SLAVE29_1 "MASTER0_WRITE_SLAVE29:true"
set MASTER0_WRITE_SLAVE30_1 "MASTER0_WRITE_SLAVE30:true"
set MASTER0_WRITE_SLAVE31_1 "MASTER0_WRITE_SLAVE31:true"
set MASTER1_CHAN_RS_1 "MASTER1_CHAN_RS:true"
set MASTER1_CLOCK_DOMAIN_CROSSING_1 "MASTER1_CLOCK_DOMAIN_CROSSING:false"
set MASTER1_DATA_WIDTH_1 "MASTER1_DATA_WIDTH:64"
set MASTER1_DWC_DATA_FIFO_DEPTH_1 "MASTER1_DWC_DATA_FIFO_DEPTH:16"
set MASTER1_READ_INTERLEAVE_1 "MASTER1_READ_INTERLEAVE:false"
set MASTER1_READ_SLAVE0_1 "MASTER1_READ_SLAVE0:true"
set MASTER1_READ_SLAVE1_1 "MASTER1_READ_SLAVE1:true"
set MASTER1_READ_SLAVE2_1 "MASTER1_READ_SLAVE2:true"
set MASTER1_READ_SLAVE3_1 "MASTER1_READ_SLAVE3:true"
set MASTER1_READ_SLAVE4_1 "MASTER1_READ_SLAVE4:true"
set MASTER1_READ_SLAVE5_1 "MASTER1_READ_SLAVE5:true"
set MASTER1_READ_SLAVE6_1 "MASTER1_READ_SLAVE6:true"
set MASTER1_READ_SLAVE7_1 "MASTER1_READ_SLAVE7:true"
set MASTER1_READ_SLAVE8_1 "MASTER1_READ_SLAVE8:true"
set MASTER1_READ_SLAVE9_1 "MASTER1_READ_SLAVE9:true"
set MASTER1_READ_SLAVE10_1 "MASTER1_READ_SLAVE10:true"
set MASTER1_READ_SLAVE11_1 "MASTER1_READ_SLAVE11:true"
set MASTER1_READ_SLAVE12_1 "MASTER1_READ_SLAVE12:true"
set MASTER1_READ_SLAVE13_1 "MASTER1_READ_SLAVE13:true"
set MASTER1_READ_SLAVE14_1 "MASTER1_READ_SLAVE14:true"
set MASTER1_READ_SLAVE15_1 "MASTER1_READ_SLAVE15:true"
set MASTER1_READ_SLAVE16_1 "MASTER1_READ_SLAVE16:true"
set MASTER1_READ_SLAVE17_1 "MASTER1_READ_SLAVE17:true"
set MASTER1_READ_SLAVE18_1 "MASTER1_READ_SLAVE18:true"
set MASTER1_READ_SLAVE19_1 "MASTER1_READ_SLAVE19:true"
set MASTER1_READ_SLAVE20_1 "MASTER1_READ_SLAVE20:true"
set MASTER1_READ_SLAVE21_1 "MASTER1_READ_SLAVE21:true"
set MASTER1_READ_SLAVE22_1 "MASTER1_READ_SLAVE22:true"
set MASTER1_READ_SLAVE23_1 "MASTER1_READ_SLAVE23:true"
set MASTER1_READ_SLAVE24_1 "MASTER1_READ_SLAVE24:true"
set MASTER1_READ_SLAVE25_1 "MASTER1_READ_SLAVE25:true"
set MASTER1_READ_SLAVE26_1 "MASTER1_READ_SLAVE26:true"
set MASTER1_READ_SLAVE27_1 "MASTER1_READ_SLAVE27:true"
set MASTER1_READ_SLAVE28_1 "MASTER1_READ_SLAVE28:true"
set MASTER1_READ_SLAVE29_1 "MASTER1_READ_SLAVE29:true"
set MASTER1_READ_SLAVE30_1 "MASTER1_READ_SLAVE30:true"
set MASTER1_READ_SLAVE31_1 "MASTER1_READ_SLAVE31:true"
set MASTER1_TYPE_1 "MASTER1_TYPE:0"
set MASTER1_WRITE_SLAVE0_1 "MASTER1_WRITE_SLAVE0:true"
set MASTER1_WRITE_SLAVE1_1 "MASTER1_WRITE_SLAVE1:true"
set MASTER1_WRITE_SLAVE2_1 "MASTER1_WRITE_SLAVE2:true"
set MASTER1_WRITE_SLAVE3_1 "MASTER1_WRITE_SLAVE3:true"
set MASTER1_WRITE_SLAVE4_1 "MASTER1_WRITE_SLAVE4:true"
set MASTER1_WRITE_SLAVE5_1 "MASTER1_WRITE_SLAVE5:true"
set MASTER1_WRITE_SLAVE6_1 "MASTER1_WRITE_SLAVE6:true"
set MASTER1_WRITE_SLAVE7_1 "MASTER1_WRITE_SLAVE7:true"
set MASTER1_WRITE_SLAVE8_1 "MASTER1_WRITE_SLAVE8:true"
set MASTER1_WRITE_SLAVE9_1 "MASTER1_WRITE_SLAVE9:true"
set MASTER1_WRITE_SLAVE10_1 "MASTER1_WRITE_SLAVE10:true"
set MASTER1_WRITE_SLAVE11_1 "MASTER1_WRITE_SLAVE11:true"
set MASTER1_WRITE_SLAVE12_1 "MASTER1_WRITE_SLAVE12:true"
set MASTER1_WRITE_SLAVE13_1 "MASTER1_WRITE_SLAVE13:true"
set MASTER1_WRITE_SLAVE14_1 "MASTER1_WRITE_SLAVE14:true"
set MASTER1_WRITE_SLAVE15_1 "MASTER1_WRITE_SLAVE15:true"
set MASTER1_WRITE_SLAVE16_1 "MASTER1_WRITE_SLAVE16:true"
set MASTER1_WRITE_SLAVE17_1 "MASTER1_WRITE_SLAVE17:true"
set MASTER1_WRITE_SLAVE18_1 "MASTER1_WRITE_SLAVE18:true"
set MASTER1_WRITE_SLAVE19_1 "MASTER1_WRITE_SLAVE19:true"
set MASTER1_WRITE_SLAVE20_1 "MASTER1_WRITE_SLAVE20:true"
set MASTER1_WRITE_SLAVE21_1 "MASTER1_WRITE_SLAVE21:true"
set MASTER1_WRITE_SLAVE22_1 "MASTER1_WRITE_SLAVE22:true"
set MASTER1_WRITE_SLAVE23_1 "MASTER1_WRITE_SLAVE23:true"
set MASTER1_WRITE_SLAVE24_1 "MASTER1_WRITE_SLAVE24:true"
set MASTER1_WRITE_SLAVE25_1 "MASTER1_WRITE_SLAVE25:true"
set MASTER1_WRITE_SLAVE26_1 "MASTER1_WRITE_SLAVE26:true"
set MASTER1_WRITE_SLAVE27_1 "MASTER1_WRITE_SLAVE27:true"
set MASTER1_WRITE_SLAVE28_1 "MASTER1_WRITE_SLAVE28:true"
set MASTER1_WRITE_SLAVE29_1 "MASTER1_WRITE_SLAVE29:true"
set MASTER1_WRITE_SLAVE30_1 "MASTER1_WRITE_SLAVE30:true"
set MASTER1_WRITE_SLAVE31_1 "MASTER1_WRITE_SLAVE31:true"
set MASTER2_CHAN_RS_1 "MASTER2_CHAN_RS:true"
set MASTER2_CLOCK_DOMAIN_CROSSING_1 "MASTER2_CLOCK_DOMAIN_CROSSING:false"
set MASTER2_DATA_WIDTH_1 "MASTER2_DATA_WIDTH:64"
set MASTER2_DWC_DATA_FIFO_DEPTH_1 "MASTER2_DWC_DATA_FIFO_DEPTH:16"
set MASTER2_READ_INTERLEAVE_1 "MASTER2_READ_INTERLEAVE:false"
set MASTER2_READ_SLAVE0_1 "MASTER2_READ_SLAVE0:true"
set MASTER2_READ_SLAVE1_1 "MASTER2_READ_SLAVE1:true"
set MASTER2_READ_SLAVE2_1 "MASTER2_READ_SLAVE2:true"
set MASTER2_READ_SLAVE3_1 "MASTER2_READ_SLAVE3:true"
set MASTER2_READ_SLAVE4_1 "MASTER2_READ_SLAVE4:true"
set MASTER2_READ_SLAVE5_1 "MASTER2_READ_SLAVE5:true"
set MASTER2_READ_SLAVE6_1 "MASTER2_READ_SLAVE6:true"
set MASTER2_READ_SLAVE7_1 "MASTER2_READ_SLAVE7:true"
set MASTER2_READ_SLAVE8_1 "MASTER2_READ_SLAVE8:true"
set MASTER2_READ_SLAVE9_1 "MASTER2_READ_SLAVE9:true"
set MASTER2_READ_SLAVE10_1 "MASTER2_READ_SLAVE10:true"
set MASTER2_READ_SLAVE11_1 "MASTER2_READ_SLAVE11:true"
set MASTER2_READ_SLAVE12_1 "MASTER2_READ_SLAVE12:true"
set MASTER2_READ_SLAVE13_1 "MASTER2_READ_SLAVE13:true"
set MASTER2_READ_SLAVE14_1 "MASTER2_READ_SLAVE14:true"
set MASTER2_READ_SLAVE15_1 "MASTER2_READ_SLAVE15:true"
set MASTER2_READ_SLAVE16_1 "MASTER2_READ_SLAVE16:true"
set MASTER2_READ_SLAVE17_1 "MASTER2_READ_SLAVE17:true"
set MASTER2_READ_SLAVE18_1 "MASTER2_READ_SLAVE18:true"
set MASTER2_READ_SLAVE19_1 "MASTER2_READ_SLAVE19:true"
set MASTER2_READ_SLAVE20_1 "MASTER2_READ_SLAVE20:true"
set MASTER2_READ_SLAVE21_1 "MASTER2_READ_SLAVE21:true"
set MASTER2_READ_SLAVE22_1 "MASTER2_READ_SLAVE22:true"
set MASTER2_READ_SLAVE23_1 "MASTER2_READ_SLAVE23:true"
set MASTER2_READ_SLAVE24_1 "MASTER2_READ_SLAVE24:true"
set MASTER2_READ_SLAVE25_1 "MASTER2_READ_SLAVE25:true"
set MASTER2_READ_SLAVE26_1 "MASTER2_READ_SLAVE26:true"
set MASTER2_READ_SLAVE27_1 "MASTER2_READ_SLAVE27:true"
set MASTER2_READ_SLAVE28_1 "MASTER2_READ_SLAVE28:true"
set MASTER2_READ_SLAVE29_1 "MASTER2_READ_SLAVE29:true"
set MASTER2_READ_SLAVE30_1 "MASTER2_READ_SLAVE30:true"
set MASTER2_READ_SLAVE31_1 "MASTER2_READ_SLAVE31:true"
set MASTER2_TYPE_1 "MASTER2_TYPE:0"
set MASTER2_WRITE_SLAVE0_1 "MASTER2_WRITE_SLAVE0:true"
set MASTER2_WRITE_SLAVE1_1 "MASTER2_WRITE_SLAVE1:true"
set MASTER2_WRITE_SLAVE2_1 "MASTER2_WRITE_SLAVE2:true"
set MASTER2_WRITE_SLAVE3_1 "MASTER2_WRITE_SLAVE3:true"
set MASTER2_WRITE_SLAVE4_1 "MASTER2_WRITE_SLAVE4:true"
set MASTER2_WRITE_SLAVE5_1 "MASTER2_WRITE_SLAVE5:true"
set MASTER2_WRITE_SLAVE6_1 "MASTER2_WRITE_SLAVE6:true"
set MASTER2_WRITE_SLAVE7_1 "MASTER2_WRITE_SLAVE7:true"
set MASTER2_WRITE_SLAVE8_1 "MASTER2_WRITE_SLAVE8:true"
set MASTER2_WRITE_SLAVE9_1 "MASTER2_WRITE_SLAVE9:true"
set MASTER2_WRITE_SLAVE10_1 "MASTER2_WRITE_SLAVE10:true"
set MASTER2_WRITE_SLAVE11_1 "MASTER2_WRITE_SLAVE11:true"
set MASTER2_WRITE_SLAVE12_1 "MASTER2_WRITE_SLAVE12:true"
set MASTER2_WRITE_SLAVE13_1 "MASTER2_WRITE_SLAVE13:true"
set MASTER2_WRITE_SLAVE14_1 "MASTER2_WRITE_SLAVE14:true"
set MASTER2_WRITE_SLAVE15_1 "MASTER2_WRITE_SLAVE15:true"
set MASTER2_WRITE_SLAVE16_1 "MASTER2_WRITE_SLAVE16:true"
set MASTER2_WRITE_SLAVE17_1 "MASTER2_WRITE_SLAVE17:true"
set MASTER2_WRITE_SLAVE18_1 "MASTER2_WRITE_SLAVE18:true"
set MASTER2_WRITE_SLAVE19_1 "MASTER2_WRITE_SLAVE19:true"
set MASTER2_WRITE_SLAVE20_1 "MASTER2_WRITE_SLAVE20:true"
set MASTER2_WRITE_SLAVE21_1 "MASTER2_WRITE_SLAVE21:true"
set MASTER2_WRITE_SLAVE22_1 "MASTER2_WRITE_SLAVE22:true"
set MASTER2_WRITE_SLAVE23_1 "MASTER2_WRITE_SLAVE23:true"
set MASTER2_WRITE_SLAVE24_1 "MASTER2_WRITE_SLAVE24:true"
set MASTER2_WRITE_SLAVE25_1 "MASTER2_WRITE_SLAVE25:true"
set MASTER2_WRITE_SLAVE26_1 "MASTER2_WRITE_SLAVE26:true"
set MASTER2_WRITE_SLAVE27_1 "MASTER2_WRITE_SLAVE27:true"
set MASTER2_WRITE_SLAVE28_1 "MASTER2_WRITE_SLAVE28:true"
set MASTER2_WRITE_SLAVE29_1 "MASTER2_WRITE_SLAVE29:true"
set MASTER2_WRITE_SLAVE30_1 "MASTER2_WRITE_SLAVE30:true"
set MASTER2_WRITE_SLAVE31_1 "MASTER2_WRITE_SLAVE31:true"
set MASTER3_CHAN_RS_1 "MASTER3_CHAN_RS:true"
set MASTER3_CLOCK_DOMAIN_CROSSING_1 "MASTER3_CLOCK_DOMAIN_CROSSING:false"
set MASTER3_DATA_WIDTH_1 "MASTER3_DATA_WIDTH:64"
set MASTER3_DWC_DATA_FIFO_DEPTH_1 "MASTER3_DWC_DATA_FIFO_DEPTH:16"
set MASTER3_READ_INTERLEAVE_1 "MASTER3_READ_INTERLEAVE:false"
set MASTER3_READ_SLAVE0_1 "MASTER3_READ_SLAVE0:true"
set MASTER3_READ_SLAVE1_1 "MASTER3_READ_SLAVE1:true"
set MASTER3_READ_SLAVE2_1 "MASTER3_READ_SLAVE2:true"
set MASTER3_READ_SLAVE3_1 "MASTER3_READ_SLAVE3:true"
set MASTER3_READ_SLAVE4_1 "MASTER3_READ_SLAVE4:true"
set MASTER3_READ_SLAVE5_1 "MASTER3_READ_SLAVE5:true"
set MASTER3_READ_SLAVE6_1 "MASTER3_READ_SLAVE6:true"
set MASTER3_READ_SLAVE7_1 "MASTER3_READ_SLAVE7:true"
set MASTER3_READ_SLAVE8_1 "MASTER3_READ_SLAVE8:true"
set MASTER3_READ_SLAVE9_1 "MASTER3_READ_SLAVE9:true"
set MASTER3_READ_SLAVE10_1 "MASTER3_READ_SLAVE10:true"
set MASTER3_READ_SLAVE11_1 "MASTER3_READ_SLAVE11:true"
set MASTER3_READ_SLAVE12_1 "MASTER3_READ_SLAVE12:true"
set MASTER3_READ_SLAVE13_1 "MASTER3_READ_SLAVE13:true"
set MASTER3_READ_SLAVE14_1 "MASTER3_READ_SLAVE14:true"
set MASTER3_READ_SLAVE15_1 "MASTER3_READ_SLAVE15:true"
set MASTER3_READ_SLAVE16_1 "MASTER3_READ_SLAVE16:true"
set MASTER3_READ_SLAVE17_1 "MASTER3_READ_SLAVE17:true"
set MASTER3_READ_SLAVE18_1 "MASTER3_READ_SLAVE18:true"
set MASTER3_READ_SLAVE19_1 "MASTER3_READ_SLAVE19:true"
set MASTER3_READ_SLAVE20_1 "MASTER3_READ_SLAVE20:true"
set MASTER3_READ_SLAVE21_1 "MASTER3_READ_SLAVE21:true"
set MASTER3_READ_SLAVE22_1 "MASTER3_READ_SLAVE22:true"
set MASTER3_READ_SLAVE23_1 "MASTER3_READ_SLAVE23:true"
set MASTER3_READ_SLAVE24_1 "MASTER3_READ_SLAVE24:true"
set MASTER3_READ_SLAVE25_1 "MASTER3_READ_SLAVE25:true"
set MASTER3_READ_SLAVE26_1 "MASTER3_READ_SLAVE26:true"
set MASTER3_READ_SLAVE27_1 "MASTER3_READ_SLAVE27:true"
set MASTER3_READ_SLAVE28_1 "MASTER3_READ_SLAVE28:true"
set MASTER3_READ_SLAVE29_1 "MASTER3_READ_SLAVE29:true"
set MASTER3_READ_SLAVE30_1 "MASTER3_READ_SLAVE30:true"
set MASTER3_READ_SLAVE31_1 "MASTER3_READ_SLAVE31:true"
set MASTER3_TYPE_1 "MASTER3_TYPE:0"
set MASTER3_WRITE_SLAVE0_1 "MASTER3_WRITE_SLAVE0:true"
set MASTER3_WRITE_SLAVE1_1 "MASTER3_WRITE_SLAVE1:true"
set MASTER3_WRITE_SLAVE2_1 "MASTER3_WRITE_SLAVE2:true"
set MASTER3_WRITE_SLAVE3_1 "MASTER3_WRITE_SLAVE3:true"
set MASTER3_WRITE_SLAVE4_1 "MASTER3_WRITE_SLAVE4:true"
set MASTER3_WRITE_SLAVE5_1 "MASTER3_WRITE_SLAVE5:true"
set MASTER3_WRITE_SLAVE6_1 "MASTER3_WRITE_SLAVE6:true"
set MASTER3_WRITE_SLAVE7_1 "MASTER3_WRITE_SLAVE7:true"
set MASTER3_WRITE_SLAVE8_1 "MASTER3_WRITE_SLAVE8:true"
set MASTER3_WRITE_SLAVE9_1 "MASTER3_WRITE_SLAVE9:true"
set MASTER3_WRITE_SLAVE10_1 "MASTER3_WRITE_SLAVE10:true"
set MASTER3_WRITE_SLAVE11_1 "MASTER3_WRITE_SLAVE11:true"
set MASTER3_WRITE_SLAVE12_1 "MASTER3_WRITE_SLAVE12:true"
set MASTER3_WRITE_SLAVE13_1 "MASTER3_WRITE_SLAVE13:true"
set MASTER3_WRITE_SLAVE14_1 "MASTER3_WRITE_SLAVE14:true"
set MASTER3_WRITE_SLAVE15_1 "MASTER3_WRITE_SLAVE15:true"
set MASTER3_WRITE_SLAVE16_1 "MASTER3_WRITE_SLAVE16:true"
set MASTER3_WRITE_SLAVE17_1 "MASTER3_WRITE_SLAVE17:true"
set MASTER3_WRITE_SLAVE18_1 "MASTER3_WRITE_SLAVE18:true"
set MASTER3_WRITE_SLAVE19_1 "MASTER3_WRITE_SLAVE19:true"
set MASTER3_WRITE_SLAVE20_1 "MASTER3_WRITE_SLAVE20:true"
set MASTER3_WRITE_SLAVE21_1 "MASTER3_WRITE_SLAVE21:true"
set MASTER3_WRITE_SLAVE22_1 "MASTER3_WRITE_SLAVE22:true"
set MASTER3_WRITE_SLAVE23_1 "MASTER3_WRITE_SLAVE23:true"
set MASTER3_WRITE_SLAVE24_1 "MASTER3_WRITE_SLAVE24:true"
set MASTER3_WRITE_SLAVE25_1 "MASTER3_WRITE_SLAVE25:true"
set MASTER3_WRITE_SLAVE26_1 "MASTER3_WRITE_SLAVE26:true"
set MASTER3_WRITE_SLAVE27_1 "MASTER3_WRITE_SLAVE27:true"
set MASTER3_WRITE_SLAVE28_1 "MASTER3_WRITE_SLAVE28:true"
set MASTER3_WRITE_SLAVE29_1 "MASTER3_WRITE_SLAVE29:true"
set MASTER3_WRITE_SLAVE30_1 "MASTER3_WRITE_SLAVE30:true"
set MASTER3_WRITE_SLAVE31_1 "MASTER3_WRITE_SLAVE31:true"
set MASTER4_CHAN_RS_1 "MASTER4_CHAN_RS:true"
set MASTER4_CLOCK_DOMAIN_CROSSING_1 "MASTER4_CLOCK_DOMAIN_CROSSING:false"
set MASTER4_DATA_WIDTH_1 "MASTER4_DATA_WIDTH:64"
set MASTER4_DWC_DATA_FIFO_DEPTH_1 "MASTER4_DWC_DATA_FIFO_DEPTH:16"
set MASTER4_READ_INTERLEAVE_1 "MASTER4_READ_INTERLEAVE:false"
set MASTER4_READ_SLAVE0_1 "MASTER4_READ_SLAVE0:true"
set MASTER4_READ_SLAVE1_1 "MASTER4_READ_SLAVE1:true"
set MASTER4_READ_SLAVE2_1 "MASTER4_READ_SLAVE2:true"
set MASTER4_READ_SLAVE3_1 "MASTER4_READ_SLAVE3:true"
set MASTER4_READ_SLAVE4_1 "MASTER4_READ_SLAVE4:true"
set MASTER4_READ_SLAVE5_1 "MASTER4_READ_SLAVE5:true"
set MASTER4_READ_SLAVE6_1 "MASTER4_READ_SLAVE6:true"
set MASTER4_READ_SLAVE7_1 "MASTER4_READ_SLAVE7:true"
set MASTER4_READ_SLAVE8_1 "MASTER4_READ_SLAVE8:true"
set MASTER4_READ_SLAVE9_1 "MASTER4_READ_SLAVE9:true"
set MASTER4_READ_SLAVE10_1 "MASTER4_READ_SLAVE10:true"
set MASTER4_READ_SLAVE11_1 "MASTER4_READ_SLAVE11:true"
set MASTER4_READ_SLAVE12_1 "MASTER4_READ_SLAVE12:true"
set MASTER4_READ_SLAVE13_1 "MASTER4_READ_SLAVE13:true"
set MASTER4_READ_SLAVE14_1 "MASTER4_READ_SLAVE14:true"
set MASTER4_READ_SLAVE15_1 "MASTER4_READ_SLAVE15:true"
set MASTER4_READ_SLAVE16_1 "MASTER4_READ_SLAVE16:true"
set MASTER4_READ_SLAVE17_1 "MASTER4_READ_SLAVE17:true"
set MASTER4_READ_SLAVE18_1 "MASTER4_READ_SLAVE18:true"
set MASTER4_READ_SLAVE19_1 "MASTER4_READ_SLAVE19:true"
set MASTER4_READ_SLAVE20_1 "MASTER4_READ_SLAVE20:true"
set MASTER4_READ_SLAVE21_1 "MASTER4_READ_SLAVE21:true"
set MASTER4_READ_SLAVE22_1 "MASTER4_READ_SLAVE22:true"
set MASTER4_READ_SLAVE23_1 "MASTER4_READ_SLAVE23:true"
set MASTER4_READ_SLAVE24_1 "MASTER4_READ_SLAVE24:true"
set MASTER4_READ_SLAVE25_1 "MASTER4_READ_SLAVE25:true"
set MASTER4_READ_SLAVE26_1 "MASTER4_READ_SLAVE26:true"
set MASTER4_READ_SLAVE27_1 "MASTER4_READ_SLAVE27:true"
set MASTER4_READ_SLAVE28_1 "MASTER4_READ_SLAVE28:true"
set MASTER4_READ_SLAVE29_1 "MASTER4_READ_SLAVE29:true"
set MASTER4_READ_SLAVE30_1 "MASTER4_READ_SLAVE30:true"
set MASTER4_READ_SLAVE31_1 "MASTER4_READ_SLAVE31:true"
set MASTER4_TYPE_1 "MASTER4_TYPE:0"
set MASTER4_WRITE_SLAVE0_1 "MASTER4_WRITE_SLAVE0:true"
set MASTER4_WRITE_SLAVE1_1 "MASTER4_WRITE_SLAVE1:true"
set MASTER4_WRITE_SLAVE2_1 "MASTER4_WRITE_SLAVE2:true"
set MASTER4_WRITE_SLAVE3_1 "MASTER4_WRITE_SLAVE3:true"
set MASTER4_WRITE_SLAVE4_1 "MASTER4_WRITE_SLAVE4:true"
set MASTER4_WRITE_SLAVE5_1 "MASTER4_WRITE_SLAVE5:true"
set MASTER4_WRITE_SLAVE6_1 "MASTER4_WRITE_SLAVE6:true"
set MASTER4_WRITE_SLAVE7_1 "MASTER4_WRITE_SLAVE7:true"
set MASTER4_WRITE_SLAVE8_1 "MASTER4_WRITE_SLAVE8:true"
set MASTER4_WRITE_SLAVE9_1 "MASTER4_WRITE_SLAVE9:true"
set MASTER4_WRITE_SLAVE10_1 "MASTER4_WRITE_SLAVE10:true"
set MASTER4_WRITE_SLAVE11_1 "MASTER4_WRITE_SLAVE11:true"
set MASTER4_WRITE_SLAVE12_1 "MASTER4_WRITE_SLAVE12:true"
set MASTER4_WRITE_SLAVE13_1 "MASTER4_WRITE_SLAVE13:true"
set MASTER4_WRITE_SLAVE14_1 "MASTER4_WRITE_SLAVE14:true"
set MASTER4_WRITE_SLAVE15_1 "MASTER4_WRITE_SLAVE15:true"
set MASTER4_WRITE_SLAVE16_1 "MASTER4_WRITE_SLAVE16:true"
set MASTER4_WRITE_SLAVE17_1 "MASTER4_WRITE_SLAVE17:true"
set MASTER4_WRITE_SLAVE18_1 "MASTER4_WRITE_SLAVE18:true"
set MASTER4_WRITE_SLAVE19_1 "MASTER4_WRITE_SLAVE19:true"
set MASTER4_WRITE_SLAVE20_1 "MASTER4_WRITE_SLAVE20:true"
set MASTER4_WRITE_SLAVE21_1 "MASTER4_WRITE_SLAVE21:true"
set MASTER4_WRITE_SLAVE22_1 "MASTER4_WRITE_SLAVE22:true"
set MASTER4_WRITE_SLAVE23_1 "MASTER4_WRITE_SLAVE23:true"
set MASTER4_WRITE_SLAVE24_1 "MASTER4_WRITE_SLAVE24:true"
set MASTER4_WRITE_SLAVE25_1 "MASTER4_WRITE_SLAVE25:true"
set MASTER4_WRITE_SLAVE26_1 "MASTER4_WRITE_SLAVE26:true"
set MASTER4_WRITE_SLAVE27_1 "MASTER4_WRITE_SLAVE27:true"
set MASTER4_WRITE_SLAVE28_1 "MASTER4_WRITE_SLAVE28:true"
set MASTER4_WRITE_SLAVE29_1 "MASTER4_WRITE_SLAVE29:true"
set MASTER4_WRITE_SLAVE30_1 "MASTER4_WRITE_SLAVE30:true"
set MASTER4_WRITE_SLAVE31_1 "MASTER4_WRITE_SLAVE31:true"
set MASTER5_CHAN_RS_1 "MASTER5_CHAN_RS:true"
set MASTER5_CLOCK_DOMAIN_CROSSING_1 "MASTER5_CLOCK_DOMAIN_CROSSING:false"
set MASTER5_DATA_WIDTH_1 "MASTER5_DATA_WIDTH:64"
set MASTER5_DWC_DATA_FIFO_DEPTH_1 "MASTER5_DWC_DATA_FIFO_DEPTH:16"
set MASTER5_READ_INTERLEAVE_1 "MASTER5_READ_INTERLEAVE:false"
set MASTER5_READ_SLAVE0_1 "MASTER5_READ_SLAVE0:true"
set MASTER5_READ_SLAVE1_1 "MASTER5_READ_SLAVE1:true"
set MASTER5_READ_SLAVE2_1 "MASTER5_READ_SLAVE2:true"
set MASTER5_READ_SLAVE3_1 "MASTER5_READ_SLAVE3:true"
set MASTER5_READ_SLAVE4_1 "MASTER5_READ_SLAVE4:true"
set MASTER5_READ_SLAVE5_1 "MASTER5_READ_SLAVE5:true"
set MASTER5_READ_SLAVE6_1 "MASTER5_READ_SLAVE6:true"
set MASTER5_READ_SLAVE7_1 "MASTER5_READ_SLAVE7:true"
set MASTER5_READ_SLAVE8_1 "MASTER5_READ_SLAVE8:true"
set MASTER5_READ_SLAVE9_1 "MASTER5_READ_SLAVE9:true"
set MASTER5_READ_SLAVE10_1 "MASTER5_READ_SLAVE10:true"
set MASTER5_READ_SLAVE11_1 "MASTER5_READ_SLAVE11:true"
set MASTER5_READ_SLAVE12_1 "MASTER5_READ_SLAVE12:true"
set MASTER5_READ_SLAVE13_1 "MASTER5_READ_SLAVE13:true"
set MASTER5_READ_SLAVE14_1 "MASTER5_READ_SLAVE14:true"
set MASTER5_READ_SLAVE15_1 "MASTER5_READ_SLAVE15:true"
set MASTER5_READ_SLAVE16_1 "MASTER5_READ_SLAVE16:true"
set MASTER5_READ_SLAVE17_1 "MASTER5_READ_SLAVE17:true"
set MASTER5_READ_SLAVE18_1 "MASTER5_READ_SLAVE18:true"
set MASTER5_READ_SLAVE19_1 "MASTER5_READ_SLAVE19:true"
set MASTER5_READ_SLAVE20_1 "MASTER5_READ_SLAVE20:true"
set MASTER5_READ_SLAVE21_1 "MASTER5_READ_SLAVE21:true"
set MASTER5_READ_SLAVE22_1 "MASTER5_READ_SLAVE22:true"
set MASTER5_READ_SLAVE23_1 "MASTER5_READ_SLAVE23:true"
set MASTER5_READ_SLAVE24_1 "MASTER5_READ_SLAVE24:true"
set MASTER5_READ_SLAVE25_1 "MASTER5_READ_SLAVE25:true"
set MASTER5_READ_SLAVE26_1 "MASTER5_READ_SLAVE26:true"
set MASTER5_READ_SLAVE27_1 "MASTER5_READ_SLAVE27:true"
set MASTER5_READ_SLAVE28_1 "MASTER5_READ_SLAVE28:true"
set MASTER5_READ_SLAVE29_1 "MASTER5_READ_SLAVE29:true"
set MASTER5_READ_SLAVE30_1 "MASTER5_READ_SLAVE30:true"
set MASTER5_READ_SLAVE31_1 "MASTER5_READ_SLAVE31:true"
set MASTER5_TYPE_1 "MASTER5_TYPE:0"
set MASTER5_WRITE_SLAVE0_1 "MASTER5_WRITE_SLAVE0:true"
set MASTER5_WRITE_SLAVE1_1 "MASTER5_WRITE_SLAVE1:true"
set MASTER5_WRITE_SLAVE2_1 "MASTER5_WRITE_SLAVE2:true"
set MASTER5_WRITE_SLAVE3_1 "MASTER5_WRITE_SLAVE3:true"
set MASTER5_WRITE_SLAVE4_1 "MASTER5_WRITE_SLAVE4:true"
set MASTER5_WRITE_SLAVE5_1 "MASTER5_WRITE_SLAVE5:true"
set MASTER5_WRITE_SLAVE6_1 "MASTER5_WRITE_SLAVE6:true"
set MASTER5_WRITE_SLAVE7_1 "MASTER5_WRITE_SLAVE7:true"
set MASTER5_WRITE_SLAVE8_1 "MASTER5_WRITE_SLAVE8:true"
set MASTER5_WRITE_SLAVE9_1 "MASTER5_WRITE_SLAVE9:true"
set MASTER5_WRITE_SLAVE10_1 "MASTER5_WRITE_SLAVE10:true"
set MASTER5_WRITE_SLAVE11_1 "MASTER5_WRITE_SLAVE11:true"
set MASTER5_WRITE_SLAVE12_1 "MASTER5_WRITE_SLAVE12:true"
set MASTER5_WRITE_SLAVE13_1 "MASTER5_WRITE_SLAVE13:true"
set MASTER5_WRITE_SLAVE14_1 "MASTER5_WRITE_SLAVE14:true"
set MASTER5_WRITE_SLAVE15_1 "MASTER5_WRITE_SLAVE15:true"
set MASTER5_WRITE_SLAVE16_1 "MASTER5_WRITE_SLAVE16:true"
set MASTER5_WRITE_SLAVE17_1 "MASTER5_WRITE_SLAVE17:true"
set MASTER5_WRITE_SLAVE18_1 "MASTER5_WRITE_SLAVE18:true"
set MASTER5_WRITE_SLAVE19_1 "MASTER5_WRITE_SLAVE19:true"
set MASTER5_WRITE_SLAVE20_1 "MASTER5_WRITE_SLAVE20:true"
set MASTER5_WRITE_SLAVE21_1 "MASTER5_WRITE_SLAVE21:true"
set MASTER5_WRITE_SLAVE22_1 "MASTER5_WRITE_SLAVE22:true"
set MASTER5_WRITE_SLAVE23_1 "MASTER5_WRITE_SLAVE23:true"
set MASTER5_WRITE_SLAVE24_1 "MASTER5_WRITE_SLAVE24:true"
set MASTER5_WRITE_SLAVE25_1 "MASTER5_WRITE_SLAVE25:true"
set MASTER5_WRITE_SLAVE26_1 "MASTER5_WRITE_SLAVE26:true"
set MASTER5_WRITE_SLAVE27_1 "MASTER5_WRITE_SLAVE27:true"
set MASTER5_WRITE_SLAVE28_1 "MASTER5_WRITE_SLAVE28:true"
set MASTER5_WRITE_SLAVE29_1 "MASTER5_WRITE_SLAVE29:true"
set MASTER5_WRITE_SLAVE30_1 "MASTER5_WRITE_SLAVE30:true"
set MASTER5_WRITE_SLAVE31_1 "MASTER5_WRITE_SLAVE31:true"
set MASTER6_CHAN_RS_1 "MASTER6_CHAN_RS:true"
set MASTER6_CLOCK_DOMAIN_CROSSING_1 "MASTER6_CLOCK_DOMAIN_CROSSING:false"
set MASTER6_DATA_WIDTH_1 "MASTER6_DATA_WIDTH:64"
set MASTER6_DWC_DATA_FIFO_DEPTH_1 "MASTER6_DWC_DATA_FIFO_DEPTH:16"
set MASTER6_READ_INTERLEAVE_1 "MASTER6_READ_INTERLEAVE:false"
set MASTER6_READ_SLAVE0_1 "MASTER6_READ_SLAVE0:true"
set MASTER6_READ_SLAVE1_1 "MASTER6_READ_SLAVE1:true"
set MASTER6_READ_SLAVE2_1 "MASTER6_READ_SLAVE2:true"
set MASTER6_READ_SLAVE3_1 "MASTER6_READ_SLAVE3:true"
set MASTER6_READ_SLAVE4_1 "MASTER6_READ_SLAVE4:true"
set MASTER6_READ_SLAVE5_1 "MASTER6_READ_SLAVE5:true"
set MASTER6_READ_SLAVE6_1 "MASTER6_READ_SLAVE6:true"
set MASTER6_READ_SLAVE7_1 "MASTER6_READ_SLAVE7:true"
set MASTER6_READ_SLAVE8_1 "MASTER6_READ_SLAVE8:true"
set MASTER6_READ_SLAVE9_1 "MASTER6_READ_SLAVE9:true"
set MASTER6_READ_SLAVE10_1 "MASTER6_READ_SLAVE10:true"
set MASTER6_READ_SLAVE11_1 "MASTER6_READ_SLAVE11:true"
set MASTER6_READ_SLAVE12_1 "MASTER6_READ_SLAVE12:true"
set MASTER6_READ_SLAVE13_1 "MASTER6_READ_SLAVE13:true"
set MASTER6_READ_SLAVE14_1 "MASTER6_READ_SLAVE14:true"
set MASTER6_READ_SLAVE15_1 "MASTER6_READ_SLAVE15:true"
set MASTER6_READ_SLAVE16_1 "MASTER6_READ_SLAVE16:true"
set MASTER6_READ_SLAVE17_1 "MASTER6_READ_SLAVE17:true"
set MASTER6_READ_SLAVE18_1 "MASTER6_READ_SLAVE18:true"
set MASTER6_READ_SLAVE19_1 "MASTER6_READ_SLAVE19:true"
set MASTER6_READ_SLAVE20_1 "MASTER6_READ_SLAVE20:true"
set MASTER6_READ_SLAVE21_1 "MASTER6_READ_SLAVE21:true"
set MASTER6_READ_SLAVE22_1 "MASTER6_READ_SLAVE22:true"
set MASTER6_READ_SLAVE23_1 "MASTER6_READ_SLAVE23:true"
set MASTER6_READ_SLAVE24_1 "MASTER6_READ_SLAVE24:true"
set MASTER6_READ_SLAVE25_1 "MASTER6_READ_SLAVE25:true"
set MASTER6_READ_SLAVE26_1 "MASTER6_READ_SLAVE26:true"
set MASTER6_READ_SLAVE27_1 "MASTER6_READ_SLAVE27:true"
set MASTER6_READ_SLAVE28_1 "MASTER6_READ_SLAVE28:true"
set MASTER6_READ_SLAVE29_1 "MASTER6_READ_SLAVE29:true"
set MASTER6_READ_SLAVE30_1 "MASTER6_READ_SLAVE30:true"
set MASTER6_READ_SLAVE31_1 "MASTER6_READ_SLAVE31:true"
set MASTER6_TYPE_1 "MASTER6_TYPE:0"
set MASTER6_WRITE_SLAVE0_1 "MASTER6_WRITE_SLAVE0:true"
set MASTER6_WRITE_SLAVE1_1 "MASTER6_WRITE_SLAVE1:true"
set MASTER6_WRITE_SLAVE2_1 "MASTER6_WRITE_SLAVE2:true"
set MASTER6_WRITE_SLAVE3_1 "MASTER6_WRITE_SLAVE3:true"
set MASTER6_WRITE_SLAVE4_1 "MASTER6_WRITE_SLAVE4:true"
set MASTER6_WRITE_SLAVE5_1 "MASTER6_WRITE_SLAVE5:true"
set MASTER6_WRITE_SLAVE6_1 "MASTER6_WRITE_SLAVE6:true"
set MASTER6_WRITE_SLAVE7_1 "MASTER6_WRITE_SLAVE7:true"
set MASTER6_WRITE_SLAVE8_1 "MASTER6_WRITE_SLAVE8:true"
set MASTER6_WRITE_SLAVE9_1 "MASTER6_WRITE_SLAVE9:true"
set MASTER6_WRITE_SLAVE10_1 "MASTER6_WRITE_SLAVE10:true"
set MASTER6_WRITE_SLAVE11_1 "MASTER6_WRITE_SLAVE11:true"
set MASTER6_WRITE_SLAVE12_1 "MASTER6_WRITE_SLAVE12:true"
set MASTER6_WRITE_SLAVE13_1 "MASTER6_WRITE_SLAVE13:true"
set MASTER6_WRITE_SLAVE14_1 "MASTER6_WRITE_SLAVE14:true"
set MASTER6_WRITE_SLAVE15_1 "MASTER6_WRITE_SLAVE15:true"
set MASTER6_WRITE_SLAVE16_1 "MASTER6_WRITE_SLAVE16:true"
set MASTER6_WRITE_SLAVE17_1 "MASTER6_WRITE_SLAVE17:true"
set MASTER6_WRITE_SLAVE18_1 "MASTER6_WRITE_SLAVE18:true"
set MASTER6_WRITE_SLAVE19_1 "MASTER6_WRITE_SLAVE19:true"
set MASTER6_WRITE_SLAVE20_1 "MASTER6_WRITE_SLAVE20:true"
set MASTER6_WRITE_SLAVE21_1 "MASTER6_WRITE_SLAVE21:true"
set MASTER6_WRITE_SLAVE22_1 "MASTER6_WRITE_SLAVE22:true"
set MASTER6_WRITE_SLAVE23_1 "MASTER6_WRITE_SLAVE23:true"
set MASTER6_WRITE_SLAVE24_1 "MASTER6_WRITE_SLAVE24:true"
set MASTER6_WRITE_SLAVE25_1 "MASTER6_WRITE_SLAVE25:true"
set MASTER6_WRITE_SLAVE26_1 "MASTER6_WRITE_SLAVE26:true"
set MASTER6_WRITE_SLAVE27_1 "MASTER6_WRITE_SLAVE27:true"
set MASTER6_WRITE_SLAVE28_1 "MASTER6_WRITE_SLAVE28:true"
set MASTER6_WRITE_SLAVE29_1 "MASTER6_WRITE_SLAVE29:true"
set MASTER6_WRITE_SLAVE30_1 "MASTER6_WRITE_SLAVE30:true"
set MASTER6_WRITE_SLAVE31_1 "MASTER6_WRITE_SLAVE31:true"
set MASTER7_CHAN_RS_1 "MASTER7_CHAN_RS:true"
set MASTER7_CLOCK_DOMAIN_CROSSING_1 "MASTER7_CLOCK_DOMAIN_CROSSING:false"
set MASTER7_DATA_WIDTH_1 "MASTER7_DATA_WIDTH:64"
set MASTER7_DWC_DATA_FIFO_DEPTH_1 "MASTER7_DWC_DATA_FIFO_DEPTH:16"
set MASTER7_READ_INTERLEAVE_1 "MASTER7_READ_INTERLEAVE:false"
set MASTER7_READ_SLAVE0_1 "MASTER7_READ_SLAVE0:true"
set MASTER7_READ_SLAVE1_1 "MASTER7_READ_SLAVE1:true"
set MASTER7_READ_SLAVE2_1 "MASTER7_READ_SLAVE2:true"
set MASTER7_READ_SLAVE3_1 "MASTER7_READ_SLAVE3:true"
set MASTER7_READ_SLAVE4_1 "MASTER7_READ_SLAVE4:true"
set MASTER7_READ_SLAVE5_1 "MASTER7_READ_SLAVE5:true"
set MASTER7_READ_SLAVE6_1 "MASTER7_READ_SLAVE6:true"
set MASTER7_READ_SLAVE7_1 "MASTER7_READ_SLAVE7:true"
set MASTER7_READ_SLAVE8_1 "MASTER7_READ_SLAVE8:true"
set MASTER7_READ_SLAVE9_1 "MASTER7_READ_SLAVE9:true"
set MASTER7_READ_SLAVE10_1 "MASTER7_READ_SLAVE10:true"
set MASTER7_READ_SLAVE11_1 "MASTER7_READ_SLAVE11:true"
set MASTER7_READ_SLAVE12_1 "MASTER7_READ_SLAVE12:true"
set MASTER7_READ_SLAVE13_1 "MASTER7_READ_SLAVE13:true"
set MASTER7_READ_SLAVE14_1 "MASTER7_READ_SLAVE14:true"
set MASTER7_READ_SLAVE15_1 "MASTER7_READ_SLAVE15:true"
set MASTER7_READ_SLAVE16_1 "MASTER7_READ_SLAVE16:true"
set MASTER7_READ_SLAVE17_1 "MASTER7_READ_SLAVE17:true"
set MASTER7_READ_SLAVE18_1 "MASTER7_READ_SLAVE18:true"
set MASTER7_READ_SLAVE19_1 "MASTER7_READ_SLAVE19:true"
set MASTER7_READ_SLAVE20_1 "MASTER7_READ_SLAVE20:true"
set MASTER7_READ_SLAVE21_1 "MASTER7_READ_SLAVE21:true"
set MASTER7_READ_SLAVE22_1 "MASTER7_READ_SLAVE22:true"
set MASTER7_READ_SLAVE23_1 "MASTER7_READ_SLAVE23:true"
set MASTER7_READ_SLAVE24_1 "MASTER7_READ_SLAVE24:true"
set MASTER7_READ_SLAVE25_1 "MASTER7_READ_SLAVE25:true"
set MASTER7_READ_SLAVE26_1 "MASTER7_READ_SLAVE26:true"
set MASTER7_READ_SLAVE27_1 "MASTER7_READ_SLAVE27:true"
set MASTER7_READ_SLAVE28_1 "MASTER7_READ_SLAVE28:true"
set MASTER7_READ_SLAVE29_1 "MASTER7_READ_SLAVE29:true"
set MASTER7_READ_SLAVE30_1 "MASTER7_READ_SLAVE30:true"
set MASTER7_READ_SLAVE31_1 "MASTER7_READ_SLAVE31:true"
set MASTER7_TYPE_1 "MASTER7_TYPE:0"
set MASTER7_WRITE_SLAVE0_1 "MASTER7_WRITE_SLAVE0:true"
set MASTER7_WRITE_SLAVE1_1 "MASTER7_WRITE_SLAVE1:true"
set MASTER7_WRITE_SLAVE2_1 "MASTER7_WRITE_SLAVE2:true"
set MASTER7_WRITE_SLAVE3_1 "MASTER7_WRITE_SLAVE3:true"
set MASTER7_WRITE_SLAVE4_1 "MASTER7_WRITE_SLAVE4:true"
set MASTER7_WRITE_SLAVE5_1 "MASTER7_WRITE_SLAVE5:true"
set MASTER7_WRITE_SLAVE6_1 "MASTER7_WRITE_SLAVE6:true"
set MASTER7_WRITE_SLAVE7_1 "MASTER7_WRITE_SLAVE7:true"
set MASTER7_WRITE_SLAVE8_1 "MASTER7_WRITE_SLAVE8:true"
set MASTER7_WRITE_SLAVE9_1 "MASTER7_WRITE_SLAVE9:true"
set MASTER7_WRITE_SLAVE10_1 "MASTER7_WRITE_SLAVE10:true"
set MASTER7_WRITE_SLAVE11_1 "MASTER7_WRITE_SLAVE11:true"
set MASTER7_WRITE_SLAVE12_1 "MASTER7_WRITE_SLAVE12:true"
set MASTER7_WRITE_SLAVE13_1 "MASTER7_WRITE_SLAVE13:true"
set MASTER7_WRITE_SLAVE14_1 "MASTER7_WRITE_SLAVE14:true"
set MASTER7_WRITE_SLAVE15_1 "MASTER7_WRITE_SLAVE15:true"
set MASTER7_WRITE_SLAVE16_1 "MASTER7_WRITE_SLAVE16:true"
set MASTER7_WRITE_SLAVE17_1 "MASTER7_WRITE_SLAVE17:true"
set MASTER7_WRITE_SLAVE18_1 "MASTER7_WRITE_SLAVE18:true"
set MASTER7_WRITE_SLAVE19_1 "MASTER7_WRITE_SLAVE19:true"
set MASTER7_WRITE_SLAVE20_1 "MASTER7_WRITE_SLAVE20:true"
set MASTER7_WRITE_SLAVE21_1 "MASTER7_WRITE_SLAVE21:true"
set MASTER7_WRITE_SLAVE22_1 "MASTER7_WRITE_SLAVE22:true"
set MASTER7_WRITE_SLAVE23_1 "MASTER7_WRITE_SLAVE23:true"
set MASTER7_WRITE_SLAVE24_1 "MASTER7_WRITE_SLAVE24:true"
set MASTER7_WRITE_SLAVE25_1 "MASTER7_WRITE_SLAVE25:true"
set MASTER7_WRITE_SLAVE26_1 "MASTER7_WRITE_SLAVE26:true"
set MASTER7_WRITE_SLAVE27_1 "MASTER7_WRITE_SLAVE27:true"
set MASTER7_WRITE_SLAVE28_1 "MASTER7_WRITE_SLAVE28:true"
set MASTER7_WRITE_SLAVE29_1 "MASTER7_WRITE_SLAVE29:true"
set MASTER7_WRITE_SLAVE30_1 "MASTER7_WRITE_SLAVE30:true"
set MASTER7_WRITE_SLAVE31_1 "MASTER7_WRITE_SLAVE31:true"
set MASTER8_CHAN_RS_1 "MASTER8_CHAN_RS:true"
set MASTER8_CLOCK_DOMAIN_CROSSING_1 "MASTER8_CLOCK_DOMAIN_CROSSING:false"
set MASTER8_DATA_WIDTH_1 "MASTER8_DATA_WIDTH:64"
set MASTER8_DWC_DATA_FIFO_DEPTH_1 "MASTER8_DWC_DATA_FIFO_DEPTH:16"
set MASTER8_READ_INTERLEAVE_1 "MASTER8_READ_INTERLEAVE:false"
set MASTER8_READ_SLAVE0_1 "MASTER8_READ_SLAVE0:true"
set MASTER8_READ_SLAVE1_1 "MASTER8_READ_SLAVE1:true"
set MASTER8_READ_SLAVE2_1 "MASTER8_READ_SLAVE2:true"
set MASTER8_READ_SLAVE3_1 "MASTER8_READ_SLAVE3:true"
set MASTER8_READ_SLAVE4_1 "MASTER8_READ_SLAVE4:true"
set MASTER8_READ_SLAVE5_1 "MASTER8_READ_SLAVE5:true"
set MASTER8_READ_SLAVE6_1 "MASTER8_READ_SLAVE6:true"
set MASTER8_READ_SLAVE7_1 "MASTER8_READ_SLAVE7:true"
set MASTER8_READ_SLAVE8_1 "MASTER8_READ_SLAVE8:true"
set MASTER8_READ_SLAVE9_1 "MASTER8_READ_SLAVE9:true"
set MASTER8_READ_SLAVE10_1 "MASTER8_READ_SLAVE10:true"
set MASTER8_READ_SLAVE11_1 "MASTER8_READ_SLAVE11:true"
set MASTER8_READ_SLAVE12_1 "MASTER8_READ_SLAVE12:true"
set MASTER8_READ_SLAVE13_1 "MASTER8_READ_SLAVE13:true"
set MASTER8_READ_SLAVE14_1 "MASTER8_READ_SLAVE14:true"
set MASTER8_READ_SLAVE15_1 "MASTER8_READ_SLAVE15:true"
set MASTER8_READ_SLAVE16_1 "MASTER8_READ_SLAVE16:true"
set MASTER8_READ_SLAVE17_1 "MASTER8_READ_SLAVE17:true"
set MASTER8_READ_SLAVE18_1 "MASTER8_READ_SLAVE18:true"
set MASTER8_READ_SLAVE19_1 "MASTER8_READ_SLAVE19:true"
set MASTER8_READ_SLAVE20_1 "MASTER8_READ_SLAVE20:true"
set MASTER8_READ_SLAVE21_1 "MASTER8_READ_SLAVE21:true"
set MASTER8_READ_SLAVE22_1 "MASTER8_READ_SLAVE22:true"
set MASTER8_READ_SLAVE23_1 "MASTER8_READ_SLAVE23:true"
set MASTER8_READ_SLAVE24_1 "MASTER8_READ_SLAVE24:true"
set MASTER8_READ_SLAVE25_1 "MASTER8_READ_SLAVE25:true"
set MASTER8_READ_SLAVE26_1 "MASTER8_READ_SLAVE26:true"
set MASTER8_READ_SLAVE27_1 "MASTER8_READ_SLAVE27:true"
set MASTER8_READ_SLAVE28_1 "MASTER8_READ_SLAVE28:true"
set MASTER8_READ_SLAVE29_1 "MASTER8_READ_SLAVE29:true"
set MASTER8_READ_SLAVE30_1 "MASTER8_READ_SLAVE30:true"
set MASTER8_READ_SLAVE31_1 "MASTER8_READ_SLAVE31:true"
set MASTER8_TYPE_1 "MASTER8_TYPE:0"
set MASTER8_WRITE_SLAVE0_1 "MASTER8_WRITE_SLAVE0:true"
set MASTER8_WRITE_SLAVE1_1 "MASTER8_WRITE_SLAVE1:true"
set MASTER8_WRITE_SLAVE2_1 "MASTER8_WRITE_SLAVE2:true"
set MASTER8_WRITE_SLAVE3_1 "MASTER8_WRITE_SLAVE3:true"
set MASTER8_WRITE_SLAVE4_1 "MASTER8_WRITE_SLAVE4:true"
set MASTER8_WRITE_SLAVE5_1 "MASTER8_WRITE_SLAVE5:true"
set MASTER8_WRITE_SLAVE6_1 "MASTER8_WRITE_SLAVE6:true"
set MASTER8_WRITE_SLAVE7_1 "MASTER8_WRITE_SLAVE7:true"
set MASTER8_WRITE_SLAVE8_1 "MASTER8_WRITE_SLAVE8:true"
set MASTER8_WRITE_SLAVE9_1 "MASTER8_WRITE_SLAVE9:true"
set MASTER8_WRITE_SLAVE10_1 "MASTER8_WRITE_SLAVE10:true"
set MASTER8_WRITE_SLAVE11_1 "MASTER8_WRITE_SLAVE11:true"
set MASTER8_WRITE_SLAVE12_1 "MASTER8_WRITE_SLAVE12:true"
set MASTER8_WRITE_SLAVE13_1 "MASTER8_WRITE_SLAVE13:true"
set MASTER8_WRITE_SLAVE14_1 "MASTER8_WRITE_SLAVE14:true"
set MASTER8_WRITE_SLAVE15_1 "MASTER8_WRITE_SLAVE15:true"
set MASTER8_WRITE_SLAVE16_1 "MASTER8_WRITE_SLAVE16:true"
set MASTER8_WRITE_SLAVE17_1 "MASTER8_WRITE_SLAVE17:true"
set MASTER8_WRITE_SLAVE18_1 "MASTER8_WRITE_SLAVE18:true"
set MASTER8_WRITE_SLAVE19_1 "MASTER8_WRITE_SLAVE19:true"
set MASTER8_WRITE_SLAVE20_1 "MASTER8_WRITE_SLAVE20:true"
set MASTER8_WRITE_SLAVE21_1 "MASTER8_WRITE_SLAVE21:true"
set MASTER8_WRITE_SLAVE22_1 "MASTER8_WRITE_SLAVE22:true"
set MASTER8_WRITE_SLAVE23_1 "MASTER8_WRITE_SLAVE23:true"
set MASTER8_WRITE_SLAVE24_1 "MASTER8_WRITE_SLAVE24:true"
set MASTER8_WRITE_SLAVE25_1 "MASTER8_WRITE_SLAVE25:true"
set MASTER8_WRITE_SLAVE26_1 "MASTER8_WRITE_SLAVE26:true"
set MASTER8_WRITE_SLAVE27_1 "MASTER8_WRITE_SLAVE27:true"
set MASTER8_WRITE_SLAVE28_1 "MASTER8_WRITE_SLAVE28:true"
set MASTER8_WRITE_SLAVE29_1 "MASTER8_WRITE_SLAVE29:true"
set MASTER8_WRITE_SLAVE30_1 "MASTER8_WRITE_SLAVE30:true"
set MASTER8_WRITE_SLAVE31_1 "MASTER8_WRITE_SLAVE31:true"
set MASTER9_CHAN_RS_1 "MASTER9_CHAN_RS:true"
set MASTER9_CLOCK_DOMAIN_CROSSING_1 "MASTER9_CLOCK_DOMAIN_CROSSING:false"
set MASTER9_DATA_WIDTH_1 "MASTER9_DATA_WIDTH:64"
set MASTER9_DWC_DATA_FIFO_DEPTH_1 "MASTER9_DWC_DATA_FIFO_DEPTH:16"
set MASTER9_READ_INTERLEAVE_1 "MASTER9_READ_INTERLEAVE:false"
set MASTER9_READ_SLAVE0_1 "MASTER9_READ_SLAVE0:true"
set MASTER9_READ_SLAVE1_1 "MASTER9_READ_SLAVE1:true"
set MASTER9_READ_SLAVE2_1 "MASTER9_READ_SLAVE2:true"
set MASTER9_READ_SLAVE3_1 "MASTER9_READ_SLAVE3:true"
set MASTER9_READ_SLAVE4_1 "MASTER9_READ_SLAVE4:true"
set MASTER9_READ_SLAVE5_1 "MASTER9_READ_SLAVE5:true"
set MASTER9_READ_SLAVE6_1 "MASTER9_READ_SLAVE6:true"
set MASTER9_READ_SLAVE7_1 "MASTER9_READ_SLAVE7:true"
set MASTER9_READ_SLAVE8_1 "MASTER9_READ_SLAVE8:true"
set MASTER9_READ_SLAVE9_1 "MASTER9_READ_SLAVE9:true"
set MASTER9_READ_SLAVE10_1 "MASTER9_READ_SLAVE10:true"
set MASTER9_READ_SLAVE11_1 "MASTER9_READ_SLAVE11:true"
set MASTER9_READ_SLAVE12_1 "MASTER9_READ_SLAVE12:true"
set MASTER9_READ_SLAVE13_1 "MASTER9_READ_SLAVE13:true"
set MASTER9_READ_SLAVE14_1 "MASTER9_READ_SLAVE14:true"
set MASTER9_READ_SLAVE15_1 "MASTER9_READ_SLAVE15:true"
set MASTER9_READ_SLAVE16_1 "MASTER9_READ_SLAVE16:true"
set MASTER9_READ_SLAVE17_1 "MASTER9_READ_SLAVE17:true"
set MASTER9_READ_SLAVE18_1 "MASTER9_READ_SLAVE18:true"
set MASTER9_READ_SLAVE19_1 "MASTER9_READ_SLAVE19:true"
set MASTER9_READ_SLAVE20_1 "MASTER9_READ_SLAVE20:true"
set MASTER9_READ_SLAVE21_1 "MASTER9_READ_SLAVE21:true"
set MASTER9_READ_SLAVE22_1 "MASTER9_READ_SLAVE22:true"
set MASTER9_READ_SLAVE23_1 "MASTER9_READ_SLAVE23:true"
set MASTER9_READ_SLAVE24_1 "MASTER9_READ_SLAVE24:true"
set MASTER9_READ_SLAVE25_1 "MASTER9_READ_SLAVE25:true"
set MASTER9_READ_SLAVE26_1 "MASTER9_READ_SLAVE26:true"
set MASTER9_READ_SLAVE27_1 "MASTER9_READ_SLAVE27:true"
set MASTER9_READ_SLAVE28_1 "MASTER9_READ_SLAVE28:true"
set MASTER9_READ_SLAVE29_1 "MASTER9_READ_SLAVE29:true"
set MASTER9_READ_SLAVE30_1 "MASTER9_READ_SLAVE30:true"
set MASTER9_READ_SLAVE31_1 "MASTER9_READ_SLAVE31:true"
set MASTER9_TYPE_1 "MASTER9_TYPE:0"
set MASTER9_WRITE_SLAVE0_1 "MASTER9_WRITE_SLAVE0:true"
set MASTER9_WRITE_SLAVE1_1 "MASTER9_WRITE_SLAVE1:true"
set MASTER9_WRITE_SLAVE2_1 "MASTER9_WRITE_SLAVE2:true"
set MASTER9_WRITE_SLAVE3_1 "MASTER9_WRITE_SLAVE3:true"
set MASTER9_WRITE_SLAVE4_1 "MASTER9_WRITE_SLAVE4:true"
set MASTER9_WRITE_SLAVE5_1 "MASTER9_WRITE_SLAVE5:true"
set MASTER9_WRITE_SLAVE6_1 "MASTER9_WRITE_SLAVE6:true"
set MASTER9_WRITE_SLAVE7_1 "MASTER9_WRITE_SLAVE7:true"
set MASTER9_WRITE_SLAVE8_1 "MASTER9_WRITE_SLAVE8:true"
set MASTER9_WRITE_SLAVE9_1 "MASTER9_WRITE_SLAVE9:true"
set MASTER9_WRITE_SLAVE10_1 "MASTER9_WRITE_SLAVE10:true"
set MASTER9_WRITE_SLAVE11_1 "MASTER9_WRITE_SLAVE11:true"
set MASTER9_WRITE_SLAVE12_1 "MASTER9_WRITE_SLAVE12:true"
set MASTER9_WRITE_SLAVE13_1 "MASTER9_WRITE_SLAVE13:true"
set MASTER9_WRITE_SLAVE14_1 "MASTER9_WRITE_SLAVE14:true"
set MASTER9_WRITE_SLAVE15_1 "MASTER9_WRITE_SLAVE15:true"
set MASTER9_WRITE_SLAVE16_1 "MASTER9_WRITE_SLAVE16:true"
set MASTER9_WRITE_SLAVE17_1 "MASTER9_WRITE_SLAVE17:true"
set MASTER9_WRITE_SLAVE18_1 "MASTER9_WRITE_SLAVE18:true"
set MASTER9_WRITE_SLAVE19_1 "MASTER9_WRITE_SLAVE19:true"
set MASTER9_WRITE_SLAVE20_1 "MASTER9_WRITE_SLAVE20:true"
set MASTER9_WRITE_SLAVE21_1 "MASTER9_WRITE_SLAVE21:true"
set MASTER9_WRITE_SLAVE22_1 "MASTER9_WRITE_SLAVE22:true"
set MASTER9_WRITE_SLAVE23_1 "MASTER9_WRITE_SLAVE23:true"
set MASTER9_WRITE_SLAVE24_1 "MASTER9_WRITE_SLAVE24:true"
set MASTER9_WRITE_SLAVE25_1 "MASTER9_WRITE_SLAVE25:true"
set MASTER9_WRITE_SLAVE26_1 "MASTER9_WRITE_SLAVE26:true"
set MASTER9_WRITE_SLAVE27_1 "MASTER9_WRITE_SLAVE27:true"
set MASTER9_WRITE_SLAVE28_1 "MASTER9_WRITE_SLAVE28:true"
set MASTER9_WRITE_SLAVE29_1 "MASTER9_WRITE_SLAVE29:true"
set MASTER9_WRITE_SLAVE30_1 "MASTER9_WRITE_SLAVE30:true"
set MASTER9_WRITE_SLAVE31_1 "MASTER9_WRITE_SLAVE31:true"
set MASTER10_CHAN_RS_1 "MASTER10_CHAN_RS:true"
set MASTER10_CLOCK_DOMAIN_CROSSING_1 "MASTER10_CLOCK_DOMAIN_CROSSING:false"
set MASTER10_DATA_WIDTH_1 "MASTER10_DATA_WIDTH:64"
set MASTER10_DWC_DATA_FIFO_DEPTH_1 "MASTER10_DWC_DATA_FIFO_DEPTH:16"
set MASTER10_READ_INTERLEAVE_1 "MASTER10_READ_INTERLEAVE:false"
set MASTER10_READ_SLAVE0_1 "MASTER10_READ_SLAVE0:true"
set MASTER10_READ_SLAVE1_1 "MASTER10_READ_SLAVE1:true"
set MASTER10_READ_SLAVE2_1 "MASTER10_READ_SLAVE2:true"
set MASTER10_READ_SLAVE3_1 "MASTER10_READ_SLAVE3:true"
set MASTER10_READ_SLAVE4_1 "MASTER10_READ_SLAVE4:true"
set MASTER10_READ_SLAVE5_1 "MASTER10_READ_SLAVE5:true"
set MASTER10_READ_SLAVE6_1 "MASTER10_READ_SLAVE6:true"
set MASTER10_READ_SLAVE7_1 "MASTER10_READ_SLAVE7:true"
set MASTER10_READ_SLAVE8_1 "MASTER10_READ_SLAVE8:true"
set MASTER10_READ_SLAVE9_1 "MASTER10_READ_SLAVE9:true"
set MASTER10_READ_SLAVE10_1 "MASTER10_READ_SLAVE10:true"
set MASTER10_READ_SLAVE11_1 "MASTER10_READ_SLAVE11:true"
set MASTER10_READ_SLAVE12_1 "MASTER10_READ_SLAVE12:true"
set MASTER10_READ_SLAVE13_1 "MASTER10_READ_SLAVE13:true"
set MASTER10_READ_SLAVE14_1 "MASTER10_READ_SLAVE14:true"
set MASTER10_READ_SLAVE15_1 "MASTER10_READ_SLAVE15:true"
set MASTER10_READ_SLAVE16_1 "MASTER10_READ_SLAVE16:true"
set MASTER10_READ_SLAVE17_1 "MASTER10_READ_SLAVE17:true"
set MASTER10_READ_SLAVE18_1 "MASTER10_READ_SLAVE18:true"
set MASTER10_READ_SLAVE19_1 "MASTER10_READ_SLAVE19:true"
set MASTER10_READ_SLAVE20_1 "MASTER10_READ_SLAVE20:true"
set MASTER10_READ_SLAVE21_1 "MASTER10_READ_SLAVE21:true"
set MASTER10_READ_SLAVE22_1 "MASTER10_READ_SLAVE22:true"
set MASTER10_READ_SLAVE23_1 "MASTER10_READ_SLAVE23:true"
set MASTER10_READ_SLAVE24_1 "MASTER10_READ_SLAVE24:true"
set MASTER10_READ_SLAVE25_1 "MASTER10_READ_SLAVE25:true"
set MASTER10_READ_SLAVE26_1 "MASTER10_READ_SLAVE26:true"
set MASTER10_READ_SLAVE27_1 "MASTER10_READ_SLAVE27:true"
set MASTER10_READ_SLAVE28_1 "MASTER10_READ_SLAVE28:true"
set MASTER10_READ_SLAVE29_1 "MASTER10_READ_SLAVE29:true"
set MASTER10_READ_SLAVE30_1 "MASTER10_READ_SLAVE30:true"
set MASTER10_READ_SLAVE31_1 "MASTER10_READ_SLAVE31:true"
set MASTER10_TYPE_1 "MASTER10_TYPE:0"
set MASTER10_WRITE_SLAVE0_1 "MASTER10_WRITE_SLAVE0:true"
set MASTER10_WRITE_SLAVE1_1 "MASTER10_WRITE_SLAVE1:true"
set MASTER10_WRITE_SLAVE2_1 "MASTER10_WRITE_SLAVE2:true"
set MASTER10_WRITE_SLAVE3_1 "MASTER10_WRITE_SLAVE3:true"
set MASTER10_WRITE_SLAVE4_1 "MASTER10_WRITE_SLAVE4:true"
set MASTER10_WRITE_SLAVE5_1 "MASTER10_WRITE_SLAVE5:true"
set MASTER10_WRITE_SLAVE6_1 "MASTER10_WRITE_SLAVE6:true"
set MASTER10_WRITE_SLAVE7_1 "MASTER10_WRITE_SLAVE7:true"
set MASTER10_WRITE_SLAVE8_1 "MASTER10_WRITE_SLAVE8:true"
set MASTER10_WRITE_SLAVE9_1 "MASTER10_WRITE_SLAVE9:true"
set MASTER10_WRITE_SLAVE10_1 "MASTER10_WRITE_SLAVE10:true"
set MASTER10_WRITE_SLAVE11_1 "MASTER10_WRITE_SLAVE11:true"
set MASTER10_WRITE_SLAVE12_1 "MASTER10_WRITE_SLAVE12:true"
set MASTER10_WRITE_SLAVE13_1 "MASTER10_WRITE_SLAVE13:true"
set MASTER10_WRITE_SLAVE14_1 "MASTER10_WRITE_SLAVE14:true"
set MASTER10_WRITE_SLAVE15_1 "MASTER10_WRITE_SLAVE15:true"
set MASTER10_WRITE_SLAVE16_1 "MASTER10_WRITE_SLAVE16:true"
set MASTER10_WRITE_SLAVE17_1 "MASTER10_WRITE_SLAVE17:true"
set MASTER10_WRITE_SLAVE18_1 "MASTER10_WRITE_SLAVE18:true"
set MASTER10_WRITE_SLAVE19_1 "MASTER10_WRITE_SLAVE19:true"
set MASTER10_WRITE_SLAVE20_1 "MASTER10_WRITE_SLAVE20:true"
set MASTER10_WRITE_SLAVE21_1 "MASTER10_WRITE_SLAVE21:true"
set MASTER10_WRITE_SLAVE22_1 "MASTER10_WRITE_SLAVE22:true"
set MASTER10_WRITE_SLAVE23_1 "MASTER10_WRITE_SLAVE23:true"
set MASTER10_WRITE_SLAVE24_1 "MASTER10_WRITE_SLAVE24:true"
set MASTER10_WRITE_SLAVE25_1 "MASTER10_WRITE_SLAVE25:true"
set MASTER10_WRITE_SLAVE26_1 "MASTER10_WRITE_SLAVE26:true"
set MASTER10_WRITE_SLAVE27_1 "MASTER10_WRITE_SLAVE27:true"
set MASTER10_WRITE_SLAVE28_1 "MASTER10_WRITE_SLAVE28:true"
set MASTER10_WRITE_SLAVE29_1 "MASTER10_WRITE_SLAVE29:true"
set MASTER10_WRITE_SLAVE30_1 "MASTER10_WRITE_SLAVE30:true"
set MASTER10_WRITE_SLAVE31_1 "MASTER10_WRITE_SLAVE31:true"
set MASTER11_CHAN_RS_1 "MASTER11_CHAN_RS:true"
set MASTER11_CLOCK_DOMAIN_CROSSING_1 "MASTER11_CLOCK_DOMAIN_CROSSING:false"
set MASTER11_DATA_WIDTH_1 "MASTER11_DATA_WIDTH:64"
set MASTER11_DWC_DATA_FIFO_DEPTH_1 "MASTER11_DWC_DATA_FIFO_DEPTH:16"
set MASTER11_READ_INTERLEAVE_1 "MASTER11_READ_INTERLEAVE:false"
set MASTER11_READ_SLAVE0_1 "MASTER11_READ_SLAVE0:true"
set MASTER11_READ_SLAVE1_1 "MASTER11_READ_SLAVE1:true"
set MASTER11_READ_SLAVE2_1 "MASTER11_READ_SLAVE2:true"
set MASTER11_READ_SLAVE3_1 "MASTER11_READ_SLAVE3:true"
set MASTER11_READ_SLAVE4_1 "MASTER11_READ_SLAVE4:true"
set MASTER11_READ_SLAVE5_1 "MASTER11_READ_SLAVE5:true"
set MASTER11_READ_SLAVE6_1 "MASTER11_READ_SLAVE6:true"
set MASTER11_READ_SLAVE7_1 "MASTER11_READ_SLAVE7:true"
set MASTER11_READ_SLAVE8_1 "MASTER11_READ_SLAVE8:true"
set MASTER11_READ_SLAVE9_1 "MASTER11_READ_SLAVE9:true"
set MASTER11_READ_SLAVE10_1 "MASTER11_READ_SLAVE10:true"
set MASTER11_READ_SLAVE11_1 "MASTER11_READ_SLAVE11:true"
set MASTER11_READ_SLAVE12_1 "MASTER11_READ_SLAVE12:true"
set MASTER11_READ_SLAVE13_1 "MASTER11_READ_SLAVE13:true"
set MASTER11_READ_SLAVE14_1 "MASTER11_READ_SLAVE14:true"
set MASTER11_READ_SLAVE15_1 "MASTER11_READ_SLAVE15:true"
set MASTER11_READ_SLAVE16_1 "MASTER11_READ_SLAVE16:true"
set MASTER11_READ_SLAVE17_1 "MASTER11_READ_SLAVE17:true"
set MASTER11_READ_SLAVE18_1 "MASTER11_READ_SLAVE18:true"
set MASTER11_READ_SLAVE19_1 "MASTER11_READ_SLAVE19:true"
set MASTER11_READ_SLAVE20_1 "MASTER11_READ_SLAVE20:true"
set MASTER11_READ_SLAVE21_1 "MASTER11_READ_SLAVE21:true"
set MASTER11_READ_SLAVE22_1 "MASTER11_READ_SLAVE22:true"
set MASTER11_READ_SLAVE23_1 "MASTER11_READ_SLAVE23:true"
set MASTER11_READ_SLAVE24_1 "MASTER11_READ_SLAVE24:true"
set MASTER11_READ_SLAVE25_1 "MASTER11_READ_SLAVE25:true"
set MASTER11_READ_SLAVE26_1 "MASTER11_READ_SLAVE26:true"
set MASTER11_READ_SLAVE27_1 "MASTER11_READ_SLAVE27:true"
set MASTER11_READ_SLAVE28_1 "MASTER11_READ_SLAVE28:true"
set MASTER11_READ_SLAVE29_1 "MASTER11_READ_SLAVE29:true"
set MASTER11_READ_SLAVE30_1 "MASTER11_READ_SLAVE30:true"
set MASTER11_READ_SLAVE31_1 "MASTER11_READ_SLAVE31:true"
set MASTER11_TYPE_1 "MASTER11_TYPE:0"
set MASTER11_WRITE_SLAVE0_1 "MASTER11_WRITE_SLAVE0:true"
set MASTER11_WRITE_SLAVE1_1 "MASTER11_WRITE_SLAVE1:true"
set MASTER11_WRITE_SLAVE2_1 "MASTER11_WRITE_SLAVE2:true"
set MASTER11_WRITE_SLAVE3_1 "MASTER11_WRITE_SLAVE3:true"
set MASTER11_WRITE_SLAVE4_1 "MASTER11_WRITE_SLAVE4:true"
set MASTER11_WRITE_SLAVE5_1 "MASTER11_WRITE_SLAVE5:true"
set MASTER11_WRITE_SLAVE6_1 "MASTER11_WRITE_SLAVE6:true"
set MASTER11_WRITE_SLAVE7_1 "MASTER11_WRITE_SLAVE7:true"
set MASTER11_WRITE_SLAVE8_1 "MASTER11_WRITE_SLAVE8:true"
set MASTER11_WRITE_SLAVE9_1 "MASTER11_WRITE_SLAVE9:true"
set MASTER11_WRITE_SLAVE10_1 "MASTER11_WRITE_SLAVE10:true"
set MASTER11_WRITE_SLAVE11_1 "MASTER11_WRITE_SLAVE11:true"
set MASTER11_WRITE_SLAVE12_1 "MASTER11_WRITE_SLAVE12:true"
set MASTER11_WRITE_SLAVE13_1 "MASTER11_WRITE_SLAVE13:true"
set MASTER11_WRITE_SLAVE14_1 "MASTER11_WRITE_SLAVE14:true"
set MASTER11_WRITE_SLAVE15_1 "MASTER11_WRITE_SLAVE15:true"
set MASTER11_WRITE_SLAVE16_1 "MASTER11_WRITE_SLAVE16:true"
set MASTER11_WRITE_SLAVE17_1 "MASTER11_WRITE_SLAVE17:true"
set MASTER11_WRITE_SLAVE18_1 "MASTER11_WRITE_SLAVE18:true"
set MASTER11_WRITE_SLAVE19_1 "MASTER11_WRITE_SLAVE19:true"
set MASTER11_WRITE_SLAVE20_1 "MASTER11_WRITE_SLAVE20:true"
set MASTER11_WRITE_SLAVE21_1 "MASTER11_WRITE_SLAVE21:true"
set MASTER11_WRITE_SLAVE22_1 "MASTER11_WRITE_SLAVE22:true"
set MASTER11_WRITE_SLAVE23_1 "MASTER11_WRITE_SLAVE23:true"
set MASTER11_WRITE_SLAVE24_1 "MASTER11_WRITE_SLAVE24:true"
set MASTER11_WRITE_SLAVE25_1 "MASTER11_WRITE_SLAVE25:true"
set MASTER11_WRITE_SLAVE26_1 "MASTER11_WRITE_SLAVE26:true"
set MASTER11_WRITE_SLAVE27_1 "MASTER11_WRITE_SLAVE27:true"
set MASTER11_WRITE_SLAVE28_1 "MASTER11_WRITE_SLAVE28:true"
set MASTER11_WRITE_SLAVE29_1 "MASTER11_WRITE_SLAVE29:true"
set MASTER11_WRITE_SLAVE30_1 "MASTER11_WRITE_SLAVE30:true"
set MASTER11_WRITE_SLAVE31_1 "MASTER11_WRITE_SLAVE31:true"
set MASTER12_CHAN_RS_1 "MASTER12_CHAN_RS:true"
set MASTER12_CLOCK_DOMAIN_CROSSING_1 "MASTER12_CLOCK_DOMAIN_CROSSING:false"
set MASTER12_DATA_WIDTH_1 "MASTER12_DATA_WIDTH:64"
set MASTER12_DWC_DATA_FIFO_DEPTH_1 "MASTER12_DWC_DATA_FIFO_DEPTH:16"
set MASTER12_READ_INTERLEAVE_1 "MASTER12_READ_INTERLEAVE:false"
set MASTER12_READ_SLAVE0_1 "MASTER12_READ_SLAVE0:true"
set MASTER12_READ_SLAVE1_1 "MASTER12_READ_SLAVE1:true"
set MASTER12_READ_SLAVE2_1 "MASTER12_READ_SLAVE2:true"
set MASTER12_READ_SLAVE3_1 "MASTER12_READ_SLAVE3:true"
set MASTER12_READ_SLAVE4_1 "MASTER12_READ_SLAVE4:true"
set MASTER12_READ_SLAVE5_1 "MASTER12_READ_SLAVE5:true"
set MASTER12_READ_SLAVE6_1 "MASTER12_READ_SLAVE6:true"
set MASTER12_READ_SLAVE7_1 "MASTER12_READ_SLAVE7:true"
set MASTER12_READ_SLAVE8_1 "MASTER12_READ_SLAVE8:true"
set MASTER12_READ_SLAVE9_1 "MASTER12_READ_SLAVE9:true"
set MASTER12_READ_SLAVE10_1 "MASTER12_READ_SLAVE10:true"
set MASTER12_READ_SLAVE11_1 "MASTER12_READ_SLAVE11:true"
set MASTER12_READ_SLAVE12_1 "MASTER12_READ_SLAVE12:true"
set MASTER12_READ_SLAVE13_1 "MASTER12_READ_SLAVE13:true"
set MASTER12_READ_SLAVE14_1 "MASTER12_READ_SLAVE14:true"
set MASTER12_READ_SLAVE15_1 "MASTER12_READ_SLAVE15:true"
set MASTER12_READ_SLAVE16_1 "MASTER12_READ_SLAVE16:true"
set MASTER12_READ_SLAVE17_1 "MASTER12_READ_SLAVE17:true"
set MASTER12_READ_SLAVE18_1 "MASTER12_READ_SLAVE18:true"
set MASTER12_READ_SLAVE19_1 "MASTER12_READ_SLAVE19:true"
set MASTER12_READ_SLAVE20_1 "MASTER12_READ_SLAVE20:true"
set MASTER12_READ_SLAVE21_1 "MASTER12_READ_SLAVE21:true"
set MASTER12_READ_SLAVE22_1 "MASTER12_READ_SLAVE22:true"
set MASTER12_READ_SLAVE23_1 "MASTER12_READ_SLAVE23:true"
set MASTER12_READ_SLAVE24_1 "MASTER12_READ_SLAVE24:true"
set MASTER12_READ_SLAVE25_1 "MASTER12_READ_SLAVE25:true"
set MASTER12_READ_SLAVE26_1 "MASTER12_READ_SLAVE26:true"
set MASTER12_READ_SLAVE27_1 "MASTER12_READ_SLAVE27:true"
set MASTER12_READ_SLAVE28_1 "MASTER12_READ_SLAVE28:true"
set MASTER12_READ_SLAVE29_1 "MASTER12_READ_SLAVE29:true"
set MASTER12_READ_SLAVE30_1 "MASTER12_READ_SLAVE30:true"
set MASTER12_READ_SLAVE31_1 "MASTER12_READ_SLAVE31:true"
set MASTER12_TYPE_1 "MASTER12_TYPE:0"
set MASTER12_WRITE_SLAVE0_1 "MASTER12_WRITE_SLAVE0:true"
set MASTER12_WRITE_SLAVE1_1 "MASTER12_WRITE_SLAVE1:true"
set MASTER12_WRITE_SLAVE2_1 "MASTER12_WRITE_SLAVE2:true"
set MASTER12_WRITE_SLAVE3_1 "MASTER12_WRITE_SLAVE3:true"
set MASTER12_WRITE_SLAVE4_1 "MASTER12_WRITE_SLAVE4:true"
set MASTER12_WRITE_SLAVE5_1 "MASTER12_WRITE_SLAVE5:true"
set MASTER12_WRITE_SLAVE6_1 "MASTER12_WRITE_SLAVE6:true"
set MASTER12_WRITE_SLAVE7_1 "MASTER12_WRITE_SLAVE7:true"
set MASTER12_WRITE_SLAVE8_1 "MASTER12_WRITE_SLAVE8:true"
set MASTER12_WRITE_SLAVE9_1 "MASTER12_WRITE_SLAVE9:true"
set MASTER12_WRITE_SLAVE10_1 "MASTER12_WRITE_SLAVE10:true"
set MASTER12_WRITE_SLAVE11_1 "MASTER12_WRITE_SLAVE11:true"
set MASTER12_WRITE_SLAVE12_1 "MASTER12_WRITE_SLAVE12:true"
set MASTER12_WRITE_SLAVE13_1 "MASTER12_WRITE_SLAVE13:true"
set MASTER12_WRITE_SLAVE14_1 "MASTER12_WRITE_SLAVE14:true"
set MASTER12_WRITE_SLAVE15_1 "MASTER12_WRITE_SLAVE15:true"
set MASTER12_WRITE_SLAVE16_1 "MASTER12_WRITE_SLAVE16:true"
set MASTER12_WRITE_SLAVE17_1 "MASTER12_WRITE_SLAVE17:true"
set MASTER12_WRITE_SLAVE18_1 "MASTER12_WRITE_SLAVE18:true"
set MASTER12_WRITE_SLAVE19_1 "MASTER12_WRITE_SLAVE19:true"
set MASTER12_WRITE_SLAVE20_1 "MASTER12_WRITE_SLAVE20:true"
set MASTER12_WRITE_SLAVE21_1 "MASTER12_WRITE_SLAVE21:true"
set MASTER12_WRITE_SLAVE22_1 "MASTER12_WRITE_SLAVE22:true"
set MASTER12_WRITE_SLAVE23_1 "MASTER12_WRITE_SLAVE23:true"
set MASTER12_WRITE_SLAVE24_1 "MASTER12_WRITE_SLAVE24:true"
set MASTER12_WRITE_SLAVE25_1 "MASTER12_WRITE_SLAVE25:true"
set MASTER12_WRITE_SLAVE26_1 "MASTER12_WRITE_SLAVE26:true"
set MASTER12_WRITE_SLAVE27_1 "MASTER12_WRITE_SLAVE27:true"
set MASTER12_WRITE_SLAVE28_1 "MASTER12_WRITE_SLAVE28:true"
set MASTER12_WRITE_SLAVE29_1 "MASTER12_WRITE_SLAVE29:true"
set MASTER12_WRITE_SLAVE30_1 "MASTER12_WRITE_SLAVE30:true"
set MASTER12_WRITE_SLAVE31_1 "MASTER12_WRITE_SLAVE31:true"
set MASTER13_CHAN_RS_1 "MASTER13_CHAN_RS:true"
set MASTER13_CLOCK_DOMAIN_CROSSING_1 "MASTER13_CLOCK_DOMAIN_CROSSING:false"
set MASTER13_DATA_WIDTH_1 "MASTER13_DATA_WIDTH:64"
set MASTER13_DWC_DATA_FIFO_DEPTH_1 "MASTER13_DWC_DATA_FIFO_DEPTH:16"
set MASTER13_READ_INTERLEAVE_1 "MASTER13_READ_INTERLEAVE:false"
set MASTER13_READ_SLAVE0_1 "MASTER13_READ_SLAVE0:true"
set MASTER13_READ_SLAVE1_1 "MASTER13_READ_SLAVE1:true"
set MASTER13_READ_SLAVE2_1 "MASTER13_READ_SLAVE2:true"
set MASTER13_READ_SLAVE3_1 "MASTER13_READ_SLAVE3:true"
set MASTER13_READ_SLAVE4_1 "MASTER13_READ_SLAVE4:true"
set MASTER13_READ_SLAVE5_1 "MASTER13_READ_SLAVE5:true"
set MASTER13_READ_SLAVE6_1 "MASTER13_READ_SLAVE6:true"
set MASTER13_READ_SLAVE7_1 "MASTER13_READ_SLAVE7:true"
set MASTER13_READ_SLAVE8_1 "MASTER13_READ_SLAVE8:true"
set MASTER13_READ_SLAVE9_1 "MASTER13_READ_SLAVE9:true"
set MASTER13_READ_SLAVE10_1 "MASTER13_READ_SLAVE10:true"
set MASTER13_READ_SLAVE11_1 "MASTER13_READ_SLAVE11:true"
set MASTER13_READ_SLAVE12_1 "MASTER13_READ_SLAVE12:true"
set MASTER13_READ_SLAVE13_1 "MASTER13_READ_SLAVE13:true"
set MASTER13_READ_SLAVE14_1 "MASTER13_READ_SLAVE14:true"
set MASTER13_READ_SLAVE15_1 "MASTER13_READ_SLAVE15:true"
set MASTER13_READ_SLAVE16_1 "MASTER13_READ_SLAVE16:true"
set MASTER13_READ_SLAVE17_1 "MASTER13_READ_SLAVE17:true"
set MASTER13_READ_SLAVE18_1 "MASTER13_READ_SLAVE18:true"
set MASTER13_READ_SLAVE19_1 "MASTER13_READ_SLAVE19:true"
set MASTER13_READ_SLAVE20_1 "MASTER13_READ_SLAVE20:true"
set MASTER13_READ_SLAVE21_1 "MASTER13_READ_SLAVE21:true"
set MASTER13_READ_SLAVE22_1 "MASTER13_READ_SLAVE22:true"
set MASTER13_READ_SLAVE23_1 "MASTER13_READ_SLAVE23:true"
set MASTER13_READ_SLAVE24_1 "MASTER13_READ_SLAVE24:true"
set MASTER13_READ_SLAVE25_1 "MASTER13_READ_SLAVE25:true"
set MASTER13_READ_SLAVE26_1 "MASTER13_READ_SLAVE26:true"
set MASTER13_READ_SLAVE27_1 "MASTER13_READ_SLAVE27:true"
set MASTER13_READ_SLAVE28_1 "MASTER13_READ_SLAVE28:true"
set MASTER13_READ_SLAVE29_1 "MASTER13_READ_SLAVE29:true"
set MASTER13_READ_SLAVE30_1 "MASTER13_READ_SLAVE30:true"
set MASTER13_READ_SLAVE31_1 "MASTER13_READ_SLAVE31:true"
set MASTER13_TYPE_1 "MASTER13_TYPE:0"
set MASTER13_WRITE_SLAVE0_1 "MASTER13_WRITE_SLAVE0:true"
set MASTER13_WRITE_SLAVE1_1 "MASTER13_WRITE_SLAVE1:true"
set MASTER13_WRITE_SLAVE2_1 "MASTER13_WRITE_SLAVE2:true"
set MASTER13_WRITE_SLAVE3_1 "MASTER13_WRITE_SLAVE3:true"
set MASTER13_WRITE_SLAVE4_1 "MASTER13_WRITE_SLAVE4:true"
set MASTER13_WRITE_SLAVE5_1 "MASTER13_WRITE_SLAVE5:true"
set MASTER13_WRITE_SLAVE6_1 "MASTER13_WRITE_SLAVE6:true"
set MASTER13_WRITE_SLAVE7_1 "MASTER13_WRITE_SLAVE7:true"
set MASTER13_WRITE_SLAVE8_1 "MASTER13_WRITE_SLAVE8:true"
set MASTER13_WRITE_SLAVE9_1 "MASTER13_WRITE_SLAVE9:true"
set MASTER13_WRITE_SLAVE10_1 "MASTER13_WRITE_SLAVE10:true"
set MASTER13_WRITE_SLAVE11_1 "MASTER13_WRITE_SLAVE11:true"
set MASTER13_WRITE_SLAVE12_1 "MASTER13_WRITE_SLAVE12:true"
set MASTER13_WRITE_SLAVE13_1 "MASTER13_WRITE_SLAVE13:true"
set MASTER13_WRITE_SLAVE14_1 "MASTER13_WRITE_SLAVE14:true"
set MASTER13_WRITE_SLAVE15_1 "MASTER13_WRITE_SLAVE15:true"
set MASTER13_WRITE_SLAVE16_1 "MASTER13_WRITE_SLAVE16:true"
set MASTER13_WRITE_SLAVE17_1 "MASTER13_WRITE_SLAVE17:true"
set MASTER13_WRITE_SLAVE18_1 "MASTER13_WRITE_SLAVE18:true"
set MASTER13_WRITE_SLAVE19_1 "MASTER13_WRITE_SLAVE19:true"
set MASTER13_WRITE_SLAVE20_1 "MASTER13_WRITE_SLAVE20:true"
set MASTER13_WRITE_SLAVE21_1 "MASTER13_WRITE_SLAVE21:true"
set MASTER13_WRITE_SLAVE22_1 "MASTER13_WRITE_SLAVE22:true"
set MASTER13_WRITE_SLAVE23_1 "MASTER13_WRITE_SLAVE23:true"
set MASTER13_WRITE_SLAVE24_1 "MASTER13_WRITE_SLAVE24:true"
set MASTER13_WRITE_SLAVE25_1 "MASTER13_WRITE_SLAVE25:true"
set MASTER13_WRITE_SLAVE26_1 "MASTER13_WRITE_SLAVE26:true"
set MASTER13_WRITE_SLAVE27_1 "MASTER13_WRITE_SLAVE27:true"
set MASTER13_WRITE_SLAVE28_1 "MASTER13_WRITE_SLAVE28:true"
set MASTER13_WRITE_SLAVE29_1 "MASTER13_WRITE_SLAVE29:true"
set MASTER13_WRITE_SLAVE30_1 "MASTER13_WRITE_SLAVE30:true"
set MASTER13_WRITE_SLAVE31_1 "MASTER13_WRITE_SLAVE31:true"
set MASTER14_CHAN_RS_1 "MASTER14_CHAN_RS:true"
set MASTER14_CLOCK_DOMAIN_CROSSING_1 "MASTER14_CLOCK_DOMAIN_CROSSING:false"
set MASTER14_DATA_WIDTH_1 "MASTER14_DATA_WIDTH:64"
set MASTER14_DWC_DATA_FIFO_DEPTH_1 "MASTER14_DWC_DATA_FIFO_DEPTH:16"
set MASTER14_READ_INTERLEAVE_1 "MASTER14_READ_INTERLEAVE:false"
set MASTER14_READ_SLAVE0_1 "MASTER14_READ_SLAVE0:true"
set MASTER14_READ_SLAVE1_1 "MASTER14_READ_SLAVE1:true"
set MASTER14_READ_SLAVE2_1 "MASTER14_READ_SLAVE2:true"
set MASTER14_READ_SLAVE3_1 "MASTER14_READ_SLAVE3:true"
set MASTER14_READ_SLAVE4_1 "MASTER14_READ_SLAVE4:true"
set MASTER14_READ_SLAVE5_1 "MASTER14_READ_SLAVE5:true"
set MASTER14_READ_SLAVE6_1 "MASTER14_READ_SLAVE6:true"
set MASTER14_READ_SLAVE7_1 "MASTER14_READ_SLAVE7:true"
set MASTER14_READ_SLAVE8_1 "MASTER14_READ_SLAVE8:true"
set MASTER14_READ_SLAVE9_1 "MASTER14_READ_SLAVE9:true"
set MASTER14_READ_SLAVE10_1 "MASTER14_READ_SLAVE10:true"
set MASTER14_READ_SLAVE11_1 "MASTER14_READ_SLAVE11:true"
set MASTER14_READ_SLAVE12_1 "MASTER14_READ_SLAVE12:true"
set MASTER14_READ_SLAVE13_1 "MASTER14_READ_SLAVE13:true"
set MASTER14_READ_SLAVE14_1 "MASTER14_READ_SLAVE14:true"
set MASTER14_READ_SLAVE15_1 "MASTER14_READ_SLAVE15:true"
set MASTER14_READ_SLAVE16_1 "MASTER14_READ_SLAVE16:true"
set MASTER14_READ_SLAVE17_1 "MASTER14_READ_SLAVE17:true"
set MASTER14_READ_SLAVE18_1 "MASTER14_READ_SLAVE18:true"
set MASTER14_READ_SLAVE19_1 "MASTER14_READ_SLAVE19:true"
set MASTER14_READ_SLAVE20_1 "MASTER14_READ_SLAVE20:true"
set MASTER14_READ_SLAVE21_1 "MASTER14_READ_SLAVE21:true"
set MASTER14_READ_SLAVE22_1 "MASTER14_READ_SLAVE22:true"
set MASTER14_READ_SLAVE23_1 "MASTER14_READ_SLAVE23:true"
set MASTER14_READ_SLAVE24_1 "MASTER14_READ_SLAVE24:true"
set MASTER14_READ_SLAVE25_1 "MASTER14_READ_SLAVE25:true"
set MASTER14_READ_SLAVE26_1 "MASTER14_READ_SLAVE26:true"
set MASTER14_READ_SLAVE27_1 "MASTER14_READ_SLAVE27:true"
set MASTER14_READ_SLAVE28_1 "MASTER14_READ_SLAVE28:true"
set MASTER14_READ_SLAVE29_1 "MASTER14_READ_SLAVE29:true"
set MASTER14_READ_SLAVE30_1 "MASTER14_READ_SLAVE30:true"
set MASTER14_READ_SLAVE31_1 "MASTER14_READ_SLAVE31:true"
set MASTER14_TYPE_1 "MASTER14_TYPE:0"
set MASTER14_WRITE_SLAVE0_1 "MASTER14_WRITE_SLAVE0:true"
set MASTER14_WRITE_SLAVE1_1 "MASTER14_WRITE_SLAVE1:true"
set MASTER14_WRITE_SLAVE2_1 "MASTER14_WRITE_SLAVE2:true"
set MASTER14_WRITE_SLAVE3_1 "MASTER14_WRITE_SLAVE3:true"
set MASTER14_WRITE_SLAVE4_1 "MASTER14_WRITE_SLAVE4:true"
set MASTER14_WRITE_SLAVE5_1 "MASTER14_WRITE_SLAVE5:true"
set MASTER14_WRITE_SLAVE6_1 "MASTER14_WRITE_SLAVE6:true"
set MASTER14_WRITE_SLAVE7_1 "MASTER14_WRITE_SLAVE7:true"
set MASTER14_WRITE_SLAVE8_1 "MASTER14_WRITE_SLAVE8:true"
set MASTER14_WRITE_SLAVE9_1 "MASTER14_WRITE_SLAVE9:true"
set MASTER14_WRITE_SLAVE10_1 "MASTER14_WRITE_SLAVE10:true"
set MASTER14_WRITE_SLAVE11_1 "MASTER14_WRITE_SLAVE11:true"
set MASTER14_WRITE_SLAVE12_1 "MASTER14_WRITE_SLAVE12:true"
set MASTER14_WRITE_SLAVE13_1 "MASTER14_WRITE_SLAVE13:true"
set MASTER14_WRITE_SLAVE14_1 "MASTER14_WRITE_SLAVE14:true"
set MASTER14_WRITE_SLAVE15_1 "MASTER14_WRITE_SLAVE15:true"
set MASTER14_WRITE_SLAVE16_1 "MASTER14_WRITE_SLAVE16:true"
set MASTER14_WRITE_SLAVE17_1 "MASTER14_WRITE_SLAVE17:true"
set MASTER14_WRITE_SLAVE18_1 "MASTER14_WRITE_SLAVE18:true"
set MASTER14_WRITE_SLAVE19_1 "MASTER14_WRITE_SLAVE19:true"
set MASTER14_WRITE_SLAVE20_1 "MASTER14_WRITE_SLAVE20:true"
set MASTER14_WRITE_SLAVE21_1 "MASTER14_WRITE_SLAVE21:true"
set MASTER14_WRITE_SLAVE22_1 "MASTER14_WRITE_SLAVE22:true"
set MASTER14_WRITE_SLAVE23_1 "MASTER14_WRITE_SLAVE23:true"
set MASTER14_WRITE_SLAVE24_1 "MASTER14_WRITE_SLAVE24:true"
set MASTER14_WRITE_SLAVE25_1 "MASTER14_WRITE_SLAVE25:true"
set MASTER14_WRITE_SLAVE26_1 "MASTER14_WRITE_SLAVE26:true"
set MASTER14_WRITE_SLAVE27_1 "MASTER14_WRITE_SLAVE27:true"
set MASTER14_WRITE_SLAVE28_1 "MASTER14_WRITE_SLAVE28:true"
set MASTER14_WRITE_SLAVE29_1 "MASTER14_WRITE_SLAVE29:true"
set MASTER14_WRITE_SLAVE30_1 "MASTER14_WRITE_SLAVE30:true"
set MASTER14_WRITE_SLAVE31_1 "MASTER14_WRITE_SLAVE31:true"
set MASTER15_CHAN_RS_1 "MASTER15_CHAN_RS:true"
set MASTER15_CLOCK_DOMAIN_CROSSING_1 "MASTER15_CLOCK_DOMAIN_CROSSING:false"
set MASTER15_DATA_WIDTH_1 "MASTER15_DATA_WIDTH:64"
set MASTER15_DWC_DATA_FIFO_DEPTH_1 "MASTER15_DWC_DATA_FIFO_DEPTH:16"
set MASTER15_READ_INTERLEAVE_1 "MASTER15_READ_INTERLEAVE:false"
set MASTER15_READ_SLAVE0_1 "MASTER15_READ_SLAVE0:true"
set MASTER15_READ_SLAVE1_1 "MASTER15_READ_SLAVE1:true"
set MASTER15_READ_SLAVE2_1 "MASTER15_READ_SLAVE2:true"
set MASTER15_READ_SLAVE3_1 "MASTER15_READ_SLAVE3:true"
set MASTER15_READ_SLAVE4_1 "MASTER15_READ_SLAVE4:true"
set MASTER15_READ_SLAVE5_1 "MASTER15_READ_SLAVE5:true"
set MASTER15_READ_SLAVE6_1 "MASTER15_READ_SLAVE6:true"
set MASTER15_READ_SLAVE7_1 "MASTER15_READ_SLAVE7:true"
set MASTER15_READ_SLAVE8_1 "MASTER15_READ_SLAVE8:true"
set MASTER15_READ_SLAVE9_1 "MASTER15_READ_SLAVE9:true"
set MASTER15_READ_SLAVE10_1 "MASTER15_READ_SLAVE10:true"
set MASTER15_READ_SLAVE11_1 "MASTER15_READ_SLAVE11:true"
set MASTER15_READ_SLAVE12_1 "MASTER15_READ_SLAVE12:true"
set MASTER15_READ_SLAVE13_1 "MASTER15_READ_SLAVE13:true"
set MASTER15_READ_SLAVE14_1 "MASTER15_READ_SLAVE14:true"
set MASTER15_READ_SLAVE15_1 "MASTER15_READ_SLAVE15:true"
set MASTER15_READ_SLAVE16_1 "MASTER15_READ_SLAVE16:true"
set MASTER15_READ_SLAVE17_1 "MASTER15_READ_SLAVE17:true"
set MASTER15_READ_SLAVE18_1 "MASTER15_READ_SLAVE18:true"
set MASTER15_READ_SLAVE19_1 "MASTER15_READ_SLAVE19:true"
set MASTER15_READ_SLAVE20_1 "MASTER15_READ_SLAVE20:true"
set MASTER15_READ_SLAVE21_1 "MASTER15_READ_SLAVE21:true"
set MASTER15_READ_SLAVE22_1 "MASTER15_READ_SLAVE22:true"
set MASTER15_READ_SLAVE23_1 "MASTER15_READ_SLAVE23:true"
set MASTER15_READ_SLAVE24_1 "MASTER15_READ_SLAVE24:true"
set MASTER15_READ_SLAVE25_1 "MASTER15_READ_SLAVE25:true"
set MASTER15_READ_SLAVE26_1 "MASTER15_READ_SLAVE26:true"
set MASTER15_READ_SLAVE27_1 "MASTER15_READ_SLAVE27:true"
set MASTER15_READ_SLAVE28_1 "MASTER15_READ_SLAVE28:true"
set MASTER15_READ_SLAVE29_1 "MASTER15_READ_SLAVE29:true"
set MASTER15_READ_SLAVE30_1 "MASTER15_READ_SLAVE30:true"
set MASTER15_READ_SLAVE31_1 "MASTER15_READ_SLAVE31:true"
set MASTER15_TYPE_1 "MASTER15_TYPE:0"
set MASTER15_WRITE_SLAVE0_1 "MASTER15_WRITE_SLAVE0:true"
set MASTER15_WRITE_SLAVE1_1 "MASTER15_WRITE_SLAVE1:true"
set MASTER15_WRITE_SLAVE2_1 "MASTER15_WRITE_SLAVE2:true"
set MASTER15_WRITE_SLAVE3_1 "MASTER15_WRITE_SLAVE3:true"
set MASTER15_WRITE_SLAVE4_1 "MASTER15_WRITE_SLAVE4:true"
set MASTER15_WRITE_SLAVE5_1 "MASTER15_WRITE_SLAVE5:true"
set MASTER15_WRITE_SLAVE6_1 "MASTER15_WRITE_SLAVE6:true"
set MASTER15_WRITE_SLAVE7_1 "MASTER15_WRITE_SLAVE7:true"
set MASTER15_WRITE_SLAVE8_1 "MASTER15_WRITE_SLAVE8:true"
set MASTER15_WRITE_SLAVE9_1 "MASTER15_WRITE_SLAVE9:true"
set MASTER15_WRITE_SLAVE10_1 "MASTER15_WRITE_SLAVE10:true"
set MASTER15_WRITE_SLAVE11_1 "MASTER15_WRITE_SLAVE11:true"
set MASTER15_WRITE_SLAVE12_1 "MASTER15_WRITE_SLAVE12:true"
set MASTER15_WRITE_SLAVE13_1 "MASTER15_WRITE_SLAVE13:true"
set MASTER15_WRITE_SLAVE14_1 "MASTER15_WRITE_SLAVE14:true"
set MASTER15_WRITE_SLAVE15_1 "MASTER15_WRITE_SLAVE15:true"
set MASTER15_WRITE_SLAVE16_1 "MASTER15_WRITE_SLAVE16:true"
set MASTER15_WRITE_SLAVE17_1 "MASTER15_WRITE_SLAVE17:true"
set MASTER15_WRITE_SLAVE18_1 "MASTER15_WRITE_SLAVE18:true"
set MASTER15_WRITE_SLAVE19_1 "MASTER15_WRITE_SLAVE19:true"
set MASTER15_WRITE_SLAVE20_1 "MASTER15_WRITE_SLAVE20:true"
set MASTER15_WRITE_SLAVE21_1 "MASTER15_WRITE_SLAVE21:true"
set MASTER15_WRITE_SLAVE22_1 "MASTER15_WRITE_SLAVE22:true"
set MASTER15_WRITE_SLAVE23_1 "MASTER15_WRITE_SLAVE23:true"
set MASTER15_WRITE_SLAVE24_1 "MASTER15_WRITE_SLAVE24:true"
set MASTER15_WRITE_SLAVE25_1 "MASTER15_WRITE_SLAVE25:true"
set MASTER15_WRITE_SLAVE26_1 "MASTER15_WRITE_SLAVE26:true"
set MASTER15_WRITE_SLAVE27_1 "MASTER15_WRITE_SLAVE27:true"
set MASTER15_WRITE_SLAVE28_1 "MASTER15_WRITE_SLAVE28:true"
set MASTER15_WRITE_SLAVE29_1 "MASTER15_WRITE_SLAVE29:true"
set MASTER15_WRITE_SLAVE30_1 "MASTER15_WRITE_SLAVE30:true"
set MASTER15_WRITE_SLAVE31_1 "MASTER15_WRITE_SLAVE31:true"
set NUM_MASTERS_1 "NUM_MASTERS:1"
set NUM_MASTERS_WIDTH_1 "NUM_MASTERS_WIDTH:1"
set NUM_SLAVES_1 "NUM_SLAVES:3"
set NUM_THREADS_1 "NUM_THREADS:4"
set OPEN_TRANS_MAX_1 "OPEN_TRANS_MAX:8"
set OPTIMIZATION_1 "OPTIMIZATION:1"
set RD_ARB_EN_1 "RD_ARB_EN:false"
set SLAVE0_CHAN_RS_1 "SLAVE0_CHAN_RS:true"
set SLAVE0_CLOCK_DOMAIN_CROSSING_1 "SLAVE0_CLOCK_DOMAIN_CROSSING:false"
set SLAVE0_DATA_WIDTH_1 "SLAVE0_DATA_WIDTH:64"
set SLAVE0_DWC_DATA_FIFO_DEPTH_1 "SLAVE0_DWC_DATA_FIFO_DEPTH:16"
set SLAVE0_END_ADDR_1 "SLAVE0_END_ADDR:0xffffffff"
set SLAVE0_END_ADDR_UPPER_1 "SLAVE0_END_ADDR_UPPER:0x2f"
set SLAVE0_READ_INTERLEAVE_1 "SLAVE0_READ_INTERLEAVE:false"
set SLAVE0_START_ADDR_1 "SLAVE0_START_ADDR:0x70000000"
set SLAVE0_START_ADDR_UPPER_1 "SLAVE0_START_ADDR_UPPER:0x0"
set SLAVE0_TYPE_1 "SLAVE0_TYPE:0"
set SLAVE1_CHAN_RS_1 "SLAVE1_CHAN_RS:true"
set SLAVE1_CLOCK_DOMAIN_CROSSING_1 "SLAVE1_CLOCK_DOMAIN_CROSSING:false"
set SLAVE1_DATA_WIDTH_1 "SLAVE1_DATA_WIDTH:64"
set SLAVE1_DWC_DATA_FIFO_DEPTH_1 "SLAVE1_DWC_DATA_FIFO_DEPTH:16"
set SLAVE1_END_ADDR_1 "SLAVE1_END_ADDR:0x6fffffff"
set SLAVE1_END_ADDR_UPPER_1 "SLAVE1_END_ADDR_UPPER:0x0"
set SLAVE1_READ_INTERLEAVE_1 "SLAVE1_READ_INTERLEAVE:false"
set SLAVE1_START_ADDR_1 "SLAVE1_START_ADDR:0x61000000"
set SLAVE1_START_ADDR_UPPER_1 "SLAVE1_START_ADDR_UPPER:0x0"
set SLAVE1_TYPE_1 "SLAVE1_TYPE:0"
set SLAVE2_CHAN_RS_1 "SLAVE2_CHAN_RS:true"
set SLAVE2_CLOCK_DOMAIN_CROSSING_1 "SLAVE2_CLOCK_DOMAIN_CROSSING:false"
set SLAVE2_DATA_WIDTH_1 "SLAVE2_DATA_WIDTH:32"
set SLAVE2_DWC_DATA_FIFO_DEPTH_1 "SLAVE2_DWC_DATA_FIFO_DEPTH:16"
set SLAVE2_END_ADDR_1 "SLAVE2_END_ADDR:0x6002ffff"
set SLAVE2_END_ADDR_UPPER_1 "SLAVE2_END_ADDR_UPPER:0x0"
set SLAVE2_READ_INTERLEAVE_1 "SLAVE2_READ_INTERLEAVE:false"
set SLAVE2_START_ADDR_1 "SLAVE2_START_ADDR:0x60020000"
set SLAVE2_START_ADDR_UPPER_1 "SLAVE2_START_ADDR_UPPER:0x0"
set SLAVE2_TYPE_1 "SLAVE2_TYPE:1"
set SLAVE3_CHAN_RS_1 "SLAVE3_CHAN_RS:true"
set SLAVE3_CLOCK_DOMAIN_CROSSING_1 "SLAVE3_CLOCK_DOMAIN_CROSSING:false"
set SLAVE3_DATA_WIDTH_1 "SLAVE3_DATA_WIDTH:64"
set SLAVE3_DWC_DATA_FIFO_DEPTH_1 "SLAVE3_DWC_DATA_FIFO_DEPTH:16"
set SLAVE3_END_ADDR_1 "SLAVE3_END_ADDR:0x1fffffff"
set SLAVE3_END_ADDR_UPPER_1 "SLAVE3_END_ADDR_UPPER:0x0"
set SLAVE3_READ_INTERLEAVE_1 "SLAVE3_READ_INTERLEAVE:false"
set SLAVE3_START_ADDR_1 "SLAVE3_START_ADDR:0x18000000"
set SLAVE3_START_ADDR_UPPER_1 "SLAVE3_START_ADDR_UPPER:0x0"
set SLAVE3_TYPE_1 "SLAVE3_TYPE:0"
set SLAVE4_CHAN_RS_1 "SLAVE4_CHAN_RS:true"
set SLAVE4_CLOCK_DOMAIN_CROSSING_1 "SLAVE4_CLOCK_DOMAIN_CROSSING:false"
set SLAVE4_DATA_WIDTH_1 "SLAVE4_DATA_WIDTH:64"
set SLAVE4_DWC_DATA_FIFO_DEPTH_1 "SLAVE4_DWC_DATA_FIFO_DEPTH:16"
set SLAVE4_END_ADDR_1 "SLAVE4_END_ADDR:0x27ffffff"
set SLAVE4_END_ADDR_UPPER_1 "SLAVE4_END_ADDR_UPPER:0x0"
set SLAVE4_READ_INTERLEAVE_1 "SLAVE4_READ_INTERLEAVE:false"
set SLAVE4_START_ADDR_1 "SLAVE4_START_ADDR:0x20000000"
set SLAVE4_START_ADDR_UPPER_1 "SLAVE4_START_ADDR_UPPER:0x0"
set SLAVE4_TYPE_1 "SLAVE4_TYPE:0"
set SLAVE5_CHAN_RS_1 "SLAVE5_CHAN_RS:true"
set SLAVE5_CLOCK_DOMAIN_CROSSING_1 "SLAVE5_CLOCK_DOMAIN_CROSSING:false"
set SLAVE5_DATA_WIDTH_1 "SLAVE5_DATA_WIDTH:64"
set SLAVE5_DWC_DATA_FIFO_DEPTH_1 "SLAVE5_DWC_DATA_FIFO_DEPTH:16"
set SLAVE5_END_ADDR_1 "SLAVE5_END_ADDR:0x2fffffff"
set SLAVE5_END_ADDR_UPPER_1 "SLAVE5_END_ADDR_UPPER:0x0"
set SLAVE5_READ_INTERLEAVE_1 "SLAVE5_READ_INTERLEAVE:false"
set SLAVE5_START_ADDR_1 "SLAVE5_START_ADDR:0x28000000"
set SLAVE5_START_ADDR_UPPER_1 "SLAVE5_START_ADDR_UPPER:0x0"
set SLAVE5_TYPE_1 "SLAVE5_TYPE:0"
set SLAVE6_CHAN_RS_1 "SLAVE6_CHAN_RS:true"
set SLAVE6_CLOCK_DOMAIN_CROSSING_1 "SLAVE6_CLOCK_DOMAIN_CROSSING:false"
set SLAVE6_DATA_WIDTH_1 "SLAVE6_DATA_WIDTH:64"
set SLAVE6_DWC_DATA_FIFO_DEPTH_1 "SLAVE6_DWC_DATA_FIFO_DEPTH:16"
set SLAVE6_END_ADDR_1 "SLAVE6_END_ADDR:0x37ffffff"
set SLAVE6_END_ADDR_UPPER_1 "SLAVE6_END_ADDR_UPPER:0x0"
set SLAVE6_READ_INTERLEAVE_1 "SLAVE6_READ_INTERLEAVE:false"
set SLAVE6_START_ADDR_1 "SLAVE6_START_ADDR:0x30000000"
set SLAVE6_START_ADDR_UPPER_1 "SLAVE6_START_ADDR_UPPER:0x0"
set SLAVE6_TYPE_1 "SLAVE6_TYPE:0"
set SLAVE7_CHAN_RS_1 "SLAVE7_CHAN_RS:true"
set SLAVE7_CLOCK_DOMAIN_CROSSING_1 "SLAVE7_CLOCK_DOMAIN_CROSSING:false"
set SLAVE7_DATA_WIDTH_1 "SLAVE7_DATA_WIDTH:64"
set SLAVE7_DWC_DATA_FIFO_DEPTH_1 "SLAVE7_DWC_DATA_FIFO_DEPTH:16"
set SLAVE7_END_ADDR_1 "SLAVE7_END_ADDR:0x3fffffff"
set SLAVE7_END_ADDR_UPPER_1 "SLAVE7_END_ADDR_UPPER:0x0"
set SLAVE7_READ_INTERLEAVE_1 "SLAVE7_READ_INTERLEAVE:false"
set SLAVE7_START_ADDR_1 "SLAVE7_START_ADDR:0x38000000"
set SLAVE7_START_ADDR_UPPER_1 "SLAVE7_START_ADDR_UPPER:0x0"
set SLAVE7_TYPE_1 "SLAVE7_TYPE:0"
set SLAVE8_CHAN_RS_1 "SLAVE8_CHAN_RS:true"
set SLAVE8_CLOCK_DOMAIN_CROSSING_1 "SLAVE8_CLOCK_DOMAIN_CROSSING:false"
set SLAVE8_DATA_WIDTH_1 "SLAVE8_DATA_WIDTH:64"
set SLAVE8_DWC_DATA_FIFO_DEPTH_1 "SLAVE8_DWC_DATA_FIFO_DEPTH:16"
set SLAVE8_END_ADDR_1 "SLAVE8_END_ADDR:0x47ffffff"
set SLAVE8_END_ADDR_UPPER_1 "SLAVE8_END_ADDR_UPPER:0x0"
set SLAVE8_READ_INTERLEAVE_1 "SLAVE8_READ_INTERLEAVE:false"
set SLAVE8_START_ADDR_1 "SLAVE8_START_ADDR:0x40000000"
set SLAVE8_START_ADDR_UPPER_1 "SLAVE8_START_ADDR_UPPER:0x0"
set SLAVE8_TYPE_1 "SLAVE8_TYPE:0"
set SLAVE9_CHAN_RS_1 "SLAVE9_CHAN_RS:true"
set SLAVE9_CLOCK_DOMAIN_CROSSING_1 "SLAVE9_CLOCK_DOMAIN_CROSSING:false"
set SLAVE9_DATA_WIDTH_1 "SLAVE9_DATA_WIDTH:64"
set SLAVE9_DWC_DATA_FIFO_DEPTH_1 "SLAVE9_DWC_DATA_FIFO_DEPTH:16"
set SLAVE9_END_ADDR_1 "SLAVE9_END_ADDR:0x4fffffff"
set SLAVE9_END_ADDR_UPPER_1 "SLAVE9_END_ADDR_UPPER:0x0"
set SLAVE9_READ_INTERLEAVE_1 "SLAVE9_READ_INTERLEAVE:false"
set SLAVE9_START_ADDR_1 "SLAVE9_START_ADDR:0x48000000"
set SLAVE9_START_ADDR_UPPER_1 "SLAVE9_START_ADDR_UPPER:0x0"
set SLAVE9_TYPE_1 "SLAVE9_TYPE:0"
set SLAVE10_CHAN_RS_1 "SLAVE10_CHAN_RS:true"
set SLAVE10_CLOCK_DOMAIN_CROSSING_1 "SLAVE10_CLOCK_DOMAIN_CROSSING:false"
set SLAVE10_DATA_WIDTH_1 "SLAVE10_DATA_WIDTH:64"
set SLAVE10_DWC_DATA_FIFO_DEPTH_1 "SLAVE10_DWC_DATA_FIFO_DEPTH:16"
set SLAVE10_END_ADDR_1 "SLAVE10_END_ADDR:0x57ffffff"
set SLAVE10_END_ADDR_UPPER_1 "SLAVE10_END_ADDR_UPPER:0x0"
set SLAVE10_READ_INTERLEAVE_1 "SLAVE10_READ_INTERLEAVE:false"
set SLAVE10_START_ADDR_1 "SLAVE10_START_ADDR:0x50000000"
set SLAVE10_START_ADDR_UPPER_1 "SLAVE10_START_ADDR_UPPER:0x0"
set SLAVE10_TYPE_1 "SLAVE10_TYPE:0"
set SLAVE11_CHAN_RS_1 "SLAVE11_CHAN_RS:true"
set SLAVE11_CLOCK_DOMAIN_CROSSING_1 "SLAVE11_CLOCK_DOMAIN_CROSSING:false"
set SLAVE11_DATA_WIDTH_1 "SLAVE11_DATA_WIDTH:64"
set SLAVE11_DWC_DATA_FIFO_DEPTH_1 "SLAVE11_DWC_DATA_FIFO_DEPTH:16"
set SLAVE11_END_ADDR_1 "SLAVE11_END_ADDR:0x5fffffff"
set SLAVE11_END_ADDR_UPPER_1 "SLAVE11_END_ADDR_UPPER:0x0"
set SLAVE11_READ_INTERLEAVE_1 "SLAVE11_READ_INTERLEAVE:false"
set SLAVE11_START_ADDR_1 "SLAVE11_START_ADDR:0x58000000"
set SLAVE11_START_ADDR_UPPER_1 "SLAVE11_START_ADDR_UPPER:0x0"
set SLAVE11_TYPE_1 "SLAVE11_TYPE:0"
set SLAVE12_CHAN_RS_1 "SLAVE12_CHAN_RS:true"
set SLAVE12_CLOCK_DOMAIN_CROSSING_1 "SLAVE12_CLOCK_DOMAIN_CROSSING:false"
set SLAVE12_DATA_WIDTH_1 "SLAVE12_DATA_WIDTH:64"
set SLAVE12_DWC_DATA_FIFO_DEPTH_1 "SLAVE12_DWC_DATA_FIFO_DEPTH:16"
set SLAVE12_END_ADDR_1 "SLAVE12_END_ADDR:0x902fffff"
set SLAVE12_END_ADDR_UPPER_1 "SLAVE12_END_ADDR_UPPER:0x0"
set SLAVE12_READ_INTERLEAVE_1 "SLAVE12_READ_INTERLEAVE:false"
set SLAVE12_START_ADDR_1 "SLAVE12_START_ADDR:0x90000000"
set SLAVE12_START_ADDR_UPPER_1 "SLAVE12_START_ADDR_UPPER:0x0"
set SLAVE12_TYPE_1 "SLAVE12_TYPE:0"
set SLAVE13_CHAN_RS_1 "SLAVE13_CHAN_RS:true"
set SLAVE13_CLOCK_DOMAIN_CROSSING_1 "SLAVE13_CLOCK_DOMAIN_CROSSING:false"
set SLAVE13_DATA_WIDTH_1 "SLAVE13_DATA_WIDTH:64"
set SLAVE13_DWC_DATA_FIFO_DEPTH_1 "SLAVE13_DWC_DATA_FIFO_DEPTH:16"
set SLAVE13_END_ADDR_1 "SLAVE13_END_ADDR:0x905fffff"
set SLAVE13_END_ADDR_UPPER_1 "SLAVE13_END_ADDR_UPPER:0x0"
set SLAVE13_READ_INTERLEAVE_1 "SLAVE13_READ_INTERLEAVE:false"
set SLAVE13_START_ADDR_1 "SLAVE13_START_ADDR:0x90300000"
set SLAVE13_START_ADDR_UPPER_1 "SLAVE13_START_ADDR_UPPER:0x0"
set SLAVE13_TYPE_1 "SLAVE13_TYPE:0"
set SLAVE14_CHAN_RS_1 "SLAVE14_CHAN_RS:true"
set SLAVE14_CLOCK_DOMAIN_CROSSING_1 "SLAVE14_CLOCK_DOMAIN_CROSSING:false"
set SLAVE14_DATA_WIDTH_1 "SLAVE14_DATA_WIDTH:64"
set SLAVE14_DWC_DATA_FIFO_DEPTH_1 "SLAVE14_DWC_DATA_FIFO_DEPTH:16"
set SLAVE14_END_ADDR_1 "SLAVE14_END_ADDR:0x908fffff"
set SLAVE14_END_ADDR_UPPER_1 "SLAVE14_END_ADDR_UPPER:0x0"
set SLAVE14_READ_INTERLEAVE_1 "SLAVE14_READ_INTERLEAVE:false"
set SLAVE14_START_ADDR_1 "SLAVE14_START_ADDR:0x90600000"
set SLAVE14_START_ADDR_UPPER_1 "SLAVE14_START_ADDR_UPPER:0x0"
set SLAVE14_TYPE_1 "SLAVE14_TYPE:0"
set SLAVE15_CHAN_RS_1 "SLAVE15_CHAN_RS:true"
set SLAVE15_CLOCK_DOMAIN_CROSSING_1 "SLAVE15_CLOCK_DOMAIN_CROSSING:false"
set SLAVE15_DATA_WIDTH_1 "SLAVE15_DATA_WIDTH:64"
set SLAVE15_DWC_DATA_FIFO_DEPTH_1 "SLAVE15_DWC_DATA_FIFO_DEPTH:16"
set SLAVE15_END_ADDR_1 "SLAVE15_END_ADDR:0x90bfffff"
set SLAVE15_END_ADDR_UPPER_1 "SLAVE15_END_ADDR_UPPER:0x0"
set SLAVE15_READ_INTERLEAVE_1 "SLAVE15_READ_INTERLEAVE:false"
set SLAVE15_START_ADDR_1 "SLAVE15_START_ADDR:0x90900000"
set SLAVE15_START_ADDR_UPPER_1 "SLAVE15_START_ADDR_UPPER:0x0"
set SLAVE15_TYPE_1 "SLAVE15_TYPE:0"
set SLAVE16_CHAN_RS_1 "SLAVE16_CHAN_RS:true"
set SLAVE16_CLOCK_DOMAIN_CROSSING_1 "SLAVE16_CLOCK_DOMAIN_CROSSING:false"
set SLAVE16_DATA_WIDTH_1 "SLAVE16_DATA_WIDTH:64"
set SLAVE16_DWC_DATA_FIFO_DEPTH_1 "SLAVE16_DWC_DATA_FIFO_DEPTH:16"
set SLAVE16_END_ADDR_1 "SLAVE16_END_ADDR:0x90efffff"
set SLAVE16_END_ADDR_UPPER_1 "SLAVE16_END_ADDR_UPPER:0x0"
set SLAVE16_READ_INTERLEAVE_1 "SLAVE16_READ_INTERLEAVE:false"
set SLAVE16_START_ADDR_1 "SLAVE16_START_ADDR:0x90c00000"
set SLAVE16_START_ADDR_UPPER_1 "SLAVE16_START_ADDR_UPPER:0x0"
set SLAVE16_TYPE_1 "SLAVE16_TYPE:0"
set SLAVE17_CHAN_RS_1 "SLAVE17_CHAN_RS:true"
set SLAVE17_CLOCK_DOMAIN_CROSSING_1 "SLAVE17_CLOCK_DOMAIN_CROSSING:false"
set SLAVE17_DATA_WIDTH_1 "SLAVE17_DATA_WIDTH:64"
set SLAVE17_DWC_DATA_FIFO_DEPTH_1 "SLAVE17_DWC_DATA_FIFO_DEPTH:16"
set SLAVE17_END_ADDR_1 "SLAVE17_END_ADDR:0x911fffff"
set SLAVE17_END_ADDR_UPPER_1 "SLAVE17_END_ADDR_UPPER:0x0"
set SLAVE17_READ_INTERLEAVE_1 "SLAVE17_READ_INTERLEAVE:false"
set SLAVE17_START_ADDR_1 "SLAVE17_START_ADDR:0x90f00000"
set SLAVE17_START_ADDR_UPPER_1 "SLAVE17_START_ADDR_UPPER:0x0"
set SLAVE17_TYPE_1 "SLAVE17_TYPE:0"
set SLAVE18_CHAN_RS_1 "SLAVE18_CHAN_RS:true"
set SLAVE18_CLOCK_DOMAIN_CROSSING_1 "SLAVE18_CLOCK_DOMAIN_CROSSING:false"
set SLAVE18_DATA_WIDTH_1 "SLAVE18_DATA_WIDTH:64"
set SLAVE18_DWC_DATA_FIFO_DEPTH_1 "SLAVE18_DWC_DATA_FIFO_DEPTH:16"
set SLAVE18_END_ADDR_1 "SLAVE18_END_ADDR:0x914fffff"
set SLAVE18_END_ADDR_UPPER_1 "SLAVE18_END_ADDR_UPPER:0x0"
set SLAVE18_READ_INTERLEAVE_1 "SLAVE18_READ_INTERLEAVE:false"
set SLAVE18_START_ADDR_1 "SLAVE18_START_ADDR:0x91200000"
set SLAVE18_START_ADDR_UPPER_1 "SLAVE18_START_ADDR_UPPER:0x0"
set SLAVE18_TYPE_1 "SLAVE18_TYPE:0"
set SLAVE19_CHAN_RS_1 "SLAVE19_CHAN_RS:true"
set SLAVE19_CLOCK_DOMAIN_CROSSING_1 "SLAVE19_CLOCK_DOMAIN_CROSSING:false"
set SLAVE19_DATA_WIDTH_1 "SLAVE19_DATA_WIDTH:64"
set SLAVE19_DWC_DATA_FIFO_DEPTH_1 "SLAVE19_DWC_DATA_FIFO_DEPTH:16"
set SLAVE19_END_ADDR_1 "SLAVE19_END_ADDR:0x917fffff"
set SLAVE19_END_ADDR_UPPER_1 "SLAVE19_END_ADDR_UPPER:0x0"
set SLAVE19_READ_INTERLEAVE_1 "SLAVE19_READ_INTERLEAVE:false"
set SLAVE19_START_ADDR_1 "SLAVE19_START_ADDR:0x91500000"
set SLAVE19_START_ADDR_UPPER_1 "SLAVE19_START_ADDR_UPPER:0x0"
set SLAVE19_TYPE_1 "SLAVE19_TYPE:0"
set SLAVE20_CHAN_RS_1 "SLAVE20_CHAN_RS:true"
set SLAVE20_CLOCK_DOMAIN_CROSSING_1 "SLAVE20_CLOCK_DOMAIN_CROSSING:false"
set SLAVE20_DATA_WIDTH_1 "SLAVE20_DATA_WIDTH:64"
set SLAVE20_DWC_DATA_FIFO_DEPTH_1 "SLAVE20_DWC_DATA_FIFO_DEPTH:16"
set SLAVE20_END_ADDR_1 "SLAVE20_END_ADDR:0x91afffff"
set SLAVE20_END_ADDR_UPPER_1 "SLAVE20_END_ADDR_UPPER:0x0"
set SLAVE20_READ_INTERLEAVE_1 "SLAVE20_READ_INTERLEAVE:false"
set SLAVE20_START_ADDR_1 "SLAVE20_START_ADDR:0x91800000"
set SLAVE20_START_ADDR_UPPER_1 "SLAVE20_START_ADDR_UPPER:0x0"
set SLAVE20_TYPE_1 "SLAVE20_TYPE:0"
set SLAVE21_CHAN_RS_1 "SLAVE21_CHAN_RS:true"
set SLAVE21_CLOCK_DOMAIN_CROSSING_1 "SLAVE21_CLOCK_DOMAIN_CROSSING:false"
set SLAVE21_DATA_WIDTH_1 "SLAVE21_DATA_WIDTH:64"
set SLAVE21_DWC_DATA_FIFO_DEPTH_1 "SLAVE21_DWC_DATA_FIFO_DEPTH:16"
set SLAVE21_END_ADDR_1 "SLAVE21_END_ADDR:0x91dfffff"
set SLAVE21_END_ADDR_UPPER_1 "SLAVE21_END_ADDR_UPPER:0x0"
set SLAVE21_READ_INTERLEAVE_1 "SLAVE21_READ_INTERLEAVE:false"
set SLAVE21_START_ADDR_1 "SLAVE21_START_ADDR:0x91b00000"
set SLAVE21_START_ADDR_UPPER_1 "SLAVE21_START_ADDR_UPPER:0x0"
set SLAVE21_TYPE_1 "SLAVE21_TYPE:0"
set SLAVE22_CHAN_RS_1 "SLAVE22_CHAN_RS:true"
set SLAVE22_CLOCK_DOMAIN_CROSSING_1 "SLAVE22_CLOCK_DOMAIN_CROSSING:false"
set SLAVE22_DATA_WIDTH_1 "SLAVE22_DATA_WIDTH:64"
set SLAVE22_DWC_DATA_FIFO_DEPTH_1 "SLAVE22_DWC_DATA_FIFO_DEPTH:16"
set SLAVE22_END_ADDR_1 "SLAVE22_END_ADDR:0x920fffff"
set SLAVE22_END_ADDR_UPPER_1 "SLAVE22_END_ADDR_UPPER:0x0"
set SLAVE22_READ_INTERLEAVE_1 "SLAVE22_READ_INTERLEAVE:false"
set SLAVE22_START_ADDR_1 "SLAVE22_START_ADDR:0x91e00000"
set SLAVE22_START_ADDR_UPPER_1 "SLAVE22_START_ADDR_UPPER:0x0"
set SLAVE22_TYPE_1 "SLAVE22_TYPE:0"
set SLAVE23_CHAN_RS_1 "SLAVE23_CHAN_RS:true"
set SLAVE23_CLOCK_DOMAIN_CROSSING_1 "SLAVE23_CLOCK_DOMAIN_CROSSING:false"
set SLAVE23_DATA_WIDTH_1 "SLAVE23_DATA_WIDTH:64"
set SLAVE23_DWC_DATA_FIFO_DEPTH_1 "SLAVE23_DWC_DATA_FIFO_DEPTH:16"
set SLAVE23_END_ADDR_1 "SLAVE23_END_ADDR:0x923fffff"
set SLAVE23_END_ADDR_UPPER_1 "SLAVE23_END_ADDR_UPPER:0x0"
set SLAVE23_READ_INTERLEAVE_1 "SLAVE23_READ_INTERLEAVE:false"
set SLAVE23_START_ADDR_1 "SLAVE23_START_ADDR:0x92100000"
set SLAVE23_START_ADDR_UPPER_1 "SLAVE23_START_ADDR_UPPER:0x0"
set SLAVE23_TYPE_1 "SLAVE23_TYPE:0"
set SLAVE24_CHAN_RS_1 "SLAVE24_CHAN_RS:true"
set SLAVE24_CLOCK_DOMAIN_CROSSING_1 "SLAVE24_CLOCK_DOMAIN_CROSSING:false"
set SLAVE24_DATA_WIDTH_1 "SLAVE24_DATA_WIDTH:64"
set SLAVE24_DWC_DATA_FIFO_DEPTH_1 "SLAVE24_DWC_DATA_FIFO_DEPTH:16"
set SLAVE24_END_ADDR_1 "SLAVE24_END_ADDR:0x926fffff"
set SLAVE24_END_ADDR_UPPER_1 "SLAVE24_END_ADDR_UPPER:0x0"
set SLAVE24_READ_INTERLEAVE_1 "SLAVE24_READ_INTERLEAVE:false"
set SLAVE24_START_ADDR_1 "SLAVE24_START_ADDR:0x92400000"
set SLAVE24_START_ADDR_UPPER_1 "SLAVE24_START_ADDR_UPPER:0x0"
set SLAVE24_TYPE_1 "SLAVE24_TYPE:0"
set SLAVE25_CHAN_RS_1 "SLAVE25_CHAN_RS:true"
set SLAVE25_CLOCK_DOMAIN_CROSSING_1 "SLAVE25_CLOCK_DOMAIN_CROSSING:false"
set SLAVE25_DATA_WIDTH_1 "SLAVE25_DATA_WIDTH:64"
set SLAVE25_DWC_DATA_FIFO_DEPTH_1 "SLAVE25_DWC_DATA_FIFO_DEPTH:16"
set SLAVE25_END_ADDR_1 "SLAVE25_END_ADDR:0x929fffff"
set SLAVE25_END_ADDR_UPPER_1 "SLAVE25_END_ADDR_UPPER:0x0"
set SLAVE25_READ_INTERLEAVE_1 "SLAVE25_READ_INTERLEAVE:false"
set SLAVE25_START_ADDR_1 "SLAVE25_START_ADDR:0x92700000"
set SLAVE25_START_ADDR_UPPER_1 "SLAVE25_START_ADDR_UPPER:0x0"
set SLAVE25_TYPE_1 "SLAVE25_TYPE:0"
set SLAVE26_CHAN_RS_1 "SLAVE26_CHAN_RS:true"
set SLAVE26_CLOCK_DOMAIN_CROSSING_1 "SLAVE26_CLOCK_DOMAIN_CROSSING:false"
set SLAVE26_DATA_WIDTH_1 "SLAVE26_DATA_WIDTH:64"
set SLAVE26_DWC_DATA_FIFO_DEPTH_1 "SLAVE26_DWC_DATA_FIFO_DEPTH:16"
set SLAVE26_END_ADDR_1 "SLAVE26_END_ADDR:0x92cfffff"
set SLAVE26_END_ADDR_UPPER_1 "SLAVE26_END_ADDR_UPPER:0x0"
set SLAVE26_READ_INTERLEAVE_1 "SLAVE26_READ_INTERLEAVE:false"
set SLAVE26_START_ADDR_1 "SLAVE26_START_ADDR:0x92a00000"
set SLAVE26_START_ADDR_UPPER_1 "SLAVE26_START_ADDR_UPPER:0x0"
set SLAVE26_TYPE_1 "SLAVE26_TYPE:0"
set SLAVE27_CHAN_RS_1 "SLAVE27_CHAN_RS:true"
set SLAVE27_CLOCK_DOMAIN_CROSSING_1 "SLAVE27_CLOCK_DOMAIN_CROSSING:false"
set SLAVE27_DATA_WIDTH_1 "SLAVE27_DATA_WIDTH:64"
set SLAVE27_DWC_DATA_FIFO_DEPTH_1 "SLAVE27_DWC_DATA_FIFO_DEPTH:16"
set SLAVE27_END_ADDR_1 "SLAVE27_END_ADDR:0x92ffffff"
set SLAVE27_END_ADDR_UPPER_1 "SLAVE27_END_ADDR_UPPER:0x0"
set SLAVE27_READ_INTERLEAVE_1 "SLAVE27_READ_INTERLEAVE:false"
set SLAVE27_START_ADDR_1 "SLAVE27_START_ADDR:0x92d00000"
set SLAVE27_START_ADDR_UPPER_1 "SLAVE27_START_ADDR_UPPER:0x0"
set SLAVE27_TYPE_1 "SLAVE27_TYPE:0"
set SLAVE28_CHAN_RS_1 "SLAVE28_CHAN_RS:true"
set SLAVE28_CLOCK_DOMAIN_CROSSING_1 "SLAVE28_CLOCK_DOMAIN_CROSSING:false"
set SLAVE28_DATA_WIDTH_1 "SLAVE28_DATA_WIDTH:64"
set SLAVE28_DWC_DATA_FIFO_DEPTH_1 "SLAVE28_DWC_DATA_FIFO_DEPTH:16"
set SLAVE28_END_ADDR_1 "SLAVE28_END_ADDR:0x932fffff"
set SLAVE28_END_ADDR_UPPER_1 "SLAVE28_END_ADDR_UPPER:0x0"
set SLAVE28_READ_INTERLEAVE_1 "SLAVE28_READ_INTERLEAVE:false"
set SLAVE28_START_ADDR_1 "SLAVE28_START_ADDR:0x93000000"
set SLAVE28_START_ADDR_UPPER_1 "SLAVE28_START_ADDR_UPPER:0x0"
set SLAVE28_TYPE_1 "SLAVE28_TYPE:0"
set SLAVE29_CHAN_RS_1 "SLAVE29_CHAN_RS:true"
set SLAVE29_CLOCK_DOMAIN_CROSSING_1 "SLAVE29_CLOCK_DOMAIN_CROSSING:false"
set SLAVE29_DATA_WIDTH_1 "SLAVE29_DATA_WIDTH:64"
set SLAVE29_DWC_DATA_FIFO_DEPTH_1 "SLAVE29_DWC_DATA_FIFO_DEPTH:16"
set SLAVE29_END_ADDR_1 "SLAVE29_END_ADDR:0x935fffff"
set SLAVE29_END_ADDR_UPPER_1 "SLAVE29_END_ADDR_UPPER:0x0"
set SLAVE29_READ_INTERLEAVE_1 "SLAVE29_READ_INTERLEAVE:false"
set SLAVE29_START_ADDR_1 "SLAVE29_START_ADDR:0x93300000"
set SLAVE29_START_ADDR_UPPER_1 "SLAVE29_START_ADDR_UPPER:0x0"
set SLAVE29_TYPE_1 "SLAVE29_TYPE:0"
set SLAVE30_CHAN_RS_1 "SLAVE30_CHAN_RS:true"
set SLAVE30_CLOCK_DOMAIN_CROSSING_1 "SLAVE30_CLOCK_DOMAIN_CROSSING:false"
set SLAVE30_DATA_WIDTH_1 "SLAVE30_DATA_WIDTH:64"
set SLAVE30_DWC_DATA_FIFO_DEPTH_1 "SLAVE30_DWC_DATA_FIFO_DEPTH:16"
set SLAVE30_END_ADDR_1 "SLAVE30_END_ADDR:0x938fffff"
set SLAVE30_END_ADDR_UPPER_1 "SLAVE30_END_ADDR_UPPER:0x0"
set SLAVE30_READ_INTERLEAVE_1 "SLAVE30_READ_INTERLEAVE:false"
set SLAVE30_START_ADDR_1 "SLAVE30_START_ADDR:0x93600000"
set SLAVE30_START_ADDR_UPPER_1 "SLAVE30_START_ADDR_UPPER:0x0"
set SLAVE30_TYPE_1 "SLAVE30_TYPE:0"
set SLAVE31_CHAN_RS_1 "SLAVE31_CHAN_RS:true"
set SLAVE31_CLOCK_DOMAIN_CROSSING_1 "SLAVE31_CLOCK_DOMAIN_CROSSING:false"
set SLAVE31_DATA_WIDTH_1 "SLAVE31_DATA_WIDTH:64"
set SLAVE31_DWC_DATA_FIFO_DEPTH_1 "SLAVE31_DWC_DATA_FIFO_DEPTH:16"
set SLAVE31_END_ADDR_1 "SLAVE31_END_ADDR:0x93bfffff"
set SLAVE31_END_ADDR_UPPER_1 "SLAVE31_END_ADDR_UPPER:0x0"
set SLAVE31_READ_INTERLEAVE_1 "SLAVE31_READ_INTERLEAVE:false"
set SLAVE31_START_ADDR_1 "SLAVE31_START_ADDR:0x93900000"
set SLAVE31_START_ADDR_UPPER_1 "SLAVE31_START_ADDR_UPPER:0x0"
set SLAVE31_TYPE_1 "SLAVE31_TYPE:0"
set SLV_AXI4PRT_ADDRDEPTH_1 "SLV_AXI4PRT_ADDRDEPTH:8"
set SLV_AXI4PRT_DATADEPTH_1 "SLV_AXI4PRT_DATADEPTH:9"
set USER_WIDTH_1 "USER_WIDTH:1"


 # PCIE_AXI_1 master parameter 
set PCIE_AXI_1_param "$ADDR_WIDTH_1 $CROSSBAR_MODE_1 $DATA_WIDTH_1 $DWC_ADDR_FIFO_DEPTH_CEILING_1 $ID_WIDTH_1 $MASTER0_CHAN_RS_1 $MASTER0_CLOCK_DOMAIN_CROSSING_1 $MASTER0_DATA_WIDTH_1 $MASTER0_DWC_DATA_FIFO_DEPTH_1 $MASTER0_READ_INTERLEAVE_1 $MASTER0_READ_SLAVE0_1 $MASTER0_READ_SLAVE1_1 $MASTER0_READ_SLAVE2_1 $MASTER0_READ_SLAVE3_1 $MASTER0_READ_SLAVE4_1 $MASTER0_READ_SLAVE5_1 $MASTER0_READ_SLAVE6_1 $MASTER0_READ_SLAVE7_1 $MASTER0_READ_SLAVE8_1 $MASTER0_READ_SLAVE9_1 $MASTER0_READ_SLAVE10_1 $MASTER0_READ_SLAVE11_1 $MASTER0_READ_SLAVE12_1 $MASTER0_READ_SLAVE13_1 $MASTER0_READ_SLAVE14_1 $MASTER0_READ_SLAVE15_1 $MASTER0_READ_SLAVE16_1 $MASTER0_READ_SLAVE17_1 $MASTER0_READ_SLAVE18_1 $MASTER0_READ_SLAVE19_1 $MASTER0_READ_SLAVE20_1 $MASTER0_READ_SLAVE21_1 $MASTER0_READ_SLAVE22_1 $MASTER0_READ_SLAVE23_1 $MASTER0_READ_SLAVE24_1 $MASTER0_READ_SLAVE25_1 $MASTER0_READ_SLAVE26_1 $MASTER0_READ_SLAVE27_1 $MASTER0_READ_SLAVE28_1 $MASTER0_READ_SLAVE29_1 $MASTER0_READ_SLAVE30_1 $MASTER0_READ_SLAVE31_1 $MASTER0_TYPE_1 $MASTER0_WRITE_SLAVE0_1 $MASTER0_WRITE_SLAVE1_1 $MASTER0_WRITE_SLAVE2_1 $MASTER0_WRITE_SLAVE3_1 $MASTER0_WRITE_SLAVE4_1 $MASTER0_WRITE_SLAVE5_1 $MASTER0_WRITE_SLAVE6_1 $MASTER0_WRITE_SLAVE7_1 $MASTER0_WRITE_SLAVE8_1 $MASTER0_WRITE_SLAVE9_1 $MASTER0_WRITE_SLAVE10_1 $MASTER0_WRITE_SLAVE11_1 $MASTER0_WRITE_SLAVE12_1 $MASTER0_WRITE_SLAVE13_1 $MASTER0_WRITE_SLAVE14_1 $MASTER0_WRITE_SLAVE15_1 $MASTER0_WRITE_SLAVE16_1 $MASTER0_WRITE_SLAVE17_1 $MASTER0_WRITE_SLAVE18_1 $MASTER0_WRITE_SLAVE19_1 $MASTER0_WRITE_SLAVE20_1 $MASTER0_WRITE_SLAVE21_1 $MASTER0_WRITE_SLAVE22_1 $MASTER0_WRITE_SLAVE23_1 $MASTER0_WRITE_SLAVE24_1 $MASTER0_WRITE_SLAVE25_1 $MASTER0_WRITE_SLAVE26_1 $MASTER0_WRITE_SLAVE27_1 $MASTER0_WRITE_SLAVE28_1 $MASTER0_WRITE_SLAVE29_1 $MASTER0_WRITE_SLAVE30_1 $MASTER0_WRITE_SLAVE31_1 $MASTER1_CHAN_RS_1 $MASTER1_CLOCK_DOMAIN_CROSSING_1 $MASTER1_DATA_WIDTH_1 $MASTER1_DWC_DATA_FIFO_DEPTH_1 $MASTER1_READ_INTERLEAVE_1 $MASTER1_READ_SLAVE0_1 $MASTER1_READ_SLAVE1_1 $MASTER1_READ_SLAVE2_1 $MASTER1_READ_SLAVE3_1 $MASTER1_READ_SLAVE4_1 $MASTER1_READ_SLAVE5_1 $MASTER1_READ_SLAVE6_1 $MASTER1_READ_SLAVE7_1 $MASTER1_READ_SLAVE8_1 $MASTER1_READ_SLAVE9_1 $MASTER1_READ_SLAVE10_1 $MASTER1_READ_SLAVE11_1 $MASTER1_READ_SLAVE12_1 $MASTER1_READ_SLAVE13_1 $MASTER1_READ_SLAVE14_1 $MASTER1_READ_SLAVE15_1 $MASTER1_READ_SLAVE16_1 $MASTER1_READ_SLAVE17_1 $MASTER1_READ_SLAVE18_1 $MASTER1_READ_SLAVE19_1 $MASTER1_READ_SLAVE20_1 $MASTER1_READ_SLAVE21_1 $MASTER1_READ_SLAVE22_1 $MASTER1_READ_SLAVE23_1 $MASTER1_READ_SLAVE24_1 $MASTER1_READ_SLAVE25_1 $MASTER1_READ_SLAVE26_1 $MASTER1_READ_SLAVE27_1 $MASTER1_READ_SLAVE28_1 $MASTER1_READ_SLAVE29_1 $MASTER1_READ_SLAVE30_1 $MASTER1_READ_SLAVE31_1 $MASTER1_TYPE_1 $MASTER1_WRITE_SLAVE0_1 $MASTER1_WRITE_SLAVE1_1 $MASTER1_WRITE_SLAVE2_1 $MASTER1_WRITE_SLAVE3_1 $MASTER1_WRITE_SLAVE4_1 $MASTER1_WRITE_SLAVE5_1 $MASTER1_WRITE_SLAVE6_1 $MASTER1_WRITE_SLAVE7_1 $MASTER1_WRITE_SLAVE8_1 $MASTER1_WRITE_SLAVE9_1 $MASTER1_WRITE_SLAVE10_1 $MASTER1_WRITE_SLAVE11_1 $MASTER1_WRITE_SLAVE12_1 $MASTER1_WRITE_SLAVE13_1 $MASTER1_WRITE_SLAVE14_1 $MASTER1_WRITE_SLAVE15_1 $MASTER1_WRITE_SLAVE16_1 $MASTER1_WRITE_SLAVE17_1 $MASTER1_WRITE_SLAVE18_1 $MASTER1_WRITE_SLAVE19_1 $MASTER1_WRITE_SLAVE20_1 $MASTER1_WRITE_SLAVE21_1 $MASTER1_WRITE_SLAVE22_1 $MASTER1_WRITE_SLAVE23_1 $MASTER1_WRITE_SLAVE24_1 $MASTER1_WRITE_SLAVE25_1 $MASTER1_WRITE_SLAVE26_1 $MASTER1_WRITE_SLAVE27_1 $MASTER1_WRITE_SLAVE28_1 $MASTER1_WRITE_SLAVE29_1 $MASTER1_WRITE_SLAVE30_1 $MASTER1_WRITE_SLAVE31_1 $MASTER2_CHAN_RS_1 $MASTER2_CLOCK_DOMAIN_CROSSING_1 $MASTER2_DATA_WIDTH_1 $MASTER2_DWC_DATA_FIFO_DEPTH_1 $MASTER2_READ_INTERLEAVE_1 $MASTER2_READ_SLAVE0_1 $MASTER2_READ_SLAVE1_1 $MASTER2_READ_SLAVE2_1 $MASTER2_READ_SLAVE3_1 $MASTER2_READ_SLAVE4_1 $MASTER2_READ_SLAVE5_1 $MASTER2_READ_SLAVE6_1 $MASTER2_READ_SLAVE7_1 $MASTER2_READ_SLAVE8_1 $MASTER2_READ_SLAVE9_1 $MASTER2_READ_SLAVE10_1 $MASTER2_READ_SLAVE11_1 $MASTER2_READ_SLAVE12_1 $MASTER2_READ_SLAVE13_1 $MASTER2_READ_SLAVE14_1 $MASTER2_READ_SLAVE15_1 $MASTER2_READ_SLAVE16_1 $MASTER2_READ_SLAVE17_1 $MASTER2_READ_SLAVE18_1 $MASTER2_READ_SLAVE19_1 $MASTER2_READ_SLAVE20_1 $MASTER2_READ_SLAVE21_1 $MASTER2_READ_SLAVE22_1 $MASTER2_READ_SLAVE23_1 $MASTER2_READ_SLAVE24_1 $MASTER2_READ_SLAVE25_1 $MASTER2_READ_SLAVE26_1 $MASTER2_READ_SLAVE27_1 $MASTER2_READ_SLAVE28_1 $MASTER2_READ_SLAVE29_1 $MASTER2_READ_SLAVE30_1 $MASTER2_READ_SLAVE31_1 $MASTER2_TYPE_1 $MASTER2_WRITE_SLAVE0_1 $MASTER2_WRITE_SLAVE1_1 $MASTER2_WRITE_SLAVE2_1 $MASTER2_WRITE_SLAVE3_1 $MASTER2_WRITE_SLAVE4_1 $MASTER2_WRITE_SLAVE5_1 $MASTER2_WRITE_SLAVE6_1 $MASTER2_WRITE_SLAVE7_1 $MASTER2_WRITE_SLAVE8_1 $MASTER2_WRITE_SLAVE9_1 $MASTER2_WRITE_SLAVE10_1 $MASTER2_WRITE_SLAVE11_1 $MASTER2_WRITE_SLAVE12_1 $MASTER2_WRITE_SLAVE13_1 $MASTER2_WRITE_SLAVE14_1 $MASTER2_WRITE_SLAVE15_1 $MASTER2_WRITE_SLAVE16_1 $MASTER2_WRITE_SLAVE17_1 $MASTER2_WRITE_SLAVE18_1 $MASTER2_WRITE_SLAVE19_1 $MASTER2_WRITE_SLAVE20_1 $MASTER2_WRITE_SLAVE21_1 $MASTER2_WRITE_SLAVE22_1 $MASTER2_WRITE_SLAVE23_1 $MASTER2_WRITE_SLAVE24_1 $MASTER2_WRITE_SLAVE25_1 $MASTER2_WRITE_SLAVE26_1 $MASTER2_WRITE_SLAVE27_1 $MASTER2_WRITE_SLAVE28_1 $MASTER2_WRITE_SLAVE29_1 $MASTER2_WRITE_SLAVE30_1 $MASTER2_WRITE_SLAVE31_1 $MASTER3_CHAN_RS_1 $MASTER3_CLOCK_DOMAIN_CROSSING_1 $MASTER3_DATA_WIDTH_1 $MASTER3_DWC_DATA_FIFO_DEPTH_1 $MASTER3_READ_INTERLEAVE_1 $MASTER3_READ_SLAVE0_1 $MASTER3_READ_SLAVE1_1 $MASTER3_READ_SLAVE2_1 $MASTER3_READ_SLAVE3_1 $MASTER3_READ_SLAVE4_1 $MASTER3_READ_SLAVE5_1 $MASTER3_READ_SLAVE6_1 $MASTER3_READ_SLAVE7_1 $MASTER3_READ_SLAVE8_1 $MASTER3_READ_SLAVE9_1 $MASTER3_READ_SLAVE10_1 $MASTER3_READ_SLAVE11_1 $MASTER3_READ_SLAVE12_1 $MASTER3_READ_SLAVE13_1 $MASTER3_READ_SLAVE14_1 $MASTER3_READ_SLAVE15_1 $MASTER3_READ_SLAVE16_1 $MASTER3_READ_SLAVE17_1 $MASTER3_READ_SLAVE18_1 $MASTER3_READ_SLAVE19_1 $MASTER3_READ_SLAVE20_1 $MASTER3_READ_SLAVE21_1 $MASTER3_READ_SLAVE22_1 $MASTER3_READ_SLAVE23_1 $MASTER3_READ_SLAVE24_1 $MASTER3_READ_SLAVE25_1 $MASTER3_READ_SLAVE26_1 $MASTER3_READ_SLAVE27_1 $MASTER3_READ_SLAVE28_1 $MASTER3_READ_SLAVE29_1 $MASTER3_READ_SLAVE30_1 $MASTER3_READ_SLAVE31_1 $MASTER3_TYPE_1 $MASTER3_WRITE_SLAVE0_1 $MASTER3_WRITE_SLAVE1_1 $MASTER3_WRITE_SLAVE2_1 $MASTER3_WRITE_SLAVE3_1 $MASTER3_WRITE_SLAVE4_1 $MASTER3_WRITE_SLAVE5_1 $MASTER3_WRITE_SLAVE6_1 $MASTER3_WRITE_SLAVE7_1 $MASTER3_WRITE_SLAVE8_1 $MASTER3_WRITE_SLAVE9_1 $MASTER3_WRITE_SLAVE10_1 $MASTER3_WRITE_SLAVE11_1 $MASTER3_WRITE_SLAVE12_1 $MASTER3_WRITE_SLAVE13_1 $MASTER3_WRITE_SLAVE14_1 $MASTER3_WRITE_SLAVE15_1 $MASTER3_WRITE_SLAVE16_1 $MASTER3_WRITE_SLAVE17_1 $MASTER3_WRITE_SLAVE18_1 $MASTER3_WRITE_SLAVE19_1 $MASTER3_WRITE_SLAVE20_1 $MASTER3_WRITE_SLAVE21_1 $MASTER3_WRITE_SLAVE22_1 $MASTER3_WRITE_SLAVE23_1 $MASTER3_WRITE_SLAVE24_1 $MASTER3_WRITE_SLAVE25_1 $MASTER3_WRITE_SLAVE26_1 $MASTER3_WRITE_SLAVE27_1 $MASTER3_WRITE_SLAVE28_1 $MASTER3_WRITE_SLAVE29_1 $MASTER3_WRITE_SLAVE30_1 $MASTER3_WRITE_SLAVE31_1 $MASTER4_CHAN_RS_1 $MASTER4_CLOCK_DOMAIN_CROSSING_1 $MASTER4_DATA_WIDTH_1 $MASTER4_DWC_DATA_FIFO_DEPTH_1 $MASTER4_READ_INTERLEAVE_1 $MASTER4_READ_SLAVE0_1 $MASTER4_READ_SLAVE1_1 $MASTER4_READ_SLAVE2_1 $MASTER4_READ_SLAVE3_1 $MASTER4_READ_SLAVE4_1 $MASTER4_READ_SLAVE5_1 $MASTER4_READ_SLAVE6_1 $MASTER4_READ_SLAVE7_1 $MASTER4_READ_SLAVE8_1 $MASTER4_READ_SLAVE9_1 $MASTER4_READ_SLAVE10_1 $MASTER4_READ_SLAVE11_1 $MASTER4_READ_SLAVE12_1 $MASTER4_READ_SLAVE13_1 $MASTER4_READ_SLAVE14_1 $MASTER4_READ_SLAVE15_1 $MASTER4_READ_SLAVE16_1 $MASTER4_READ_SLAVE17_1 $MASTER4_READ_SLAVE18_1 $MASTER4_READ_SLAVE19_1 $MASTER4_READ_SLAVE20_1 $MASTER4_READ_SLAVE21_1 $MASTER4_READ_SLAVE22_1 $MASTER4_READ_SLAVE23_1 $MASTER4_READ_SLAVE24_1 $MASTER4_READ_SLAVE25_1 $MASTER4_READ_SLAVE26_1 $MASTER4_READ_SLAVE27_1 $MASTER4_READ_SLAVE28_1 $MASTER4_READ_SLAVE29_1 $MASTER4_READ_SLAVE30_1 $MASTER4_READ_SLAVE31_1 $MASTER4_TYPE_1 $MASTER4_WRITE_SLAVE0_1 $MASTER4_WRITE_SLAVE1_1 $MASTER4_WRITE_SLAVE2_1 $MASTER4_WRITE_SLAVE3_1 $MASTER4_WRITE_SLAVE4_1 $MASTER4_WRITE_SLAVE5_1 $MASTER4_WRITE_SLAVE6_1 $MASTER4_WRITE_SLAVE7_1 $MASTER4_WRITE_SLAVE8_1 $MASTER4_WRITE_SLAVE9_1 $MASTER4_WRITE_SLAVE10_1 $MASTER4_WRITE_SLAVE11_1 $MASTER4_WRITE_SLAVE12_1 $MASTER4_WRITE_SLAVE13_1 $MASTER4_WRITE_SLAVE14_1 $MASTER4_WRITE_SLAVE15_1 $MASTER4_WRITE_SLAVE16_1 $MASTER4_WRITE_SLAVE17_1 $MASTER4_WRITE_SLAVE18_1 $MASTER4_WRITE_SLAVE19_1 $MASTER4_WRITE_SLAVE20_1 $MASTER4_WRITE_SLAVE21_1 $MASTER4_WRITE_SLAVE22_1 $MASTER4_WRITE_SLAVE23_1 $MASTER4_WRITE_SLAVE24_1 $MASTER4_WRITE_SLAVE25_1 $MASTER4_WRITE_SLAVE26_1 $MASTER4_WRITE_SLAVE27_1 $MASTER4_WRITE_SLAVE28_1 $MASTER4_WRITE_SLAVE29_1 $MASTER4_WRITE_SLAVE30_1 $MASTER4_WRITE_SLAVE31_1 $MASTER5_CHAN_RS_1 $MASTER5_CLOCK_DOMAIN_CROSSING_1 $MASTER5_DATA_WIDTH_1 $MASTER5_DWC_DATA_FIFO_DEPTH_1 $MASTER5_READ_INTERLEAVE_1 $MASTER5_READ_SLAVE0_1 $MASTER5_READ_SLAVE1_1 $MASTER5_READ_SLAVE2_1 $MASTER5_READ_SLAVE3_1 $MASTER5_READ_SLAVE4_1 $MASTER5_READ_SLAVE5_1 $MASTER5_READ_SLAVE6_1 $MASTER5_READ_SLAVE7_1 $MASTER5_READ_SLAVE8_1 $MASTER5_READ_SLAVE9_1 $MASTER5_READ_SLAVE10_1 $MASTER5_READ_SLAVE11_1 $MASTER5_READ_SLAVE12_1 $MASTER5_READ_SLAVE13_1 $MASTER5_READ_SLAVE14_1 $MASTER5_READ_SLAVE15_1 $MASTER5_READ_SLAVE16_1 $MASTER5_READ_SLAVE17_1 $MASTER5_READ_SLAVE18_1 $MASTER5_READ_SLAVE19_1 $MASTER5_READ_SLAVE20_1 $MASTER5_READ_SLAVE21_1 $MASTER5_READ_SLAVE22_1 $MASTER5_READ_SLAVE23_1 $MASTER5_READ_SLAVE24_1 $MASTER5_READ_SLAVE25_1 $MASTER5_READ_SLAVE26_1 $MASTER5_READ_SLAVE27_1 $MASTER5_READ_SLAVE28_1 $MASTER5_READ_SLAVE29_1 $MASTER5_READ_SLAVE30_1 $MASTER5_READ_SLAVE31_1 $MASTER5_TYPE_1 $MASTER5_WRITE_SLAVE0_1 $MASTER5_WRITE_SLAVE1_1 $MASTER5_WRITE_SLAVE2_1 $MASTER5_WRITE_SLAVE3_1 $MASTER5_WRITE_SLAVE4_1 $MASTER5_WRITE_SLAVE5_1 $MASTER5_WRITE_SLAVE6_1 $MASTER5_WRITE_SLAVE7_1 $MASTER5_WRITE_SLAVE8_1 $MASTER5_WRITE_SLAVE9_1 $MASTER5_WRITE_SLAVE10_1 $MASTER5_WRITE_SLAVE11_1 $MASTER5_WRITE_SLAVE12_1 $MASTER5_WRITE_SLAVE13_1 $MASTER5_WRITE_SLAVE14_1 $MASTER5_WRITE_SLAVE15_1 $MASTER5_WRITE_SLAVE16_1 $MASTER5_WRITE_SLAVE17_1 $MASTER5_WRITE_SLAVE18_1 $MASTER5_WRITE_SLAVE19_1 $MASTER5_WRITE_SLAVE20_1 $MASTER5_WRITE_SLAVE21_1 $MASTER5_WRITE_SLAVE22_1 $MASTER5_WRITE_SLAVE23_1 $MASTER5_WRITE_SLAVE24_1 $MASTER5_WRITE_SLAVE25_1 $MASTER5_WRITE_SLAVE26_1 $MASTER5_WRITE_SLAVE27_1 $MASTER5_WRITE_SLAVE28_1 $MASTER5_WRITE_SLAVE29_1 $MASTER5_WRITE_SLAVE30_1 $MASTER5_WRITE_SLAVE31_1 $MASTER6_CHAN_RS_1 $MASTER6_CLOCK_DOMAIN_CROSSING_1 $MASTER6_DATA_WIDTH_1 $MASTER6_DWC_DATA_FIFO_DEPTH_1 $MASTER6_READ_INTERLEAVE_1 $MASTER6_READ_SLAVE0_1 $MASTER6_READ_SLAVE1_1 $MASTER6_READ_SLAVE2_1 $MASTER6_READ_SLAVE3_1 $MASTER6_READ_SLAVE4_1 $MASTER6_READ_SLAVE5_1 $MASTER6_READ_SLAVE6_1 $MASTER6_READ_SLAVE7_1 $MASTER6_READ_SLAVE8_1 $MASTER6_READ_SLAVE9_1 $MASTER6_READ_SLAVE10_1 $MASTER6_READ_SLAVE11_1 $MASTER6_READ_SLAVE12_1 $MASTER6_READ_SLAVE13_1 $MASTER6_READ_SLAVE14_1 $MASTER6_READ_SLAVE15_1 $MASTER6_READ_SLAVE16_1 $MASTER6_READ_SLAVE17_1 $MASTER6_READ_SLAVE18_1 $MASTER6_READ_SLAVE19_1 $MASTER6_READ_SLAVE20_1 $MASTER6_READ_SLAVE21_1 $MASTER6_READ_SLAVE22_1 $MASTER6_READ_SLAVE23_1 $MASTER6_READ_SLAVE24_1 $MASTER6_READ_SLAVE25_1 $MASTER6_READ_SLAVE26_1 $MASTER6_READ_SLAVE27_1 $MASTER6_READ_SLAVE28_1 $MASTER6_READ_SLAVE29_1 $MASTER6_READ_SLAVE30_1 $MASTER6_READ_SLAVE31_1 $MASTER6_TYPE_1 $MASTER6_WRITE_SLAVE0_1 $MASTER6_WRITE_SLAVE1_1 $MASTER6_WRITE_SLAVE2_1 $MASTER6_WRITE_SLAVE3_1 $MASTER6_WRITE_SLAVE4_1 $MASTER6_WRITE_SLAVE5_1 $MASTER6_WRITE_SLAVE6_1 $MASTER6_WRITE_SLAVE7_1 $MASTER6_WRITE_SLAVE8_1 $MASTER6_WRITE_SLAVE9_1 $MASTER6_WRITE_SLAVE10_1 $MASTER6_WRITE_SLAVE11_1 $MASTER6_WRITE_SLAVE12_1 $MASTER6_WRITE_SLAVE13_1 $MASTER6_WRITE_SLAVE14_1 $MASTER6_WRITE_SLAVE15_1 $MASTER6_WRITE_SLAVE16_1 $MASTER6_WRITE_SLAVE17_1 $MASTER6_WRITE_SLAVE18_1 $MASTER6_WRITE_SLAVE19_1 $MASTER6_WRITE_SLAVE20_1 $MASTER6_WRITE_SLAVE21_1 $MASTER6_WRITE_SLAVE22_1 $MASTER6_WRITE_SLAVE23_1 $MASTER6_WRITE_SLAVE24_1 $MASTER6_WRITE_SLAVE25_1 $MASTER6_WRITE_SLAVE26_1 $MASTER6_WRITE_SLAVE27_1 $MASTER6_WRITE_SLAVE28_1 $MASTER6_WRITE_SLAVE29_1 $MASTER6_WRITE_SLAVE30_1 $MASTER6_WRITE_SLAVE31_1 $MASTER7_CHAN_RS_1 $MASTER7_CLOCK_DOMAIN_CROSSING_1 $MASTER7_DATA_WIDTH_1 $MASTER7_DWC_DATA_FIFO_DEPTH_1 $MASTER7_READ_INTERLEAVE_1 $MASTER7_READ_SLAVE0_1 $MASTER7_READ_SLAVE1_1 $MASTER7_READ_SLAVE2_1 $MASTER7_READ_SLAVE3_1 $MASTER7_READ_SLAVE4_1 $MASTER7_READ_SLAVE5_1 $MASTER7_READ_SLAVE6_1 $MASTER7_READ_SLAVE7_1 $MASTER7_READ_SLAVE8_1 $MASTER7_READ_SLAVE9_1 $MASTER7_READ_SLAVE10_1 $MASTER7_READ_SLAVE11_1 $MASTER7_READ_SLAVE12_1 $MASTER7_READ_SLAVE13_1 $MASTER7_READ_SLAVE14_1 $MASTER7_READ_SLAVE15_1 $MASTER7_READ_SLAVE16_1 $MASTER7_READ_SLAVE17_1 $MASTER7_READ_SLAVE18_1 $MASTER7_READ_SLAVE19_1 $MASTER7_READ_SLAVE20_1 $MASTER7_READ_SLAVE21_1 $MASTER7_READ_SLAVE22_1 $MASTER7_READ_SLAVE23_1 $MASTER7_READ_SLAVE24_1 $MASTER7_READ_SLAVE25_1 $MASTER7_READ_SLAVE26_1 $MASTER7_READ_SLAVE27_1 $MASTER7_READ_SLAVE28_1 $MASTER7_READ_SLAVE29_1 $MASTER7_READ_SLAVE30_1 $MASTER7_READ_SLAVE31_1 $MASTER7_TYPE_1 $MASTER7_WRITE_SLAVE0_1 $MASTER7_WRITE_SLAVE1_1 $MASTER7_WRITE_SLAVE2_1 $MASTER7_WRITE_SLAVE3_1 $MASTER7_WRITE_SLAVE4_1 $MASTER7_WRITE_SLAVE5_1 $MASTER7_WRITE_SLAVE6_1 $MASTER7_WRITE_SLAVE7_1 $MASTER7_WRITE_SLAVE8_1 $MASTER7_WRITE_SLAVE9_1 $MASTER7_WRITE_SLAVE10_1 $MASTER7_WRITE_SLAVE11_1 $MASTER7_WRITE_SLAVE12_1 $MASTER7_WRITE_SLAVE13_1 $MASTER7_WRITE_SLAVE14_1 $MASTER7_WRITE_SLAVE15_1 $MASTER7_WRITE_SLAVE16_1 $MASTER7_WRITE_SLAVE17_1 $MASTER7_WRITE_SLAVE18_1 $MASTER7_WRITE_SLAVE19_1 $MASTER7_WRITE_SLAVE20_1 $MASTER7_WRITE_SLAVE21_1 $MASTER7_WRITE_SLAVE22_1 $MASTER7_WRITE_SLAVE23_1 $MASTER7_WRITE_SLAVE24_1 $MASTER7_WRITE_SLAVE25_1 $MASTER7_WRITE_SLAVE26_1 $MASTER7_WRITE_SLAVE27_1 $MASTER7_WRITE_SLAVE28_1 $MASTER7_WRITE_SLAVE29_1 $MASTER7_WRITE_SLAVE30_1 $MASTER7_WRITE_SLAVE31_1 $MASTER8_CHAN_RS_1 $MASTER8_CLOCK_DOMAIN_CROSSING_1 $MASTER8_DATA_WIDTH_1 $MASTER8_DWC_DATA_FIFO_DEPTH_1 $MASTER8_READ_INTERLEAVE_1 $MASTER8_READ_SLAVE0_1 $MASTER8_READ_SLAVE1_1 $MASTER8_READ_SLAVE2_1 $MASTER8_READ_SLAVE3_1 $MASTER8_READ_SLAVE4_1 $MASTER8_READ_SLAVE5_1 $MASTER8_READ_SLAVE6_1 $MASTER8_READ_SLAVE7_1 $MASTER8_READ_SLAVE8_1 $MASTER8_READ_SLAVE9_1 $MASTER8_READ_SLAVE10_1 $MASTER8_READ_SLAVE11_1 $MASTER8_READ_SLAVE12_1 $MASTER8_READ_SLAVE13_1 $MASTER8_READ_SLAVE14_1 $MASTER8_READ_SLAVE15_1 $MASTER8_READ_SLAVE16_1 $MASTER8_READ_SLAVE17_1 $MASTER8_READ_SLAVE18_1 $MASTER8_READ_SLAVE19_1 $MASTER8_READ_SLAVE20_1 $MASTER8_READ_SLAVE21_1 $MASTER8_READ_SLAVE22_1 $MASTER8_READ_SLAVE23_1 $MASTER8_READ_SLAVE24_1 $MASTER8_READ_SLAVE25_1 $MASTER8_READ_SLAVE26_1 $MASTER8_READ_SLAVE27_1 $MASTER8_READ_SLAVE28_1 $MASTER8_READ_SLAVE29_1 $MASTER8_READ_SLAVE30_1 $MASTER8_READ_SLAVE31_1 $MASTER8_TYPE_1 $MASTER8_WRITE_SLAVE0_1 $MASTER8_WRITE_SLAVE1_1 $MASTER8_WRITE_SLAVE2_1 $MASTER8_WRITE_SLAVE3_1 $MASTER8_WRITE_SLAVE4_1 $MASTER8_WRITE_SLAVE5_1 $MASTER8_WRITE_SLAVE6_1 $MASTER8_WRITE_SLAVE7_1 $MASTER8_WRITE_SLAVE8_1 $MASTER8_WRITE_SLAVE9_1 $MASTER8_WRITE_SLAVE10_1 $MASTER8_WRITE_SLAVE11_1 $MASTER8_WRITE_SLAVE12_1 $MASTER8_WRITE_SLAVE13_1 $MASTER8_WRITE_SLAVE14_1 $MASTER8_WRITE_SLAVE15_1 $MASTER8_WRITE_SLAVE16_1 $MASTER8_WRITE_SLAVE17_1 $MASTER8_WRITE_SLAVE18_1 $MASTER8_WRITE_SLAVE19_1 $MASTER8_WRITE_SLAVE20_1 $MASTER8_WRITE_SLAVE21_1 $MASTER8_WRITE_SLAVE22_1 $MASTER8_WRITE_SLAVE23_1 $MASTER8_WRITE_SLAVE24_1 $MASTER8_WRITE_SLAVE25_1 $MASTER8_WRITE_SLAVE26_1 $MASTER8_WRITE_SLAVE27_1 $MASTER8_WRITE_SLAVE28_1 $MASTER8_WRITE_SLAVE29_1 $MASTER8_WRITE_SLAVE30_1 $MASTER8_WRITE_SLAVE31_1 $MASTER9_CHAN_RS_1 $MASTER9_CLOCK_DOMAIN_CROSSING_1 $MASTER9_DATA_WIDTH_1 $MASTER9_DWC_DATA_FIFO_DEPTH_1 $MASTER9_READ_INTERLEAVE_1 $MASTER9_READ_SLAVE0_1 $MASTER9_READ_SLAVE1_1 $MASTER9_READ_SLAVE2_1 $MASTER9_READ_SLAVE3_1 $MASTER9_READ_SLAVE4_1 $MASTER9_READ_SLAVE5_1 $MASTER9_READ_SLAVE6_1 $MASTER9_READ_SLAVE7_1 $MASTER9_READ_SLAVE8_1 $MASTER9_READ_SLAVE9_1 $MASTER9_READ_SLAVE10_1 $MASTER9_READ_SLAVE11_1 $MASTER9_READ_SLAVE12_1 $MASTER9_READ_SLAVE13_1 $MASTER9_READ_SLAVE14_1 $MASTER9_READ_SLAVE15_1 $MASTER9_READ_SLAVE16_1 $MASTER9_READ_SLAVE17_1 $MASTER9_READ_SLAVE18_1 $MASTER9_READ_SLAVE19_1 $MASTER9_READ_SLAVE20_1 $MASTER9_READ_SLAVE21_1 $MASTER9_READ_SLAVE22_1 $MASTER9_READ_SLAVE23_1 $MASTER9_READ_SLAVE24_1 $MASTER9_READ_SLAVE25_1 $MASTER9_READ_SLAVE26_1 $MASTER9_READ_SLAVE27_1 $MASTER9_READ_SLAVE28_1 $MASTER9_READ_SLAVE29_1 $MASTER9_READ_SLAVE30_1 $MASTER9_READ_SLAVE31_1 $MASTER9_TYPE_1 $MASTER9_WRITE_SLAVE0_1 $MASTER9_WRITE_SLAVE1_1 $MASTER9_WRITE_SLAVE2_1 $MASTER9_WRITE_SLAVE3_1 $MASTER9_WRITE_SLAVE4_1 $MASTER9_WRITE_SLAVE5_1 $MASTER9_WRITE_SLAVE6_1 $MASTER9_WRITE_SLAVE7_1 $MASTER9_WRITE_SLAVE8_1 $MASTER9_WRITE_SLAVE9_1 $MASTER9_WRITE_SLAVE10_1 $MASTER9_WRITE_SLAVE11_1 $MASTER9_WRITE_SLAVE12_1 $MASTER9_WRITE_SLAVE13_1 $MASTER9_WRITE_SLAVE14_1 $MASTER9_WRITE_SLAVE15_1 $MASTER9_WRITE_SLAVE16_1 $MASTER9_WRITE_SLAVE17_1 $MASTER9_WRITE_SLAVE18_1 $MASTER9_WRITE_SLAVE19_1 $MASTER9_WRITE_SLAVE20_1 $MASTER9_WRITE_SLAVE21_1 $MASTER9_WRITE_SLAVE22_1 $MASTER9_WRITE_SLAVE23_1 $MASTER9_WRITE_SLAVE24_1 $MASTER9_WRITE_SLAVE25_1 $MASTER9_WRITE_SLAVE26_1 $MASTER9_WRITE_SLAVE27_1 $MASTER9_WRITE_SLAVE28_1 $MASTER9_WRITE_SLAVE29_1 $MASTER9_WRITE_SLAVE30_1 $MASTER9_WRITE_SLAVE31_1 $MASTER10_CHAN_RS_1 $MASTER10_CLOCK_DOMAIN_CROSSING_1 $MASTER10_DATA_WIDTH_1 $MASTER10_DWC_DATA_FIFO_DEPTH_1 $MASTER10_READ_INTERLEAVE_1 $MASTER10_READ_SLAVE0_1 $MASTER10_READ_SLAVE1_1 $MASTER10_READ_SLAVE2_1 $MASTER10_READ_SLAVE3_1 $MASTER10_READ_SLAVE4_1 $MASTER10_READ_SLAVE5_1 $MASTER10_READ_SLAVE6_1 $MASTER10_READ_SLAVE7_1 $MASTER10_READ_SLAVE8_1 $MASTER10_READ_SLAVE9_1 $MASTER10_READ_SLAVE10_1 $MASTER10_READ_SLAVE11_1 $MASTER10_READ_SLAVE12_1 $MASTER10_READ_SLAVE13_1 $MASTER10_READ_SLAVE14_1 $MASTER10_READ_SLAVE15_1 $MASTER10_READ_SLAVE16_1 $MASTER10_READ_SLAVE17_1 $MASTER10_READ_SLAVE18_1 $MASTER10_READ_SLAVE19_1 $MASTER10_READ_SLAVE20_1 $MASTER10_READ_SLAVE21_1 $MASTER10_READ_SLAVE22_1 $MASTER10_READ_SLAVE23_1 $MASTER10_READ_SLAVE24_1 $MASTER10_READ_SLAVE25_1 $MASTER10_READ_SLAVE26_1 $MASTER10_READ_SLAVE27_1 $MASTER10_READ_SLAVE28_1 $MASTER10_READ_SLAVE29_1 $MASTER10_READ_SLAVE30_1 $MASTER10_READ_SLAVE31_1 $MASTER10_TYPE_1 $MASTER10_WRITE_SLAVE0_1 $MASTER10_WRITE_SLAVE1_1 $MASTER10_WRITE_SLAVE2_1 $MASTER10_WRITE_SLAVE3_1 $MASTER10_WRITE_SLAVE4_1 $MASTER10_WRITE_SLAVE5_1 $MASTER10_WRITE_SLAVE6_1 $MASTER10_WRITE_SLAVE7_1 $MASTER10_WRITE_SLAVE8_1 $MASTER10_WRITE_SLAVE9_1 $MASTER10_WRITE_SLAVE10_1 $MASTER10_WRITE_SLAVE11_1 $MASTER10_WRITE_SLAVE12_1 $MASTER10_WRITE_SLAVE13_1 $MASTER10_WRITE_SLAVE14_1 $MASTER10_WRITE_SLAVE15_1 $MASTER10_WRITE_SLAVE16_1 $MASTER10_WRITE_SLAVE17_1 $MASTER10_WRITE_SLAVE18_1 $MASTER10_WRITE_SLAVE19_1 $MASTER10_WRITE_SLAVE20_1 $MASTER10_WRITE_SLAVE21_1 $MASTER10_WRITE_SLAVE22_1 $MASTER10_WRITE_SLAVE23_1 $MASTER10_WRITE_SLAVE24_1 $MASTER10_WRITE_SLAVE25_1 $MASTER10_WRITE_SLAVE26_1 $MASTER10_WRITE_SLAVE27_1 $MASTER10_WRITE_SLAVE28_1 $MASTER10_WRITE_SLAVE29_1 $MASTER10_WRITE_SLAVE30_1 $MASTER10_WRITE_SLAVE31_1 $MASTER11_CHAN_RS_1 $MASTER11_CLOCK_DOMAIN_CROSSING_1 $MASTER11_DATA_WIDTH_1 $MASTER11_DWC_DATA_FIFO_DEPTH_1 $MASTER11_READ_INTERLEAVE_1 $MASTER11_READ_SLAVE0_1 $MASTER11_READ_SLAVE1_1 $MASTER11_READ_SLAVE2_1 $MASTER11_READ_SLAVE3_1 $MASTER11_READ_SLAVE4_1 $MASTER11_READ_SLAVE5_1 $MASTER11_READ_SLAVE6_1 $MASTER11_READ_SLAVE7_1 $MASTER11_READ_SLAVE8_1 $MASTER11_READ_SLAVE9_1 $MASTER11_READ_SLAVE10_1 $MASTER11_READ_SLAVE11_1 $MASTER11_READ_SLAVE12_1 $MASTER11_READ_SLAVE13_1 $MASTER11_READ_SLAVE14_1 $MASTER11_READ_SLAVE15_1 $MASTER11_READ_SLAVE16_1 $MASTER11_READ_SLAVE17_1 $MASTER11_READ_SLAVE18_1 $MASTER11_READ_SLAVE19_1 $MASTER11_READ_SLAVE20_1 $MASTER11_READ_SLAVE21_1 $MASTER11_READ_SLAVE22_1 $MASTER11_READ_SLAVE23_1 $MASTER11_READ_SLAVE24_1 $MASTER11_READ_SLAVE25_1 $MASTER11_READ_SLAVE26_1 $MASTER11_READ_SLAVE27_1 $MASTER11_READ_SLAVE28_1 $MASTER11_READ_SLAVE29_1 $MASTER11_READ_SLAVE30_1 $MASTER11_READ_SLAVE31_1 $MASTER11_TYPE_1 $MASTER11_WRITE_SLAVE0_1 $MASTER11_WRITE_SLAVE1_1 $MASTER11_WRITE_SLAVE2_1 $MASTER11_WRITE_SLAVE3_1 $MASTER11_WRITE_SLAVE4_1 $MASTER11_WRITE_SLAVE5_1 $MASTER11_WRITE_SLAVE6_1 $MASTER11_WRITE_SLAVE7_1 $MASTER11_WRITE_SLAVE8_1 $MASTER11_WRITE_SLAVE9_1 $MASTER11_WRITE_SLAVE10_1 $MASTER11_WRITE_SLAVE11_1 $MASTER11_WRITE_SLAVE12_1 $MASTER11_WRITE_SLAVE13_1 $MASTER11_WRITE_SLAVE14_1 $MASTER11_WRITE_SLAVE15_1 $MASTER11_WRITE_SLAVE16_1 $MASTER11_WRITE_SLAVE17_1 $MASTER11_WRITE_SLAVE18_1 $MASTER11_WRITE_SLAVE19_1 $MASTER11_WRITE_SLAVE20_1 $MASTER11_WRITE_SLAVE21_1 $MASTER11_WRITE_SLAVE22_1 $MASTER11_WRITE_SLAVE23_1 $MASTER11_WRITE_SLAVE24_1 $MASTER11_WRITE_SLAVE25_1 $MASTER11_WRITE_SLAVE26_1 $MASTER11_WRITE_SLAVE27_1 $MASTER11_WRITE_SLAVE28_1 $MASTER11_WRITE_SLAVE29_1 $MASTER11_WRITE_SLAVE30_1 $MASTER11_WRITE_SLAVE31_1 $MASTER12_CHAN_RS_1 $MASTER12_CLOCK_DOMAIN_CROSSING_1 $MASTER12_DATA_WIDTH_1 $MASTER12_DWC_DATA_FIFO_DEPTH_1 $MASTER12_READ_INTERLEAVE_1 $MASTER12_READ_SLAVE0_1 $MASTER12_READ_SLAVE1_1 $MASTER12_READ_SLAVE2_1 $MASTER12_READ_SLAVE3_1 $MASTER12_READ_SLAVE4_1 $MASTER12_READ_SLAVE5_1 $MASTER12_READ_SLAVE6_1 $MASTER12_READ_SLAVE7_1 $MASTER12_READ_SLAVE8_1 $MASTER12_READ_SLAVE9_1 $MASTER12_READ_SLAVE10_1 $MASTER12_READ_SLAVE11_1 $MASTER12_READ_SLAVE12_1 $MASTER12_READ_SLAVE13_1 $MASTER12_READ_SLAVE14_1 $MASTER12_READ_SLAVE15_1 $MASTER12_READ_SLAVE16_1 $MASTER12_READ_SLAVE17_1 $MASTER12_READ_SLAVE18_1 $MASTER12_READ_SLAVE19_1 $MASTER12_READ_SLAVE20_1 $MASTER12_READ_SLAVE21_1 $MASTER12_READ_SLAVE22_1 $MASTER12_READ_SLAVE23_1 $MASTER12_READ_SLAVE24_1 $MASTER12_READ_SLAVE25_1 $MASTER12_READ_SLAVE26_1 $MASTER12_READ_SLAVE27_1 $MASTER12_READ_SLAVE28_1 $MASTER12_READ_SLAVE29_1 $MASTER12_READ_SLAVE30_1 $MASTER12_READ_SLAVE31_1 $MASTER12_TYPE_1 $MASTER12_WRITE_SLAVE0_1 $MASTER12_WRITE_SLAVE1_1 $MASTER12_WRITE_SLAVE2_1 $MASTER12_WRITE_SLAVE3_1 $MASTER12_WRITE_SLAVE4_1 $MASTER12_WRITE_SLAVE5_1 $MASTER12_WRITE_SLAVE6_1 $MASTER12_WRITE_SLAVE7_1 $MASTER12_WRITE_SLAVE8_1 $MASTER12_WRITE_SLAVE9_1 $MASTER12_WRITE_SLAVE10_1 $MASTER12_WRITE_SLAVE11_1 $MASTER12_WRITE_SLAVE12_1 $MASTER12_WRITE_SLAVE13_1 $MASTER12_WRITE_SLAVE14_1 $MASTER12_WRITE_SLAVE15_1 $MASTER12_WRITE_SLAVE16_1 $MASTER12_WRITE_SLAVE17_1 $MASTER12_WRITE_SLAVE18_1 $MASTER12_WRITE_SLAVE19_1 $MASTER12_WRITE_SLAVE20_1 $MASTER12_WRITE_SLAVE21_1 $MASTER12_WRITE_SLAVE22_1 $MASTER12_WRITE_SLAVE23_1 $MASTER12_WRITE_SLAVE24_1 $MASTER12_WRITE_SLAVE25_1 $MASTER12_WRITE_SLAVE26_1 $MASTER12_WRITE_SLAVE27_1 $MASTER12_WRITE_SLAVE28_1 $MASTER12_WRITE_SLAVE29_1 $MASTER12_WRITE_SLAVE30_1 $MASTER12_WRITE_SLAVE31_1 $MASTER13_CHAN_RS_1 $MASTER13_CLOCK_DOMAIN_CROSSING_1 $MASTER13_DATA_WIDTH_1 $MASTER13_DWC_DATA_FIFO_DEPTH_1 $MASTER13_READ_INTERLEAVE_1 $MASTER13_READ_SLAVE0_1 $MASTER13_READ_SLAVE1_1 $MASTER13_READ_SLAVE2_1 $MASTER13_READ_SLAVE3_1 $MASTER13_READ_SLAVE4_1 $MASTER13_READ_SLAVE5_1 $MASTER13_READ_SLAVE6_1 $MASTER13_READ_SLAVE7_1 $MASTER13_READ_SLAVE8_1 $MASTER13_READ_SLAVE9_1 $MASTER13_READ_SLAVE10_1 $MASTER13_READ_SLAVE11_1 $MASTER13_READ_SLAVE12_1 $MASTER13_READ_SLAVE13_1 $MASTER13_READ_SLAVE14_1 $MASTER13_READ_SLAVE15_1 $MASTER13_READ_SLAVE16_1 $MASTER13_READ_SLAVE17_1 $MASTER13_READ_SLAVE18_1 $MASTER13_READ_SLAVE19_1 $MASTER13_READ_SLAVE20_1 $MASTER13_READ_SLAVE21_1 $MASTER13_READ_SLAVE22_1 $MASTER13_READ_SLAVE23_1 $MASTER13_READ_SLAVE24_1 $MASTER13_READ_SLAVE25_1 $MASTER13_READ_SLAVE26_1 $MASTER13_READ_SLAVE27_1 $MASTER13_READ_SLAVE28_1 $MASTER13_READ_SLAVE29_1 $MASTER13_READ_SLAVE30_1 $MASTER13_READ_SLAVE31_1 $MASTER13_TYPE_1 $MASTER13_WRITE_SLAVE0_1 $MASTER13_WRITE_SLAVE1_1 $MASTER13_WRITE_SLAVE2_1 $MASTER13_WRITE_SLAVE3_1 $MASTER13_WRITE_SLAVE4_1 $MASTER13_WRITE_SLAVE5_1 $MASTER13_WRITE_SLAVE6_1 $MASTER13_WRITE_SLAVE7_1 $MASTER13_WRITE_SLAVE8_1 $MASTER13_WRITE_SLAVE9_1 $MASTER13_WRITE_SLAVE10_1 $MASTER13_WRITE_SLAVE11_1 $MASTER13_WRITE_SLAVE12_1 $MASTER13_WRITE_SLAVE13_1 $MASTER13_WRITE_SLAVE14_1 $MASTER13_WRITE_SLAVE15_1 $MASTER13_WRITE_SLAVE16_1 $MASTER13_WRITE_SLAVE17_1 $MASTER13_WRITE_SLAVE18_1 $MASTER13_WRITE_SLAVE19_1 $MASTER13_WRITE_SLAVE20_1 $MASTER13_WRITE_SLAVE21_1 $MASTER13_WRITE_SLAVE22_1 $MASTER13_WRITE_SLAVE23_1 $MASTER13_WRITE_SLAVE24_1 $MASTER13_WRITE_SLAVE25_1 $MASTER13_WRITE_SLAVE26_1 $MASTER13_WRITE_SLAVE27_1 $MASTER13_WRITE_SLAVE28_1 $MASTER13_WRITE_SLAVE29_1 $MASTER13_WRITE_SLAVE30_1 $MASTER13_WRITE_SLAVE31_1 $MASTER14_CHAN_RS_1 $MASTER14_CLOCK_DOMAIN_CROSSING_1 $MASTER14_DATA_WIDTH_1 $MASTER14_DWC_DATA_FIFO_DEPTH_1 $MASTER14_READ_INTERLEAVE_1 $MASTER14_READ_SLAVE0_1 $MASTER14_READ_SLAVE1_1 $MASTER14_READ_SLAVE2_1 $MASTER14_READ_SLAVE3_1 $MASTER14_READ_SLAVE4_1 $MASTER14_READ_SLAVE5_1 $MASTER14_READ_SLAVE6_1 $MASTER14_READ_SLAVE7_1 $MASTER14_READ_SLAVE8_1 $MASTER14_READ_SLAVE9_1 $MASTER14_READ_SLAVE10_1 $MASTER14_READ_SLAVE11_1 $MASTER14_READ_SLAVE12_1 $MASTER14_READ_SLAVE13_1 $MASTER14_READ_SLAVE14_1 $MASTER14_READ_SLAVE15_1 $MASTER14_READ_SLAVE16_1 $MASTER14_READ_SLAVE17_1 $MASTER14_READ_SLAVE18_1 $MASTER14_READ_SLAVE19_1 $MASTER14_READ_SLAVE20_1 $MASTER14_READ_SLAVE21_1 $MASTER14_READ_SLAVE22_1 $MASTER14_READ_SLAVE23_1 $MASTER14_READ_SLAVE24_1 $MASTER14_READ_SLAVE25_1 $MASTER14_READ_SLAVE26_1 $MASTER14_READ_SLAVE27_1 $MASTER14_READ_SLAVE28_1 $MASTER14_READ_SLAVE29_1 $MASTER14_READ_SLAVE30_1 $MASTER14_READ_SLAVE31_1 $MASTER14_TYPE_1 $MASTER14_WRITE_SLAVE0_1 $MASTER14_WRITE_SLAVE1_1 $MASTER14_WRITE_SLAVE2_1 $MASTER14_WRITE_SLAVE3_1 $MASTER14_WRITE_SLAVE4_1 $MASTER14_WRITE_SLAVE5_1 $MASTER14_WRITE_SLAVE6_1 $MASTER14_WRITE_SLAVE7_1 $MASTER14_WRITE_SLAVE8_1 $MASTER14_WRITE_SLAVE9_1 $MASTER14_WRITE_SLAVE10_1 $MASTER14_WRITE_SLAVE11_1 $MASTER14_WRITE_SLAVE12_1 $MASTER14_WRITE_SLAVE13_1 $MASTER14_WRITE_SLAVE14_1 $MASTER14_WRITE_SLAVE15_1 $MASTER14_WRITE_SLAVE16_1 $MASTER14_WRITE_SLAVE17_1 $MASTER14_WRITE_SLAVE18_1 $MASTER14_WRITE_SLAVE19_1 $MASTER14_WRITE_SLAVE20_1 $MASTER14_WRITE_SLAVE21_1 $MASTER14_WRITE_SLAVE22_1 $MASTER14_WRITE_SLAVE23_1 $MASTER14_WRITE_SLAVE24_1 $MASTER14_WRITE_SLAVE25_1 $MASTER14_WRITE_SLAVE26_1 $MASTER14_WRITE_SLAVE27_1 $MASTER14_WRITE_SLAVE28_1 $MASTER14_WRITE_SLAVE29_1 $MASTER14_WRITE_SLAVE30_1 $MASTER14_WRITE_SLAVE31_1 $MASTER15_CHAN_RS_1 $MASTER15_CLOCK_DOMAIN_CROSSING_1 $MASTER15_DATA_WIDTH_1 $MASTER15_DWC_DATA_FIFO_DEPTH_1 $MASTER15_READ_INTERLEAVE_1 $MASTER15_READ_SLAVE0_1 $MASTER15_READ_SLAVE1_1 $MASTER15_READ_SLAVE2_1 $MASTER15_READ_SLAVE3_1 $MASTER15_READ_SLAVE4_1 $MASTER15_READ_SLAVE5_1 $MASTER15_READ_SLAVE6_1 $MASTER15_READ_SLAVE7_1 $MASTER15_READ_SLAVE8_1 $MASTER15_READ_SLAVE9_1 $MASTER15_READ_SLAVE10_1 $MASTER15_READ_SLAVE11_1 $MASTER15_READ_SLAVE12_1 $MASTER15_READ_SLAVE13_1 $MASTER15_READ_SLAVE14_1 $MASTER15_READ_SLAVE15_1 $MASTER15_READ_SLAVE16_1 $MASTER15_READ_SLAVE17_1 $MASTER15_READ_SLAVE18_1 $MASTER15_READ_SLAVE19_1 $MASTER15_READ_SLAVE20_1 $MASTER15_READ_SLAVE21_1 $MASTER15_READ_SLAVE22_1 $MASTER15_READ_SLAVE23_1 $MASTER15_READ_SLAVE24_1 $MASTER15_READ_SLAVE25_1 $MASTER15_READ_SLAVE26_1 $MASTER15_READ_SLAVE27_1 $MASTER15_READ_SLAVE28_1 $MASTER15_READ_SLAVE29_1 $MASTER15_READ_SLAVE30_1 $MASTER15_READ_SLAVE31_1 $MASTER15_TYPE_1 $MASTER15_WRITE_SLAVE0_1 $MASTER15_WRITE_SLAVE1_1 $MASTER15_WRITE_SLAVE2_1 $MASTER15_WRITE_SLAVE3_1 $MASTER15_WRITE_SLAVE4_1 $MASTER15_WRITE_SLAVE5_1 $MASTER15_WRITE_SLAVE6_1 $MASTER15_WRITE_SLAVE7_1 $MASTER15_WRITE_SLAVE8_1 $MASTER15_WRITE_SLAVE9_1 $MASTER15_WRITE_SLAVE10_1 $MASTER15_WRITE_SLAVE11_1 $MASTER15_WRITE_SLAVE12_1 $MASTER15_WRITE_SLAVE13_1 $MASTER15_WRITE_SLAVE14_1 $MASTER15_WRITE_SLAVE15_1 $MASTER15_WRITE_SLAVE16_1 $MASTER15_WRITE_SLAVE17_1 $MASTER15_WRITE_SLAVE18_1 $MASTER15_WRITE_SLAVE19_1 $MASTER15_WRITE_SLAVE20_1 $MASTER15_WRITE_SLAVE21_1 $MASTER15_WRITE_SLAVE22_1 $MASTER15_WRITE_SLAVE23_1 $MASTER15_WRITE_SLAVE24_1 $MASTER15_WRITE_SLAVE25_1 $MASTER15_WRITE_SLAVE26_1 $MASTER15_WRITE_SLAVE27_1 $MASTER15_WRITE_SLAVE28_1 $MASTER15_WRITE_SLAVE29_1 $MASTER15_WRITE_SLAVE30_1 $MASTER15_WRITE_SLAVE31_1 $NUM_MASTERS_1 $NUM_MASTERS_WIDTH_1 $NUM_SLAVES_1 $NUM_THREADS_1 $OPEN_TRANS_MAX_1 $OPTIMIZATION_1 $RD_ARB_EN_1 $SLAVE0_CHAN_RS_1 $SLAVE0_CLOCK_DOMAIN_CROSSING_1 $SLAVE0_DATA_WIDTH_1 $SLAVE0_DWC_DATA_FIFO_DEPTH_1 $SLAVE0_END_ADDR_1 $SLAVE0_END_ADDR_UPPER_1 $SLAVE0_READ_INTERLEAVE_1 $SLAVE0_START_ADDR_1 $SLAVE0_START_ADDR_UPPER_1 $SLAVE0_TYPE_1 $SLAVE1_CHAN_RS_1 $SLAVE1_CLOCK_DOMAIN_CROSSING_1 $SLAVE1_DATA_WIDTH_1 $SLAVE1_DWC_DATA_FIFO_DEPTH_1 $SLAVE1_END_ADDR_1 $SLAVE1_END_ADDR_UPPER_1 $SLAVE1_READ_INTERLEAVE_1 $SLAVE1_START_ADDR_1 $SLAVE1_START_ADDR_UPPER_1 $SLAVE1_TYPE_1 $SLAVE2_CHAN_RS_1 $SLAVE2_CLOCK_DOMAIN_CROSSING_1 $SLAVE2_DATA_WIDTH_1 $SLAVE2_DWC_DATA_FIFO_DEPTH_1 $SLAVE2_END_ADDR_1 $SLAVE2_END_ADDR_UPPER_1 $SLAVE2_READ_INTERLEAVE_1 $SLAVE2_START_ADDR_1 $SLAVE2_START_ADDR_UPPER_1 $SLAVE2_TYPE_1 $SLAVE3_CHAN_RS_1 $SLAVE3_CLOCK_DOMAIN_CROSSING_1 $SLAVE3_DATA_WIDTH_1 $SLAVE3_DWC_DATA_FIFO_DEPTH_1 $SLAVE3_END_ADDR_1 $SLAVE3_END_ADDR_UPPER_1 $SLAVE3_READ_INTERLEAVE_1 $SLAVE3_START_ADDR_1 $SLAVE3_START_ADDR_UPPER_1 $SLAVE3_TYPE_1 $SLAVE4_CHAN_RS_1 $SLAVE4_CLOCK_DOMAIN_CROSSING_1 $SLAVE4_DATA_WIDTH_1 $SLAVE4_DWC_DATA_FIFO_DEPTH_1 $SLAVE4_END_ADDR_1 $SLAVE4_END_ADDR_UPPER_1 $SLAVE4_READ_INTERLEAVE_1 $SLAVE4_START_ADDR_1 $SLAVE4_START_ADDR_UPPER_1 $SLAVE4_TYPE_1 $SLAVE5_CHAN_RS_1 $SLAVE5_CLOCK_DOMAIN_CROSSING_1 $SLAVE5_DATA_WIDTH_1 $SLAVE5_DWC_DATA_FIFO_DEPTH_1 $SLAVE5_END_ADDR_1 $SLAVE5_END_ADDR_UPPER_1 $SLAVE5_READ_INTERLEAVE_1 $SLAVE5_START_ADDR_1 $SLAVE5_START_ADDR_UPPER_1 $SLAVE5_TYPE_1 $SLAVE6_CHAN_RS_1 $SLAVE6_CLOCK_DOMAIN_CROSSING_1 $SLAVE6_DATA_WIDTH_1 $SLAVE6_DWC_DATA_FIFO_DEPTH_1 $SLAVE6_END_ADDR_1 $SLAVE6_END_ADDR_UPPER_1 $SLAVE6_READ_INTERLEAVE_1 $SLAVE6_START_ADDR_1 $SLAVE6_START_ADDR_UPPER_1 $SLAVE6_TYPE_1 $SLAVE7_CHAN_RS_1 $SLAVE7_CLOCK_DOMAIN_CROSSING_1 $SLAVE7_DATA_WIDTH_1 $SLAVE7_DWC_DATA_FIFO_DEPTH_1 $SLAVE7_END_ADDR_1 $SLAVE7_END_ADDR_UPPER_1 $SLAVE7_READ_INTERLEAVE_1 $SLAVE7_START_ADDR_1 $SLAVE7_START_ADDR_UPPER_1 $SLAVE7_TYPE_1 $SLAVE8_CHAN_RS_1 $SLAVE8_CLOCK_DOMAIN_CROSSING_1 $SLAVE8_DATA_WIDTH_1 $SLAVE8_DWC_DATA_FIFO_DEPTH_1 $SLAVE8_END_ADDR_1 $SLAVE8_END_ADDR_UPPER_1 $SLAVE8_READ_INTERLEAVE_1 $SLAVE8_START_ADDR_1 $SLAVE8_START_ADDR_UPPER_1 $SLAVE8_TYPE_1 $SLAVE9_CHAN_RS_1 $SLAVE9_CLOCK_DOMAIN_CROSSING_1 $SLAVE9_DATA_WIDTH_1 $SLAVE9_DWC_DATA_FIFO_DEPTH_1 $SLAVE9_END_ADDR_1 $SLAVE9_END_ADDR_UPPER_1 $SLAVE9_READ_INTERLEAVE_1 $SLAVE9_START_ADDR_1 $SLAVE9_START_ADDR_UPPER_1 $SLAVE9_TYPE_1 $SLAVE10_CHAN_RS_1 $SLAVE10_CLOCK_DOMAIN_CROSSING_1 $SLAVE10_DATA_WIDTH_1 $SLAVE10_DWC_DATA_FIFO_DEPTH_1 $SLAVE10_END_ADDR_1 $SLAVE10_END_ADDR_UPPER_1 $SLAVE10_READ_INTERLEAVE_1 $SLAVE10_START_ADDR_1 $SLAVE10_START_ADDR_UPPER_1 $SLAVE10_TYPE_1 $SLAVE11_CHAN_RS_1 $SLAVE11_CLOCK_DOMAIN_CROSSING_1 $SLAVE11_DATA_WIDTH_1 $SLAVE11_DWC_DATA_FIFO_DEPTH_1 $SLAVE11_END_ADDR_1 $SLAVE11_END_ADDR_UPPER_1 $SLAVE11_READ_INTERLEAVE_1 $SLAVE11_START_ADDR_1 $SLAVE11_START_ADDR_UPPER_1 $SLAVE11_TYPE_1 $SLAVE12_CHAN_RS_1 $SLAVE12_CLOCK_DOMAIN_CROSSING_1 $SLAVE12_DATA_WIDTH_1 $SLAVE12_DWC_DATA_FIFO_DEPTH_1 $SLAVE12_END_ADDR_1 $SLAVE12_END_ADDR_UPPER_1 $SLAVE12_READ_INTERLEAVE_1 $SLAVE12_START_ADDR_1 $SLAVE12_START_ADDR_UPPER_1 $SLAVE12_TYPE_1 $SLAVE13_CHAN_RS_1 $SLAVE13_CLOCK_DOMAIN_CROSSING_1 $SLAVE13_DATA_WIDTH_1 $SLAVE13_DWC_DATA_FIFO_DEPTH_1 $SLAVE13_END_ADDR_1 $SLAVE13_END_ADDR_UPPER_1 $SLAVE13_READ_INTERLEAVE_1 $SLAVE13_START_ADDR_1 $SLAVE13_START_ADDR_UPPER_1 $SLAVE13_TYPE_1 $SLAVE14_CHAN_RS_1 $SLAVE14_CLOCK_DOMAIN_CROSSING_1 $SLAVE14_DATA_WIDTH_1 $SLAVE14_DWC_DATA_FIFO_DEPTH_1 $SLAVE14_END_ADDR_1 $SLAVE14_END_ADDR_UPPER_1 $SLAVE14_READ_INTERLEAVE_1 $SLAVE14_START_ADDR_1 $SLAVE14_START_ADDR_UPPER_1 $SLAVE14_TYPE_1 $SLAVE15_CHAN_RS_1 $SLAVE15_CLOCK_DOMAIN_CROSSING_1 $SLAVE15_DATA_WIDTH_1 $SLAVE15_DWC_DATA_FIFO_DEPTH_1 $SLAVE15_END_ADDR_1 $SLAVE15_END_ADDR_UPPER_1 $SLAVE15_READ_INTERLEAVE_1 $SLAVE15_START_ADDR_1 $SLAVE15_START_ADDR_UPPER_1 $SLAVE15_TYPE_1 $SLAVE16_CHAN_RS_1 $SLAVE16_CLOCK_DOMAIN_CROSSING_1 $SLAVE16_DATA_WIDTH_1 $SLAVE16_DWC_DATA_FIFO_DEPTH_1 $SLAVE16_END_ADDR_1 $SLAVE16_END_ADDR_UPPER_1 $SLAVE16_READ_INTERLEAVE_1 $SLAVE16_START_ADDR_1 $SLAVE16_START_ADDR_UPPER_1 $SLAVE16_TYPE_1 $SLAVE17_CHAN_RS_1 $SLAVE17_CLOCK_DOMAIN_CROSSING_1 $SLAVE17_DATA_WIDTH_1 $SLAVE17_DWC_DATA_FIFO_DEPTH_1 $SLAVE17_END_ADDR_1 $SLAVE17_END_ADDR_UPPER_1 $SLAVE17_READ_INTERLEAVE_1 $SLAVE17_START_ADDR_1 $SLAVE17_START_ADDR_UPPER_1 $SLAVE17_TYPE_1 $SLAVE18_CHAN_RS_1 $SLAVE18_CLOCK_DOMAIN_CROSSING_1 $SLAVE18_DATA_WIDTH_1 $SLAVE18_DWC_DATA_FIFO_DEPTH_1 $SLAVE18_END_ADDR_1 $SLAVE18_END_ADDR_UPPER_1 $SLAVE18_READ_INTERLEAVE_1 $SLAVE18_START_ADDR_1 $SLAVE18_START_ADDR_UPPER_1 $SLAVE18_TYPE_1 $SLAVE19_CHAN_RS_1 $SLAVE19_CLOCK_DOMAIN_CROSSING_1 $SLAVE19_DATA_WIDTH_1 $SLAVE19_DWC_DATA_FIFO_DEPTH_1 $SLAVE19_END_ADDR_1 $SLAVE19_END_ADDR_UPPER_1 $SLAVE19_READ_INTERLEAVE_1 $SLAVE19_START_ADDR_1 $SLAVE19_START_ADDR_UPPER_1 $SLAVE19_TYPE_1 $SLAVE20_CHAN_RS_1 $SLAVE20_CLOCK_DOMAIN_CROSSING_1 $SLAVE20_DATA_WIDTH_1 $SLAVE20_DWC_DATA_FIFO_DEPTH_1 $SLAVE20_END_ADDR_1 $SLAVE20_END_ADDR_UPPER_1 $SLAVE20_READ_INTERLEAVE_1 $SLAVE20_START_ADDR_1 $SLAVE20_START_ADDR_UPPER_1 $SLAVE20_TYPE_1 $SLAVE21_CHAN_RS_1 $SLAVE21_CLOCK_DOMAIN_CROSSING_1 $SLAVE21_DATA_WIDTH_1 $SLAVE21_DWC_DATA_FIFO_DEPTH_1 $SLAVE21_END_ADDR_1 $SLAVE21_END_ADDR_UPPER_1 $SLAVE21_READ_INTERLEAVE_1 $SLAVE21_START_ADDR_1 $SLAVE21_START_ADDR_UPPER_1 $SLAVE21_TYPE_1 $SLAVE22_CHAN_RS_1 $SLAVE22_CLOCK_DOMAIN_CROSSING_1 $SLAVE22_DATA_WIDTH_1 $SLAVE22_DWC_DATA_FIFO_DEPTH_1 $SLAVE22_END_ADDR_1 $SLAVE22_END_ADDR_UPPER_1 $SLAVE22_READ_INTERLEAVE_1 $SLAVE22_START_ADDR_1 $SLAVE22_START_ADDR_UPPER_1 $SLAVE22_TYPE_1 $SLAVE23_CHAN_RS_1 $SLAVE23_CLOCK_DOMAIN_CROSSING_1 $SLAVE23_DATA_WIDTH_1 $SLAVE23_DWC_DATA_FIFO_DEPTH_1 $SLAVE23_END_ADDR_1 $SLAVE23_END_ADDR_UPPER_1 $SLAVE23_READ_INTERLEAVE_1 $SLAVE23_START_ADDR_1 $SLAVE23_START_ADDR_UPPER_1 $SLAVE23_TYPE_1 $SLAVE24_CHAN_RS_1 $SLAVE24_CLOCK_DOMAIN_CROSSING_1 $SLAVE24_DATA_WIDTH_1 $SLAVE24_DWC_DATA_FIFO_DEPTH_1 $SLAVE24_END_ADDR_1 $SLAVE24_END_ADDR_UPPER_1 $SLAVE24_READ_INTERLEAVE_1 $SLAVE24_START_ADDR_1 $SLAVE24_START_ADDR_UPPER_1 $SLAVE24_TYPE_1 $SLAVE25_CHAN_RS_1 $SLAVE25_CLOCK_DOMAIN_CROSSING_1 $SLAVE25_DATA_WIDTH_1 $SLAVE25_DWC_DATA_FIFO_DEPTH_1 $SLAVE25_END_ADDR_1 $SLAVE25_END_ADDR_UPPER_1 $SLAVE25_READ_INTERLEAVE_1 $SLAVE25_START_ADDR_1 $SLAVE25_START_ADDR_UPPER_1 $SLAVE25_TYPE_1 $SLAVE26_CHAN_RS_1 $SLAVE26_CLOCK_DOMAIN_CROSSING_1 $SLAVE26_DATA_WIDTH_1 $SLAVE26_DWC_DATA_FIFO_DEPTH_1 $SLAVE26_END_ADDR_1 $SLAVE26_END_ADDR_UPPER_1 $SLAVE26_READ_INTERLEAVE_1 $SLAVE26_START_ADDR_1 $SLAVE26_START_ADDR_UPPER_1 $SLAVE26_TYPE_1 $SLAVE27_CHAN_RS_1 $SLAVE27_CLOCK_DOMAIN_CROSSING_1 $SLAVE27_DATA_WIDTH_1 $SLAVE27_DWC_DATA_FIFO_DEPTH_1 $SLAVE27_END_ADDR_1 $SLAVE27_END_ADDR_UPPER_1 $SLAVE27_READ_INTERLEAVE_1 $SLAVE27_START_ADDR_1 $SLAVE27_START_ADDR_UPPER_1 $SLAVE27_TYPE_1 $SLAVE28_CHAN_RS_1 $SLAVE28_CLOCK_DOMAIN_CROSSING_1 $SLAVE28_DATA_WIDTH_1 $SLAVE28_DWC_DATA_FIFO_DEPTH_1 $SLAVE28_END_ADDR_1 $SLAVE28_END_ADDR_UPPER_1 $SLAVE28_READ_INTERLEAVE_1 $SLAVE28_START_ADDR_1 $SLAVE28_START_ADDR_UPPER_1 $SLAVE28_TYPE_1 $SLAVE29_CHAN_RS_1 $SLAVE29_CLOCK_DOMAIN_CROSSING_1 $SLAVE29_DATA_WIDTH_1 $SLAVE29_DWC_DATA_FIFO_DEPTH_1 $SLAVE29_END_ADDR_1 $SLAVE29_END_ADDR_UPPER_1 $SLAVE29_READ_INTERLEAVE_1 $SLAVE29_START_ADDR_1 $SLAVE29_START_ADDR_UPPER_1 $SLAVE29_TYPE_1 $SLAVE30_CHAN_RS_1 $SLAVE30_CLOCK_DOMAIN_CROSSING_1 $SLAVE30_DATA_WIDTH_1 $SLAVE30_DWC_DATA_FIFO_DEPTH_1 $SLAVE30_END_ADDR_1 $SLAVE30_END_ADDR_UPPER_1 $SLAVE30_READ_INTERLEAVE_1 $SLAVE30_START_ADDR_1 $SLAVE30_START_ADDR_UPPER_1 $SLAVE30_TYPE_1 $SLAVE31_CHAN_RS_1 $SLAVE31_CLOCK_DOMAIN_CROSSING_1 $SLAVE31_DATA_WIDTH_1 $SLAVE31_DWC_DATA_FIFO_DEPTH_1 $SLAVE31_END_ADDR_1 $SLAVE31_END_ADDR_UPPER_1 $SLAVE31_READ_INTERLEAVE_1 $SLAVE31_START_ADDR_1 $SLAVE31_START_ADDR_UPPER_1 $SLAVE31_TYPE_1 $SLV_AXI4PRT_ADDRDEPTH_1 $SLV_AXI4PRT_DATADEPTH_1 $USER_WIDTH_1"

 # PF_CLK_DIV_C0 core configurator parameters 
set DIVIDER "DIVIDER:2"
set ENABLE_BIT_SLIP "ENABLE_BIT_SLIP:false"
set ENABLE_SRESET "ENABLE_SRESET:false"

 # PF_CLK_DIV_C0 master parameter 
set PF_CLK_DIV_C0_param "$DIVIDER $ENABLE_BIT_SLIP $ENABLE_SRESET "

 # PF_DRI_C0 core configurator parameters 
set CRYPTO "CRYPTO:false"
set DLL0_NE "DLL0_NE:false"
set DLL0_NW "DLL0_NW:false"
set DLL0_SE "DLL0_SE:false"
set DLL0_SW "DLL0_SW:false"
set DLL1_NE "DLL1_NE:false"
set DLL1_NW "DLL1_NW:false"
set DLL1_SE "DLL1_SE:false"
set DLL1_SW "DLL1_SW:false"
set ENABLE_APB_SLAVE_IF "ENABLE_APB_SLAVE_IF:true"
set ENABLE_LATENCY_SIMULATION "ENABLE_LATENCY_SIMULATION:true"
set PCIE0 "PCIE0:false"
set PCIE1 "PCIE1:false"
set PLL0_NE "PLL0_NE:false"
set PLL0_NW "PLL0_NW:false"
set PLL0_SE "PLL0_SE:false"
set PLL0_SW "PLL0_SW:false"
set PLL1_NE "PLL1_NE:false"
set PLL1_NW "PLL1_NW:false"
set PLL1_SE "PLL1_SE:false"
set PLL1_SW "PLL1_SW:false"
set Q0_LANE0 "Q0_LANE0:true"
set Q0_LANE1 "Q0_LANE1:true"
set Q0_LANE2 "Q0_LANE2:true"
set Q0_LANE3 "Q0_LANE3:true"
set Q0_TXPLL0 "Q0_TXPLL0:false"
set Q0_TXPLL1 "Q0_TXPLL1:false"
set Q0_TXPLL_SSC "Q0_TXPLL_SSC:false"
set Q1_LANE0 "Q1_LANE0:false"
set Q1_LANE1 "Q1_LANE1:false"
set Q1_LANE2 "Q1_LANE2:false"
set Q1_LANE3 "Q1_LANE3:false"
set Q1_TXPLL0 "Q1_TXPLL0:false"
set Q1_TXPLL1 "Q1_TXPLL1:false"
set Q1_TXPLL_SSC "Q1_TXPLL_SSC:false"
set Q2_LANE0 "Q2_LANE0:false"
set Q2_LANE1 "Q2_LANE1:false"
set Q2_LANE2 "Q2_LANE2:false"
set Q2_LANE3 "Q2_LANE3:false"
set Q2_TXPLL0 "Q2_TXPLL0:false"
set Q2_TXPLL1 "Q2_TXPLL1:false"
set Q2_TXPLL_SSC "Q2_TXPLL_SSC:false"
set Q3_LANE0 "Q3_LANE0:false"
set Q3_LANE1 "Q3_LANE1:false"
set Q3_LANE2 "Q3_LANE2:false"
set Q3_LANE3 "Q3_LANE3:false"
set Q3_TXPLL "Q3_TXPLL:false"
set Q3_TXPLL_SSC "Q3_TXPLL_SSC:false"
set Q4_LANE0 "Q4_LANE0:false"
set Q4_LANE1 "Q4_LANE1:false"
set Q4_LANE2 "Q4_LANE2:false"
set Q4_LANE3 "Q4_LANE3:false"
set Q4_TXPLL "Q4_TXPLL:false"
set Q4_TXPLL_SSC "Q4_TXPLL_SSC:false"
set Q5_LANE0 "Q5_LANE0:false"
set Q5_LANE1 "Q5_LANE1:false"
set Q5_LANE2 "Q5_LANE2:false"
set Q5_LANE3 "Q5_LANE3:false"
set Q5_TXPLL "Q5_TXPLL:false"
set Q5_TXPLL_SSC "Q5_TXPLL_SSC:false"

 # PF_DRI_C0 master parameter 
set PF_DRI_C0_param "$CRYPTO $DLL0_NE $DLL0_NW $DLL0_SE $DLL0_SW $DLL1_NE $DLL1_NW $DLL1_SE $DLL1_SW $ENABLE_APB_SLAVE_IF $ENABLE_LATENCY_SIMULATION $PCIE0 $PCIE1 $PLL0_NE $PLL0_NW $PLL0_SE $PLL0_SW $PLL1_NE $PLL1_NW $PLL1_SE $PLL1_SW $Q0_LANE0 $Q0_LANE1 $Q0_LANE2 $Q0_LANE3 $Q0_TXPLL0 $Q0_TXPLL1 $Q0_TXPLL_SSC $Q1_LANE0 $Q1_LANE1 $Q1_LANE2 $Q1_LANE3 $Q1_TXPLL0 $Q1_TXPLL1 $Q1_TXPLL_SSC $Q2_LANE0 $Q2_LANE1 $Q2_LANE2 $Q2_LANE3 $Q2_TXPLL0 $Q2_TXPLL1 $Q2_TXPLL_SSC $Q3_LANE0 $Q3_LANE1 $Q3_LANE2 $Q3_LANE3 $Q3_TXPLL $Q3_TXPLL_SSC $Q4_LANE0 $Q4_LANE1 $Q4_LANE2 $Q4_LANE3 $Q4_TXPLL $Q4_TXPLL_SSC $Q5_LANE0 $Q5_LANE1 $Q5_LANE2 $Q5_LANE3 $Q5_TXPLL $Q5_TXPLL_SSC "

 # PF_NGMUX_C0 core configurator parameters 
set ENABLE_NON_TOGGLING_CLK_SWITCH_SUPPORT "ENABLE_NON_TOGGLING_CLK_SWITCH_SUPPORT:false"

 # PF_NGMUX_C0 master parameter 
set PF_NGMUX_C0_param "$ENABLE_NON_TOGGLING_CLK_SWITCH_SUPPORT "

 # PF_PCIE_C0 core configurator parameters 
set EXPOSE_ALL_DEBUG_PORTS "EXPOSE_ALL_DEBUG_PORTS:false"
set UI_DLL_JITTER_TOLERANCE "UI_DLL_JITTER_TOLERANCE:Medium_Low"
set UI_EXPOSE_LANE_DRI_PORTS "UI_EXPOSE_LANE_DRI_PORTS:true"
set UI_EXPOSE_PCIE_APBLINK_PORTS "UI_EXPOSE_PCIE_APBLINK_PORTS:false"
set UI_GPSS1_LANE0_IS_USED "UI_GPSS1_LANE0_IS_USED:false"
set UI_GPSS1_LANE1_IS_USED "UI_GPSS1_LANE1_IS_USED:false"
set UI_GPSS1_LANE2_IS_USED "UI_GPSS1_LANE2_IS_USED:false"
set UI_GPSS1_LANE3_IS_USED "UI_GPSS1_LANE3_IS_USED:false"
set UI_IS_CONFIGURED "UI_IS_CONFIGURED:true"
set UI_PCIE_0_BAR_MODE "UI_PCIE_0_BAR_MODE:Custom"
set UI_PCIE_0_CDR_REF_CLK_NUMBER "UI_PCIE_0_CDR_REF_CLK_NUMBER:1"
set UI_PCIE_0_CDR_REF_CLK_SOURCE "UI_PCIE_0_CDR_REF_CLK_SOURCE:Dedicated"
set UI_PCIE_0_CLASS_CODE "UI_PCIE_0_CLASS_CODE:0x0000"
set UI_PCIE_0_CONTROLLER_ENABLED "UI_PCIE_0_CONTROLLER_ENABLED:Disabled"
set UI_PCIE_0_DE_EMPHASIS "UI_PCIE_0_DE_EMPHASIS:-3.5 dB"
set UI_PCIE_0_DEVICE_ID "UI_PCIE_0_DEVICE_ID:0x1556"
set UI_PCIE_0_EXPOSE_WAKE_SIG "UI_PCIE_0_EXPOSE_WAKE_SIG:Disabled"
set UI_PCIE_0_INTERRUPTS "UI_PCIE_0_INTERRUPTS:MSI1"
set UI_PCIE_0_L0_ACC_LATENCY "UI_PCIE_0_L0_ACC_LATENCY:No limit"
set UI_PCIE_0_L0_EXIT_LATENCY "UI_PCIE_0_L0_EXIT_LATENCY:64 ns to less than 128 ns"
set UI_PCIE_0_L1_ACC_LATENCY "UI_PCIE_0_L1_ACC_LATENCY:No limit"
set UI_PCIE_0_L1_ENABLE "UI_PCIE_0_L1_ENABLE:Disabled"
set UI_PCIE_0_L1_EXIT_LATENCY "UI_PCIE_0_L1_EXIT_LATENCY:16 us to less than 32 us"
set UI_PCIE_0_LANE_RATE "UI_PCIE_0_LANE_RATE:Gen1 (2.5 Gbps)"
set UI_PCIE_0_MASTER_SIZE_BAR_0_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_0_TABLE:4 KB"
set UI_PCIE_0_MASTER_SIZE_BAR_1_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_1_TABLE:4 KB"
set UI_PCIE_0_MASTER_SIZE_BAR_2_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_2_TABLE:4 KB"
set UI_PCIE_0_MASTER_SIZE_BAR_3_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_3_TABLE:4 KB"
set UI_PCIE_0_MASTER_SIZE_BAR_4_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_4_TABLE:4 KB"
set UI_PCIE_0_MASTER_SIZE_BAR_5_TABLE "UI_PCIE_0_MASTER_SIZE_BAR_5_TABLE:4 KB"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_0_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_0_TABLE:0x0000"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_1_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_1_TABLE:0x0000"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_2_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_2_TABLE:0x0000"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_3_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_3_TABLE:0x0000"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_4_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_4_TABLE:0x0000"
set UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_5_TABLE "UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_5_TABLE:0x0000"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_0_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_0_TABLE:4 KB"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_1_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_1_TABLE:4 KB"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_2_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_2_TABLE:4 KB"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_3_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_3_TABLE:4 KB"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_4_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_4_TABLE:4 KB"
set UI_PCIE_0_MASTER_TABLE_SIZE_BAR_5_TABLE "UI_PCIE_0_MASTER_TABLE_SIZE_BAR_5_TABLE:4 KB"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_0_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_0_TABLE:0x0000"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_1_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_1_TABLE:0x0000"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_2_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_2_TABLE:0x0000"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_3_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_3_TABLE:0x0000"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_4_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_4_TABLE:0x0000"
set UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_5_TABLE "UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_5_TABLE:0x0000"
set UI_PCIE_0_MASTER_TYPE_BAR_0_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_0_TABLE:64-bit prefetchable memory"
set UI_PCIE_0_MASTER_TYPE_BAR_1_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_1_TABLE:Disabled"
set UI_PCIE_0_MASTER_TYPE_BAR_2_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_2_TABLE:Disabled"
set UI_PCIE_0_MASTER_TYPE_BAR_3_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_3_TABLE:Disabled"
set UI_PCIE_0_MASTER_TYPE_BAR_4_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_4_TABLE:Disabled"
set UI_PCIE_0_MASTER_TYPE_BAR_5_TABLE "UI_PCIE_0_MASTER_TYPE_BAR_5_TABLE:Disabled"
set UI_PCIE_0_NUM_FTS "UI_PCIE_0_NUM_FTS:63"
set UI_PCIE_0_NUMBER_OF_LANES "UI_PCIE_0_NUMBER_OF_LANES:x1"
set UI_PCIE_0_PHY_REF_CLK_SLOT "UI_PCIE_0_PHY_REF_CLK_SLOT:Slot"
set UI_PCIE_0_PORT_TYPE "UI_PCIE_0_PORT_TYPE:End Point"
set UI_PCIE_0_REF_CLK_FREQ "UI_PCIE_0_REF_CLK_FREQ:100"
set UI_PCIE_0_REVISION_ID "UI_PCIE_0_REVISION_ID:0x0000"
set UI_PCIE_0_SLAVE_SIZE_TABLE_0 "UI_PCIE_0_SLAVE_SIZE_TABLE_0:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_1 "UI_PCIE_0_SLAVE_SIZE_TABLE_1:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_2 "UI_PCIE_0_SLAVE_SIZE_TABLE_2:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_3 "UI_PCIE_0_SLAVE_SIZE_TABLE_3:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_4 "UI_PCIE_0_SLAVE_SIZE_TABLE_4:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_5 "UI_PCIE_0_SLAVE_SIZE_TABLE_5:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_6 "UI_PCIE_0_SLAVE_SIZE_TABLE_6:4 KB"
set UI_PCIE_0_SLAVE_SIZE_TABLE_7 "UI_PCIE_0_SLAVE_SIZE_TABLE_7:4 KB"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_0 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_0:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_1 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_1:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_2 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_2:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_3 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_3:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_4 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_4:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_5 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_5:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_6 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_6:0x0000"
set UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_7 "UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_7:0x0000"
set UI_PCIE_0_SLAVE_STATE_TABLE_0 "UI_PCIE_0_SLAVE_STATE_TABLE_0:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_1 "UI_PCIE_0_SLAVE_STATE_TABLE_1:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_2 "UI_PCIE_0_SLAVE_STATE_TABLE_2:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_3 "UI_PCIE_0_SLAVE_STATE_TABLE_3:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_4 "UI_PCIE_0_SLAVE_STATE_TABLE_4:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_5 "UI_PCIE_0_SLAVE_STATE_TABLE_5:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_6 "UI_PCIE_0_SLAVE_STATE_TABLE_6:Disabled"
set UI_PCIE_0_SLAVE_STATE_TABLE_7 "UI_PCIE_0_SLAVE_STATE_TABLE_7:Disabled"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_0 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_0:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_1 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_1:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_2 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_2:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_3 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_3:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_4 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_4:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_5 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_5:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_6 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_6:0x0000"
set UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_7 "UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_7:0x0000"
set UI_PCIE_0_SUB_SYSTEM_ID "UI_PCIE_0_SUB_SYSTEM_ID:0x0000"
set UI_PCIE_0_SUB_VENDOR_ID "UI_PCIE_0_SUB_VENDOR_ID:0x0000"
set UI_PCIE_0_TRANSMIT_SWING "UI_PCIE_0_TRANSMIT_SWING:Full Swing"
set UI_PCIE_0_VENDOR_ID "UI_PCIE_0_VENDOR_ID:0x11AA"
set UI_PCIE_1_BAR_MODE "UI_PCIE_1_BAR_MODE:Custom"
set UI_PCIE_1_CDR_REF_CLK_NUMBER "UI_PCIE_1_CDR_REF_CLK_NUMBER:1"
set UI_PCIE_1_CDR_REF_CLK_SOURCE "UI_PCIE_1_CDR_REF_CLK_SOURCE:Dedicated"
set UI_PCIE_1_CLASS_CODE "UI_PCIE_1_CLASS_CODE:0x0000"
set UI_PCIE_1_CONTROLLER_ENABLED "UI_PCIE_1_CONTROLLER_ENABLED:Enabled"
set UI_PCIE_1_DE_EMPHASIS "UI_PCIE_1_DE_EMPHASIS:-3.5 dB"
set UI_PCIE_1_DEVICE_ID "UI_PCIE_1_DEVICE_ID:0x1556"
set UI_PCIE_1_EXPOSE_WAKE_SIG "UI_PCIE_1_EXPOSE_WAKE_SIG:Disabled"
set UI_PCIE_1_INTERRUPTS "UI_PCIE_1_INTERRUPTS:MSI1"
set UI_PCIE_1_L0_ACC_LATENCY "UI_PCIE_1_L0_ACC_LATENCY:No limit"
set UI_PCIE_1_L0_EXIT_LATENCY "UI_PCIE_1_L0_EXIT_LATENCY:64 ns to less than 128 ns"
set UI_PCIE_1_L1_ACC_LATENCY "UI_PCIE_1_L1_ACC_LATENCY:No limit"
set UI_PCIE_1_L1_ENABLE "UI_PCIE_1_L1_ENABLE:Disabled"
set UI_PCIE_1_L1_EXIT_LATENCY "UI_PCIE_1_L1_EXIT_LATENCY:16 us to less than 32 us"
set UI_PCIE_1_LANE_RATE "UI_PCIE_1_LANE_RATE:Gen2 (5.0 Gbps)"
set UI_PCIE_1_MASTER_SIZE_BAR_0_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_0_TABLE:4 KB"
set UI_PCIE_1_MASTER_SIZE_BAR_1_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_1_TABLE:4 KB"
set UI_PCIE_1_MASTER_SIZE_BAR_2_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_2_TABLE:4 KB"
set UI_PCIE_1_MASTER_SIZE_BAR_3_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_3_TABLE:4 KB"
set UI_PCIE_1_MASTER_SIZE_BAR_4_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_4_TABLE:4 KB"
set UI_PCIE_1_MASTER_SIZE_BAR_5_TABLE "UI_PCIE_1_MASTER_SIZE_BAR_5_TABLE:4 KB"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_0_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_0_TABLE:0x0000"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_1_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_1_TABLE:0x0000"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_2_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_2_TABLE:0x0000"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_3_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_3_TABLE:0x0000"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_4_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_4_TABLE:0x0000"
set UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_5_TABLE "UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_5_TABLE:0x0000"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_0_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_0_TABLE:4 KB"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_1_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_1_TABLE:4 KB"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_2_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_2_TABLE:4 KB"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_3_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_3_TABLE:4 KB"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_4_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_4_TABLE:4 KB"
set UI_PCIE_1_MASTER_TABLE_SIZE_BAR_5_TABLE "UI_PCIE_1_MASTER_TABLE_SIZE_BAR_5_TABLE:4 KB"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_0_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_0_TABLE:0x0000"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_1_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_1_TABLE:0x0000"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_2_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_2_TABLE:0x0000"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_3_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_3_TABLE:0x0000"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_4_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_4_TABLE:0x0000"
set UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_5_TABLE "UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_5_TABLE:0x0000"
set UI_PCIE_1_MASTER_TYPE_BAR_0_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_0_TABLE:64-bit prefetchable memory"
set UI_PCIE_1_MASTER_TYPE_BAR_1_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_1_TABLE:Disabled"
set UI_PCIE_1_MASTER_TYPE_BAR_2_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_2_TABLE:Disabled"
set UI_PCIE_1_MASTER_TYPE_BAR_3_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_3_TABLE:Disabled"
set UI_PCIE_1_MASTER_TYPE_BAR_4_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_4_TABLE:Disabled"
set UI_PCIE_1_MASTER_TYPE_BAR_5_TABLE "UI_PCIE_1_MASTER_TYPE_BAR_5_TABLE:Disabled"
set UI_PCIE_1_NUM_FTS "UI_PCIE_1_NUM_FTS:63"
set UI_PCIE_1_NUMBER_OF_LANES "UI_PCIE_1_NUMBER_OF_LANES:x4"
set UI_PCIE_1_PHY_REF_CLK_SLOT "UI_PCIE_1_PHY_REF_CLK_SLOT:Slot"
set UI_PCIE_1_PORT_TYPE "UI_PCIE_1_PORT_TYPE:Root Port"
set UI_PCIE_1_REF_CLK_FREQ "UI_PCIE_1_REF_CLK_FREQ:100"
set UI_PCIE_1_REVISION_ID "UI_PCIE_1_REVISION_ID:0x0000"
set UI_PCIE_1_SLAVE_SIZE_TABLE_0 "UI_PCIE_1_SLAVE_SIZE_TABLE_0:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_1 "UI_PCIE_1_SLAVE_SIZE_TABLE_1:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_2 "UI_PCIE_1_SLAVE_SIZE_TABLE_2:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_3 "UI_PCIE_1_SLAVE_SIZE_TABLE_3:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_4 "UI_PCIE_1_SLAVE_SIZE_TABLE_4:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_5 "UI_PCIE_1_SLAVE_SIZE_TABLE_5:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_6 "UI_PCIE_1_SLAVE_SIZE_TABLE_6:4 KB"
set UI_PCIE_1_SLAVE_SIZE_TABLE_7 "UI_PCIE_1_SLAVE_SIZE_TABLE_7:4 KB"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_0 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_0:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_1 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_1:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_2 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_2:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_3 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_3:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_4 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_4:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_5 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_5:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_6 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_6:0x0000"
set UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_7 "UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_7:0x0000"
set UI_PCIE_1_SLAVE_STATE_TABLE_0 "UI_PCIE_1_SLAVE_STATE_TABLE_0:Enabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_1 "UI_PCIE_1_SLAVE_STATE_TABLE_1:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_2 "UI_PCIE_1_SLAVE_STATE_TABLE_2:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_3 "UI_PCIE_1_SLAVE_STATE_TABLE_3:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_4 "UI_PCIE_1_SLAVE_STATE_TABLE_4:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_5 "UI_PCIE_1_SLAVE_STATE_TABLE_5:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_6 "UI_PCIE_1_SLAVE_STATE_TABLE_6:Disabled"
set UI_PCIE_1_SLAVE_STATE_TABLE_7 "UI_PCIE_1_SLAVE_STATE_TABLE_7:Disabled"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_0 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_0:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_1 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_1:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_2 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_2:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_3 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_3:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_4 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_4:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_5 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_5:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_6 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_6:0x0000"
set UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_7 "UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_7:0x0000"
set UI_PCIE_1_SUB_SYSTEM_ID "UI_PCIE_1_SUB_SYSTEM_ID:0x0000"
set UI_PCIE_1_SUB_VENDOR_ID "UI_PCIE_1_SUB_VENDOR_ID:0x0000"
set UI_PCIE_1_TRANSMIT_SWING "UI_PCIE_1_TRANSMIT_SWING:Full Swing"
set UI_PCIE_1_VENDOR_ID "UI_PCIE_1_VENDOR_ID:0x11AA"
set UI_PCIESS_LANE0_IS_USED "UI_PCIESS_LANE0_IS_USED:true"
set UI_PCIESS_LANE1_IS_USED "UI_PCIESS_LANE1_IS_USED:false"
set UI_PCIESS_LANE2_IS_USED "UI_PCIESS_LANE2_IS_USED:false"
set UI_PCIESS_LANE3_IS_USED "UI_PCIESS_LANE3_IS_USED:false"
set UI_PROTOCOL_PRESET_USED "UI_PROTOCOL_PRESET_USED:PCIe"
set UI_SIMULATION_LEVEL "UI_SIMULATION_LEVEL:RTL"
set UI_TX_CLK_DIV_FACTOR "UI_TX_CLK_DIV_FACTOR:1"
set UI_USE_EMBEDDED_DLL "UI_USE_EMBEDDED_DLL:true"
set XT_ES_DEVICE "XT_ES_DEVICE:false"

 # PF_PCIE_C0 master parameter 
set PF_PCIE_C0_param "$EXPOSE_ALL_DEBUG_PORTS $UI_DLL_JITTER_TOLERANCE $UI_EXPOSE_LANE_DRI_PORTS $UI_EXPOSE_PCIE_APBLINK_PORTS $UI_GPSS1_LANE0_IS_USED $UI_GPSS1_LANE1_IS_USED $UI_GPSS1_LANE2_IS_USED $UI_GPSS1_LANE3_IS_USED $UI_IS_CONFIGURED $UI_PCIE_0_BAR_MODE $UI_PCIE_0_CDR_REF_CLK_NUMBER $UI_PCIE_0_CDR_REF_CLK_SOURCE $UI_PCIE_0_CLASS_CODE $UI_PCIE_0_CONTROLLER_ENABLED $UI_PCIE_0_DE_EMPHASIS $UI_PCIE_0_DEVICE_ID $UI_PCIE_0_EXPOSE_WAKE_SIG $UI_PCIE_0_INTERRUPTS $UI_PCIE_0_L0_ACC_LATENCY $UI_PCIE_0_L0_EXIT_LATENCY $UI_PCIE_0_L1_ACC_LATENCY $UI_PCIE_0_L1_ENABLE $UI_PCIE_0_L1_EXIT_LATENCY $UI_PCIE_0_LANE_RATE $UI_PCIE_0_MASTER_SIZE_BAR_0_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_1_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_2_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_3_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_4_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_5_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_0_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_1_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_2_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_3_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_4_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_5_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_0_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_1_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_2_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_3_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_4_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_5_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_0_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_1_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_2_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_3_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_4_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_5_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_0_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_1_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_2_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_3_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_4_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_5_TABLE $UI_PCIE_0_NUM_FTS $UI_PCIE_0_NUMBER_OF_LANES $UI_PCIE_0_PHY_REF_CLK_SLOT $UI_PCIE_0_PORT_TYPE $UI_PCIE_0_REF_CLK_FREQ $UI_PCIE_0_REVISION_ID $UI_PCIE_0_SLAVE_SIZE_TABLE_0 $UI_PCIE_0_SLAVE_SIZE_TABLE_1 $UI_PCIE_0_SLAVE_SIZE_TABLE_2 $UI_PCIE_0_SLAVE_SIZE_TABLE_3 $UI_PCIE_0_SLAVE_SIZE_TABLE_4 $UI_PCIE_0_SLAVE_SIZE_TABLE_5 $UI_PCIE_0_SLAVE_SIZE_TABLE_6 $UI_PCIE_0_SLAVE_SIZE_TABLE_7 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_0 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_1 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_2 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_3 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_4 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_5 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_6 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_7 $UI_PCIE_0_SLAVE_STATE_TABLE_0 $UI_PCIE_0_SLAVE_STATE_TABLE_1 $UI_PCIE_0_SLAVE_STATE_TABLE_2 $UI_PCIE_0_SLAVE_STATE_TABLE_3 $UI_PCIE_0_SLAVE_STATE_TABLE_4 $UI_PCIE_0_SLAVE_STATE_TABLE_5 $UI_PCIE_0_SLAVE_STATE_TABLE_6 $UI_PCIE_0_SLAVE_STATE_TABLE_7 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_0 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_1 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_2 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_3 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_4 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_5 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_6 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_7 $UI_PCIE_0_SUB_SYSTEM_ID $UI_PCIE_0_SUB_VENDOR_ID $UI_PCIE_0_TRANSMIT_SWING $UI_PCIE_0_VENDOR_ID $UI_PCIE_1_BAR_MODE $UI_PCIE_1_CDR_REF_CLK_NUMBER $UI_PCIE_1_CDR_REF_CLK_SOURCE $UI_PCIE_1_CLASS_CODE $UI_PCIE_1_CONTROLLER_ENABLED $UI_PCIE_1_DE_EMPHASIS $UI_PCIE_1_DEVICE_ID $UI_PCIE_1_EXPOSE_WAKE_SIG $UI_PCIE_1_INTERRUPTS $UI_PCIE_1_L0_ACC_LATENCY $UI_PCIE_1_L0_EXIT_LATENCY $UI_PCIE_1_L1_ACC_LATENCY $UI_PCIE_1_L1_ENABLE $UI_PCIE_1_L1_EXIT_LATENCY $UI_PCIE_1_LANE_RATE $UI_PCIE_1_MASTER_SIZE_BAR_0_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_1_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_2_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_3_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_4_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_5_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_0_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_1_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_2_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_3_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_4_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_5_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_0_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_1_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_2_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_3_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_4_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_5_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_0_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_1_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_2_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_3_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_4_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_5_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_0_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_1_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_2_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_3_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_4_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_5_TABLE $UI_PCIE_1_NUM_FTS $UI_PCIE_1_NUMBER_OF_LANES $UI_PCIE_1_PHY_REF_CLK_SLOT $UI_PCIE_1_PORT_TYPE $UI_PCIE_1_REF_CLK_FREQ $UI_PCIE_1_REVISION_ID $UI_PCIE_1_SLAVE_SIZE_TABLE_0 $UI_PCIE_1_SLAVE_SIZE_TABLE_1 $UI_PCIE_1_SLAVE_SIZE_TABLE_2 $UI_PCIE_1_SLAVE_SIZE_TABLE_3 $UI_PCIE_1_SLAVE_SIZE_TABLE_4 $UI_PCIE_1_SLAVE_SIZE_TABLE_5 $UI_PCIE_1_SLAVE_SIZE_TABLE_6 $UI_PCIE_1_SLAVE_SIZE_TABLE_7 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_0 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_1 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_2 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_3 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_4 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_5 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_6 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_7 $UI_PCIE_1_SLAVE_STATE_TABLE_0 $UI_PCIE_1_SLAVE_STATE_TABLE_1 $UI_PCIE_1_SLAVE_STATE_TABLE_2 $UI_PCIE_1_SLAVE_STATE_TABLE_3 $UI_PCIE_1_SLAVE_STATE_TABLE_4 $UI_PCIE_1_SLAVE_STATE_TABLE_5 $UI_PCIE_1_SLAVE_STATE_TABLE_6 $UI_PCIE_1_SLAVE_STATE_TABLE_7 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_0 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_1 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_2 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_3 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_4 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_5 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_6 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_7 $UI_PCIE_1_SUB_SYSTEM_ID $UI_PCIE_1_SUB_VENDOR_ID $UI_PCIE_1_TRANSMIT_SWING $UI_PCIE_1_VENDOR_ID $UI_PCIESS_LANE0_IS_USED $UI_PCIESS_LANE1_IS_USED $UI_PCIESS_LANE2_IS_USED $UI_PCIESS_LANE3_IS_USED $UI_PROTOCOL_PRESET_USED $UI_SIMULATION_LEVEL $UI_TX_CLK_DIV_FACTOR $UI_USE_EMBEDDED_DLL $XT_ES_DEVICE "

 # PF_TX_PLL_C0 core configurator parameters 
set CORE "CORE:PF_TX_PLL"
set INIT "INIT:0x0"
set TxPLL_AUX_LOW_SEL "TxPLL_AUX_LOW_SEL:true"
set TxPLL_AUX_OUT "TxPLL_AUX_OUT:125"
set TxPLL_BANDWIDTH "TxPLL_BANDWIDTH:Low"
set TxPLL_CLK_125_EN "TxPLL_CLK_125_EN:true"
set TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN "TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN:false"
set TxPLL_EXT_WAVE_SEL "TxPLL_EXT_WAVE_SEL:0"
set TxPLL_FAB_LOCK_EN "TxPLL_FAB_LOCK_EN:false"
set TxPLL_FAB_REF "TxPLL_FAB_REF:200"
set TxPLL_INTEGER_MODE "TxPLL_INTEGER_MODE:false"
set TxPLL_JITTER_MODE_AT_POWERUP "TxPLL_JITTER_MODE_AT_POWERUP:true"
set TxPLL_JITTER_MODE_REFCLK_FREQ "TxPLL_JITTER_MODE_REFCLK_FREQ:125"
set TxPLL_JITTER_MODE_REFCLK_SEL "TxPLL_JITTER_MODE_REFCLK_SEL:DEDICATED"
set TxPLL_JITTER_MODE_SEL "TxPLL_JITTER_MODE_SEL:10G SyncE 32Bit"
set TxPLL_MODE "TxPLL_MODE:NORMAL"
set TxPLL_OUT "TxPLL_OUT:2500.000"
set TxPLL_REF "TxPLL_REF:100"
set TxPLL_RN_FILTER "TxPLL_RN_FILTER:false"
set TxPLL_SOURCE "TxPLL_SOURCE:DEDICATED"
set TxPLL_SSM_DEPTH "TxPLL_SSM_DEPTH:0"
set TxPLL_SSM_DIVVAL "TxPLL_SSM_DIVVAL:1"
set TxPLL_SSM_DOWN_SPREAD "TxPLL_SSM_DOWN_SPREAD:false"
set TxPLL_SSM_FREQ "TxPLL_SSM_FREQ:64"
set TxPLL_SSM_RAND_PATTERN "TxPLL_SSM_RAND_PATTERN:0"
set VCOFREQUENCY "VCOFREQUENCY:1600"

 # PF_TX_PLL_C0 master parameter 
set PF_TX_PLL_C0_param "$CORE $INIT $TxPLL_AUX_LOW_SEL $TxPLL_AUX_OUT $TxPLL_BANDWIDTH $TxPLL_CLK_125_EN $TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN $TxPLL_EXT_WAVE_SEL $TxPLL_FAB_LOCK_EN $TxPLL_FAB_REF $TxPLL_INTEGER_MODE $TxPLL_JITTER_MODE_AT_POWERUP $TxPLL_JITTER_MODE_REFCLK_FREQ $TxPLL_JITTER_MODE_REFCLK_SEL $TxPLL_JITTER_MODE_SEL $TxPLL_MODE $TxPLL_OUT $TxPLL_REF $TxPLL_RN_FILTER $TxPLL_SOURCE $TxPLL_SSM_DEPTH $TxPLL_SSM_DIVVAL $TxPLL_SSM_DOWN_SPREAD $TxPLL_SSM_FREQ $TxPLL_SSM_RAND_PATTERN $VCOFREQUENCY "

 # PF_XCVR_REF_CLK_C0 core configurator parameters 
set ENABLE_FAB_CLK_0 "ENABLE_FAB_CLK_0:false"
set ENABLE_FAB_CLK_1 "ENABLE_FAB_CLK_1:false"
set ENABLE_REF_CLK_0 "ENABLE_REF_CLK_0:true"
set ENABLE_REF_CLK_1 "ENABLE_REF_CLK_1:false"
set REF_CLK_MODE_0 "REF_CLK_MODE_0:DIFFERENTIAL"
set REF_CLK_MODE_1 "REF_CLK_MODE_1:LVCMOS"

 # PF_XCVR_REF_CLK_C0 master parameter 
set PF_XCVR_REF_CLK_C0_param "$ENABLE_FAB_CLK_0 $ENABLE_FAB_CLK_1 $ENABLE_REF_CLK_0 $ENABLE_REF_CLK_1 $REF_CLK_MODE_0 $REF_CLK_MODE_1 "

 # PF_SRAM_AHBL_AXI_C0 core configurator parameters 
set AXI4_AWIDTH "AXI4_AWIDTH:32" 
set AXI4_DWIDTH "AXI4_DWIDTH:64" 
set AXI4_IDWIDTH "AXI4_IDWIDTH:8" 
set AXI4_IFTYPE_RD "AXI4_IFTYPE_RD:T" 
set AXI4_IFTYPE_WR "AXI4_IFTYPE_WR:T" 
set AXI4_WRAP_SUPPORT "AXI4_WRAP_SUPPORT:F" 
set BYTEENABLES "BYTEENABLES:1" 
set BYTE_ENABLE_WIDTH "BYTE_ENABLE_WIDTH:8" 
set B_REN_POLARITY "B_REN_POLARITY:2" 
set CASCADE "CASCADE:1" 
set ECC_OPTIONS "ECC_OPTIONS:0" 
set FABRIC_INTERFACE_TYPE "FABRIC_INTERFACE_TYPE:1" 
set IMPORT_FILE "IMPORT_FILE:" 
set INIT_RAM "INIT_RAM:F" 
set LPM_HINT "LPM_HINT:0" 
set PIPELINE_OPTIONS "PIPELINE_OPTIONS:1" 
set RDEPTH "RDEPTH:32768" 
set RWIDTH "RWIDTH:80" 
set USE_NATIVE_INTERFACE "USE_NATIVE_INTERFACE:F" 
set WDEPTH "WDEPTH:32768" 
set WWIDTH "WWIDTH:80"

 # PF_SRAM_AHBL_AXI_C0 master parameter 
set LSRAM_param "$AXI4_AWIDTH $AXI4_DWIDTH $AXI4_IDWIDTH $AXI4_IFTYPE_RD $AXI4_IFTYPE_WR $AXI4_WRAP_SUPPORT $BYTEENABLES $BYTE_ENABLE_WIDTH $B_REN_POLARITY $CASCADE $ECC_OPTIONS $FABRIC_INTERFACE_TYPE $IMPORT_FILE $INIT_RAM $LPM_HINT $PIPELINE_OPTIONS $RDEPTH $RWIDTH $USE_NATIVE_INTERFACE $WDEPTH $WWIDTH"

# CoreAXI4DMA core configurator parameters
set AXI4_STREAM_IF "AXI4_STREAM_IF:false"  
set AXI_DMA_DWIDTH "AXI_DMA_DWIDTH:32"  
set DSCRPTR_0_INT_ASSOC "DSCRPTR_0_INT_ASSOC:0"  
set DSCRPTR_0_PRI_LVL "DSCRPTR_0_PRI_LVL:0"  
set DSCRPTR_1_INT_ASSOC "DSCRPTR_1_INT_ASSOC:0"  
set DSCRPTR_1_PRI_LVL "DSCRPTR_1_PRI_LVL:0"  
set DSCRPTR_2_INT_ASSOC "DSCRPTR_2_INT_ASSOC:0"  
set DSCRPTR_2_PRI_LVL "DSCRPTR_2_PRI_LVL:0"  
set DSCRPTR_3_INT_ASSOC "DSCRPTR_3_INT_ASSOC:0"  
set DSCRPTR_3_PRI_LVL "DSCRPTR_3_PRI_LVL:0"  
set DSCRPTR_4_INT_ASSOC "DSCRPTR_4_INT_ASSOC:0"  
set DSCRPTR_4_PRI_LVL "DSCRPTR_4_PRI_LVL:0"  
set DSCRPTR_5_INT_ASSOC "DSCRPTR_5_INT_ASSOC:0"  
set DSCRPTR_5_PRI_LVL "DSCRPTR_5_PRI_LVL:0"  
set DSCRPTR_6_INT_ASSOC "DSCRPTR_6_INT_ASSOC:0"  
set DSCRPTR_6_PRI_LVL "DSCRPTR_6_PRI_LVL:0"  
set DSCRPTR_7_INT_ASSOC "DSCRPTR_7_INT_ASSOC:0"  
set DSCRPTR_7_PRI_LVL "DSCRPTR_7_PRI_LVL:0"  
set DSCRPTR_8_INT_ASSOC "DSCRPTR_8_INT_ASSOC:0"  
set DSCRPTR_8_PRI_LVL "DSCRPTR_8_PRI_LVL:0"  
set DSCRPTR_9_INT_ASSOC "DSCRPTR_9_INT_ASSOC:0"  
set DSCRPTR_9_PRI_LVL "DSCRPTR_9_PRI_LVL:0"  
set DSCRPTR_10_INT_ASSOC "DSCRPTR_10_INT_ASSOC:0"  
set DSCRPTR_10_PRI_LVL "DSCRPTR_10_PRI_LVL:0"  
set DSCRPTR_11_INT_ASSOC "DSCRPTR_11_INT_ASSOC:0"  
set DSCRPTR_11_PRI_LVL "DSCRPTR_11_PRI_LVL:0"  
set DSCRPTR_12_INT_ASSOC "DSCRPTR_12_INT_ASSOC:0"  
set DSCRPTR_12_PRI_LVL "DSCRPTR_12_PRI_LVL:0"  
set DSCRPTR_13_INT_ASSOC "DSCRPTR_13_INT_ASSOC:0"  
set DSCRPTR_13_PRI_LVL "DSCRPTR_13_PRI_LVL:0"  
set DSCRPTR_14_INT_ASSOC "DSCRPTR_14_INT_ASSOC:0"  
set DSCRPTR_14_PRI_LVL "DSCRPTR_14_PRI_LVL:0"  
set DSCRPTR_15_INT_ASSOC "DSCRPTR_15_INT_ASSOC:0"  
set DSCRPTR_15_PRI_LVL "DSCRPTR_15_PRI_LVL:0"  
set DSCRPTR_16_INT_ASSOC "DSCRPTR_16_INT_ASSOC:0"  
set DSCRPTR_16_PRI_LVL "DSCRPTR_16_PRI_LVL:0"  
set DSCRPTR_17_INT_ASSOC "DSCRPTR_17_INT_ASSOC:0"  
set DSCRPTR_17_PRI_LVL "DSCRPTR_17_PRI_LVL:0"  
set DSCRPTR_18_INT_ASSOC "DSCRPTR_18_INT_ASSOC:0"  
set DSCRPTR_18_PRI_LVL "DSCRPTR_18_PRI_LVL:0"  
set DSCRPTR_19_INT_ASSOC "DSCRPTR_19_INT_ASSOC:0"  
set DSCRPTR_19_PRI_LVL "DSCRPTR_19_PRI_LVL:0"  
set DSCRPTR_20_INT_ASSOC "DSCRPTR_20_INT_ASSOC:0"  
set DSCRPTR_20_PRI_LVL "DSCRPTR_20_PRI_LVL:0"  
set DSCRPTR_21_INT_ASSOC "DSCRPTR_21_INT_ASSOC:0"  
set DSCRPTR_21_PRI_LVL "DSCRPTR_21_PRI_LVL:0"  
set DSCRPTR_22_INT_ASSOC "DSCRPTR_22_INT_ASSOC:0"  
set DSCRPTR_22_PRI_LVL "DSCRPTR_22_PRI_LVL:0"  
set DSCRPTR_23_INT_ASSOC "DSCRPTR_23_INT_ASSOC:0"  
set DSCRPTR_23_PRI_LVL "DSCRPTR_23_PRI_LVL:0"  
set DSCRPTR_24_INT_ASSOC "DSCRPTR_24_INT_ASSOC:0"  
set DSCRPTR_24_PRI_LVL "DSCRPTR_24_PRI_LVL:0"  
set DSCRPTR_25_INT_ASSOC "DSCRPTR_25_INT_ASSOC:0"  
set DSCRPTR_25_PRI_LVL "DSCRPTR_25_PRI_LVL:0"  
set DSCRPTR_26_INT_ASSOC "DSCRPTR_26_INT_ASSOC:0"  
set DSCRPTR_26_PRI_LVL "DSCRPTR_26_PRI_LVL:0"  
set DSCRPTR_27_INT_ASSOC "DSCRPTR_27_INT_ASSOC:0"  
set DSCRPTR_27_PRI_LVL "DSCRPTR_27_PRI_LVL:0"  
set DSCRPTR_28_INT_ASSOC "DSCRPTR_28_INT_ASSOC:0"  
set DSCRPTR_28_PRI_LVL "DSCRPTR_28_PRI_LVL:0"  
set DSCRPTR_29_INT_ASSOC "DSCRPTR_29_INT_ASSOC:0"  
set DSCRPTR_29_PRI_LVL "DSCRPTR_29_PRI_LVL:0"  
set DSCRPTR_30_INT_ASSOC "DSCRPTR_30_INT_ASSOC:0"  
set DSCRPTR_30_PRI_LVL "DSCRPTR_30_PRI_LVL:0"  
set DSCRPTR_31_INT_ASSOC "DSCRPTR_31_INT_ASSOC:0"  
set DSCRPTR_31_PRI_LVL "DSCRPTR_31_PRI_LVL:0"  
set ID_WIDTH "ID_WIDTH:8"  
set INT_0_QUEUE_DEPTH "INT_0_QUEUE_DEPTH:1"  
set INT_1_QUEUE_DEPTH "INT_1_QUEUE_DEPTH:1"  
set INT_2_QUEUE_DEPTH "INT_2_QUEUE_DEPTH:1"  
set INT_3_QUEUE_DEPTH "INT_3_QUEUE_DEPTH:1"  
set NUM_INT_BDS "NUM_INT_BDS:4"  
set NUM_OF_INTS "NUM_OF_INTS:1"  
set NUM_PRI_LVLS "NUM_PRI_LVLS:1"  
set PRI_0_NUM_OF_BEATS "PRI_0_NUM_OF_BEATS:256"  
set PRI_1_NUM_OF_BEATS "PRI_1_NUM_OF_BEATS:128"  
set PRI_2_NUM_OF_BEATS "PRI_2_NUM_OF_BEATS:64"  
set PRI_3_NUM_OF_BEATS "PRI_3_NUM_OF_BEATS:32"  
set PRI_4_NUM_OF_BEATS "PRI_4_NUM_OF_BEATS:16"  
set PRI_5_NUM_OF_BEATS "PRI_5_NUM_OF_BEATS:8"  
set PRI_6_NUM_OF_BEATS "PRI_6_NUM_OF_BEATS:4"  
set PRI_7_NUM_OF_BEATS "PRI_7_NUM_OF_BEATS:1" 

# CoreAXI4DMA master parameter
set DMA_param "$AXI4_STREAM_IF $AXI_DMA_DWIDTH $DSCRPTR_0_INT_ASSOC $DSCRPTR_0_PRI_LVL $DSCRPTR_1_INT_ASSOC $DSCRPTR_1_PRI_LVL $DSCRPTR_2_INT_ASSOC $DSCRPTR_2_PRI_LVL $DSCRPTR_3_INT_ASSOC $DSCRPTR_3_PRI_LVL $DSCRPTR_4_INT_ASSOC $DSCRPTR_4_PRI_LVL $DSCRPTR_5_INT_ASSOC $DSCRPTR_5_PRI_LVL $DSCRPTR_6_INT_ASSOC $DSCRPTR_6_PRI_LVL $DSCRPTR_7_INT_ASSOC $DSCRPTR_7_PRI_LVL $DSCRPTR_8_INT_ASSOC $DSCRPTR_8_PRI_LVL $DSCRPTR_9_INT_ASSOC $DSCRPTR_9_PRI_LVL $DSCRPTR_10_INT_ASSOC $DSCRPTR_10_PRI_LVL $DSCRPTR_11_INT_ASSOC $DSCRPTR_11_PRI_LVL $DSCRPTR_12_INT_ASSOC $DSCRPTR_12_PRI_LVL $DSCRPTR_13_INT_ASSOC $DSCRPTR_13_PRI_LVL $DSCRPTR_14_INT_ASSOC $DSCRPTR_14_PRI_LVL $DSCRPTR_15_INT_ASSOC $DSCRPTR_15_PRI_LVL $DSCRPTR_16_INT_ASSOC $DSCRPTR_16_PRI_LVL $DSCRPTR_17_INT_ASSOC $DSCRPTR_17_PRI_LVL $DSCRPTR_18_INT_ASSOC $DSCRPTR_18_PRI_LVL $DSCRPTR_19_INT_ASSOC $DSCRPTR_19_PRI_LVL $DSCRPTR_20_INT_ASSOC $DSCRPTR_20_PRI_LVL $DSCRPTR_21_INT_ASSOC $DSCRPTR_21_PRI_LVL $DSCRPTR_22_INT_ASSOC $DSCRPTR_22_PRI_LVL $DSCRPTR_23_INT_ASSOC $DSCRPTR_23_PRI_LVL $DSCRPTR_24_INT_ASSOC $DSCRPTR_24_PRI_LVL $DSCRPTR_25_INT_ASSOC $DSCRPTR_25_PRI_LVL $DSCRPTR_26_INT_ASSOC $DSCRPTR_26_PRI_LVL $DSCRPTR_27_INT_ASSOC $DSCRPTR_27_PRI_LVL $DSCRPTR_28_INT_ASSOC $DSCRPTR_28_PRI_LVL $DSCRPTR_29_INT_ASSOC $DSCRPTR_29_PRI_LVL $DSCRPTR_30_INT_ASSOC $DSCRPTR_30_PRI_LVL $DSCRPTR_31_INT_ASSOC $DSCRPTR_31_PRI_LVL $ID_WIDTH $INT_0_QUEUE_DEPTH $INT_1_QUEUE_DEPTH $INT_2_QUEUE_DEPTH $INT_3_QUEUE_DEPTH $NUM_INT_BDS $NUM_OF_INTS $NUM_PRI_LVLS $PRI_0_NUM_OF_BEATS $PRI_1_NUM_OF_BEATS $PRI_2_NUM_OF_BEATS $PRI_3_NUM_OF_BEATS $PRI_4_NUM_OF_BEATS $PRI_5_NUM_OF_BEATS $PRI_6_NUM_OF_BEATS $PRI_7_NUM_OF_BEATS"

# CoreAXI4Interconnect core configurator parameters
set ADDR_WIDTH_2 "ADDR_WIDTH:32"
set CROSSBAR_MODE_2 "CROSSBAR_MODE:0"
set DATA_WIDTH_2 "DATA_WIDTH:64"
set DWC_ADDR_FIFO_DEPTH_CEILING_2 "DWC_ADDR_FIFO_DEPTH_CEILING:64"
set ID_WIDTH_2 "ID_WIDTH:8"
set MASTER0_CHAN_RS_2 "MASTER0_CHAN_RS:true"
set MASTER0_CLOCK_DOMAIN_CROSSING_2 "MASTER0_CLOCK_DOMAIN_CROSSING:false"
set MASTER0_DATA_WIDTH_2 "MASTER0_DATA_WIDTH:64"
set MASTER0_DWC_DATA_FIFO_DEPTH_2 "MASTER0_DWC_DATA_FIFO_DEPTH:16"
set MASTER0_READ_INTERLEAVE_2 "MASTER0_READ_INTERLEAVE:false"
set MASTER0_READ_SLAVE0_2 "MASTER0_READ_SLAVE0:true"
set MASTER0_READ_SLAVE1_2 "MASTER0_READ_SLAVE1:true"
set MASTER0_READ_SLAVE2_2 "MASTER0_READ_SLAVE2:true"
set MASTER0_READ_SLAVE3_2 "MASTER0_READ_SLAVE3:true"
set MASTER0_READ_SLAVE4_2 "MASTER0_READ_SLAVE4:true"
set MASTER0_READ_SLAVE5_2 "MASTER0_READ_SLAVE5:true"
set MASTER0_READ_SLAVE6_2 "MASTER0_READ_SLAVE6:true"
set MASTER0_READ_SLAVE7_2 "MASTER0_READ_SLAVE7:true"
set MASTER0_READ_SLAVE8_2 "MASTER0_READ_SLAVE8:true"
set MASTER0_READ_SLAVE9_2 "MASTER0_READ_SLAVE9:true"
set MASTER0_READ_SLAVE10_2 "MASTER0_READ_SLAVE10:true"
set MASTER0_READ_SLAVE11_2 "MASTER0_READ_SLAVE11:true"
set MASTER0_READ_SLAVE12_2 "MASTER0_READ_SLAVE12:true"
set MASTER0_READ_SLAVE13_2 "MASTER0_READ_SLAVE13:true"
set MASTER0_READ_SLAVE14_2 "MASTER0_READ_SLAVE14:true"
set MASTER0_READ_SLAVE15_2 "MASTER0_READ_SLAVE15:true"
set MASTER0_READ_SLAVE16_2 "MASTER0_READ_SLAVE16:true"
set MASTER0_READ_SLAVE17_2 "MASTER0_READ_SLAVE17:true"
set MASTER0_READ_SLAVE18_2 "MASTER0_READ_SLAVE18:true"
set MASTER0_READ_SLAVE19_2 "MASTER0_READ_SLAVE19:true"
set MASTER0_READ_SLAVE20_2 "MASTER0_READ_SLAVE20:true"
set MASTER0_READ_SLAVE21_2 "MASTER0_READ_SLAVE21:true"
set MASTER0_READ_SLAVE22_2 "MASTER0_READ_SLAVE22:true"
set MASTER0_READ_SLAVE23_2 "MASTER0_READ_SLAVE23:true"
set MASTER0_READ_SLAVE24_2 "MASTER0_READ_SLAVE24:true"
set MASTER0_READ_SLAVE25_2 "MASTER0_READ_SLAVE25:true"
set MASTER0_READ_SLAVE26_2 "MASTER0_READ_SLAVE26:true"
set MASTER0_READ_SLAVE27_2 "MASTER0_READ_SLAVE27:true"
set MASTER0_READ_SLAVE28_2 "MASTER0_READ_SLAVE28:true"
set MASTER0_READ_SLAVE29_2 "MASTER0_READ_SLAVE29:true"
set MASTER0_READ_SLAVE30_2 "MASTER0_READ_SLAVE30:true"
set MASTER0_READ_SLAVE31_2 "MASTER0_READ_SLAVE31:true"
set MASTER0_TYPE_2 "MASTER0_TYPE:0"
set MASTER0_WRITE_SLAVE0_2 "MASTER0_WRITE_SLAVE0:true"
set MASTER0_WRITE_SLAVE1_2 "MASTER0_WRITE_SLAVE1:true"
set MASTER0_WRITE_SLAVE2_2 "MASTER0_WRITE_SLAVE2:true"
set MASTER0_WRITE_SLAVE3_2 "MASTER0_WRITE_SLAVE3:true"
set MASTER0_WRITE_SLAVE4_2 "MASTER0_WRITE_SLAVE4:true"
set MASTER0_WRITE_SLAVE5_2 "MASTER0_WRITE_SLAVE5:true"
set MASTER0_WRITE_SLAVE6_2 "MASTER0_WRITE_SLAVE6:true"
set MASTER0_WRITE_SLAVE7_2 "MASTER0_WRITE_SLAVE7:true"
set MASTER0_WRITE_SLAVE8_2 "MASTER0_WRITE_SLAVE8:true"
set MASTER0_WRITE_SLAVE9_2 "MASTER0_WRITE_SLAVE9:true"
set MASTER0_WRITE_SLAVE10_2 "MASTER0_WRITE_SLAVE10:true"
set MASTER0_WRITE_SLAVE11_2 "MASTER0_WRITE_SLAVE11:true"
set MASTER0_WRITE_SLAVE12_2 "MASTER0_WRITE_SLAVE12:true"
set MASTER0_WRITE_SLAVE13_2 "MASTER0_WRITE_SLAVE13:true"
set MASTER0_WRITE_SLAVE14_2 "MASTER0_WRITE_SLAVE14:true"
set MASTER0_WRITE_SLAVE15_2 "MASTER0_WRITE_SLAVE15:true"
set MASTER0_WRITE_SLAVE16_2 "MASTER0_WRITE_SLAVE16:true"
set MASTER0_WRITE_SLAVE17_2 "MASTER0_WRITE_SLAVE17:true"
set MASTER0_WRITE_SLAVE18_2 "MASTER0_WRITE_SLAVE18:true"
set MASTER0_WRITE_SLAVE19_2 "MASTER0_WRITE_SLAVE19:true"
set MASTER0_WRITE_SLAVE20_2 "MASTER0_WRITE_SLAVE20:true"
set MASTER0_WRITE_SLAVE21_2 "MASTER0_WRITE_SLAVE21:true"
set MASTER0_WRITE_SLAVE22_2 "MASTER0_WRITE_SLAVE22:true"
set MASTER0_WRITE_SLAVE23_2 "MASTER0_WRITE_SLAVE23:true"
set MASTER0_WRITE_SLAVE24_2 "MASTER0_WRITE_SLAVE24:true"
set MASTER0_WRITE_SLAVE25_2 "MASTER0_WRITE_SLAVE25:true"
set MASTER0_WRITE_SLAVE26_2 "MASTER0_WRITE_SLAVE26:true"
set MASTER0_WRITE_SLAVE27_2 "MASTER0_WRITE_SLAVE27:true"
set MASTER0_WRITE_SLAVE28_2 "MASTER0_WRITE_SLAVE28:true"
set MASTER0_WRITE_SLAVE29_2 "MASTER0_WRITE_SLAVE29:true"
set MASTER0_WRITE_SLAVE30_2 "MASTER0_WRITE_SLAVE30:true"
set MASTER0_WRITE_SLAVE31_2 "MASTER0_WRITE_SLAVE31:true"
set MASTER1_CHAN_RS_2 "MASTER1_CHAN_RS:true"
set MASTER1_CLOCK_DOMAIN_CROSSING_2 "MASTER1_CLOCK_DOMAIN_CROSSING:false"
set MASTER1_DATA_WIDTH_2 "MASTER1_DATA_WIDTH:64"
set MASTER1_DWC_DATA_FIFO_DEPTH_2 "MASTER1_DWC_DATA_FIFO_DEPTH:16"
set MASTER1_READ_INTERLEAVE_2 "MASTER1_READ_INTERLEAVE:false"
set MASTER1_READ_SLAVE0_2 "MASTER1_READ_SLAVE0:true"
set MASTER1_READ_SLAVE1_2 "MASTER1_READ_SLAVE1:true"
set MASTER1_READ_SLAVE2_2 "MASTER1_READ_SLAVE2:true"
set MASTER1_READ_SLAVE3_2 "MASTER1_READ_SLAVE3:true"
set MASTER1_READ_SLAVE4_2 "MASTER1_READ_SLAVE4:true"
set MASTER1_READ_SLAVE5_2 "MASTER1_READ_SLAVE5:true"
set MASTER1_READ_SLAVE6_2 "MASTER1_READ_SLAVE6:true"
set MASTER1_READ_SLAVE7_2 "MASTER1_READ_SLAVE7:true"
set MASTER1_READ_SLAVE8_2 "MASTER1_READ_SLAVE8:true"
set MASTER1_READ_SLAVE9_2 "MASTER1_READ_SLAVE9:true"
set MASTER1_READ_SLAVE10_2 "MASTER1_READ_SLAVE10:true"
set MASTER1_READ_SLAVE11_2 "MASTER1_READ_SLAVE11:true"
set MASTER1_READ_SLAVE12_2 "MASTER1_READ_SLAVE12:true"
set MASTER1_READ_SLAVE13_2 "MASTER1_READ_SLAVE13:true"
set MASTER1_READ_SLAVE14_2 "MASTER1_READ_SLAVE14:true"
set MASTER1_READ_SLAVE15_2 "MASTER1_READ_SLAVE15:true"
set MASTER1_READ_SLAVE16_2 "MASTER1_READ_SLAVE16:true"
set MASTER1_READ_SLAVE17_2 "MASTER1_READ_SLAVE17:true"
set MASTER1_READ_SLAVE18_2 "MASTER1_READ_SLAVE18:true"
set MASTER1_READ_SLAVE19_2 "MASTER1_READ_SLAVE19:true"
set MASTER1_READ_SLAVE20_2 "MASTER1_READ_SLAVE20:true"
set MASTER1_READ_SLAVE21_2 "MASTER1_READ_SLAVE21:true"
set MASTER1_READ_SLAVE22_2 "MASTER1_READ_SLAVE22:true"
set MASTER1_READ_SLAVE23_2 "MASTER1_READ_SLAVE23:true"
set MASTER1_READ_SLAVE24_2 "MASTER1_READ_SLAVE24:true"
set MASTER1_READ_SLAVE25_2 "MASTER1_READ_SLAVE25:true"
set MASTER1_READ_SLAVE26_2 "MASTER1_READ_SLAVE26:true"
set MASTER1_READ_SLAVE27_2 "MASTER1_READ_SLAVE27:true"
set MASTER1_READ_SLAVE28_2 "MASTER1_READ_SLAVE28:true"
set MASTER1_READ_SLAVE29_2 "MASTER1_READ_SLAVE29:true"
set MASTER1_READ_SLAVE30_2 "MASTER1_READ_SLAVE30:true"
set MASTER1_READ_SLAVE31_2 "MASTER1_READ_SLAVE31:true"
set MASTER1_TYPE_2 "MASTER1_TYPE:0"
set MASTER1_WRITE_SLAVE0_2 "MASTER1_WRITE_SLAVE0:true"
set MASTER1_WRITE_SLAVE1_2 "MASTER1_WRITE_SLAVE1:true"
set MASTER1_WRITE_SLAVE2_2 "MASTER1_WRITE_SLAVE2:true"
set MASTER1_WRITE_SLAVE3_2 "MASTER1_WRITE_SLAVE3:true"
set MASTER1_WRITE_SLAVE4_2 "MASTER1_WRITE_SLAVE4:true"
set MASTER1_WRITE_SLAVE5_2 "MASTER1_WRITE_SLAVE5:true"
set MASTER1_WRITE_SLAVE6_2 "MASTER1_WRITE_SLAVE6:true"
set MASTER1_WRITE_SLAVE7_2 "MASTER1_WRITE_SLAVE7:true"
set MASTER1_WRITE_SLAVE8_2 "MASTER1_WRITE_SLAVE8:true"
set MASTER1_WRITE_SLAVE9_2 "MASTER1_WRITE_SLAVE9:true"
set MASTER1_WRITE_SLAVE10_2 "MASTER1_WRITE_SLAVE10:true"
set MASTER1_WRITE_SLAVE11_2 "MASTER1_WRITE_SLAVE11:true"
set MASTER1_WRITE_SLAVE12_2 "MASTER1_WRITE_SLAVE12:true"
set MASTER1_WRITE_SLAVE13_2 "MASTER1_WRITE_SLAVE13:true"
set MASTER1_WRITE_SLAVE14_2 "MASTER1_WRITE_SLAVE14:true"
set MASTER1_WRITE_SLAVE15_2 "MASTER1_WRITE_SLAVE15:true"
set MASTER1_WRITE_SLAVE16_2 "MASTER1_WRITE_SLAVE16:true"
set MASTER1_WRITE_SLAVE17_2 "MASTER1_WRITE_SLAVE17:true"
set MASTER1_WRITE_SLAVE18_2 "MASTER1_WRITE_SLAVE18:true"
set MASTER1_WRITE_SLAVE19_2 "MASTER1_WRITE_SLAVE19:true"
set MASTER1_WRITE_SLAVE20_2 "MASTER1_WRITE_SLAVE20:true"
set MASTER1_WRITE_SLAVE21_2 "MASTER1_WRITE_SLAVE21:true"
set MASTER1_WRITE_SLAVE22_2 "MASTER1_WRITE_SLAVE22:true"
set MASTER1_WRITE_SLAVE23_2 "MASTER1_WRITE_SLAVE23:true"
set MASTER1_WRITE_SLAVE24_2 "MASTER1_WRITE_SLAVE24:true"
set MASTER1_WRITE_SLAVE25_2 "MASTER1_WRITE_SLAVE25:true"
set MASTER1_WRITE_SLAVE26_2 "MASTER1_WRITE_SLAVE26:true"
set MASTER1_WRITE_SLAVE27_2 "MASTER1_WRITE_SLAVE27:true"
set MASTER1_WRITE_SLAVE28_2 "MASTER1_WRITE_SLAVE28:true"
set MASTER1_WRITE_SLAVE29_2 "MASTER1_WRITE_SLAVE29:true"
set MASTER1_WRITE_SLAVE30_2 "MASTER1_WRITE_SLAVE30:true"
set MASTER1_WRITE_SLAVE31_2 "MASTER1_WRITE_SLAVE31:true"
set MASTER2_CHAN_RS_2 "MASTER2_CHAN_RS:true"
set MASTER2_CLOCK_DOMAIN_CROSSING_2 "MASTER2_CLOCK_DOMAIN_CROSSING:false"
set MASTER2_DATA_WIDTH_2 "MASTER2_DATA_WIDTH:64"
set MASTER2_DWC_DATA_FIFO_DEPTH_2 "MASTER2_DWC_DATA_FIFO_DEPTH:16"
set MASTER2_READ_INTERLEAVE_2 "MASTER2_READ_INTERLEAVE:false"
set MASTER2_READ_SLAVE0_2 "MASTER2_READ_SLAVE0:true"
set MASTER2_READ_SLAVE1_2 "MASTER2_READ_SLAVE1:true"
set MASTER2_READ_SLAVE2_2 "MASTER2_READ_SLAVE2:true"
set MASTER2_READ_SLAVE3_2 "MASTER2_READ_SLAVE3:true"
set MASTER2_READ_SLAVE4_2 "MASTER2_READ_SLAVE4:true"
set MASTER2_READ_SLAVE5_2 "MASTER2_READ_SLAVE5:true"
set MASTER2_READ_SLAVE6_2 "MASTER2_READ_SLAVE6:true"
set MASTER2_READ_SLAVE7_2 "MASTER2_READ_SLAVE7:true"
set MASTER2_READ_SLAVE8_2 "MASTER2_READ_SLAVE8:true"
set MASTER2_READ_SLAVE9_2 "MASTER2_READ_SLAVE9:true"
set MASTER2_READ_SLAVE10_2 "MASTER2_READ_SLAVE10:true"
set MASTER2_READ_SLAVE11_2 "MASTER2_READ_SLAVE11:true"
set MASTER2_READ_SLAVE12_2 "MASTER2_READ_SLAVE12:true"
set MASTER2_READ_SLAVE13_2 "MASTER2_READ_SLAVE13:true"
set MASTER2_READ_SLAVE14_2 "MASTER2_READ_SLAVE14:true"
set MASTER2_READ_SLAVE15_2 "MASTER2_READ_SLAVE15:true"
set MASTER2_READ_SLAVE16_2 "MASTER2_READ_SLAVE16:true"
set MASTER2_READ_SLAVE17_2 "MASTER2_READ_SLAVE17:true"
set MASTER2_READ_SLAVE18_2 "MASTER2_READ_SLAVE18:true"
set MASTER2_READ_SLAVE19_2 "MASTER2_READ_SLAVE19:true"
set MASTER2_READ_SLAVE20_2 "MASTER2_READ_SLAVE20:true"
set MASTER2_READ_SLAVE21_2 "MASTER2_READ_SLAVE21:true"
set MASTER2_READ_SLAVE22_2 "MASTER2_READ_SLAVE22:true"
set MASTER2_READ_SLAVE23_2 "MASTER2_READ_SLAVE23:true"
set MASTER2_READ_SLAVE24_2 "MASTER2_READ_SLAVE24:true"
set MASTER2_READ_SLAVE25_2 "MASTER2_READ_SLAVE25:true"
set MASTER2_READ_SLAVE26_2 "MASTER2_READ_SLAVE26:true"
set MASTER2_READ_SLAVE27_2 "MASTER2_READ_SLAVE27:true"
set MASTER2_READ_SLAVE28_2 "MASTER2_READ_SLAVE28:true"
set MASTER2_READ_SLAVE29_2 "MASTER2_READ_SLAVE29:true"
set MASTER2_READ_SLAVE30_2 "MASTER2_READ_SLAVE30:true"
set MASTER2_READ_SLAVE31_2 "MASTER2_READ_SLAVE31:true"
set MASTER2_TYPE_2 "MASTER2_TYPE:0"
set MASTER2_WRITE_SLAVE0_2 "MASTER2_WRITE_SLAVE0:true"
set MASTER2_WRITE_SLAVE1_2 "MASTER2_WRITE_SLAVE1:true"
set MASTER2_WRITE_SLAVE2_2 "MASTER2_WRITE_SLAVE2:true"
set MASTER2_WRITE_SLAVE3_2 "MASTER2_WRITE_SLAVE3:true"
set MASTER2_WRITE_SLAVE4_2 "MASTER2_WRITE_SLAVE4:true"
set MASTER2_WRITE_SLAVE5_2 "MASTER2_WRITE_SLAVE5:true"
set MASTER2_WRITE_SLAVE6_2 "MASTER2_WRITE_SLAVE6:true"
set MASTER2_WRITE_SLAVE7_2 "MASTER2_WRITE_SLAVE7:true"
set MASTER2_WRITE_SLAVE8_2 "MASTER2_WRITE_SLAVE8:true"
set MASTER2_WRITE_SLAVE9_2 "MASTER2_WRITE_SLAVE9:true"
set MASTER2_WRITE_SLAVE10_2 "MASTER2_WRITE_SLAVE10:true"
set MASTER2_WRITE_SLAVE11_2 "MASTER2_WRITE_SLAVE11:true"
set MASTER2_WRITE_SLAVE12_2 "MASTER2_WRITE_SLAVE12:true"
set MASTER2_WRITE_SLAVE13_2 "MASTER2_WRITE_SLAVE13:true"
set MASTER2_WRITE_SLAVE14_2 "MASTER2_WRITE_SLAVE14:true"
set MASTER2_WRITE_SLAVE15_2 "MASTER2_WRITE_SLAVE15:true"
set MASTER2_WRITE_SLAVE16_2 "MASTER2_WRITE_SLAVE16:true"
set MASTER2_WRITE_SLAVE17_2 "MASTER2_WRITE_SLAVE17:true"
set MASTER2_WRITE_SLAVE18_2 "MASTER2_WRITE_SLAVE18:true"
set MASTER2_WRITE_SLAVE19_2 "MASTER2_WRITE_SLAVE19:true"
set MASTER2_WRITE_SLAVE20_2 "MASTER2_WRITE_SLAVE20:true"
set MASTER2_WRITE_SLAVE21_2 "MASTER2_WRITE_SLAVE21:true"
set MASTER2_WRITE_SLAVE22_2 "MASTER2_WRITE_SLAVE22:true"
set MASTER2_WRITE_SLAVE23_2 "MASTER2_WRITE_SLAVE23:true"
set MASTER2_WRITE_SLAVE24_2 "MASTER2_WRITE_SLAVE24:true"
set MASTER2_WRITE_SLAVE25_2 "MASTER2_WRITE_SLAVE25:true"
set MASTER2_WRITE_SLAVE26_2 "MASTER2_WRITE_SLAVE26:true"
set MASTER2_WRITE_SLAVE27_2 "MASTER2_WRITE_SLAVE27:true"
set MASTER2_WRITE_SLAVE28_2 "MASTER2_WRITE_SLAVE28:true"
set MASTER2_WRITE_SLAVE29_2 "MASTER2_WRITE_SLAVE29:true"
set MASTER2_WRITE_SLAVE30_2 "MASTER2_WRITE_SLAVE30:true"
set MASTER2_WRITE_SLAVE31_2 "MASTER2_WRITE_SLAVE31:true"
set MASTER3_CHAN_RS_2 "MASTER3_CHAN_RS:true"
set MASTER3_CLOCK_DOMAIN_CROSSING_2 "MASTER3_CLOCK_DOMAIN_CROSSING:false"
set MASTER3_DATA_WIDTH_2 "MASTER3_DATA_WIDTH:64"
set MASTER3_DWC_DATA_FIFO_DEPTH_2 "MASTER3_DWC_DATA_FIFO_DEPTH:16"
set MASTER3_READ_INTERLEAVE_2 "MASTER3_READ_INTERLEAVE:false"
set MASTER3_READ_SLAVE0_2 "MASTER3_READ_SLAVE0:true"
set MASTER3_READ_SLAVE1_2 "MASTER3_READ_SLAVE1:true"
set MASTER3_READ_SLAVE2_2 "MASTER3_READ_SLAVE2:true"
set MASTER3_READ_SLAVE3_2 "MASTER3_READ_SLAVE3:true"
set MASTER3_READ_SLAVE4_2 "MASTER3_READ_SLAVE4:true"
set MASTER3_READ_SLAVE5_2 "MASTER3_READ_SLAVE5:true"
set MASTER3_READ_SLAVE6_2 "MASTER3_READ_SLAVE6:true"
set MASTER3_READ_SLAVE7_2 "MASTER3_READ_SLAVE7:true"
set MASTER3_READ_SLAVE8_2 "MASTER3_READ_SLAVE8:true"
set MASTER3_READ_SLAVE9_2 "MASTER3_READ_SLAVE9:true"
set MASTER3_READ_SLAVE10_2 "MASTER3_READ_SLAVE10:true"
set MASTER3_READ_SLAVE11_2 "MASTER3_READ_SLAVE11:true"
set MASTER3_READ_SLAVE12_2 "MASTER3_READ_SLAVE12:true"
set MASTER3_READ_SLAVE13_2 "MASTER3_READ_SLAVE13:true"
set MASTER3_READ_SLAVE14_2 "MASTER3_READ_SLAVE14:true"
set MASTER3_READ_SLAVE15_2 "MASTER3_READ_SLAVE15:true"
set MASTER3_READ_SLAVE16_2 "MASTER3_READ_SLAVE16:true"
set MASTER3_READ_SLAVE17_2 "MASTER3_READ_SLAVE17:true"
set MASTER3_READ_SLAVE18_2 "MASTER3_READ_SLAVE18:true"
set MASTER3_READ_SLAVE19_2 "MASTER3_READ_SLAVE19:true"
set MASTER3_READ_SLAVE20_2 "MASTER3_READ_SLAVE20:true"
set MASTER3_READ_SLAVE21_2 "MASTER3_READ_SLAVE21:true"
set MASTER3_READ_SLAVE22_2 "MASTER3_READ_SLAVE22:true"
set MASTER3_READ_SLAVE23_2 "MASTER3_READ_SLAVE23:true"
set MASTER3_READ_SLAVE24_2 "MASTER3_READ_SLAVE24:true"
set MASTER3_READ_SLAVE25_2 "MASTER3_READ_SLAVE25:true"
set MASTER3_READ_SLAVE26_2 "MASTER3_READ_SLAVE26:true"
set MASTER3_READ_SLAVE27_2 "MASTER3_READ_SLAVE27:true"
set MASTER3_READ_SLAVE28_2 "MASTER3_READ_SLAVE28:true"
set MASTER3_READ_SLAVE29_2 "MASTER3_READ_SLAVE29:true"
set MASTER3_READ_SLAVE30_2 "MASTER3_READ_SLAVE30:true"
set MASTER3_READ_SLAVE31_2 "MASTER3_READ_SLAVE31:true"
set MASTER3_TYPE_2 "MASTER3_TYPE:0"
set MASTER3_WRITE_SLAVE0_2 "MASTER3_WRITE_SLAVE0:true"
set MASTER3_WRITE_SLAVE1_2 "MASTER3_WRITE_SLAVE1:true"
set MASTER3_WRITE_SLAVE2_2 "MASTER3_WRITE_SLAVE2:true"
set MASTER3_WRITE_SLAVE3_2 "MASTER3_WRITE_SLAVE3:true"
set MASTER3_WRITE_SLAVE4_2 "MASTER3_WRITE_SLAVE4:true"
set MASTER3_WRITE_SLAVE5_2 "MASTER3_WRITE_SLAVE5:true"
set MASTER3_WRITE_SLAVE6_2 "MASTER3_WRITE_SLAVE6:true"
set MASTER3_WRITE_SLAVE7_2 "MASTER3_WRITE_SLAVE7:true"
set MASTER3_WRITE_SLAVE8_2 "MASTER3_WRITE_SLAVE8:true"
set MASTER3_WRITE_SLAVE9_2 "MASTER3_WRITE_SLAVE9:true"
set MASTER3_WRITE_SLAVE10_2 "MASTER3_WRITE_SLAVE10:true"
set MASTER3_WRITE_SLAVE11_2 "MASTER3_WRITE_SLAVE11:true"
set MASTER3_WRITE_SLAVE12_2 "MASTER3_WRITE_SLAVE12:true"
set MASTER3_WRITE_SLAVE13_2 "MASTER3_WRITE_SLAVE13:true"
set MASTER3_WRITE_SLAVE14_2 "MASTER3_WRITE_SLAVE14:true"
set MASTER3_WRITE_SLAVE15_2 "MASTER3_WRITE_SLAVE15:true"
set MASTER3_WRITE_SLAVE16_2 "MASTER3_WRITE_SLAVE16:true"
set MASTER3_WRITE_SLAVE17_2 "MASTER3_WRITE_SLAVE17:true"
set MASTER3_WRITE_SLAVE18_2 "MASTER3_WRITE_SLAVE18:true"
set MASTER3_WRITE_SLAVE19_2 "MASTER3_WRITE_SLAVE19:true"
set MASTER3_WRITE_SLAVE20_2 "MASTER3_WRITE_SLAVE20:true"
set MASTER3_WRITE_SLAVE21_2 "MASTER3_WRITE_SLAVE21:true"
set MASTER3_WRITE_SLAVE22_2 "MASTER3_WRITE_SLAVE22:true"
set MASTER3_WRITE_SLAVE23_2 "MASTER3_WRITE_SLAVE23:true"
set MASTER3_WRITE_SLAVE24_2 "MASTER3_WRITE_SLAVE24:true"
set MASTER3_WRITE_SLAVE25_2 "MASTER3_WRITE_SLAVE25:true"
set MASTER3_WRITE_SLAVE26_2 "MASTER3_WRITE_SLAVE26:true"
set MASTER3_WRITE_SLAVE27_2 "MASTER3_WRITE_SLAVE27:true"
set MASTER3_WRITE_SLAVE28_2 "MASTER3_WRITE_SLAVE28:true"
set MASTER3_WRITE_SLAVE29_2 "MASTER3_WRITE_SLAVE29:true"
set MASTER3_WRITE_SLAVE30_2 "MASTER3_WRITE_SLAVE30:true"
set MASTER3_WRITE_SLAVE31_2 "MASTER3_WRITE_SLAVE31:true"
set MASTER4_CHAN_RS_2 "MASTER4_CHAN_RS:true"
set MASTER4_CLOCK_DOMAIN_CROSSING_2 "MASTER4_CLOCK_DOMAIN_CROSSING:false"
set MASTER4_DATA_WIDTH_2 "MASTER4_DATA_WIDTH:64"
set MASTER4_DWC_DATA_FIFO_DEPTH_2 "MASTER4_DWC_DATA_FIFO_DEPTH:16"
set MASTER4_READ_INTERLEAVE_2 "MASTER4_READ_INTERLEAVE:false"
set MASTER4_READ_SLAVE0_2 "MASTER4_READ_SLAVE0:true"
set MASTER4_READ_SLAVE1_2 "MASTER4_READ_SLAVE1:true"
set MASTER4_READ_SLAVE2_2 "MASTER4_READ_SLAVE2:true"
set MASTER4_READ_SLAVE3_2 "MASTER4_READ_SLAVE3:true"
set MASTER4_READ_SLAVE4_2 "MASTER4_READ_SLAVE4:true"
set MASTER4_READ_SLAVE5_2 "MASTER4_READ_SLAVE5:true"
set MASTER4_READ_SLAVE6_2 "MASTER4_READ_SLAVE6:true"
set MASTER4_READ_SLAVE7_2 "MASTER4_READ_SLAVE7:true"
set MASTER4_READ_SLAVE8_2 "MASTER4_READ_SLAVE8:true"
set MASTER4_READ_SLAVE9_2 "MASTER4_READ_SLAVE9:true"
set MASTER4_READ_SLAVE10_2 "MASTER4_READ_SLAVE10:true"
set MASTER4_READ_SLAVE11_2 "MASTER4_READ_SLAVE11:true"
set MASTER4_READ_SLAVE12_2 "MASTER4_READ_SLAVE12:true"
set MASTER4_READ_SLAVE13_2 "MASTER4_READ_SLAVE13:true"
set MASTER4_READ_SLAVE14_2 "MASTER4_READ_SLAVE14:true"
set MASTER4_READ_SLAVE15_2 "MASTER4_READ_SLAVE15:true"
set MASTER4_READ_SLAVE16_2 "MASTER4_READ_SLAVE16:true"
set MASTER4_READ_SLAVE17_2 "MASTER4_READ_SLAVE17:true"
set MASTER4_READ_SLAVE18_2 "MASTER4_READ_SLAVE18:true"
set MASTER4_READ_SLAVE19_2 "MASTER4_READ_SLAVE19:true"
set MASTER4_READ_SLAVE20_2 "MASTER4_READ_SLAVE20:true"
set MASTER4_READ_SLAVE21_2 "MASTER4_READ_SLAVE21:true"
set MASTER4_READ_SLAVE22_2 "MASTER4_READ_SLAVE22:true"
set MASTER4_READ_SLAVE23_2 "MASTER4_READ_SLAVE23:true"
set MASTER4_READ_SLAVE24_2 "MASTER4_READ_SLAVE24:true"
set MASTER4_READ_SLAVE25_2 "MASTER4_READ_SLAVE25:true"
set MASTER4_READ_SLAVE26_2 "MASTER4_READ_SLAVE26:true"
set MASTER4_READ_SLAVE27_2 "MASTER4_READ_SLAVE27:true"
set MASTER4_READ_SLAVE28_2 "MASTER4_READ_SLAVE28:true"
set MASTER4_READ_SLAVE29_2 "MASTER4_READ_SLAVE29:true"
set MASTER4_READ_SLAVE30_2 "MASTER4_READ_SLAVE30:true"
set MASTER4_READ_SLAVE31_2 "MASTER4_READ_SLAVE31:true"
set MASTER4_TYPE_2 "MASTER4_TYPE:0"
set MASTER4_WRITE_SLAVE0_2 "MASTER4_WRITE_SLAVE0:true"
set MASTER4_WRITE_SLAVE1_2 "MASTER4_WRITE_SLAVE1:true"
set MASTER4_WRITE_SLAVE2_2 "MASTER4_WRITE_SLAVE2:true"
set MASTER4_WRITE_SLAVE3_2 "MASTER4_WRITE_SLAVE3:true"
set MASTER4_WRITE_SLAVE4_2 "MASTER4_WRITE_SLAVE4:true"
set MASTER4_WRITE_SLAVE5_2 "MASTER4_WRITE_SLAVE5:true"
set MASTER4_WRITE_SLAVE6_2 "MASTER4_WRITE_SLAVE6:true"
set MASTER4_WRITE_SLAVE7_2 "MASTER4_WRITE_SLAVE7:true"
set MASTER4_WRITE_SLAVE8_2 "MASTER4_WRITE_SLAVE8:true"
set MASTER4_WRITE_SLAVE9_2 "MASTER4_WRITE_SLAVE9:true"
set MASTER4_WRITE_SLAVE10_2 "MASTER4_WRITE_SLAVE10:true"
set MASTER4_WRITE_SLAVE11_2 "MASTER4_WRITE_SLAVE11:true"
set MASTER4_WRITE_SLAVE12_2 "MASTER4_WRITE_SLAVE12:true"
set MASTER4_WRITE_SLAVE13_2 "MASTER4_WRITE_SLAVE13:true"
set MASTER4_WRITE_SLAVE14_2 "MASTER4_WRITE_SLAVE14:true"
set MASTER4_WRITE_SLAVE15_2 "MASTER4_WRITE_SLAVE15:true"
set MASTER4_WRITE_SLAVE16_2 "MASTER4_WRITE_SLAVE16:true"
set MASTER4_WRITE_SLAVE17_2 "MASTER4_WRITE_SLAVE17:true"
set MASTER4_WRITE_SLAVE18_2 "MASTER4_WRITE_SLAVE18:true"
set MASTER4_WRITE_SLAVE19_2 "MASTER4_WRITE_SLAVE19:true"
set MASTER4_WRITE_SLAVE20_2 "MASTER4_WRITE_SLAVE20:true"
set MASTER4_WRITE_SLAVE21_2 "MASTER4_WRITE_SLAVE21:true"
set MASTER4_WRITE_SLAVE22_2 "MASTER4_WRITE_SLAVE22:true"
set MASTER4_WRITE_SLAVE23_2 "MASTER4_WRITE_SLAVE23:true"
set MASTER4_WRITE_SLAVE24_2 "MASTER4_WRITE_SLAVE24:true"
set MASTER4_WRITE_SLAVE25_2 "MASTER4_WRITE_SLAVE25:true"
set MASTER4_WRITE_SLAVE26_2 "MASTER4_WRITE_SLAVE26:true"
set MASTER4_WRITE_SLAVE27_2 "MASTER4_WRITE_SLAVE27:true"
set MASTER4_WRITE_SLAVE28_2 "MASTER4_WRITE_SLAVE28:true"
set MASTER4_WRITE_SLAVE29_2 "MASTER4_WRITE_SLAVE29:true"
set MASTER4_WRITE_SLAVE30_2 "MASTER4_WRITE_SLAVE30:true"
set MASTER4_WRITE_SLAVE31_2 "MASTER4_WRITE_SLAVE31:true"
set MASTER5_CHAN_RS_2 "MASTER5_CHAN_RS:true"
set MASTER5_CLOCK_DOMAIN_CROSSING_2 "MASTER5_CLOCK_DOMAIN_CROSSING:false"
set MASTER5_DATA_WIDTH_2 "MASTER5_DATA_WIDTH:64"
set MASTER5_DWC_DATA_FIFO_DEPTH_2 "MASTER5_DWC_DATA_FIFO_DEPTH:16"
set MASTER5_READ_INTERLEAVE_2 "MASTER5_READ_INTERLEAVE:false"
set MASTER5_READ_SLAVE0_2 "MASTER5_READ_SLAVE0:true"
set MASTER5_READ_SLAVE1_2 "MASTER5_READ_SLAVE1:true"
set MASTER5_READ_SLAVE2_2 "MASTER5_READ_SLAVE2:true"
set MASTER5_READ_SLAVE3_2 "MASTER5_READ_SLAVE3:true"
set MASTER5_READ_SLAVE4_2 "MASTER5_READ_SLAVE4:true"
set MASTER5_READ_SLAVE5_2 "MASTER5_READ_SLAVE5:true"
set MASTER5_READ_SLAVE6_2 "MASTER5_READ_SLAVE6:true"
set MASTER5_READ_SLAVE7_2 "MASTER5_READ_SLAVE7:true"
set MASTER5_READ_SLAVE8_2 "MASTER5_READ_SLAVE8:true"
set MASTER5_READ_SLAVE9_2 "MASTER5_READ_SLAVE9:true"
set MASTER5_READ_SLAVE10_2 "MASTER5_READ_SLAVE10:true"
set MASTER5_READ_SLAVE11_2 "MASTER5_READ_SLAVE11:true"
set MASTER5_READ_SLAVE12_2 "MASTER5_READ_SLAVE12:true"
set MASTER5_READ_SLAVE13_2 "MASTER5_READ_SLAVE13:true"
set MASTER5_READ_SLAVE14_2 "MASTER5_READ_SLAVE14:true"
set MASTER5_READ_SLAVE15_2 "MASTER5_READ_SLAVE15:true"
set MASTER5_READ_SLAVE16_2 "MASTER5_READ_SLAVE16:true"
set MASTER5_READ_SLAVE17_2 "MASTER5_READ_SLAVE17:true"
set MASTER5_READ_SLAVE18_2 "MASTER5_READ_SLAVE18:true"
set MASTER5_READ_SLAVE19_2 "MASTER5_READ_SLAVE19:true"
set MASTER5_READ_SLAVE20_2 "MASTER5_READ_SLAVE20:true"
set MASTER5_READ_SLAVE21_2 "MASTER5_READ_SLAVE21:true"
set MASTER5_READ_SLAVE22_2 "MASTER5_READ_SLAVE22:true"
set MASTER5_READ_SLAVE23_2 "MASTER5_READ_SLAVE23:true"
set MASTER5_READ_SLAVE24_2 "MASTER5_READ_SLAVE24:true"
set MASTER5_READ_SLAVE25_2 "MASTER5_READ_SLAVE25:true"
set MASTER5_READ_SLAVE26_2 "MASTER5_READ_SLAVE26:true"
set MASTER5_READ_SLAVE27_2 "MASTER5_READ_SLAVE27:true"
set MASTER5_READ_SLAVE28_2 "MASTER5_READ_SLAVE28:true"
set MASTER5_READ_SLAVE29_2 "MASTER5_READ_SLAVE29:true"
set MASTER5_READ_SLAVE30_2 "MASTER5_READ_SLAVE30:true"
set MASTER5_READ_SLAVE31_2 "MASTER5_READ_SLAVE31:true"
set MASTER5_TYPE_2 "MASTER5_TYPE:0"
set MASTER5_WRITE_SLAVE0_2 "MASTER5_WRITE_SLAVE0:true"
set MASTER5_WRITE_SLAVE1_2 "MASTER5_WRITE_SLAVE1:true"
set MASTER5_WRITE_SLAVE2_2 "MASTER5_WRITE_SLAVE2:true"
set MASTER5_WRITE_SLAVE3_2 "MASTER5_WRITE_SLAVE3:true"
set MASTER5_WRITE_SLAVE4_2 "MASTER5_WRITE_SLAVE4:true"
set MASTER5_WRITE_SLAVE5_2 "MASTER5_WRITE_SLAVE5:true"
set MASTER5_WRITE_SLAVE6_2 "MASTER5_WRITE_SLAVE6:true"
set MASTER5_WRITE_SLAVE7_2 "MASTER5_WRITE_SLAVE7:true"
set MASTER5_WRITE_SLAVE8_2 "MASTER5_WRITE_SLAVE8:true"
set MASTER5_WRITE_SLAVE9_2 "MASTER5_WRITE_SLAVE9:true"
set MASTER5_WRITE_SLAVE10_2 "MASTER5_WRITE_SLAVE10:true"
set MASTER5_WRITE_SLAVE11_2 "MASTER5_WRITE_SLAVE11:true"
set MASTER5_WRITE_SLAVE12_2 "MASTER5_WRITE_SLAVE12:true"
set MASTER5_WRITE_SLAVE13_2 "MASTER5_WRITE_SLAVE13:true"
set MASTER5_WRITE_SLAVE14_2 "MASTER5_WRITE_SLAVE14:true"
set MASTER5_WRITE_SLAVE15_2 "MASTER5_WRITE_SLAVE15:true"
set MASTER5_WRITE_SLAVE16_2 "MASTER5_WRITE_SLAVE16:true"
set MASTER5_WRITE_SLAVE17_2 "MASTER5_WRITE_SLAVE17:true"
set MASTER5_WRITE_SLAVE18_2 "MASTER5_WRITE_SLAVE18:true"
set MASTER5_WRITE_SLAVE19_2 "MASTER5_WRITE_SLAVE19:true"
set MASTER5_WRITE_SLAVE20_2 "MASTER5_WRITE_SLAVE20:true"
set MASTER5_WRITE_SLAVE21_2 "MASTER5_WRITE_SLAVE21:true"
set MASTER5_WRITE_SLAVE22_2 "MASTER5_WRITE_SLAVE22:true"
set MASTER5_WRITE_SLAVE23_2 "MASTER5_WRITE_SLAVE23:true"
set MASTER5_WRITE_SLAVE24_2 "MASTER5_WRITE_SLAVE24:true"
set MASTER5_WRITE_SLAVE25_2 "MASTER5_WRITE_SLAVE25:true"
set MASTER5_WRITE_SLAVE26_2 "MASTER5_WRITE_SLAVE26:true"
set MASTER5_WRITE_SLAVE27_2 "MASTER5_WRITE_SLAVE27:true"
set MASTER5_WRITE_SLAVE28_2 "MASTER5_WRITE_SLAVE28:true"
set MASTER5_WRITE_SLAVE29_2 "MASTER5_WRITE_SLAVE29:true"
set MASTER5_WRITE_SLAVE30_2 "MASTER5_WRITE_SLAVE30:true"
set MASTER5_WRITE_SLAVE31_2 "MASTER5_WRITE_SLAVE31:true"
set MASTER6_CHAN_RS_2 "MASTER6_CHAN_RS:true"
set MASTER6_CLOCK_DOMAIN_CROSSING_2 "MASTER6_CLOCK_DOMAIN_CROSSING:false"
set MASTER6_DATA_WIDTH_2 "MASTER6_DATA_WIDTH:64"
set MASTER6_DWC_DATA_FIFO_DEPTH_2 "MASTER6_DWC_DATA_FIFO_DEPTH:16"
set MASTER6_READ_INTERLEAVE_2 "MASTER6_READ_INTERLEAVE:false"
set MASTER6_READ_SLAVE0_2 "MASTER6_READ_SLAVE0:true"
set MASTER6_READ_SLAVE1_2 "MASTER6_READ_SLAVE1:true"
set MASTER6_READ_SLAVE2_2 "MASTER6_READ_SLAVE2:true"
set MASTER6_READ_SLAVE3_2 "MASTER6_READ_SLAVE3:true"
set MASTER6_READ_SLAVE4_2 "MASTER6_READ_SLAVE4:true"
set MASTER6_READ_SLAVE5_2 "MASTER6_READ_SLAVE5:true"
set MASTER6_READ_SLAVE6_2 "MASTER6_READ_SLAVE6:true"
set MASTER6_READ_SLAVE7_2 "MASTER6_READ_SLAVE7:true"
set MASTER6_READ_SLAVE8_2 "MASTER6_READ_SLAVE8:true"
set MASTER6_READ_SLAVE9_2 "MASTER6_READ_SLAVE9:true"
set MASTER6_READ_SLAVE10_2 "MASTER6_READ_SLAVE10:true"
set MASTER6_READ_SLAVE11_2 "MASTER6_READ_SLAVE11:true"
set MASTER6_READ_SLAVE12_2 "MASTER6_READ_SLAVE12:true"
set MASTER6_READ_SLAVE13_2 "MASTER6_READ_SLAVE13:true"
set MASTER6_READ_SLAVE14_2 "MASTER6_READ_SLAVE14:true"
set MASTER6_READ_SLAVE15_2 "MASTER6_READ_SLAVE15:true"
set MASTER6_READ_SLAVE16_2 "MASTER6_READ_SLAVE16:true"
set MASTER6_READ_SLAVE17_2 "MASTER6_READ_SLAVE17:true"
set MASTER6_READ_SLAVE18_2 "MASTER6_READ_SLAVE18:true"
set MASTER6_READ_SLAVE19_2 "MASTER6_READ_SLAVE19:true"
set MASTER6_READ_SLAVE20_2 "MASTER6_READ_SLAVE20:true"
set MASTER6_READ_SLAVE21_2 "MASTER6_READ_SLAVE21:true"
set MASTER6_READ_SLAVE22_2 "MASTER6_READ_SLAVE22:true"
set MASTER6_READ_SLAVE23_2 "MASTER6_READ_SLAVE23:true"
set MASTER6_READ_SLAVE24_2 "MASTER6_READ_SLAVE24:true"
set MASTER6_READ_SLAVE25_2 "MASTER6_READ_SLAVE25:true"
set MASTER6_READ_SLAVE26_2 "MASTER6_READ_SLAVE26:true"
set MASTER6_READ_SLAVE27_2 "MASTER6_READ_SLAVE27:true"
set MASTER6_READ_SLAVE28_2 "MASTER6_READ_SLAVE28:true"
set MASTER6_READ_SLAVE29_2 "MASTER6_READ_SLAVE29:true"
set MASTER6_READ_SLAVE30_2 "MASTER6_READ_SLAVE30:true"
set MASTER6_READ_SLAVE31_2 "MASTER6_READ_SLAVE31:true"
set MASTER6_TYPE_2 "MASTER6_TYPE:0"
set MASTER6_WRITE_SLAVE0_2 "MASTER6_WRITE_SLAVE0:true"
set MASTER6_WRITE_SLAVE1_2 "MASTER6_WRITE_SLAVE1:true"
set MASTER6_WRITE_SLAVE2_2 "MASTER6_WRITE_SLAVE2:true"
set MASTER6_WRITE_SLAVE3_2 "MASTER6_WRITE_SLAVE3:true"
set MASTER6_WRITE_SLAVE4_2 "MASTER6_WRITE_SLAVE4:true"
set MASTER6_WRITE_SLAVE5_2 "MASTER6_WRITE_SLAVE5:true"
set MASTER6_WRITE_SLAVE6_2 "MASTER6_WRITE_SLAVE6:true"
set MASTER6_WRITE_SLAVE7_2 "MASTER6_WRITE_SLAVE7:true"
set MASTER6_WRITE_SLAVE8_2 "MASTER6_WRITE_SLAVE8:true"
set MASTER6_WRITE_SLAVE9_2 "MASTER6_WRITE_SLAVE9:true"
set MASTER6_WRITE_SLAVE10_2 "MASTER6_WRITE_SLAVE10:true"
set MASTER6_WRITE_SLAVE11_2 "MASTER6_WRITE_SLAVE11:true"
set MASTER6_WRITE_SLAVE12_2 "MASTER6_WRITE_SLAVE12:true"
set MASTER6_WRITE_SLAVE13_2 "MASTER6_WRITE_SLAVE13:true"
set MASTER6_WRITE_SLAVE14_2 "MASTER6_WRITE_SLAVE14:true"
set MASTER6_WRITE_SLAVE15_2 "MASTER6_WRITE_SLAVE15:true"
set MASTER6_WRITE_SLAVE16_2 "MASTER6_WRITE_SLAVE16:true"
set MASTER6_WRITE_SLAVE17_2 "MASTER6_WRITE_SLAVE17:true"
set MASTER6_WRITE_SLAVE18_2 "MASTER6_WRITE_SLAVE18:true"
set MASTER6_WRITE_SLAVE19_2 "MASTER6_WRITE_SLAVE19:true"
set MASTER6_WRITE_SLAVE20_2 "MASTER6_WRITE_SLAVE20:true"
set MASTER6_WRITE_SLAVE21_2 "MASTER6_WRITE_SLAVE21:true"
set MASTER6_WRITE_SLAVE22_2 "MASTER6_WRITE_SLAVE22:true"
set MASTER6_WRITE_SLAVE23_2 "MASTER6_WRITE_SLAVE23:true"
set MASTER6_WRITE_SLAVE24_2 "MASTER6_WRITE_SLAVE24:true"
set MASTER6_WRITE_SLAVE25_2 "MASTER6_WRITE_SLAVE25:true"
set MASTER6_WRITE_SLAVE26_2 "MASTER6_WRITE_SLAVE26:true"
set MASTER6_WRITE_SLAVE27_2 "MASTER6_WRITE_SLAVE27:true"
set MASTER6_WRITE_SLAVE28_2 "MASTER6_WRITE_SLAVE28:true"
set MASTER6_WRITE_SLAVE29_2 "MASTER6_WRITE_SLAVE29:true"
set MASTER6_WRITE_SLAVE30_2 "MASTER6_WRITE_SLAVE30:true"
set MASTER6_WRITE_SLAVE31_2 "MASTER6_WRITE_SLAVE31:true"
set MASTER7_CHAN_RS_2 "MASTER7_CHAN_RS:true"
set MASTER7_CLOCK_DOMAIN_CROSSING_2 "MASTER7_CLOCK_DOMAIN_CROSSING:false"
set MASTER7_DATA_WIDTH_2 "MASTER7_DATA_WIDTH:64"
set MASTER7_DWC_DATA_FIFO_DEPTH_2 "MASTER7_DWC_DATA_FIFO_DEPTH:16"
set MASTER7_READ_INTERLEAVE_2 "MASTER7_READ_INTERLEAVE:false"
set MASTER7_READ_SLAVE0_2 "MASTER7_READ_SLAVE0:true"
set MASTER7_READ_SLAVE1_2 "MASTER7_READ_SLAVE1:true"
set MASTER7_READ_SLAVE2_2 "MASTER7_READ_SLAVE2:true"
set MASTER7_READ_SLAVE3_2 "MASTER7_READ_SLAVE3:true"
set MASTER7_READ_SLAVE4_2 "MASTER7_READ_SLAVE4:true"
set MASTER7_READ_SLAVE5_2 "MASTER7_READ_SLAVE5:true"
set MASTER7_READ_SLAVE6_2 "MASTER7_READ_SLAVE6:true"
set MASTER7_READ_SLAVE7_2 "MASTER7_READ_SLAVE7:true"
set MASTER7_READ_SLAVE8_2 "MASTER7_READ_SLAVE8:true"
set MASTER7_READ_SLAVE9_2 "MASTER7_READ_SLAVE9:true"
set MASTER7_READ_SLAVE10_2 "MASTER7_READ_SLAVE10:true"
set MASTER7_READ_SLAVE11_2 "MASTER7_READ_SLAVE11:true"
set MASTER7_READ_SLAVE12_2 "MASTER7_READ_SLAVE12:true"
set MASTER7_READ_SLAVE13_2 "MASTER7_READ_SLAVE13:true"
set MASTER7_READ_SLAVE14_2 "MASTER7_READ_SLAVE14:true"
set MASTER7_READ_SLAVE15_2 "MASTER7_READ_SLAVE15:true"
set MASTER7_READ_SLAVE16_2 "MASTER7_READ_SLAVE16:true"
set MASTER7_READ_SLAVE17_2 "MASTER7_READ_SLAVE17:true"
set MASTER7_READ_SLAVE18_2 "MASTER7_READ_SLAVE18:true"
set MASTER7_READ_SLAVE19_2 "MASTER7_READ_SLAVE19:true"
set MASTER7_READ_SLAVE20_2 "MASTER7_READ_SLAVE20:true"
set MASTER7_READ_SLAVE21_2 "MASTER7_READ_SLAVE21:true"
set MASTER7_READ_SLAVE22_2 "MASTER7_READ_SLAVE22:true"
set MASTER7_READ_SLAVE23_2 "MASTER7_READ_SLAVE23:true"
set MASTER7_READ_SLAVE24_2 "MASTER7_READ_SLAVE24:true"
set MASTER7_READ_SLAVE25_2 "MASTER7_READ_SLAVE25:true"
set MASTER7_READ_SLAVE26_2 "MASTER7_READ_SLAVE26:true"
set MASTER7_READ_SLAVE27_2 "MASTER7_READ_SLAVE27:true"
set MASTER7_READ_SLAVE28_2 "MASTER7_READ_SLAVE28:true"
set MASTER7_READ_SLAVE29_2 "MASTER7_READ_SLAVE29:true"
set MASTER7_READ_SLAVE30_2 "MASTER7_READ_SLAVE30:true"
set MASTER7_READ_SLAVE31_2 "MASTER7_READ_SLAVE31:true"
set MASTER7_TYPE_2 "MASTER7_TYPE:0"
set MASTER7_WRITE_SLAVE0_2 "MASTER7_WRITE_SLAVE0:true"
set MASTER7_WRITE_SLAVE1_2 "MASTER7_WRITE_SLAVE1:true"
set MASTER7_WRITE_SLAVE2_2 "MASTER7_WRITE_SLAVE2:true"
set MASTER7_WRITE_SLAVE3_2 "MASTER7_WRITE_SLAVE3:true"
set MASTER7_WRITE_SLAVE4_2 "MASTER7_WRITE_SLAVE4:true"
set MASTER7_WRITE_SLAVE5_2 "MASTER7_WRITE_SLAVE5:true"
set MASTER7_WRITE_SLAVE6_2 "MASTER7_WRITE_SLAVE6:true"
set MASTER7_WRITE_SLAVE7_2 "MASTER7_WRITE_SLAVE7:true"
set MASTER7_WRITE_SLAVE8_2 "MASTER7_WRITE_SLAVE8:true"
set MASTER7_WRITE_SLAVE9_2 "MASTER7_WRITE_SLAVE9:true"
set MASTER7_WRITE_SLAVE10_2 "MASTER7_WRITE_SLAVE10:true"
set MASTER7_WRITE_SLAVE11_2 "MASTER7_WRITE_SLAVE11:true"
set MASTER7_WRITE_SLAVE12_2 "MASTER7_WRITE_SLAVE12:true"
set MASTER7_WRITE_SLAVE13_2 "MASTER7_WRITE_SLAVE13:true"
set MASTER7_WRITE_SLAVE14_2 "MASTER7_WRITE_SLAVE14:true"
set MASTER7_WRITE_SLAVE15_2 "MASTER7_WRITE_SLAVE15:true"
set MASTER7_WRITE_SLAVE16_2 "MASTER7_WRITE_SLAVE16:true"
set MASTER7_WRITE_SLAVE17_2 "MASTER7_WRITE_SLAVE17:true"
set MASTER7_WRITE_SLAVE18_2 "MASTER7_WRITE_SLAVE18:true"
set MASTER7_WRITE_SLAVE19_2 "MASTER7_WRITE_SLAVE19:true"
set MASTER7_WRITE_SLAVE20_2 "MASTER7_WRITE_SLAVE20:true"
set MASTER7_WRITE_SLAVE21_2 "MASTER7_WRITE_SLAVE21:true"
set MASTER7_WRITE_SLAVE22_2 "MASTER7_WRITE_SLAVE22:true"
set MASTER7_WRITE_SLAVE23_2 "MASTER7_WRITE_SLAVE23:true"
set MASTER7_WRITE_SLAVE24_2 "MASTER7_WRITE_SLAVE24:true"
set MASTER7_WRITE_SLAVE25_2 "MASTER7_WRITE_SLAVE25:true"
set MASTER7_WRITE_SLAVE26_2 "MASTER7_WRITE_SLAVE26:true"
set MASTER7_WRITE_SLAVE27_2 "MASTER7_WRITE_SLAVE27:true"
set MASTER7_WRITE_SLAVE28_2 "MASTER7_WRITE_SLAVE28:true"
set MASTER7_WRITE_SLAVE29_2 "MASTER7_WRITE_SLAVE29:true"
set MASTER7_WRITE_SLAVE30_2 "MASTER7_WRITE_SLAVE30:true"
set MASTER7_WRITE_SLAVE31_2 "MASTER7_WRITE_SLAVE31:true"
set MASTER8_CHAN_RS_2 "MASTER8_CHAN_RS:true"
set MASTER8_CLOCK_DOMAIN_CROSSING_2 "MASTER8_CLOCK_DOMAIN_CROSSING:false"
set MASTER8_DATA_WIDTH_2 "MASTER8_DATA_WIDTH:64"
set MASTER8_DWC_DATA_FIFO_DEPTH_2 "MASTER8_DWC_DATA_FIFO_DEPTH:16"
set MASTER8_READ_INTERLEAVE_2 "MASTER8_READ_INTERLEAVE:false"
set MASTER8_READ_SLAVE0_2 "MASTER8_READ_SLAVE0:true"
set MASTER8_READ_SLAVE1_2 "MASTER8_READ_SLAVE1:true"
set MASTER8_READ_SLAVE2_2 "MASTER8_READ_SLAVE2:true"
set MASTER8_READ_SLAVE3_2 "MASTER8_READ_SLAVE3:true"
set MASTER8_READ_SLAVE4_2 "MASTER8_READ_SLAVE4:true"
set MASTER8_READ_SLAVE5_2 "MASTER8_READ_SLAVE5:true"
set MASTER8_READ_SLAVE6_2 "MASTER8_READ_SLAVE6:true"
set MASTER8_READ_SLAVE7_2 "MASTER8_READ_SLAVE7:true"
set MASTER8_READ_SLAVE8_2 "MASTER8_READ_SLAVE8:true"
set MASTER8_READ_SLAVE9_2 "MASTER8_READ_SLAVE9:true"
set MASTER8_READ_SLAVE10_2 "MASTER8_READ_SLAVE10:true"
set MASTER8_READ_SLAVE11_2 "MASTER8_READ_SLAVE11:true"
set MASTER8_READ_SLAVE12_2 "MASTER8_READ_SLAVE12:true"
set MASTER8_READ_SLAVE13_2 "MASTER8_READ_SLAVE13:true"
set MASTER8_READ_SLAVE14_2 "MASTER8_READ_SLAVE14:true"
set MASTER8_READ_SLAVE15_2 "MASTER8_READ_SLAVE15:true"
set MASTER8_READ_SLAVE16_2 "MASTER8_READ_SLAVE16:true"
set MASTER8_READ_SLAVE17_2 "MASTER8_READ_SLAVE17:true"
set MASTER8_READ_SLAVE18_2 "MASTER8_READ_SLAVE18:true"
set MASTER8_READ_SLAVE19_2 "MASTER8_READ_SLAVE19:true"
set MASTER8_READ_SLAVE20_2 "MASTER8_READ_SLAVE20:true"
set MASTER8_READ_SLAVE21_2 "MASTER8_READ_SLAVE21:true"
set MASTER8_READ_SLAVE22_2 "MASTER8_READ_SLAVE22:true"
set MASTER8_READ_SLAVE23_2 "MASTER8_READ_SLAVE23:true"
set MASTER8_READ_SLAVE24_2 "MASTER8_READ_SLAVE24:true"
set MASTER8_READ_SLAVE25_2 "MASTER8_READ_SLAVE25:true"
set MASTER8_READ_SLAVE26_2 "MASTER8_READ_SLAVE26:true"
set MASTER8_READ_SLAVE27_2 "MASTER8_READ_SLAVE27:true"
set MASTER8_READ_SLAVE28_2 "MASTER8_READ_SLAVE28:true"
set MASTER8_READ_SLAVE29_2 "MASTER8_READ_SLAVE29:true"
set MASTER8_READ_SLAVE30_2 "MASTER8_READ_SLAVE30:true"
set MASTER8_READ_SLAVE31_2 "MASTER8_READ_SLAVE31:true"
set MASTER8_TYPE_2 "MASTER8_TYPE:0"
set MASTER8_WRITE_SLAVE0_2 "MASTER8_WRITE_SLAVE0:true"
set MASTER8_WRITE_SLAVE1_2 "MASTER8_WRITE_SLAVE1:true"
set MASTER8_WRITE_SLAVE2_2 "MASTER8_WRITE_SLAVE2:true"
set MASTER8_WRITE_SLAVE3_2 "MASTER8_WRITE_SLAVE3:true"
set MASTER8_WRITE_SLAVE4_2 "MASTER8_WRITE_SLAVE4:true"
set MASTER8_WRITE_SLAVE5_2 "MASTER8_WRITE_SLAVE5:true"
set MASTER8_WRITE_SLAVE6_2 "MASTER8_WRITE_SLAVE6:true"
set MASTER8_WRITE_SLAVE7_2 "MASTER8_WRITE_SLAVE7:true"
set MASTER8_WRITE_SLAVE8_2 "MASTER8_WRITE_SLAVE8:true"
set MASTER8_WRITE_SLAVE9_2 "MASTER8_WRITE_SLAVE9:true"
set MASTER8_WRITE_SLAVE10_2 "MASTER8_WRITE_SLAVE10:true"
set MASTER8_WRITE_SLAVE11_2 "MASTER8_WRITE_SLAVE11:true"
set MASTER8_WRITE_SLAVE12_2 "MASTER8_WRITE_SLAVE12:true"
set MASTER8_WRITE_SLAVE13_2 "MASTER8_WRITE_SLAVE13:true"
set MASTER8_WRITE_SLAVE14_2 "MASTER8_WRITE_SLAVE14:true"
set MASTER8_WRITE_SLAVE15_2 "MASTER8_WRITE_SLAVE15:true"
set MASTER8_WRITE_SLAVE16_2 "MASTER8_WRITE_SLAVE16:true"
set MASTER8_WRITE_SLAVE17_2 "MASTER8_WRITE_SLAVE17:true"
set MASTER8_WRITE_SLAVE18_2 "MASTER8_WRITE_SLAVE18:true"
set MASTER8_WRITE_SLAVE19_2 "MASTER8_WRITE_SLAVE19:true"
set MASTER8_WRITE_SLAVE20_2 "MASTER8_WRITE_SLAVE20:true"
set MASTER8_WRITE_SLAVE21_2 "MASTER8_WRITE_SLAVE21:true"
set MASTER8_WRITE_SLAVE22_2 "MASTER8_WRITE_SLAVE22:true"
set MASTER8_WRITE_SLAVE23_2 "MASTER8_WRITE_SLAVE23:true"
set MASTER8_WRITE_SLAVE24_2 "MASTER8_WRITE_SLAVE24:true"
set MASTER8_WRITE_SLAVE25_2 "MASTER8_WRITE_SLAVE25:true"
set MASTER8_WRITE_SLAVE26_2 "MASTER8_WRITE_SLAVE26:true"
set MASTER8_WRITE_SLAVE27_2 "MASTER8_WRITE_SLAVE27:true"
set MASTER8_WRITE_SLAVE28_2 "MASTER8_WRITE_SLAVE28:true"
set MASTER8_WRITE_SLAVE29_2 "MASTER8_WRITE_SLAVE29:true"
set MASTER8_WRITE_SLAVE30_2 "MASTER8_WRITE_SLAVE30:true"
set MASTER8_WRITE_SLAVE31_2 "MASTER8_WRITE_SLAVE31:true"
set MASTER9_CHAN_RS_2 "MASTER9_CHAN_RS:true"
set MASTER9_CLOCK_DOMAIN_CROSSING_2 "MASTER9_CLOCK_DOMAIN_CROSSING:false"
set MASTER9_DATA_WIDTH_2 "MASTER9_DATA_WIDTH:64"
set MASTER9_DWC_DATA_FIFO_DEPTH_2 "MASTER9_DWC_DATA_FIFO_DEPTH:16"
set MASTER9_READ_INTERLEAVE_2 "MASTER9_READ_INTERLEAVE:false"
set MASTER9_READ_SLAVE0_2 "MASTER9_READ_SLAVE0:true"
set MASTER9_READ_SLAVE1_2 "MASTER9_READ_SLAVE1:true"
set MASTER9_READ_SLAVE2_2 "MASTER9_READ_SLAVE2:true"
set MASTER9_READ_SLAVE3_2 "MASTER9_READ_SLAVE3:true"
set MASTER9_READ_SLAVE4_2 "MASTER9_READ_SLAVE4:true"
set MASTER9_READ_SLAVE5_2 "MASTER9_READ_SLAVE5:true"
set MASTER9_READ_SLAVE6_2 "MASTER9_READ_SLAVE6:true"
set MASTER9_READ_SLAVE7_2 "MASTER9_READ_SLAVE7:true"
set MASTER9_READ_SLAVE8_2 "MASTER9_READ_SLAVE8:true"
set MASTER9_READ_SLAVE9_2 "MASTER9_READ_SLAVE9:true"
set MASTER9_READ_SLAVE10_2 "MASTER9_READ_SLAVE10:true"
set MASTER9_READ_SLAVE11_2 "MASTER9_READ_SLAVE11:true"
set MASTER9_READ_SLAVE12_2 "MASTER9_READ_SLAVE12:true"
set MASTER9_READ_SLAVE13_2 "MASTER9_READ_SLAVE13:true"
set MASTER9_READ_SLAVE14_2 "MASTER9_READ_SLAVE14:true"
set MASTER9_READ_SLAVE15_2 "MASTER9_READ_SLAVE15:true"
set MASTER9_READ_SLAVE16_2 "MASTER9_READ_SLAVE16:true"
set MASTER9_READ_SLAVE17_2 "MASTER9_READ_SLAVE17:true"
set MASTER9_READ_SLAVE18_2 "MASTER9_READ_SLAVE18:true"
set MASTER9_READ_SLAVE19_2 "MASTER9_READ_SLAVE19:true"
set MASTER9_READ_SLAVE20_2 "MASTER9_READ_SLAVE20:true"
set MASTER9_READ_SLAVE21_2 "MASTER9_READ_SLAVE21:true"
set MASTER9_READ_SLAVE22_2 "MASTER9_READ_SLAVE22:true"
set MASTER9_READ_SLAVE23_2 "MASTER9_READ_SLAVE23:true"
set MASTER9_READ_SLAVE24_2 "MASTER9_READ_SLAVE24:true"
set MASTER9_READ_SLAVE25_2 "MASTER9_READ_SLAVE25:true"
set MASTER9_READ_SLAVE26_2 "MASTER9_READ_SLAVE26:true"
set MASTER9_READ_SLAVE27_2 "MASTER9_READ_SLAVE27:true"
set MASTER9_READ_SLAVE28_2 "MASTER9_READ_SLAVE28:true"
set MASTER9_READ_SLAVE29_2 "MASTER9_READ_SLAVE29:true"
set MASTER9_READ_SLAVE30_2 "MASTER9_READ_SLAVE30:true"
set MASTER9_READ_SLAVE31_2 "MASTER9_READ_SLAVE31:true"
set MASTER9_TYPE_2 "MASTER9_TYPE:0"
set MASTER9_WRITE_SLAVE0_2 "MASTER9_WRITE_SLAVE0:true"
set MASTER9_WRITE_SLAVE1_2 "MASTER9_WRITE_SLAVE1:true"
set MASTER9_WRITE_SLAVE2_2 "MASTER9_WRITE_SLAVE2:true"
set MASTER9_WRITE_SLAVE3_2 "MASTER9_WRITE_SLAVE3:true"
set MASTER9_WRITE_SLAVE4_2 "MASTER9_WRITE_SLAVE4:true"
set MASTER9_WRITE_SLAVE5_2 "MASTER9_WRITE_SLAVE5:true"
set MASTER9_WRITE_SLAVE6_2 "MASTER9_WRITE_SLAVE6:true"
set MASTER9_WRITE_SLAVE7_2 "MASTER9_WRITE_SLAVE7:true"
set MASTER9_WRITE_SLAVE8_2 "MASTER9_WRITE_SLAVE8:true"
set MASTER9_WRITE_SLAVE9_2 "MASTER9_WRITE_SLAVE9:true"
set MASTER9_WRITE_SLAVE10_2 "MASTER9_WRITE_SLAVE10:true"
set MASTER9_WRITE_SLAVE11_2 "MASTER9_WRITE_SLAVE11:true"
set MASTER9_WRITE_SLAVE12_2 "MASTER9_WRITE_SLAVE12:true"
set MASTER9_WRITE_SLAVE13_2 "MASTER9_WRITE_SLAVE13:true"
set MASTER9_WRITE_SLAVE14_2 "MASTER9_WRITE_SLAVE14:true"
set MASTER9_WRITE_SLAVE15_2 "MASTER9_WRITE_SLAVE15:true"
set MASTER9_WRITE_SLAVE16_2 "MASTER9_WRITE_SLAVE16:true"
set MASTER9_WRITE_SLAVE17_2 "MASTER9_WRITE_SLAVE17:true"
set MASTER9_WRITE_SLAVE18_2 "MASTER9_WRITE_SLAVE18:true"
set MASTER9_WRITE_SLAVE19_2 "MASTER9_WRITE_SLAVE19:true"
set MASTER9_WRITE_SLAVE20_2 "MASTER9_WRITE_SLAVE20:true"
set MASTER9_WRITE_SLAVE21_2 "MASTER9_WRITE_SLAVE21:true"
set MASTER9_WRITE_SLAVE22_2 "MASTER9_WRITE_SLAVE22:true"
set MASTER9_WRITE_SLAVE23_2 "MASTER9_WRITE_SLAVE23:true"
set MASTER9_WRITE_SLAVE24_2 "MASTER9_WRITE_SLAVE24:true"
set MASTER9_WRITE_SLAVE25_2 "MASTER9_WRITE_SLAVE25:true"
set MASTER9_WRITE_SLAVE26_2 "MASTER9_WRITE_SLAVE26:true"
set MASTER9_WRITE_SLAVE27_2 "MASTER9_WRITE_SLAVE27:true"
set MASTER9_WRITE_SLAVE28_2 "MASTER9_WRITE_SLAVE28:true"
set MASTER9_WRITE_SLAVE29_2 "MASTER9_WRITE_SLAVE29:true"
set MASTER9_WRITE_SLAVE30_2 "MASTER9_WRITE_SLAVE30:true"
set MASTER9_WRITE_SLAVE31_2 "MASTER9_WRITE_SLAVE31:true"
set MASTER10_CHAN_RS_2 "MASTER10_CHAN_RS:true"
set MASTER10_CLOCK_DOMAIN_CROSSING_2 "MASTER10_CLOCK_DOMAIN_CROSSING:false"
set MASTER10_DATA_WIDTH_2 "MASTER10_DATA_WIDTH:64"
set MASTER10_DWC_DATA_FIFO_DEPTH_2 "MASTER10_DWC_DATA_FIFO_DEPTH:16"
set MASTER10_READ_INTERLEAVE_2 "MASTER10_READ_INTERLEAVE:false"
set MASTER10_READ_SLAVE0_2 "MASTER10_READ_SLAVE0:true"
set MASTER10_READ_SLAVE1_2 "MASTER10_READ_SLAVE1:true"
set MASTER10_READ_SLAVE2_2 "MASTER10_READ_SLAVE2:true"
set MASTER10_READ_SLAVE3_2 "MASTER10_READ_SLAVE3:true"
set MASTER10_READ_SLAVE4_2 "MASTER10_READ_SLAVE4:true"
set MASTER10_READ_SLAVE5_2 "MASTER10_READ_SLAVE5:true"
set MASTER10_READ_SLAVE6_2 "MASTER10_READ_SLAVE6:true"
set MASTER10_READ_SLAVE7_2 "MASTER10_READ_SLAVE7:true"
set MASTER10_READ_SLAVE8_2 "MASTER10_READ_SLAVE8:true"
set MASTER10_READ_SLAVE9_2 "MASTER10_READ_SLAVE9:true"
set MASTER10_READ_SLAVE10_2 "MASTER10_READ_SLAVE10:true"
set MASTER10_READ_SLAVE11_2 "MASTER10_READ_SLAVE11:true"
set MASTER10_READ_SLAVE12_2 "MASTER10_READ_SLAVE12:true"
set MASTER10_READ_SLAVE13_2 "MASTER10_READ_SLAVE13:true"
set MASTER10_READ_SLAVE14_2 "MASTER10_READ_SLAVE14:true"
set MASTER10_READ_SLAVE15_2 "MASTER10_READ_SLAVE15:true"
set MASTER10_READ_SLAVE16_2 "MASTER10_READ_SLAVE16:true"
set MASTER10_READ_SLAVE17_2 "MASTER10_READ_SLAVE17:true"
set MASTER10_READ_SLAVE18_2 "MASTER10_READ_SLAVE18:true"
set MASTER10_READ_SLAVE19_2 "MASTER10_READ_SLAVE19:true"
set MASTER10_READ_SLAVE20_2 "MASTER10_READ_SLAVE20:true"
set MASTER10_READ_SLAVE21_2 "MASTER10_READ_SLAVE21:true"
set MASTER10_READ_SLAVE22_2 "MASTER10_READ_SLAVE22:true"
set MASTER10_READ_SLAVE23_2 "MASTER10_READ_SLAVE23:true"
set MASTER10_READ_SLAVE24_2 "MASTER10_READ_SLAVE24:true"
set MASTER10_READ_SLAVE25_2 "MASTER10_READ_SLAVE25:true"
set MASTER10_READ_SLAVE26_2 "MASTER10_READ_SLAVE26:true"
set MASTER10_READ_SLAVE27_2 "MASTER10_READ_SLAVE27:true"
set MASTER10_READ_SLAVE28_2 "MASTER10_READ_SLAVE28:true"
set MASTER10_READ_SLAVE29_2 "MASTER10_READ_SLAVE29:true"
set MASTER10_READ_SLAVE30_2 "MASTER10_READ_SLAVE30:true"
set MASTER10_READ_SLAVE31_2 "MASTER10_READ_SLAVE31:true"
set MASTER10_TYPE_2 "MASTER10_TYPE:0"
set MASTER10_WRITE_SLAVE0_2 "MASTER10_WRITE_SLAVE0:true"
set MASTER10_WRITE_SLAVE1_2 "MASTER10_WRITE_SLAVE1:true"
set MASTER10_WRITE_SLAVE2_2 "MASTER10_WRITE_SLAVE2:true"
set MASTER10_WRITE_SLAVE3_2 "MASTER10_WRITE_SLAVE3:true"
set MASTER10_WRITE_SLAVE4_2 "MASTER10_WRITE_SLAVE4:true"
set MASTER10_WRITE_SLAVE5_2 "MASTER10_WRITE_SLAVE5:true"
set MASTER10_WRITE_SLAVE6_2 "MASTER10_WRITE_SLAVE6:true"
set MASTER10_WRITE_SLAVE7_2 "MASTER10_WRITE_SLAVE7:true"
set MASTER10_WRITE_SLAVE8_2 "MASTER10_WRITE_SLAVE8:true"
set MASTER10_WRITE_SLAVE9_2 "MASTER10_WRITE_SLAVE9:true"
set MASTER10_WRITE_SLAVE10_2 "MASTER10_WRITE_SLAVE10:true"
set MASTER10_WRITE_SLAVE11_2 "MASTER10_WRITE_SLAVE11:true"
set MASTER10_WRITE_SLAVE12_2 "MASTER10_WRITE_SLAVE12:true"
set MASTER10_WRITE_SLAVE13_2 "MASTER10_WRITE_SLAVE13:true"
set MASTER10_WRITE_SLAVE14_2 "MASTER10_WRITE_SLAVE14:true"
set MASTER10_WRITE_SLAVE15_2 "MASTER10_WRITE_SLAVE15:true"
set MASTER10_WRITE_SLAVE16_2 "MASTER10_WRITE_SLAVE16:true"
set MASTER10_WRITE_SLAVE17_2 "MASTER10_WRITE_SLAVE17:true"
set MASTER10_WRITE_SLAVE18_2 "MASTER10_WRITE_SLAVE18:true"
set MASTER10_WRITE_SLAVE19_2 "MASTER10_WRITE_SLAVE19:true"
set MASTER10_WRITE_SLAVE20_2 "MASTER10_WRITE_SLAVE20:true"
set MASTER10_WRITE_SLAVE21_2 "MASTER10_WRITE_SLAVE21:true"
set MASTER10_WRITE_SLAVE22_2 "MASTER10_WRITE_SLAVE22:true"
set MASTER10_WRITE_SLAVE23_2 "MASTER10_WRITE_SLAVE23:true"
set MASTER10_WRITE_SLAVE24_2 "MASTER10_WRITE_SLAVE24:true"
set MASTER10_WRITE_SLAVE25_2 "MASTER10_WRITE_SLAVE25:true"
set MASTER10_WRITE_SLAVE26_2 "MASTER10_WRITE_SLAVE26:true"
set MASTER10_WRITE_SLAVE27_2 "MASTER10_WRITE_SLAVE27:true"
set MASTER10_WRITE_SLAVE28_2 "MASTER10_WRITE_SLAVE28:true"
set MASTER10_WRITE_SLAVE29_2 "MASTER10_WRITE_SLAVE29:true"
set MASTER10_WRITE_SLAVE30_2 "MASTER10_WRITE_SLAVE30:true"
set MASTER10_WRITE_SLAVE31_2 "MASTER10_WRITE_SLAVE31:true"
set MASTER11_CHAN_RS_2 "MASTER11_CHAN_RS:true"
set MASTER11_CLOCK_DOMAIN_CROSSING_2 "MASTER11_CLOCK_DOMAIN_CROSSING:false"
set MASTER11_DATA_WIDTH_2 "MASTER11_DATA_WIDTH:64"
set MASTER11_DWC_DATA_FIFO_DEPTH_2 "MASTER11_DWC_DATA_FIFO_DEPTH:16"
set MASTER11_READ_INTERLEAVE_2 "MASTER11_READ_INTERLEAVE:false"
set MASTER11_READ_SLAVE0_2 "MASTER11_READ_SLAVE0:true"
set MASTER11_READ_SLAVE1_2 "MASTER11_READ_SLAVE1:true"
set MASTER11_READ_SLAVE2_2 "MASTER11_READ_SLAVE2:true"
set MASTER11_READ_SLAVE3_2 "MASTER11_READ_SLAVE3:true"
set MASTER11_READ_SLAVE4_2 "MASTER11_READ_SLAVE4:true"
set MASTER11_READ_SLAVE5_2 "MASTER11_READ_SLAVE5:true"
set MASTER11_READ_SLAVE6_2 "MASTER11_READ_SLAVE6:true"
set MASTER11_READ_SLAVE7_2 "MASTER11_READ_SLAVE7:true"
set MASTER11_READ_SLAVE8_2 "MASTER11_READ_SLAVE8:true"
set MASTER11_READ_SLAVE9_2 "MASTER11_READ_SLAVE9:true"
set MASTER11_READ_SLAVE10_2 "MASTER11_READ_SLAVE10:true"
set MASTER11_READ_SLAVE11_2 "MASTER11_READ_SLAVE11:true"
set MASTER11_READ_SLAVE12_2 "MASTER11_READ_SLAVE12:true"
set MASTER11_READ_SLAVE13_2 "MASTER11_READ_SLAVE13:true"
set MASTER11_READ_SLAVE14_2 "MASTER11_READ_SLAVE14:true"
set MASTER11_READ_SLAVE15_2 "MASTER11_READ_SLAVE15:true"
set MASTER11_READ_SLAVE16_2 "MASTER11_READ_SLAVE16:true"
set MASTER11_READ_SLAVE17_2 "MASTER11_READ_SLAVE17:true"
set MASTER11_READ_SLAVE18_2 "MASTER11_READ_SLAVE18:true"
set MASTER11_READ_SLAVE19_2 "MASTER11_READ_SLAVE19:true"
set MASTER11_READ_SLAVE20_2 "MASTER11_READ_SLAVE20:true"
set MASTER11_READ_SLAVE21_2 "MASTER11_READ_SLAVE21:true"
set MASTER11_READ_SLAVE22_2 "MASTER11_READ_SLAVE22:true"
set MASTER11_READ_SLAVE23_2 "MASTER11_READ_SLAVE23:true"
set MASTER11_READ_SLAVE24_2 "MASTER11_READ_SLAVE24:true"
set MASTER11_READ_SLAVE25_2 "MASTER11_READ_SLAVE25:true"
set MASTER11_READ_SLAVE26_2 "MASTER11_READ_SLAVE26:true"
set MASTER11_READ_SLAVE27_2 "MASTER11_READ_SLAVE27:true"
set MASTER11_READ_SLAVE28_2 "MASTER11_READ_SLAVE28:true"
set MASTER11_READ_SLAVE29_2 "MASTER11_READ_SLAVE29:true"
set MASTER11_READ_SLAVE30_2 "MASTER11_READ_SLAVE30:true"
set MASTER11_READ_SLAVE31_2 "MASTER11_READ_SLAVE31:true"
set MASTER11_TYPE_2 "MASTER11_TYPE:0"
set MASTER11_WRITE_SLAVE0_2 "MASTER11_WRITE_SLAVE0:true"
set MASTER11_WRITE_SLAVE1_2 "MASTER11_WRITE_SLAVE1:true"
set MASTER11_WRITE_SLAVE2_2 "MASTER11_WRITE_SLAVE2:true"
set MASTER11_WRITE_SLAVE3_2 "MASTER11_WRITE_SLAVE3:true"
set MASTER11_WRITE_SLAVE4_2 "MASTER11_WRITE_SLAVE4:true"
set MASTER11_WRITE_SLAVE5_2 "MASTER11_WRITE_SLAVE5:true"
set MASTER11_WRITE_SLAVE6_2 "MASTER11_WRITE_SLAVE6:true"
set MASTER11_WRITE_SLAVE7_2 "MASTER11_WRITE_SLAVE7:true"
set MASTER11_WRITE_SLAVE8_2 "MASTER11_WRITE_SLAVE8:true"
set MASTER11_WRITE_SLAVE9_2 "MASTER11_WRITE_SLAVE9:true"
set MASTER11_WRITE_SLAVE10_2 "MASTER11_WRITE_SLAVE10:true"
set MASTER11_WRITE_SLAVE11_2 "MASTER11_WRITE_SLAVE11:true"
set MASTER11_WRITE_SLAVE12_2 "MASTER11_WRITE_SLAVE12:true"
set MASTER11_WRITE_SLAVE13_2 "MASTER11_WRITE_SLAVE13:true"
set MASTER11_WRITE_SLAVE14_2 "MASTER11_WRITE_SLAVE14:true"
set MASTER11_WRITE_SLAVE15_2 "MASTER11_WRITE_SLAVE15:true"
set MASTER11_WRITE_SLAVE16_2 "MASTER11_WRITE_SLAVE16:true"
set MASTER11_WRITE_SLAVE17_2 "MASTER11_WRITE_SLAVE17:true"
set MASTER11_WRITE_SLAVE18_2 "MASTER11_WRITE_SLAVE18:true"
set MASTER11_WRITE_SLAVE19_2 "MASTER11_WRITE_SLAVE19:true"
set MASTER11_WRITE_SLAVE20_2 "MASTER11_WRITE_SLAVE20:true"
set MASTER11_WRITE_SLAVE21_2 "MASTER11_WRITE_SLAVE21:true"
set MASTER11_WRITE_SLAVE22_2 "MASTER11_WRITE_SLAVE22:true"
set MASTER11_WRITE_SLAVE23_2 "MASTER11_WRITE_SLAVE23:true"
set MASTER11_WRITE_SLAVE24_2 "MASTER11_WRITE_SLAVE24:true"
set MASTER11_WRITE_SLAVE25_2 "MASTER11_WRITE_SLAVE25:true"
set MASTER11_WRITE_SLAVE26_2 "MASTER11_WRITE_SLAVE26:true"
set MASTER11_WRITE_SLAVE27_2 "MASTER11_WRITE_SLAVE27:true"
set MASTER11_WRITE_SLAVE28_2 "MASTER11_WRITE_SLAVE28:true"
set MASTER11_WRITE_SLAVE29_2 "MASTER11_WRITE_SLAVE29:true"
set MASTER11_WRITE_SLAVE30_2 "MASTER11_WRITE_SLAVE30:true"
set MASTER11_WRITE_SLAVE31_2 "MASTER11_WRITE_SLAVE31:true"
set MASTER12_CHAN_RS_2 "MASTER12_CHAN_RS:true"
set MASTER12_CLOCK_DOMAIN_CROSSING_2 "MASTER12_CLOCK_DOMAIN_CROSSING:false"
set MASTER12_DATA_WIDTH_2 "MASTER12_DATA_WIDTH:64"
set MASTER12_DWC_DATA_FIFO_DEPTH_2 "MASTER12_DWC_DATA_FIFO_DEPTH:16"
set MASTER12_READ_INTERLEAVE_2 "MASTER12_READ_INTERLEAVE:false"
set MASTER12_READ_SLAVE0_2 "MASTER12_READ_SLAVE0:true"
set MASTER12_READ_SLAVE1_2 "MASTER12_READ_SLAVE1:true"
set MASTER12_READ_SLAVE2_2 "MASTER12_READ_SLAVE2:true"
set MASTER12_READ_SLAVE3_2 "MASTER12_READ_SLAVE3:true"
set MASTER12_READ_SLAVE4_2 "MASTER12_READ_SLAVE4:true"
set MASTER12_READ_SLAVE5_2 "MASTER12_READ_SLAVE5:true"
set MASTER12_READ_SLAVE6_2 "MASTER12_READ_SLAVE6:true"
set MASTER12_READ_SLAVE7_2 "MASTER12_READ_SLAVE7:true"
set MASTER12_READ_SLAVE8_2 "MASTER12_READ_SLAVE8:true"
set MASTER12_READ_SLAVE9_2 "MASTER12_READ_SLAVE9:true"
set MASTER12_READ_SLAVE10_2 "MASTER12_READ_SLAVE10:true"
set MASTER12_READ_SLAVE11_2 "MASTER12_READ_SLAVE11:true"
set MASTER12_READ_SLAVE12_2 "MASTER12_READ_SLAVE12:true"
set MASTER12_READ_SLAVE13_2 "MASTER12_READ_SLAVE13:true"
set MASTER12_READ_SLAVE14_2 "MASTER12_READ_SLAVE14:true"
set MASTER12_READ_SLAVE15_2 "MASTER12_READ_SLAVE15:true"
set MASTER12_READ_SLAVE16_2 "MASTER12_READ_SLAVE16:true"
set MASTER12_READ_SLAVE17_2 "MASTER12_READ_SLAVE17:true"
set MASTER12_READ_SLAVE18_2 "MASTER12_READ_SLAVE18:true"
set MASTER12_READ_SLAVE19_2 "MASTER12_READ_SLAVE19:true"
set MASTER12_READ_SLAVE20_2 "MASTER12_READ_SLAVE20:true"
set MASTER12_READ_SLAVE21_2 "MASTER12_READ_SLAVE21:true"
set MASTER12_READ_SLAVE22_2 "MASTER12_READ_SLAVE22:true"
set MASTER12_READ_SLAVE23_2 "MASTER12_READ_SLAVE23:true"
set MASTER12_READ_SLAVE24_2 "MASTER12_READ_SLAVE24:true"
set MASTER12_READ_SLAVE25_2 "MASTER12_READ_SLAVE25:true"
set MASTER12_READ_SLAVE26_2 "MASTER12_READ_SLAVE26:true"
set MASTER12_READ_SLAVE27_2 "MASTER12_READ_SLAVE27:true"
set MASTER12_READ_SLAVE28_2 "MASTER12_READ_SLAVE28:true"
set MASTER12_READ_SLAVE29_2 "MASTER12_READ_SLAVE29:true"
set MASTER12_READ_SLAVE30_2 "MASTER12_READ_SLAVE30:true"
set MASTER12_READ_SLAVE31_2 "MASTER12_READ_SLAVE31:true"
set MASTER12_TYPE_2 "MASTER12_TYPE:0"
set MASTER12_WRITE_SLAVE0_2 "MASTER12_WRITE_SLAVE0:true"
set MASTER12_WRITE_SLAVE1_2 "MASTER12_WRITE_SLAVE1:true"
set MASTER12_WRITE_SLAVE2_2 "MASTER12_WRITE_SLAVE2:true"
set MASTER12_WRITE_SLAVE3_2 "MASTER12_WRITE_SLAVE3:true"
set MASTER12_WRITE_SLAVE4_2 "MASTER12_WRITE_SLAVE4:true"
set MASTER12_WRITE_SLAVE5_2 "MASTER12_WRITE_SLAVE5:true"
set MASTER12_WRITE_SLAVE6_2 "MASTER12_WRITE_SLAVE6:true"
set MASTER12_WRITE_SLAVE7_2 "MASTER12_WRITE_SLAVE7:true"
set MASTER12_WRITE_SLAVE8_2 "MASTER12_WRITE_SLAVE8:true"
set MASTER12_WRITE_SLAVE9_2 "MASTER12_WRITE_SLAVE9:true"
set MASTER12_WRITE_SLAVE10_2 "MASTER12_WRITE_SLAVE10:true"
set MASTER12_WRITE_SLAVE11_2 "MASTER12_WRITE_SLAVE11:true"
set MASTER12_WRITE_SLAVE12_2 "MASTER12_WRITE_SLAVE12:true"
set MASTER12_WRITE_SLAVE13_2 "MASTER12_WRITE_SLAVE13:true"
set MASTER12_WRITE_SLAVE14_2 "MASTER12_WRITE_SLAVE14:true"
set MASTER12_WRITE_SLAVE15_2 "MASTER12_WRITE_SLAVE15:true"
set MASTER12_WRITE_SLAVE16_2 "MASTER12_WRITE_SLAVE16:true"
set MASTER12_WRITE_SLAVE17_2 "MASTER12_WRITE_SLAVE17:true"
set MASTER12_WRITE_SLAVE18_2 "MASTER12_WRITE_SLAVE18:true"
set MASTER12_WRITE_SLAVE19_2 "MASTER12_WRITE_SLAVE19:true"
set MASTER12_WRITE_SLAVE20_2 "MASTER12_WRITE_SLAVE20:true"
set MASTER12_WRITE_SLAVE21_2 "MASTER12_WRITE_SLAVE21:true"
set MASTER12_WRITE_SLAVE22_2 "MASTER12_WRITE_SLAVE22:true"
set MASTER12_WRITE_SLAVE23_2 "MASTER12_WRITE_SLAVE23:true"
set MASTER12_WRITE_SLAVE24_2 "MASTER12_WRITE_SLAVE24:true"
set MASTER12_WRITE_SLAVE25_2 "MASTER12_WRITE_SLAVE25:true"
set MASTER12_WRITE_SLAVE26_2 "MASTER12_WRITE_SLAVE26:true"
set MASTER12_WRITE_SLAVE27_2 "MASTER12_WRITE_SLAVE27:true"
set MASTER12_WRITE_SLAVE28_2 "MASTER12_WRITE_SLAVE28:true"
set MASTER12_WRITE_SLAVE29_2 "MASTER12_WRITE_SLAVE29:true"
set MASTER12_WRITE_SLAVE30_2 "MASTER12_WRITE_SLAVE30:true"
set MASTER12_WRITE_SLAVE31_2 "MASTER12_WRITE_SLAVE31:true"
set MASTER13_CHAN_RS_2 "MASTER13_CHAN_RS:true"
set MASTER13_CLOCK_DOMAIN_CROSSING_2 "MASTER13_CLOCK_DOMAIN_CROSSING:false"
set MASTER13_DATA_WIDTH_2 "MASTER13_DATA_WIDTH:64"
set MASTER13_DWC_DATA_FIFO_DEPTH_2 "MASTER13_DWC_DATA_FIFO_DEPTH:16"
set MASTER13_READ_INTERLEAVE_2 "MASTER13_READ_INTERLEAVE:false"
set MASTER13_READ_SLAVE0_2 "MASTER13_READ_SLAVE0:true"
set MASTER13_READ_SLAVE1_2 "MASTER13_READ_SLAVE1:true"
set MASTER13_READ_SLAVE2_2 "MASTER13_READ_SLAVE2:true"
set MASTER13_READ_SLAVE3_2 "MASTER13_READ_SLAVE3:true"
set MASTER13_READ_SLAVE4_2 "MASTER13_READ_SLAVE4:true"
set MASTER13_READ_SLAVE5_2 "MASTER13_READ_SLAVE5:true"
set MASTER13_READ_SLAVE6_2 "MASTER13_READ_SLAVE6:true"
set MASTER13_READ_SLAVE7_2 "MASTER13_READ_SLAVE7:true"
set MASTER13_READ_SLAVE8_2 "MASTER13_READ_SLAVE8:true"
set MASTER13_READ_SLAVE9_2 "MASTER13_READ_SLAVE9:true"
set MASTER13_READ_SLAVE10_2 "MASTER13_READ_SLAVE10:true"
set MASTER13_READ_SLAVE11_2 "MASTER13_READ_SLAVE11:true"
set MASTER13_READ_SLAVE12_2 "MASTER13_READ_SLAVE12:true"
set MASTER13_READ_SLAVE13_2 "MASTER13_READ_SLAVE13:true"
set MASTER13_READ_SLAVE14_2 "MASTER13_READ_SLAVE14:true"
set MASTER13_READ_SLAVE15_2 "MASTER13_READ_SLAVE15:true"
set MASTER13_READ_SLAVE16_2 "MASTER13_READ_SLAVE16:true"
set MASTER13_READ_SLAVE17_2 "MASTER13_READ_SLAVE17:true"
set MASTER13_READ_SLAVE18_2 "MASTER13_READ_SLAVE18:true"
set MASTER13_READ_SLAVE19_2 "MASTER13_READ_SLAVE19:true"
set MASTER13_READ_SLAVE20_2 "MASTER13_READ_SLAVE20:true"
set MASTER13_READ_SLAVE21_2 "MASTER13_READ_SLAVE21:true"
set MASTER13_READ_SLAVE22_2 "MASTER13_READ_SLAVE22:true"
set MASTER13_READ_SLAVE23_2 "MASTER13_READ_SLAVE23:true"
set MASTER13_READ_SLAVE24_2 "MASTER13_READ_SLAVE24:true"
set MASTER13_READ_SLAVE25_2 "MASTER13_READ_SLAVE25:true"
set MASTER13_READ_SLAVE26_2 "MASTER13_READ_SLAVE26:true"
set MASTER13_READ_SLAVE27_2 "MASTER13_READ_SLAVE27:true"
set MASTER13_READ_SLAVE28_2 "MASTER13_READ_SLAVE28:true"
set MASTER13_READ_SLAVE29_2 "MASTER13_READ_SLAVE29:true"
set MASTER13_READ_SLAVE30_2 "MASTER13_READ_SLAVE30:true"
set MASTER13_READ_SLAVE31_2 "MASTER13_READ_SLAVE31:true"
set MASTER13_TYPE_2 "MASTER13_TYPE:0"
set MASTER13_WRITE_SLAVE0_2 "MASTER13_WRITE_SLAVE0:true"
set MASTER13_WRITE_SLAVE1_2 "MASTER13_WRITE_SLAVE1:true"
set MASTER13_WRITE_SLAVE2_2 "MASTER13_WRITE_SLAVE2:true"
set MASTER13_WRITE_SLAVE3_2 "MASTER13_WRITE_SLAVE3:true"
set MASTER13_WRITE_SLAVE4_2 "MASTER13_WRITE_SLAVE4:true"
set MASTER13_WRITE_SLAVE5_2 "MASTER13_WRITE_SLAVE5:true"
set MASTER13_WRITE_SLAVE6_2 "MASTER13_WRITE_SLAVE6:true"
set MASTER13_WRITE_SLAVE7_2 "MASTER13_WRITE_SLAVE7:true"
set MASTER13_WRITE_SLAVE8_2 "MASTER13_WRITE_SLAVE8:true"
set MASTER13_WRITE_SLAVE9_2 "MASTER13_WRITE_SLAVE9:true"
set MASTER13_WRITE_SLAVE10_2 "MASTER13_WRITE_SLAVE10:true"
set MASTER13_WRITE_SLAVE11_2 "MASTER13_WRITE_SLAVE11:true"
set MASTER13_WRITE_SLAVE12_2 "MASTER13_WRITE_SLAVE12:true"
set MASTER13_WRITE_SLAVE13_2 "MASTER13_WRITE_SLAVE13:true"
set MASTER13_WRITE_SLAVE14_2 "MASTER13_WRITE_SLAVE14:true"
set MASTER13_WRITE_SLAVE15_2 "MASTER13_WRITE_SLAVE15:true"
set MASTER13_WRITE_SLAVE16_2 "MASTER13_WRITE_SLAVE16:true"
set MASTER13_WRITE_SLAVE17_2 "MASTER13_WRITE_SLAVE17:true"
set MASTER13_WRITE_SLAVE18_2 "MASTER13_WRITE_SLAVE18:true"
set MASTER13_WRITE_SLAVE19_2 "MASTER13_WRITE_SLAVE19:true"
set MASTER13_WRITE_SLAVE20_2 "MASTER13_WRITE_SLAVE20:true"
set MASTER13_WRITE_SLAVE21_2 "MASTER13_WRITE_SLAVE21:true"
set MASTER13_WRITE_SLAVE22_2 "MASTER13_WRITE_SLAVE22:true"
set MASTER13_WRITE_SLAVE23_2 "MASTER13_WRITE_SLAVE23:true"
set MASTER13_WRITE_SLAVE24_2 "MASTER13_WRITE_SLAVE24:true"
set MASTER13_WRITE_SLAVE25_2 "MASTER13_WRITE_SLAVE25:true"
set MASTER13_WRITE_SLAVE26_2 "MASTER13_WRITE_SLAVE26:true"
set MASTER13_WRITE_SLAVE27_2 "MASTER13_WRITE_SLAVE27:true"
set MASTER13_WRITE_SLAVE28_2 "MASTER13_WRITE_SLAVE28:true"
set MASTER13_WRITE_SLAVE29_2 "MASTER13_WRITE_SLAVE29:true"
set MASTER13_WRITE_SLAVE30_2 "MASTER13_WRITE_SLAVE30:true"
set MASTER13_WRITE_SLAVE31_2 "MASTER13_WRITE_SLAVE31:true"
set MASTER14_CHAN_RS_2 "MASTER14_CHAN_RS:true"
set MASTER14_CLOCK_DOMAIN_CROSSING_2 "MASTER14_CLOCK_DOMAIN_CROSSING:false"
set MASTER14_DATA_WIDTH_2 "MASTER14_DATA_WIDTH:64"
set MASTER14_DWC_DATA_FIFO_DEPTH_2 "MASTER14_DWC_DATA_FIFO_DEPTH:16"
set MASTER14_READ_INTERLEAVE_2 "MASTER14_READ_INTERLEAVE:false"
set MASTER14_READ_SLAVE0_2 "MASTER14_READ_SLAVE0:true"
set MASTER14_READ_SLAVE1_2 "MASTER14_READ_SLAVE1:true"
set MASTER14_READ_SLAVE2_2 "MASTER14_READ_SLAVE2:true"
set MASTER14_READ_SLAVE3_2 "MASTER14_READ_SLAVE3:true"
set MASTER14_READ_SLAVE4_2 "MASTER14_READ_SLAVE4:true"
set MASTER14_READ_SLAVE5_2 "MASTER14_READ_SLAVE5:true"
set MASTER14_READ_SLAVE6_2 "MASTER14_READ_SLAVE6:true"
set MASTER14_READ_SLAVE7_2 "MASTER14_READ_SLAVE7:true"
set MASTER14_READ_SLAVE8_2 "MASTER14_READ_SLAVE8:true"
set MASTER14_READ_SLAVE9_2 "MASTER14_READ_SLAVE9:true"
set MASTER14_READ_SLAVE10_2 "MASTER14_READ_SLAVE10:true"
set MASTER14_READ_SLAVE11_2 "MASTER14_READ_SLAVE11:true"
set MASTER14_READ_SLAVE12_2 "MASTER14_READ_SLAVE12:true"
set MASTER14_READ_SLAVE13_2 "MASTER14_READ_SLAVE13:true"
set MASTER14_READ_SLAVE14_2 "MASTER14_READ_SLAVE14:true"
set MASTER14_READ_SLAVE15_2 "MASTER14_READ_SLAVE15:true"
set MASTER14_READ_SLAVE16_2 "MASTER14_READ_SLAVE16:true"
set MASTER14_READ_SLAVE17_2 "MASTER14_READ_SLAVE17:true"
set MASTER14_READ_SLAVE18_2 "MASTER14_READ_SLAVE18:true"
set MASTER14_READ_SLAVE19_2 "MASTER14_READ_SLAVE19:true"
set MASTER14_READ_SLAVE20_2 "MASTER14_READ_SLAVE20:true"
set MASTER14_READ_SLAVE21_2 "MASTER14_READ_SLAVE21:true"
set MASTER14_READ_SLAVE22_2 "MASTER14_READ_SLAVE22:true"
set MASTER14_READ_SLAVE23_2 "MASTER14_READ_SLAVE23:true"
set MASTER14_READ_SLAVE24_2 "MASTER14_READ_SLAVE24:true"
set MASTER14_READ_SLAVE25_2 "MASTER14_READ_SLAVE25:true"
set MASTER14_READ_SLAVE26_2 "MASTER14_READ_SLAVE26:true"
set MASTER14_READ_SLAVE27_2 "MASTER14_READ_SLAVE27:true"
set MASTER14_READ_SLAVE28_2 "MASTER14_READ_SLAVE28:true"
set MASTER14_READ_SLAVE29_2 "MASTER14_READ_SLAVE29:true"
set MASTER14_READ_SLAVE30_2 "MASTER14_READ_SLAVE30:true"
set MASTER14_READ_SLAVE31_2 "MASTER14_READ_SLAVE31:true"
set MASTER14_TYPE_2 "MASTER14_TYPE:0"
set MASTER14_WRITE_SLAVE0_2 "MASTER14_WRITE_SLAVE0:true"
set MASTER14_WRITE_SLAVE1_2 "MASTER14_WRITE_SLAVE1:true"
set MASTER14_WRITE_SLAVE2_2 "MASTER14_WRITE_SLAVE2:true"
set MASTER14_WRITE_SLAVE3_2 "MASTER14_WRITE_SLAVE3:true"
set MASTER14_WRITE_SLAVE4_2 "MASTER14_WRITE_SLAVE4:true"
set MASTER14_WRITE_SLAVE5_2 "MASTER14_WRITE_SLAVE5:true"
set MASTER14_WRITE_SLAVE6_2 "MASTER14_WRITE_SLAVE6:true"
set MASTER14_WRITE_SLAVE7_2 "MASTER14_WRITE_SLAVE7:true"
set MASTER14_WRITE_SLAVE8_2 "MASTER14_WRITE_SLAVE8:true"
set MASTER14_WRITE_SLAVE9_2 "MASTER14_WRITE_SLAVE9:true"
set MASTER14_WRITE_SLAVE10_2 "MASTER14_WRITE_SLAVE10:true"
set MASTER14_WRITE_SLAVE11_2 "MASTER14_WRITE_SLAVE11:true"
set MASTER14_WRITE_SLAVE12_2 "MASTER14_WRITE_SLAVE12:true"
set MASTER14_WRITE_SLAVE13_2 "MASTER14_WRITE_SLAVE13:true"
set MASTER14_WRITE_SLAVE14_2 "MASTER14_WRITE_SLAVE14:true"
set MASTER14_WRITE_SLAVE15_2 "MASTER14_WRITE_SLAVE15:true"
set MASTER14_WRITE_SLAVE16_2 "MASTER14_WRITE_SLAVE16:true"
set MASTER14_WRITE_SLAVE17_2 "MASTER14_WRITE_SLAVE17:true"
set MASTER14_WRITE_SLAVE18_2 "MASTER14_WRITE_SLAVE18:true"
set MASTER14_WRITE_SLAVE19_2 "MASTER14_WRITE_SLAVE19:true"
set MASTER14_WRITE_SLAVE20_2 "MASTER14_WRITE_SLAVE20:true"
set MASTER14_WRITE_SLAVE21_2 "MASTER14_WRITE_SLAVE21:true"
set MASTER14_WRITE_SLAVE22_2 "MASTER14_WRITE_SLAVE22:true"
set MASTER14_WRITE_SLAVE23_2 "MASTER14_WRITE_SLAVE23:true"
set MASTER14_WRITE_SLAVE24_2 "MASTER14_WRITE_SLAVE24:true"
set MASTER14_WRITE_SLAVE25_2 "MASTER14_WRITE_SLAVE25:true"
set MASTER14_WRITE_SLAVE26_2 "MASTER14_WRITE_SLAVE26:true"
set MASTER14_WRITE_SLAVE27_2 "MASTER14_WRITE_SLAVE27:true"
set MASTER14_WRITE_SLAVE28_2 "MASTER14_WRITE_SLAVE28:true"
set MASTER14_WRITE_SLAVE29_2 "MASTER14_WRITE_SLAVE29:true"
set MASTER14_WRITE_SLAVE30_2 "MASTER14_WRITE_SLAVE30:true"
set MASTER14_WRITE_SLAVE31_2 "MASTER14_WRITE_SLAVE31:true"
set MASTER15_CHAN_RS_2 "MASTER15_CHAN_RS:true"
set MASTER15_CLOCK_DOMAIN_CROSSING_2 "MASTER15_CLOCK_DOMAIN_CROSSING:false"
set MASTER15_DATA_WIDTH_2 "MASTER15_DATA_WIDTH:64"
set MASTER15_DWC_DATA_FIFO_DEPTH_2 "MASTER15_DWC_DATA_FIFO_DEPTH:16"
set MASTER15_READ_INTERLEAVE_2 "MASTER15_READ_INTERLEAVE:false"
set MASTER15_READ_SLAVE0_2 "MASTER15_READ_SLAVE0:true"
set MASTER15_READ_SLAVE1_2 "MASTER15_READ_SLAVE1:true"
set MASTER15_READ_SLAVE2_2 "MASTER15_READ_SLAVE2:true"
set MASTER15_READ_SLAVE3_2 "MASTER15_READ_SLAVE3:true"
set MASTER15_READ_SLAVE4_2 "MASTER15_READ_SLAVE4:true"
set MASTER15_READ_SLAVE5_2 "MASTER15_READ_SLAVE5:true"
set MASTER15_READ_SLAVE6_2 "MASTER15_READ_SLAVE6:true"
set MASTER15_READ_SLAVE7_2 "MASTER15_READ_SLAVE7:true"
set MASTER15_READ_SLAVE8_2 "MASTER15_READ_SLAVE8:true"
set MASTER15_READ_SLAVE9_2 "MASTER15_READ_SLAVE9:true"
set MASTER15_READ_SLAVE10_2 "MASTER15_READ_SLAVE10:true"
set MASTER15_READ_SLAVE11_2 "MASTER15_READ_SLAVE11:true"
set MASTER15_READ_SLAVE12_2 "MASTER15_READ_SLAVE12:true"
set MASTER15_READ_SLAVE13_2 "MASTER15_READ_SLAVE13:true"
set MASTER15_READ_SLAVE14_2 "MASTER15_READ_SLAVE14:true"
set MASTER15_READ_SLAVE15_2 "MASTER15_READ_SLAVE15:true"
set MASTER15_READ_SLAVE16_2 "MASTER15_READ_SLAVE16:true"
set MASTER15_READ_SLAVE17_2 "MASTER15_READ_SLAVE17:true"
set MASTER15_READ_SLAVE18_2 "MASTER15_READ_SLAVE18:true"
set MASTER15_READ_SLAVE19_2 "MASTER15_READ_SLAVE19:true"
set MASTER15_READ_SLAVE20_2 "MASTER15_READ_SLAVE20:true"
set MASTER15_READ_SLAVE21_2 "MASTER15_READ_SLAVE21:true"
set MASTER15_READ_SLAVE22_2 "MASTER15_READ_SLAVE22:true"
set MASTER15_READ_SLAVE23_2 "MASTER15_READ_SLAVE23:true"
set MASTER15_READ_SLAVE24_2 "MASTER15_READ_SLAVE24:true"
set MASTER15_READ_SLAVE25_2 "MASTER15_READ_SLAVE25:true"
set MASTER15_READ_SLAVE26_2 "MASTER15_READ_SLAVE26:true"
set MASTER15_READ_SLAVE27_2 "MASTER15_READ_SLAVE27:true"
set MASTER15_READ_SLAVE28_2 "MASTER15_READ_SLAVE28:true"
set MASTER15_READ_SLAVE29_2 "MASTER15_READ_SLAVE29:true"
set MASTER15_READ_SLAVE30_2 "MASTER15_READ_SLAVE30:true"
set MASTER15_READ_SLAVE31_2 "MASTER15_READ_SLAVE31:true"
set MASTER15_TYPE_2 "MASTER15_TYPE:0"
set MASTER15_WRITE_SLAVE0_2 "MASTER15_WRITE_SLAVE0:true"
set MASTER15_WRITE_SLAVE1_2 "MASTER15_WRITE_SLAVE1:true"
set MASTER15_WRITE_SLAVE2_2 "MASTER15_WRITE_SLAVE2:true"
set MASTER15_WRITE_SLAVE3_2 "MASTER15_WRITE_SLAVE3:true"
set MASTER15_WRITE_SLAVE4_2 "MASTER15_WRITE_SLAVE4:true"
set MASTER15_WRITE_SLAVE5_2 "MASTER15_WRITE_SLAVE5:true"
set MASTER15_WRITE_SLAVE6_2 "MASTER15_WRITE_SLAVE6:true"
set MASTER15_WRITE_SLAVE7_2 "MASTER15_WRITE_SLAVE7:true"
set MASTER15_WRITE_SLAVE8_2 "MASTER15_WRITE_SLAVE8:true"
set MASTER15_WRITE_SLAVE9_2 "MASTER15_WRITE_SLAVE9:true"
set MASTER15_WRITE_SLAVE10_2 "MASTER15_WRITE_SLAVE10:true"
set MASTER15_WRITE_SLAVE11_2 "MASTER15_WRITE_SLAVE11:true"
set MASTER15_WRITE_SLAVE12_2 "MASTER15_WRITE_SLAVE12:true"
set MASTER15_WRITE_SLAVE13_2 "MASTER15_WRITE_SLAVE13:true"
set MASTER15_WRITE_SLAVE14_2 "MASTER15_WRITE_SLAVE14:true"
set MASTER15_WRITE_SLAVE15_2 "MASTER15_WRITE_SLAVE15:true"
set MASTER15_WRITE_SLAVE16_2 "MASTER15_WRITE_SLAVE16:true"
set MASTER15_WRITE_SLAVE17_2 "MASTER15_WRITE_SLAVE17:true"
set MASTER15_WRITE_SLAVE18_2 "MASTER15_WRITE_SLAVE18:true"
set MASTER15_WRITE_SLAVE19_2 "MASTER15_WRITE_SLAVE19:true"
set MASTER15_WRITE_SLAVE20_2 "MASTER15_WRITE_SLAVE20:true"
set MASTER15_WRITE_SLAVE21_2 "MASTER15_WRITE_SLAVE21:true"
set MASTER15_WRITE_SLAVE22_2 "MASTER15_WRITE_SLAVE22:true"
set MASTER15_WRITE_SLAVE23_2 "MASTER15_WRITE_SLAVE23:true"
set MASTER15_WRITE_SLAVE24_2 "MASTER15_WRITE_SLAVE24:true"
set MASTER15_WRITE_SLAVE25_2 "MASTER15_WRITE_SLAVE25:true"
set MASTER15_WRITE_SLAVE26_2 "MASTER15_WRITE_SLAVE26:true"
set MASTER15_WRITE_SLAVE27_2 "MASTER15_WRITE_SLAVE27:true"
set MASTER15_WRITE_SLAVE28_2 "MASTER15_WRITE_SLAVE28:true"
set MASTER15_WRITE_SLAVE29_2 "MASTER15_WRITE_SLAVE29:true"
set MASTER15_WRITE_SLAVE30_2 "MASTER15_WRITE_SLAVE30:true"
set MASTER15_WRITE_SLAVE31_2 "MASTER15_WRITE_SLAVE31:true"
set NUM_MASTERS_2 "NUM_MASTERS:1"
set NUM_MASTERS_WIDTH_2 "NUM_MASTERS_WIDTH:1"
set NUM_SLAVES_2 "NUM_SLAVES:1"
set NUM_THREADS_2 "NUM_THREADS:1"
set OPEN_TRANS_MAX_2 "OPEN_TRANS_MAX:2"
set OPTIMIZATION_2 "OPTIMIZATION:3"
set RD_ARB_EN_2 "RD_ARB_EN:true"
set SLAVE0_CHAN_RS_2 "SLAVE0_CHAN_RS:true"
set SLAVE0_CLOCK_DOMAIN_CROSSING_2 "SLAVE0_CLOCK_DOMAIN_CROSSING:false"
set SLAVE0_DATA_WIDTH_2 "SLAVE0_DATA_WIDTH:64"
set SLAVE0_DWC_DATA_FIFO_DEPTH_2 "SLAVE0_DWC_DATA_FIFO_DEPTH:16"
set SLAVE0_END_ADDR_2 "SLAVE0_END_ADDR:0xcfffffff"
set SLAVE0_END_ADDR_UPPER_2 "SLAVE0_END_ADDR_UPPER:0x0"
set SLAVE0_READ_INTERLEAVE_2 "SLAVE0_READ_INTERLEAVE:false"
set SLAVE0_START_ADDR_2 "SLAVE0_START_ADDR:0xc0000000"
set SLAVE0_START_ADDR_UPPER_2 "SLAVE0_START_ADDR_UPPER:0x0"
set SLAVE0_TYPE_2 "SLAVE0_TYPE:0"
set SLAVE1_CHAN_RS_2 "SLAVE1_CHAN_RS:true"
set SLAVE1_CLOCK_DOMAIN_CROSSING_2 "SLAVE1_CLOCK_DOMAIN_CROSSING:false"
set SLAVE1_DATA_WIDTH_2 "SLAVE1_DATA_WIDTH:64"
set SLAVE1_DWC_DATA_FIFO_DEPTH_2 "SLAVE1_DWC_DATA_FIFO_DEPTH:16"
set SLAVE1_END_ADDR_2 "SLAVE1_END_ADDR:0x6fffffff"
set SLAVE1_END_ADDR_UPPER_2 "SLAVE1_END_ADDR_UPPER:0x0"
set SLAVE1_READ_INTERLEAVE_2 "SLAVE1_READ_INTERLEAVE:false"
set SLAVE1_START_ADDR_2 "SLAVE1_START_ADDR:0x61000000"
set SLAVE1_START_ADDR_UPPER_2 "SLAVE1_START_ADDR_UPPER:0x0"
set SLAVE1_TYPE_2 "SLAVE1_TYPE:0"
set SLAVE2_CHAN_RS_2 "SLAVE2_CHAN_RS:true"
set SLAVE2_CLOCK_DOMAIN_CROSSING_2 "SLAVE2_CLOCK_DOMAIN_CROSSING:false"
set SLAVE2_DATA_WIDTH_2 "SLAVE2_DATA_WIDTH:32"
set SLAVE2_DWC_DATA_FIFO_DEPTH_2 "SLAVE2_DWC_DATA_FIFO_DEPTH:16"
set SLAVE2_END_ADDR_2 "SLAVE2_END_ADDR:0x6002ffff"
set SLAVE2_END_ADDR_UPPER_2 "SLAVE2_END_ADDR_UPPER:0x0"
set SLAVE2_READ_INTERLEAVE_2 "SLAVE2_READ_INTERLEAVE:false"
set SLAVE2_START_ADDR_2 "SLAVE2_START_ADDR:0x60020000"
set SLAVE2_START_ADDR_UPPER_2 "SLAVE2_START_ADDR_UPPER:0x0"
set SLAVE2_TYPE_2 "SLAVE2_TYPE:1"
set SLAVE3_CHAN_RS_2 "SLAVE3_CHAN_RS:true"
set SLAVE3_CLOCK_DOMAIN_CROSSING_2 "SLAVE3_CLOCK_DOMAIN_CROSSING:false"
set SLAVE3_DATA_WIDTH_2 "SLAVE3_DATA_WIDTH:64"
set SLAVE3_DWC_DATA_FIFO_DEPTH_2 "SLAVE3_DWC_DATA_FIFO_DEPTH:16"
set SLAVE3_END_ADDR_2 "SLAVE3_END_ADDR:0x1fffffff"
set SLAVE3_END_ADDR_UPPER_2 "SLAVE3_END_ADDR_UPPER:0x0"
set SLAVE3_READ_INTERLEAVE_2 "SLAVE3_READ_INTERLEAVE:false"
set SLAVE3_START_ADDR_2 "SLAVE3_START_ADDR:0x18000000"
set SLAVE3_START_ADDR_UPPER_2 "SLAVE3_START_ADDR_UPPER:0x0"
set SLAVE3_TYPE_2 "SLAVE3_TYPE:0"
set SLAVE4_CHAN_RS_2 "SLAVE4_CHAN_RS:true"
set SLAVE4_CLOCK_DOMAIN_CROSSING_2 "SLAVE4_CLOCK_DOMAIN_CROSSING:false"
set SLAVE4_DATA_WIDTH_2 "SLAVE4_DATA_WIDTH:64"
set SLAVE4_DWC_DATA_FIFO_DEPTH_2 "SLAVE4_DWC_DATA_FIFO_DEPTH:16"
set SLAVE4_END_ADDR_2 "SLAVE4_END_ADDR:0x27ffffff"
set SLAVE4_END_ADDR_UPPER_2 "SLAVE4_END_ADDR_UPPER:0x0"
set SLAVE4_READ_INTERLEAVE_2 "SLAVE4_READ_INTERLEAVE:false"
set SLAVE4_START_ADDR_2 "SLAVE4_START_ADDR:0x20000000"
set SLAVE4_START_ADDR_UPPER_2 "SLAVE4_START_ADDR_UPPER:0x0"
set SLAVE4_TYPE_2 "SLAVE4_TYPE:0"
set SLAVE5_CHAN_RS_2 "SLAVE5_CHAN_RS:true"
set SLAVE5_CLOCK_DOMAIN_CROSSING_2 "SLAVE5_CLOCK_DOMAIN_CROSSING:false"
set SLAVE5_DATA_WIDTH_2 "SLAVE5_DATA_WIDTH:64"
set SLAVE5_DWC_DATA_FIFO_DEPTH_2 "SLAVE5_DWC_DATA_FIFO_DEPTH:16"
set SLAVE5_END_ADDR_2 "SLAVE5_END_ADDR:0x2fffffff"
set SLAVE5_END_ADDR_UPPER_2 "SLAVE5_END_ADDR_UPPER:0x0"
set SLAVE5_READ_INTERLEAVE_2 "SLAVE5_READ_INTERLEAVE:false"
set SLAVE5_START_ADDR_2 "SLAVE5_START_ADDR:0x28000000"
set SLAVE5_START_ADDR_UPPER_2 "SLAVE5_START_ADDR_UPPER:0x0"
set SLAVE5_TYPE_2 "SLAVE5_TYPE:0"
set SLAVE6_CHAN_RS_2 "SLAVE6_CHAN_RS:true"
set SLAVE6_CLOCK_DOMAIN_CROSSING_2 "SLAVE6_CLOCK_DOMAIN_CROSSING:false"
set SLAVE6_DATA_WIDTH_2 "SLAVE6_DATA_WIDTH:64"
set SLAVE6_DWC_DATA_FIFO_DEPTH_2 "SLAVE6_DWC_DATA_FIFO_DEPTH:16"
set SLAVE6_END_ADDR_2 "SLAVE6_END_ADDR:0x37ffffff"
set SLAVE6_END_ADDR_UPPER_2 "SLAVE6_END_ADDR_UPPER:0x0"
set SLAVE6_READ_INTERLEAVE_2 "SLAVE6_READ_INTERLEAVE:false"
set SLAVE6_START_ADDR_2 "SLAVE6_START_ADDR:0x30000000"
set SLAVE6_START_ADDR_UPPER_2 "SLAVE6_START_ADDR_UPPER:0x0"
set SLAVE6_TYPE_2 "SLAVE6_TYPE:0"
set SLAVE7_CHAN_RS_2 "SLAVE7_CHAN_RS:true"
set SLAVE7_CLOCK_DOMAIN_CROSSING_2 "SLAVE7_CLOCK_DOMAIN_CROSSING:false"
set SLAVE7_DATA_WIDTH_2 "SLAVE7_DATA_WIDTH:64"
set SLAVE7_DWC_DATA_FIFO_DEPTH_2 "SLAVE7_DWC_DATA_FIFO_DEPTH:16"
set SLAVE7_END_ADDR_2 "SLAVE7_END_ADDR:0x3fffffff"
set SLAVE7_END_ADDR_UPPER_2 "SLAVE7_END_ADDR_UPPER:0x0"
set SLAVE7_READ_INTERLEAVE_2 "SLAVE7_READ_INTERLEAVE:false"
set SLAVE7_START_ADDR_2 "SLAVE7_START_ADDR:0x38000000"
set SLAVE7_START_ADDR_UPPER_2 "SLAVE7_START_ADDR_UPPER:0x0"
set SLAVE7_TYPE_2 "SLAVE7_TYPE:0"
set SLAVE8_CHAN_RS_2 "SLAVE8_CHAN_RS:true"
set SLAVE8_CLOCK_DOMAIN_CROSSING_2 "SLAVE8_CLOCK_DOMAIN_CROSSING:false"
set SLAVE8_DATA_WIDTH_2 "SLAVE8_DATA_WIDTH:64"
set SLAVE8_DWC_DATA_FIFO_DEPTH_2 "SLAVE8_DWC_DATA_FIFO_DEPTH:16"
set SLAVE8_END_ADDR_2 "SLAVE8_END_ADDR:0x47ffffff"
set SLAVE8_END_ADDR_UPPER_2 "SLAVE8_END_ADDR_UPPER:0x0"
set SLAVE8_READ_INTERLEAVE_2 "SLAVE8_READ_INTERLEAVE:false"
set SLAVE8_START_ADDR_2 "SLAVE8_START_ADDR:0x40000000"
set SLAVE8_START_ADDR_UPPER_2 "SLAVE8_START_ADDR_UPPER:0x0"
set SLAVE8_TYPE_2 "SLAVE8_TYPE:0"
set SLAVE9_CHAN_RS_2 "SLAVE9_CHAN_RS:true"
set SLAVE9_CLOCK_DOMAIN_CROSSING_2 "SLAVE9_CLOCK_DOMAIN_CROSSING:false"
set SLAVE9_DATA_WIDTH_2 "SLAVE9_DATA_WIDTH:64"
set SLAVE9_DWC_DATA_FIFO_DEPTH_2 "SLAVE9_DWC_DATA_FIFO_DEPTH:16"
set SLAVE9_END_ADDR_2 "SLAVE9_END_ADDR:0x4fffffff"
set SLAVE9_END_ADDR_UPPER_2 "SLAVE9_END_ADDR_UPPER:0x0"
set SLAVE9_READ_INTERLEAVE_2 "SLAVE9_READ_INTERLEAVE:false"
set SLAVE9_START_ADDR_2 "SLAVE9_START_ADDR:0x48000000"
set SLAVE9_START_ADDR_UPPER_2 "SLAVE9_START_ADDR_UPPER:0x0"
set SLAVE9_TYPE_2 "SLAVE9_TYPE:0"
set SLAVE10_CHAN_RS_2 "SLAVE10_CHAN_RS:true"
set SLAVE10_CLOCK_DOMAIN_CROSSING_2 "SLAVE10_CLOCK_DOMAIN_CROSSING:false"
set SLAVE10_DATA_WIDTH_2 "SLAVE10_DATA_WIDTH:64"
set SLAVE10_DWC_DATA_FIFO_DEPTH_2 "SLAVE10_DWC_DATA_FIFO_DEPTH:16"
set SLAVE10_END_ADDR_2 "SLAVE10_END_ADDR:0x57ffffff"
set SLAVE10_END_ADDR_UPPER_2 "SLAVE10_END_ADDR_UPPER:0x0"
set SLAVE10_READ_INTERLEAVE_2 "SLAVE10_READ_INTERLEAVE:false"
set SLAVE10_START_ADDR_2 "SLAVE10_START_ADDR:0x50000000"
set SLAVE10_START_ADDR_UPPER_2 "SLAVE10_START_ADDR_UPPER:0x0"
set SLAVE10_TYPE_2 "SLAVE10_TYPE:0"
set SLAVE11_CHAN_RS_2 "SLAVE11_CHAN_RS:true"
set SLAVE11_CLOCK_DOMAIN_CROSSING_2 "SLAVE11_CLOCK_DOMAIN_CROSSING:false"
set SLAVE11_DATA_WIDTH_2 "SLAVE11_DATA_WIDTH:64"
set SLAVE11_DWC_DATA_FIFO_DEPTH_2 "SLAVE11_DWC_DATA_FIFO_DEPTH:16"
set SLAVE11_END_ADDR_2 "SLAVE11_END_ADDR:0x5fffffff"
set SLAVE11_END_ADDR_UPPER_2 "SLAVE11_END_ADDR_UPPER:0x0"
set SLAVE11_READ_INTERLEAVE_2 "SLAVE11_READ_INTERLEAVE:false"
set SLAVE11_START_ADDR_2 "SLAVE11_START_ADDR:0x58000000"
set SLAVE11_START_ADDR_UPPER_2 "SLAVE11_START_ADDR_UPPER:0x0"
set SLAVE11_TYPE_2 "SLAVE11_TYPE:0"
set SLAVE12_CHAN_RS_2 "SLAVE12_CHAN_RS:true"
set SLAVE12_CLOCK_DOMAIN_CROSSING_2 "SLAVE12_CLOCK_DOMAIN_CROSSING:false"
set SLAVE12_DATA_WIDTH_2 "SLAVE12_DATA_WIDTH:64"
set SLAVE12_DWC_DATA_FIFO_DEPTH_2 "SLAVE12_DWC_DATA_FIFO_DEPTH:16"
set SLAVE12_END_ADDR_2 "SLAVE12_END_ADDR:0x902fffff"
set SLAVE12_END_ADDR_UPPER_2 "SLAVE12_END_ADDR_UPPER:0x0"
set SLAVE12_READ_INTERLEAVE_2 "SLAVE12_READ_INTERLEAVE:false"
set SLAVE12_START_ADDR_2 "SLAVE12_START_ADDR:0x90000000"
set SLAVE12_START_ADDR_UPPER_2 "SLAVE12_START_ADDR_UPPER:0x0"
set SLAVE12_TYPE_2 "SLAVE12_TYPE:0"
set SLAVE13_CHAN_RS_2 "SLAVE13_CHAN_RS:true"
set SLAVE13_CLOCK_DOMAIN_CROSSING_2 "SLAVE13_CLOCK_DOMAIN_CROSSING:false"
set SLAVE13_DATA_WIDTH_2 "SLAVE13_DATA_WIDTH:64"
set SLAVE13_DWC_DATA_FIFO_DEPTH_2 "SLAVE13_DWC_DATA_FIFO_DEPTH:16"
set SLAVE13_END_ADDR_2 "SLAVE13_END_ADDR:0x905fffff"
set SLAVE13_END_ADDR_UPPER_2 "SLAVE13_END_ADDR_UPPER:0x0"
set SLAVE13_READ_INTERLEAVE_2 "SLAVE13_READ_INTERLEAVE:false"
set SLAVE13_START_ADDR_2 "SLAVE13_START_ADDR:0x90300000"
set SLAVE13_START_ADDR_UPPER_2 "SLAVE13_START_ADDR_UPPER:0x0"
set SLAVE13_TYPE_2 "SLAVE13_TYPE:0"
set SLAVE14_CHAN_RS_2 "SLAVE14_CHAN_RS:true"
set SLAVE14_CLOCK_DOMAIN_CROSSING_2 "SLAVE14_CLOCK_DOMAIN_CROSSING:false"
set SLAVE14_DATA_WIDTH_2 "SLAVE14_DATA_WIDTH:64"
set SLAVE14_DWC_DATA_FIFO_DEPTH_2 "SLAVE14_DWC_DATA_FIFO_DEPTH:16"
set SLAVE14_END_ADDR_2 "SLAVE14_END_ADDR:0x908fffff"
set SLAVE14_END_ADDR_UPPER_2 "SLAVE14_END_ADDR_UPPER:0x0"
set SLAVE14_READ_INTERLEAVE_2 "SLAVE14_READ_INTERLEAVE:false"
set SLAVE14_START_ADDR_2 "SLAVE14_START_ADDR:0x90600000"
set SLAVE14_START_ADDR_UPPER_2 "SLAVE14_START_ADDR_UPPER:0x0"
set SLAVE14_TYPE_2 "SLAVE14_TYPE:0"
set SLAVE15_CHAN_RS_2 "SLAVE15_CHAN_RS:true"
set SLAVE15_CLOCK_DOMAIN_CROSSING_2 "SLAVE15_CLOCK_DOMAIN_CROSSING:false"
set SLAVE15_DATA_WIDTH_2 "SLAVE15_DATA_WIDTH:64"
set SLAVE15_DWC_DATA_FIFO_DEPTH_2 "SLAVE15_DWC_DATA_FIFO_DEPTH:16"
set SLAVE15_END_ADDR_2 "SLAVE15_END_ADDR:0x90bfffff"
set SLAVE15_END_ADDR_UPPER_2 "SLAVE15_END_ADDR_UPPER:0x0"
set SLAVE15_READ_INTERLEAVE_2 "SLAVE15_READ_INTERLEAVE:false"
set SLAVE15_START_ADDR_2 "SLAVE15_START_ADDR:0x90900000"
set SLAVE15_START_ADDR_UPPER_2 "SLAVE15_START_ADDR_UPPER:0x0"
set SLAVE15_TYPE_2 "SLAVE15_TYPE:0"
set SLAVE16_CHAN_RS_2 "SLAVE16_CHAN_RS:true"
set SLAVE16_CLOCK_DOMAIN_CROSSING_2 "SLAVE16_CLOCK_DOMAIN_CROSSING:false"
set SLAVE16_DATA_WIDTH_2 "SLAVE16_DATA_WIDTH:64"
set SLAVE16_DWC_DATA_FIFO_DEPTH_2 "SLAVE16_DWC_DATA_FIFO_DEPTH:16"
set SLAVE16_END_ADDR_2 "SLAVE16_END_ADDR:0x90efffff"
set SLAVE16_END_ADDR_UPPER_2 "SLAVE16_END_ADDR_UPPER:0x0"
set SLAVE16_READ_INTERLEAVE_2 "SLAVE16_READ_INTERLEAVE:false"
set SLAVE16_START_ADDR_2 "SLAVE16_START_ADDR:0x90c00000"
set SLAVE16_START_ADDR_UPPER_2 "SLAVE16_START_ADDR_UPPER:0x0"
set SLAVE16_TYPE_2 "SLAVE16_TYPE:0"
set SLAVE17_CHAN_RS_2 "SLAVE17_CHAN_RS:true"
set SLAVE17_CLOCK_DOMAIN_CROSSING_2 "SLAVE17_CLOCK_DOMAIN_CROSSING:false"
set SLAVE17_DATA_WIDTH_2 "SLAVE17_DATA_WIDTH:64"
set SLAVE17_DWC_DATA_FIFO_DEPTH_2 "SLAVE17_DWC_DATA_FIFO_DEPTH:16"
set SLAVE17_END_ADDR_2 "SLAVE17_END_ADDR:0x911fffff"
set SLAVE17_END_ADDR_UPPER_2 "SLAVE17_END_ADDR_UPPER:0x0"
set SLAVE17_READ_INTERLEAVE_2 "SLAVE17_READ_INTERLEAVE:false"
set SLAVE17_START_ADDR_2 "SLAVE17_START_ADDR:0x90f00000"
set SLAVE17_START_ADDR_UPPER_2 "SLAVE17_START_ADDR_UPPER:0x0"
set SLAVE17_TYPE_2 "SLAVE17_TYPE:0"
set SLAVE18_CHAN_RS_2 "SLAVE18_CHAN_RS:true"
set SLAVE18_CLOCK_DOMAIN_CROSSING_2 "SLAVE18_CLOCK_DOMAIN_CROSSING:false"
set SLAVE18_DATA_WIDTH_2 "SLAVE18_DATA_WIDTH:64"
set SLAVE18_DWC_DATA_FIFO_DEPTH_2 "SLAVE18_DWC_DATA_FIFO_DEPTH:16"
set SLAVE18_END_ADDR_2 "SLAVE18_END_ADDR:0x914fffff"
set SLAVE18_END_ADDR_UPPER_2 "SLAVE18_END_ADDR_UPPER:0x0"
set SLAVE18_READ_INTERLEAVE_2 "SLAVE18_READ_INTERLEAVE:false"
set SLAVE18_START_ADDR_2 "SLAVE18_START_ADDR:0x91200000"
set SLAVE18_START_ADDR_UPPER_2 "SLAVE18_START_ADDR_UPPER:0x0"
set SLAVE18_TYPE_2 "SLAVE18_TYPE:0"
set SLAVE19_CHAN_RS_2 "SLAVE19_CHAN_RS:true"
set SLAVE19_CLOCK_DOMAIN_CROSSING_2 "SLAVE19_CLOCK_DOMAIN_CROSSING:false"
set SLAVE19_DATA_WIDTH_2 "SLAVE19_DATA_WIDTH:64"
set SLAVE19_DWC_DATA_FIFO_DEPTH_2 "SLAVE19_DWC_DATA_FIFO_DEPTH:16"
set SLAVE19_END_ADDR_2 "SLAVE19_END_ADDR:0x917fffff"
set SLAVE19_END_ADDR_UPPER_2 "SLAVE19_END_ADDR_UPPER:0x0"
set SLAVE19_READ_INTERLEAVE_2 "SLAVE19_READ_INTERLEAVE:false"
set SLAVE19_START_ADDR_2 "SLAVE19_START_ADDR:0x91500000"
set SLAVE19_START_ADDR_UPPER_2 "SLAVE19_START_ADDR_UPPER:0x0"
set SLAVE19_TYPE_2 "SLAVE19_TYPE:0"
set SLAVE20_CHAN_RS_2 "SLAVE20_CHAN_RS:true"
set SLAVE20_CLOCK_DOMAIN_CROSSING_2 "SLAVE20_CLOCK_DOMAIN_CROSSING:false"
set SLAVE20_DATA_WIDTH_2 "SLAVE20_DATA_WIDTH:64"
set SLAVE20_DWC_DATA_FIFO_DEPTH_2 "SLAVE20_DWC_DATA_FIFO_DEPTH:16"
set SLAVE20_END_ADDR_2 "SLAVE20_END_ADDR:0x91afffff"
set SLAVE20_END_ADDR_UPPER_2 "SLAVE20_END_ADDR_UPPER:0x0"
set SLAVE20_READ_INTERLEAVE_2 "SLAVE20_READ_INTERLEAVE:false"
set SLAVE20_START_ADDR_2 "SLAVE20_START_ADDR:0x91800000"
set SLAVE20_START_ADDR_UPPER_2 "SLAVE20_START_ADDR_UPPER:0x0"
set SLAVE20_TYPE_2 "SLAVE20_TYPE:0"
set SLAVE21_CHAN_RS_2 "SLAVE21_CHAN_RS:true"
set SLAVE21_CLOCK_DOMAIN_CROSSING_2 "SLAVE21_CLOCK_DOMAIN_CROSSING:false"
set SLAVE21_DATA_WIDTH_2 "SLAVE21_DATA_WIDTH:64"
set SLAVE21_DWC_DATA_FIFO_DEPTH_2 "SLAVE21_DWC_DATA_FIFO_DEPTH:16"
set SLAVE21_END_ADDR_2 "SLAVE21_END_ADDR:0x91dfffff"
set SLAVE21_END_ADDR_UPPER_2 "SLAVE21_END_ADDR_UPPER:0x0"
set SLAVE21_READ_INTERLEAVE_2 "SLAVE21_READ_INTERLEAVE:false"
set SLAVE21_START_ADDR_2 "SLAVE21_START_ADDR:0x91b00000"
set SLAVE21_START_ADDR_UPPER_2 "SLAVE21_START_ADDR_UPPER:0x0"
set SLAVE21_TYPE_2 "SLAVE21_TYPE:0"
set SLAVE22_CHAN_RS_2 "SLAVE22_CHAN_RS:true"
set SLAVE22_CLOCK_DOMAIN_CROSSING_2 "SLAVE22_CLOCK_DOMAIN_CROSSING:false"
set SLAVE22_DATA_WIDTH_2 "SLAVE22_DATA_WIDTH:64"
set SLAVE22_DWC_DATA_FIFO_DEPTH_2 "SLAVE22_DWC_DATA_FIFO_DEPTH:16"
set SLAVE22_END_ADDR_2 "SLAVE22_END_ADDR:0x920fffff"
set SLAVE22_END_ADDR_UPPER_2 "SLAVE22_END_ADDR_UPPER:0x0"
set SLAVE22_READ_INTERLEAVE_2 "SLAVE22_READ_INTERLEAVE:false"
set SLAVE22_START_ADDR_2 "SLAVE22_START_ADDR:0x91e00000"
set SLAVE22_START_ADDR_UPPER_2 "SLAVE22_START_ADDR_UPPER:0x0"
set SLAVE22_TYPE_2 "SLAVE22_TYPE:0"
set SLAVE23_CHAN_RS_2 "SLAVE23_CHAN_RS:true"
set SLAVE23_CLOCK_DOMAIN_CROSSING_2 "SLAVE23_CLOCK_DOMAIN_CROSSING:false"
set SLAVE23_DATA_WIDTH_2 "SLAVE23_DATA_WIDTH:64"
set SLAVE23_DWC_DATA_FIFO_DEPTH_2 "SLAVE23_DWC_DATA_FIFO_DEPTH:16"
set SLAVE23_END_ADDR_2 "SLAVE23_END_ADDR:0x923fffff"
set SLAVE23_END_ADDR_UPPER_2 "SLAVE23_END_ADDR_UPPER:0x0"
set SLAVE23_READ_INTERLEAVE_2 "SLAVE23_READ_INTERLEAVE:false"
set SLAVE23_START_ADDR_2 "SLAVE23_START_ADDR:0x92100000"
set SLAVE23_START_ADDR_UPPER_2 "SLAVE23_START_ADDR_UPPER:0x0"
set SLAVE23_TYPE_2 "SLAVE23_TYPE:0"
set SLAVE24_CHAN_RS_2 "SLAVE24_CHAN_RS:true"
set SLAVE24_CLOCK_DOMAIN_CROSSING_2 "SLAVE24_CLOCK_DOMAIN_CROSSING:false"
set SLAVE24_DATA_WIDTH_2 "SLAVE24_DATA_WIDTH:64"
set SLAVE24_DWC_DATA_FIFO_DEPTH_2 "SLAVE24_DWC_DATA_FIFO_DEPTH:16"
set SLAVE24_END_ADDR_2 "SLAVE24_END_ADDR:0x926fffff"
set SLAVE24_END_ADDR_UPPER_2 "SLAVE24_END_ADDR_UPPER:0x0"
set SLAVE24_READ_INTERLEAVE_2 "SLAVE24_READ_INTERLEAVE:false"
set SLAVE24_START_ADDR_2 "SLAVE24_START_ADDR:0x92400000"
set SLAVE24_START_ADDR_UPPER_2 "SLAVE24_START_ADDR_UPPER:0x0"
set SLAVE24_TYPE_2 "SLAVE24_TYPE:0"
set SLAVE25_CHAN_RS_2 "SLAVE25_CHAN_RS:true"
set SLAVE25_CLOCK_DOMAIN_CROSSING_2 "SLAVE25_CLOCK_DOMAIN_CROSSING:false"
set SLAVE25_DATA_WIDTH_2 "SLAVE25_DATA_WIDTH:64"
set SLAVE25_DWC_DATA_FIFO_DEPTH_2 "SLAVE25_DWC_DATA_FIFO_DEPTH:16"
set SLAVE25_END_ADDR_2 "SLAVE25_END_ADDR:0x929fffff"
set SLAVE25_END_ADDR_UPPER_2 "SLAVE25_END_ADDR_UPPER:0x0"
set SLAVE25_READ_INTERLEAVE_2 "SLAVE25_READ_INTERLEAVE:false"
set SLAVE25_START_ADDR_2 "SLAVE25_START_ADDR:0x92700000"
set SLAVE25_START_ADDR_UPPER_2 "SLAVE25_START_ADDR_UPPER:0x0"
set SLAVE25_TYPE_2 "SLAVE25_TYPE:0"
set SLAVE26_CHAN_RS_2 "SLAVE26_CHAN_RS:true"
set SLAVE26_CLOCK_DOMAIN_CROSSING_2 "SLAVE26_CLOCK_DOMAIN_CROSSING:false"
set SLAVE26_DATA_WIDTH_2 "SLAVE26_DATA_WIDTH:64"
set SLAVE26_DWC_DATA_FIFO_DEPTH_2 "SLAVE26_DWC_DATA_FIFO_DEPTH:16"
set SLAVE26_END_ADDR_2 "SLAVE26_END_ADDR:0x92cfffff"
set SLAVE26_END_ADDR_UPPER_2 "SLAVE26_END_ADDR_UPPER:0x0"
set SLAVE26_READ_INTERLEAVE_2 "SLAVE26_READ_INTERLEAVE:false"
set SLAVE26_START_ADDR_2 "SLAVE26_START_ADDR:0x92a00000"
set SLAVE26_START_ADDR_UPPER_2 "SLAVE26_START_ADDR_UPPER:0x0"
set SLAVE26_TYPE_2 "SLAVE26_TYPE:0"
set SLAVE27_CHAN_RS_2 "SLAVE27_CHAN_RS:true"
set SLAVE27_CLOCK_DOMAIN_CROSSING_2 "SLAVE27_CLOCK_DOMAIN_CROSSING:false"
set SLAVE27_DATA_WIDTH_2 "SLAVE27_DATA_WIDTH:64"
set SLAVE27_DWC_DATA_FIFO_DEPTH_2 "SLAVE27_DWC_DATA_FIFO_DEPTH:16"
set SLAVE27_END_ADDR_2 "SLAVE27_END_ADDR:0x92ffffff"
set SLAVE27_END_ADDR_UPPER_2 "SLAVE27_END_ADDR_UPPER:0x0"
set SLAVE27_READ_INTERLEAVE_2 "SLAVE27_READ_INTERLEAVE:false"
set SLAVE27_START_ADDR_2 "SLAVE27_START_ADDR:0x92d00000"
set SLAVE27_START_ADDR_UPPER_2 "SLAVE27_START_ADDR_UPPER:0x0"
set SLAVE27_TYPE_2 "SLAVE27_TYPE:0"
set SLAVE28_CHAN_RS_2 "SLAVE28_CHAN_RS:true"
set SLAVE28_CLOCK_DOMAIN_CROSSING_2 "SLAVE28_CLOCK_DOMAIN_CROSSING:false"
set SLAVE28_DATA_WIDTH_2 "SLAVE28_DATA_WIDTH:64"
set SLAVE28_DWC_DATA_FIFO_DEPTH_2 "SLAVE28_DWC_DATA_FIFO_DEPTH:16"
set SLAVE28_END_ADDR_2 "SLAVE28_END_ADDR:0x932fffff"
set SLAVE28_END_ADDR_UPPER_2 "SLAVE28_END_ADDR_UPPER:0x0"
set SLAVE28_READ_INTERLEAVE_2 "SLAVE28_READ_INTERLEAVE:false"
set SLAVE28_START_ADDR_2 "SLAVE28_START_ADDR:0x93000000"
set SLAVE28_START_ADDR_UPPER_2 "SLAVE28_START_ADDR_UPPER:0x0"
set SLAVE28_TYPE_2 "SLAVE28_TYPE:0"
set SLAVE29_CHAN_RS_2 "SLAVE29_CHAN_RS:true"
set SLAVE29_CLOCK_DOMAIN_CROSSING_2 "SLAVE29_CLOCK_DOMAIN_CROSSING:false"
set SLAVE29_DATA_WIDTH_2 "SLAVE29_DATA_WIDTH:64"
set SLAVE29_DWC_DATA_FIFO_DEPTH_2 "SLAVE29_DWC_DATA_FIFO_DEPTH:16"
set SLAVE29_END_ADDR_2 "SLAVE29_END_ADDR:0x935fffff"
set SLAVE29_END_ADDR_UPPER_2 "SLAVE29_END_ADDR_UPPER:0x0"
set SLAVE29_READ_INTERLEAVE_2 "SLAVE29_READ_INTERLEAVE:false"
set SLAVE29_START_ADDR_2 "SLAVE29_START_ADDR:0x93300000"
set SLAVE29_START_ADDR_UPPER_2 "SLAVE29_START_ADDR_UPPER:0x0"
set SLAVE29_TYPE_2 "SLAVE29_TYPE:0"
set SLAVE30_CHAN_RS_2 "SLAVE30_CHAN_RS:true"
set SLAVE30_CLOCK_DOMAIN_CROSSING_2 "SLAVE30_CLOCK_DOMAIN_CROSSING:false"
set SLAVE30_DATA_WIDTH_2 "SLAVE30_DATA_WIDTH:64"
set SLAVE30_DWC_DATA_FIFO_DEPTH_2 "SLAVE30_DWC_DATA_FIFO_DEPTH:16"
set SLAVE30_END_ADDR_2 "SLAVE30_END_ADDR:0x938fffff"
set SLAVE30_END_ADDR_UPPER_2 "SLAVE30_END_ADDR_UPPER:0x0"
set SLAVE30_READ_INTERLEAVE_2 "SLAVE30_READ_INTERLEAVE:false"
set SLAVE30_START_ADDR_2 "SLAVE30_START_ADDR:0x93600000"
set SLAVE30_START_ADDR_UPPER_2 "SLAVE30_START_ADDR_UPPER:0x0"
set SLAVE30_TYPE_2 "SLAVE30_TYPE:0"
set SLAVE31_CHAN_RS_2 "SLAVE31_CHAN_RS:true"
set SLAVE31_CLOCK_DOMAIN_CROSSING_2 "SLAVE31_CLOCK_DOMAIN_CROSSING:false"
set SLAVE31_DATA_WIDTH_2 "SLAVE31_DATA_WIDTH:64"
set SLAVE31_DWC_DATA_FIFO_DEPTH_2 "SLAVE31_DWC_DATA_FIFO_DEPTH:16"
set SLAVE31_END_ADDR_2 "SLAVE31_END_ADDR:0x93bfffff"
set SLAVE31_END_ADDR_UPPER_2 "SLAVE31_END_ADDR_UPPER:0x0"
set SLAVE31_READ_INTERLEAVE_2 "SLAVE31_READ_INTERLEAVE:false"
set SLAVE31_START_ADDR_2 "SLAVE31_START_ADDR:0x93900000"
set SLAVE31_START_ADDR_UPPER_2 "SLAVE31_START_ADDR_UPPER:0x0"
set SLAVE31_TYPE_2 "SLAVE31_TYPE:0"
set SLV_AXI4PRT_ADDRDEPTH_2 "SLV_AXI4PRT_ADDRDEPTH:8"
set SLV_AXI4PRT_DATADEPTH_2 "SLV_AXI4PRT_DATADEPTH:9"
set USER_WIDTH_2 "USER_WIDTH:1"

 # AXI4Interconnect master parameter 
set AXI4Interconnect_param "$ADDR_WIDTH_2 $CROSSBAR_MODE_2 $DATA_WIDTH_2 $DWC_ADDR_FIFO_DEPTH_CEILING_2 $ID_WIDTH_2 $MASTER0_CHAN_RS_2 $MASTER0_CLOCK_DOMAIN_CROSSING_2 $MASTER0_DATA_WIDTH_2 $MASTER0_DWC_DATA_FIFO_DEPTH_2 $MASTER0_READ_INTERLEAVE_2 $MASTER0_READ_SLAVE0_2 $MASTER0_READ_SLAVE1_2 $MASTER0_READ_SLAVE2_2 $MASTER0_READ_SLAVE3_2 $MASTER0_READ_SLAVE4_2 $MASTER0_READ_SLAVE5_2 $MASTER0_READ_SLAVE6_2 $MASTER0_READ_SLAVE7_2 $MASTER0_READ_SLAVE8_2 $MASTER0_READ_SLAVE9_2 $MASTER0_READ_SLAVE10_2 $MASTER0_READ_SLAVE11_2 $MASTER0_READ_SLAVE12_2 $MASTER0_READ_SLAVE13_2 $MASTER0_READ_SLAVE14_2 $MASTER0_READ_SLAVE15_2 $MASTER0_READ_SLAVE16_2 $MASTER0_READ_SLAVE17_2 $MASTER0_READ_SLAVE18_2 $MASTER0_READ_SLAVE19_2 $MASTER0_READ_SLAVE20_2 $MASTER0_READ_SLAVE21_2 $MASTER0_READ_SLAVE22_2 $MASTER0_READ_SLAVE23_2 $MASTER0_READ_SLAVE24_2 $MASTER0_READ_SLAVE25_2 $MASTER0_READ_SLAVE26_2 $MASTER0_READ_SLAVE27_2 $MASTER0_READ_SLAVE28_2 $MASTER0_READ_SLAVE29_2 $MASTER0_READ_SLAVE30_2 $MASTER0_READ_SLAVE31_2 $MASTER0_TYPE_2 $MASTER0_WRITE_SLAVE0_2 $MASTER0_WRITE_SLAVE1_2 $MASTER0_WRITE_SLAVE2_2 $MASTER0_WRITE_SLAVE3_2 $MASTER0_WRITE_SLAVE4_2 $MASTER0_WRITE_SLAVE5_2 $MASTER0_WRITE_SLAVE6_2 $MASTER0_WRITE_SLAVE7_2 $MASTER0_WRITE_SLAVE8_2 $MASTER0_WRITE_SLAVE9_2 $MASTER0_WRITE_SLAVE10_2 $MASTER0_WRITE_SLAVE11_2 $MASTER0_WRITE_SLAVE12_2 $MASTER0_WRITE_SLAVE13_2 $MASTER0_WRITE_SLAVE14_2 $MASTER0_WRITE_SLAVE15_2 $MASTER0_WRITE_SLAVE16_2 $MASTER0_WRITE_SLAVE17_2 $MASTER0_WRITE_SLAVE18_2 $MASTER0_WRITE_SLAVE19_2 $MASTER0_WRITE_SLAVE20_2 $MASTER0_WRITE_SLAVE21_2 $MASTER0_WRITE_SLAVE22_2 $MASTER0_WRITE_SLAVE23_2 $MASTER0_WRITE_SLAVE24_2 $MASTER0_WRITE_SLAVE25_2 $MASTER0_WRITE_SLAVE26_2 $MASTER0_WRITE_SLAVE27_2 $MASTER0_WRITE_SLAVE28_2 $MASTER0_WRITE_SLAVE29_2 $MASTER0_WRITE_SLAVE30_2 $MASTER0_WRITE_SLAVE31_2 $MASTER1_CHAN_RS_2 $MASTER1_CLOCK_DOMAIN_CROSSING_2 $MASTER1_DATA_WIDTH_2 $MASTER1_DWC_DATA_FIFO_DEPTH_2 $MASTER1_READ_INTERLEAVE_2 $MASTER1_READ_SLAVE0_2 $MASTER1_READ_SLAVE1_2 $MASTER1_READ_SLAVE2_2 $MASTER1_READ_SLAVE3_2 $MASTER1_READ_SLAVE4_2 $MASTER1_READ_SLAVE5_2 $MASTER1_READ_SLAVE6_2 $MASTER1_READ_SLAVE7_2 $MASTER1_READ_SLAVE8_2 $MASTER1_READ_SLAVE9_2 $MASTER1_READ_SLAVE10_2 $MASTER1_READ_SLAVE11_2 $MASTER1_READ_SLAVE12_2 $MASTER1_READ_SLAVE13_2 $MASTER1_READ_SLAVE14_2 $MASTER1_READ_SLAVE15_2 $MASTER1_READ_SLAVE16_2 $MASTER1_READ_SLAVE17_2 $MASTER1_READ_SLAVE18_2 $MASTER1_READ_SLAVE19_2 $MASTER1_READ_SLAVE20_2 $MASTER1_READ_SLAVE21_2 $MASTER1_READ_SLAVE22_2 $MASTER1_READ_SLAVE23_2 $MASTER1_READ_SLAVE24_2 $MASTER1_READ_SLAVE25_2 $MASTER1_READ_SLAVE26_2 $MASTER1_READ_SLAVE27_2 $MASTER1_READ_SLAVE28_2 $MASTER1_READ_SLAVE29_2 $MASTER1_READ_SLAVE30_2 $MASTER1_READ_SLAVE31_2 $MASTER1_TYPE_2 $MASTER1_WRITE_SLAVE0_2 $MASTER1_WRITE_SLAVE1_2 $MASTER1_WRITE_SLAVE2_2 $MASTER1_WRITE_SLAVE3_2 $MASTER1_WRITE_SLAVE4_2 $MASTER1_WRITE_SLAVE5_2 $MASTER1_WRITE_SLAVE6_2 $MASTER1_WRITE_SLAVE7_2 $MASTER1_WRITE_SLAVE8_2 $MASTER1_WRITE_SLAVE9_2 $MASTER1_WRITE_SLAVE10_2 $MASTER1_WRITE_SLAVE11_2 $MASTER1_WRITE_SLAVE12_2 $MASTER1_WRITE_SLAVE13_2 $MASTER1_WRITE_SLAVE14_2 $MASTER1_WRITE_SLAVE15_2 $MASTER1_WRITE_SLAVE16_2 $MASTER1_WRITE_SLAVE17_2 $MASTER1_WRITE_SLAVE18_2 $MASTER1_WRITE_SLAVE19_2 $MASTER1_WRITE_SLAVE20_2 $MASTER1_WRITE_SLAVE21_2 $MASTER1_WRITE_SLAVE22_2 $MASTER1_WRITE_SLAVE23_2 $MASTER1_WRITE_SLAVE24_2 $MASTER1_WRITE_SLAVE25_2 $MASTER1_WRITE_SLAVE26_2 $MASTER1_WRITE_SLAVE27_2 $MASTER1_WRITE_SLAVE28_2 $MASTER1_WRITE_SLAVE29_2 $MASTER1_WRITE_SLAVE30_2 $MASTER1_WRITE_SLAVE31_2 $MASTER2_CHAN_RS_2 $MASTER2_CLOCK_DOMAIN_CROSSING_2 $MASTER2_DATA_WIDTH_2 $MASTER2_DWC_DATA_FIFO_DEPTH_2 $MASTER2_READ_INTERLEAVE_2 $MASTER2_READ_SLAVE0_2 $MASTER2_READ_SLAVE1_2 $MASTER2_READ_SLAVE2_2 $MASTER2_READ_SLAVE3_2 $MASTER2_READ_SLAVE4_2 $MASTER2_READ_SLAVE5_2 $MASTER2_READ_SLAVE6_2 $MASTER2_READ_SLAVE7_2 $MASTER2_READ_SLAVE8_2 $MASTER2_READ_SLAVE9_2 $MASTER2_READ_SLAVE10_2 $MASTER2_READ_SLAVE11_2 $MASTER2_READ_SLAVE12_2 $MASTER2_READ_SLAVE13_2 $MASTER2_READ_SLAVE14_2 $MASTER2_READ_SLAVE15_2 $MASTER2_READ_SLAVE16_2 $MASTER2_READ_SLAVE17_2 $MASTER2_READ_SLAVE18_2 $MASTER2_READ_SLAVE19_2 $MASTER2_READ_SLAVE20_2 $MASTER2_READ_SLAVE21_2 $MASTER2_READ_SLAVE22_2 $MASTER2_READ_SLAVE23_2 $MASTER2_READ_SLAVE24_2 $MASTER2_READ_SLAVE25_2 $MASTER2_READ_SLAVE26_2 $MASTER2_READ_SLAVE27_2 $MASTER2_READ_SLAVE28_2 $MASTER2_READ_SLAVE29_2 $MASTER2_READ_SLAVE30_2 $MASTER2_READ_SLAVE31_2 $MASTER2_TYPE_2 $MASTER2_WRITE_SLAVE0_2 $MASTER2_WRITE_SLAVE1_2 $MASTER2_WRITE_SLAVE2_2 $MASTER2_WRITE_SLAVE3_2 $MASTER2_WRITE_SLAVE4_2 $MASTER2_WRITE_SLAVE5_2 $MASTER2_WRITE_SLAVE6_2 $MASTER2_WRITE_SLAVE7_2 $MASTER2_WRITE_SLAVE8_2 $MASTER2_WRITE_SLAVE9_2 $MASTER2_WRITE_SLAVE10_2 $MASTER2_WRITE_SLAVE11_2 $MASTER2_WRITE_SLAVE12_2 $MASTER2_WRITE_SLAVE13_2 $MASTER2_WRITE_SLAVE14_2 $MASTER2_WRITE_SLAVE15_2 $MASTER2_WRITE_SLAVE16_2 $MASTER2_WRITE_SLAVE17_2 $MASTER2_WRITE_SLAVE18_2 $MASTER2_WRITE_SLAVE19_2 $MASTER2_WRITE_SLAVE20_2 $MASTER2_WRITE_SLAVE21_2 $MASTER2_WRITE_SLAVE22_2 $MASTER2_WRITE_SLAVE23_2 $MASTER2_WRITE_SLAVE24_2 $MASTER2_WRITE_SLAVE25_2 $MASTER2_WRITE_SLAVE26_2 $MASTER2_WRITE_SLAVE27_2 $MASTER2_WRITE_SLAVE28_2 $MASTER2_WRITE_SLAVE29_2 $MASTER2_WRITE_SLAVE30_2 $MASTER2_WRITE_SLAVE31_2 $MASTER3_CHAN_RS_2 $MASTER3_CLOCK_DOMAIN_CROSSING_2 $MASTER3_DATA_WIDTH_2 $MASTER3_DWC_DATA_FIFO_DEPTH_2 $MASTER3_READ_INTERLEAVE_2 $MASTER3_READ_SLAVE0_2 $MASTER3_READ_SLAVE1_2 $MASTER3_READ_SLAVE2_2 $MASTER3_READ_SLAVE3_2 $MASTER3_READ_SLAVE4_2 $MASTER3_READ_SLAVE5_2 $MASTER3_READ_SLAVE6_2 $MASTER3_READ_SLAVE7_2 $MASTER3_READ_SLAVE8_2 $MASTER3_READ_SLAVE9_2 $MASTER3_READ_SLAVE10_2 $MASTER3_READ_SLAVE11_2 $MASTER3_READ_SLAVE12_2 $MASTER3_READ_SLAVE13_2 $MASTER3_READ_SLAVE14_2 $MASTER3_READ_SLAVE15_2 $MASTER3_READ_SLAVE16_2 $MASTER3_READ_SLAVE17_2 $MASTER3_READ_SLAVE18_2 $MASTER3_READ_SLAVE19_2 $MASTER3_READ_SLAVE20_2 $MASTER3_READ_SLAVE21_2 $MASTER3_READ_SLAVE22_2 $MASTER3_READ_SLAVE23_2 $MASTER3_READ_SLAVE24_2 $MASTER3_READ_SLAVE25_2 $MASTER3_READ_SLAVE26_2 $MASTER3_READ_SLAVE27_2 $MASTER3_READ_SLAVE28_2 $MASTER3_READ_SLAVE29_2 $MASTER3_READ_SLAVE30_2 $MASTER3_READ_SLAVE31_2 $MASTER3_TYPE_2 $MASTER3_WRITE_SLAVE0_2 $MASTER3_WRITE_SLAVE1_2 $MASTER3_WRITE_SLAVE2_2 $MASTER3_WRITE_SLAVE3_2 $MASTER3_WRITE_SLAVE4_2 $MASTER3_WRITE_SLAVE5_2 $MASTER3_WRITE_SLAVE6_2 $MASTER3_WRITE_SLAVE7_2 $MASTER3_WRITE_SLAVE8_2 $MASTER3_WRITE_SLAVE9_2 $MASTER3_WRITE_SLAVE10_2 $MASTER3_WRITE_SLAVE11_2 $MASTER3_WRITE_SLAVE12_2 $MASTER3_WRITE_SLAVE13_2 $MASTER3_WRITE_SLAVE14_2 $MASTER3_WRITE_SLAVE15_2 $MASTER3_WRITE_SLAVE16_2 $MASTER3_WRITE_SLAVE17_2 $MASTER3_WRITE_SLAVE18_2 $MASTER3_WRITE_SLAVE19_2 $MASTER3_WRITE_SLAVE20_2 $MASTER3_WRITE_SLAVE21_2 $MASTER3_WRITE_SLAVE22_2 $MASTER3_WRITE_SLAVE23_2 $MASTER3_WRITE_SLAVE24_2 $MASTER3_WRITE_SLAVE25_2 $MASTER3_WRITE_SLAVE26_2 $MASTER3_WRITE_SLAVE27_2 $MASTER3_WRITE_SLAVE28_2 $MASTER3_WRITE_SLAVE29_2 $MASTER3_WRITE_SLAVE30_2 $MASTER3_WRITE_SLAVE31_2 $MASTER4_CHAN_RS_2 $MASTER4_CLOCK_DOMAIN_CROSSING_2 $MASTER4_DATA_WIDTH_2 $MASTER4_DWC_DATA_FIFO_DEPTH_2 $MASTER4_READ_INTERLEAVE_2 $MASTER4_READ_SLAVE0_2 $MASTER4_READ_SLAVE1_2 $MASTER4_READ_SLAVE2_2 $MASTER4_READ_SLAVE3_2 $MASTER4_READ_SLAVE4_2 $MASTER4_READ_SLAVE5_2 $MASTER4_READ_SLAVE6_2 $MASTER4_READ_SLAVE7_2 $MASTER4_READ_SLAVE8_2 $MASTER4_READ_SLAVE9_2 $MASTER4_READ_SLAVE10_2 $MASTER4_READ_SLAVE11_2 $MASTER4_READ_SLAVE12_2 $MASTER4_READ_SLAVE13_2 $MASTER4_READ_SLAVE14_2 $MASTER4_READ_SLAVE15_2 $MASTER4_READ_SLAVE16_2 $MASTER4_READ_SLAVE17_2 $MASTER4_READ_SLAVE18_2 $MASTER4_READ_SLAVE19_2 $MASTER4_READ_SLAVE20_2 $MASTER4_READ_SLAVE21_2 $MASTER4_READ_SLAVE22_2 $MASTER4_READ_SLAVE23_2 $MASTER4_READ_SLAVE24_2 $MASTER4_READ_SLAVE25_2 $MASTER4_READ_SLAVE26_2 $MASTER4_READ_SLAVE27_2 $MASTER4_READ_SLAVE28_2 $MASTER4_READ_SLAVE29_2 $MASTER4_READ_SLAVE30_2 $MASTER4_READ_SLAVE31_2 $MASTER4_TYPE_2 $MASTER4_WRITE_SLAVE0_2 $MASTER4_WRITE_SLAVE1_2 $MASTER4_WRITE_SLAVE2_2 $MASTER4_WRITE_SLAVE3_2 $MASTER4_WRITE_SLAVE4_2 $MASTER4_WRITE_SLAVE5_2 $MASTER4_WRITE_SLAVE6_2 $MASTER4_WRITE_SLAVE7_2 $MASTER4_WRITE_SLAVE8_2 $MASTER4_WRITE_SLAVE9_2 $MASTER4_WRITE_SLAVE10_2 $MASTER4_WRITE_SLAVE11_2 $MASTER4_WRITE_SLAVE12_2 $MASTER4_WRITE_SLAVE13_2 $MASTER4_WRITE_SLAVE14_2 $MASTER4_WRITE_SLAVE15_2 $MASTER4_WRITE_SLAVE16_2 $MASTER4_WRITE_SLAVE17_2 $MASTER4_WRITE_SLAVE18_2 $MASTER4_WRITE_SLAVE19_2 $MASTER4_WRITE_SLAVE20_2 $MASTER4_WRITE_SLAVE21_2 $MASTER4_WRITE_SLAVE22_2 $MASTER4_WRITE_SLAVE23_2 $MASTER4_WRITE_SLAVE24_2 $MASTER4_WRITE_SLAVE25_2 $MASTER4_WRITE_SLAVE26_2 $MASTER4_WRITE_SLAVE27_2 $MASTER4_WRITE_SLAVE28_2 $MASTER4_WRITE_SLAVE29_2 $MASTER4_WRITE_SLAVE30_2 $MASTER4_WRITE_SLAVE31_2 $MASTER5_CHAN_RS_2 $MASTER5_CLOCK_DOMAIN_CROSSING_2 $MASTER5_DATA_WIDTH_2 $MASTER5_DWC_DATA_FIFO_DEPTH_2 $MASTER5_READ_INTERLEAVE_2 $MASTER5_READ_SLAVE0_2 $MASTER5_READ_SLAVE1_2 $MASTER5_READ_SLAVE2_2 $MASTER5_READ_SLAVE3_2 $MASTER5_READ_SLAVE4_2 $MASTER5_READ_SLAVE5_2 $MASTER5_READ_SLAVE6_2 $MASTER5_READ_SLAVE7_2 $MASTER5_READ_SLAVE8_2 $MASTER5_READ_SLAVE9_2 $MASTER5_READ_SLAVE10_2 $MASTER5_READ_SLAVE11_2 $MASTER5_READ_SLAVE12_2 $MASTER5_READ_SLAVE13_2 $MASTER5_READ_SLAVE14_2 $MASTER5_READ_SLAVE15_2 $MASTER5_READ_SLAVE16_2 $MASTER5_READ_SLAVE17_2 $MASTER5_READ_SLAVE18_2 $MASTER5_READ_SLAVE19_2 $MASTER5_READ_SLAVE20_2 $MASTER5_READ_SLAVE21_2 $MASTER5_READ_SLAVE22_2 $MASTER5_READ_SLAVE23_2 $MASTER5_READ_SLAVE24_2 $MASTER5_READ_SLAVE25_2 $MASTER5_READ_SLAVE26_2 $MASTER5_READ_SLAVE27_2 $MASTER5_READ_SLAVE28_2 $MASTER5_READ_SLAVE29_2 $MASTER5_READ_SLAVE30_2 $MASTER5_READ_SLAVE31_2 $MASTER5_TYPE_2 $MASTER5_WRITE_SLAVE0_2 $MASTER5_WRITE_SLAVE1_2 $MASTER5_WRITE_SLAVE2_2 $MASTER5_WRITE_SLAVE3_2 $MASTER5_WRITE_SLAVE4_2 $MASTER5_WRITE_SLAVE5_2 $MASTER5_WRITE_SLAVE6_2 $MASTER5_WRITE_SLAVE7_2 $MASTER5_WRITE_SLAVE8_2 $MASTER5_WRITE_SLAVE9_2 $MASTER5_WRITE_SLAVE10_2 $MASTER5_WRITE_SLAVE11_2 $MASTER5_WRITE_SLAVE12_2 $MASTER5_WRITE_SLAVE13_2 $MASTER5_WRITE_SLAVE14_2 $MASTER5_WRITE_SLAVE15_2 $MASTER5_WRITE_SLAVE16_2 $MASTER5_WRITE_SLAVE17_2 $MASTER5_WRITE_SLAVE18_2 $MASTER5_WRITE_SLAVE19_2 $MASTER5_WRITE_SLAVE20_2 $MASTER5_WRITE_SLAVE21_2 $MASTER5_WRITE_SLAVE22_2 $MASTER5_WRITE_SLAVE23_2 $MASTER5_WRITE_SLAVE24_2 $MASTER5_WRITE_SLAVE25_2 $MASTER5_WRITE_SLAVE26_2 $MASTER5_WRITE_SLAVE27_2 $MASTER5_WRITE_SLAVE28_2 $MASTER5_WRITE_SLAVE29_2 $MASTER5_WRITE_SLAVE30_2 $MASTER5_WRITE_SLAVE31_2 $MASTER6_CHAN_RS_2 $MASTER6_CLOCK_DOMAIN_CROSSING_2 $MASTER6_DATA_WIDTH_2 $MASTER6_DWC_DATA_FIFO_DEPTH_2 $MASTER6_READ_INTERLEAVE_2 $MASTER6_READ_SLAVE0_2 $MASTER6_READ_SLAVE1_2 $MASTER6_READ_SLAVE2_2 $MASTER6_READ_SLAVE3_2 $MASTER6_READ_SLAVE4_2 $MASTER6_READ_SLAVE5_2 $MASTER6_READ_SLAVE6_2 $MASTER6_READ_SLAVE7_2 $MASTER6_READ_SLAVE8_2 $MASTER6_READ_SLAVE9_2 $MASTER6_READ_SLAVE10_2 $MASTER6_READ_SLAVE11_2 $MASTER6_READ_SLAVE12_2 $MASTER6_READ_SLAVE13_2 $MASTER6_READ_SLAVE14_2 $MASTER6_READ_SLAVE15_2 $MASTER6_READ_SLAVE16_2 $MASTER6_READ_SLAVE17_2 $MASTER6_READ_SLAVE18_2 $MASTER6_READ_SLAVE19_2 $MASTER6_READ_SLAVE20_2 $MASTER6_READ_SLAVE21_2 $MASTER6_READ_SLAVE22_2 $MASTER6_READ_SLAVE23_2 $MASTER6_READ_SLAVE24_2 $MASTER6_READ_SLAVE25_2 $MASTER6_READ_SLAVE26_2 $MASTER6_READ_SLAVE27_2 $MASTER6_READ_SLAVE28_2 $MASTER6_READ_SLAVE29_2 $MASTER6_READ_SLAVE30_2 $MASTER6_READ_SLAVE31_2 $MASTER6_TYPE_2 $MASTER6_WRITE_SLAVE0_2 $MASTER6_WRITE_SLAVE1_2 $MASTER6_WRITE_SLAVE2_2 $MASTER6_WRITE_SLAVE3_2 $MASTER6_WRITE_SLAVE4_2 $MASTER6_WRITE_SLAVE5_2 $MASTER6_WRITE_SLAVE6_2 $MASTER6_WRITE_SLAVE7_2 $MASTER6_WRITE_SLAVE8_2 $MASTER6_WRITE_SLAVE9_2 $MASTER6_WRITE_SLAVE10_2 $MASTER6_WRITE_SLAVE11_2 $MASTER6_WRITE_SLAVE12_2 $MASTER6_WRITE_SLAVE13_2 $MASTER6_WRITE_SLAVE14_2 $MASTER6_WRITE_SLAVE15_2 $MASTER6_WRITE_SLAVE16_2 $MASTER6_WRITE_SLAVE17_2 $MASTER6_WRITE_SLAVE18_2 $MASTER6_WRITE_SLAVE19_2 $MASTER6_WRITE_SLAVE20_2 $MASTER6_WRITE_SLAVE21_2 $MASTER6_WRITE_SLAVE22_2 $MASTER6_WRITE_SLAVE23_2 $MASTER6_WRITE_SLAVE24_2 $MASTER6_WRITE_SLAVE25_2 $MASTER6_WRITE_SLAVE26_2 $MASTER6_WRITE_SLAVE27_2 $MASTER6_WRITE_SLAVE28_2 $MASTER6_WRITE_SLAVE29_2 $MASTER6_WRITE_SLAVE30_2 $MASTER6_WRITE_SLAVE31_2 $MASTER7_CHAN_RS_2 $MASTER7_CLOCK_DOMAIN_CROSSING_2 $MASTER7_DATA_WIDTH_2 $MASTER7_DWC_DATA_FIFO_DEPTH_2 $MASTER7_READ_INTERLEAVE_2 $MASTER7_READ_SLAVE0_2 $MASTER7_READ_SLAVE1_2 $MASTER7_READ_SLAVE2_2 $MASTER7_READ_SLAVE3_2 $MASTER7_READ_SLAVE4_2 $MASTER7_READ_SLAVE5_2 $MASTER7_READ_SLAVE6_2 $MASTER7_READ_SLAVE7_2 $MASTER7_READ_SLAVE8_2 $MASTER7_READ_SLAVE9_2 $MASTER7_READ_SLAVE10_2 $MASTER7_READ_SLAVE11_2 $MASTER7_READ_SLAVE12_2 $MASTER7_READ_SLAVE13_2 $MASTER7_READ_SLAVE14_2 $MASTER7_READ_SLAVE15_2 $MASTER7_READ_SLAVE16_2 $MASTER7_READ_SLAVE17_2 $MASTER7_READ_SLAVE18_2 $MASTER7_READ_SLAVE19_2 $MASTER7_READ_SLAVE20_2 $MASTER7_READ_SLAVE21_2 $MASTER7_READ_SLAVE22_2 $MASTER7_READ_SLAVE23_2 $MASTER7_READ_SLAVE24_2 $MASTER7_READ_SLAVE25_2 $MASTER7_READ_SLAVE26_2 $MASTER7_READ_SLAVE27_2 $MASTER7_READ_SLAVE28_2 $MASTER7_READ_SLAVE29_2 $MASTER7_READ_SLAVE30_2 $MASTER7_READ_SLAVE31_2 $MASTER7_TYPE_2 $MASTER7_WRITE_SLAVE0_2 $MASTER7_WRITE_SLAVE1_2 $MASTER7_WRITE_SLAVE2_2 $MASTER7_WRITE_SLAVE3_2 $MASTER7_WRITE_SLAVE4_2 $MASTER7_WRITE_SLAVE5_2 $MASTER7_WRITE_SLAVE6_2 $MASTER7_WRITE_SLAVE7_2 $MASTER7_WRITE_SLAVE8_2 $MASTER7_WRITE_SLAVE9_2 $MASTER7_WRITE_SLAVE10_2 $MASTER7_WRITE_SLAVE11_2 $MASTER7_WRITE_SLAVE12_2 $MASTER7_WRITE_SLAVE13_2 $MASTER7_WRITE_SLAVE14_2 $MASTER7_WRITE_SLAVE15_2 $MASTER7_WRITE_SLAVE16_2 $MASTER7_WRITE_SLAVE17_2 $MASTER7_WRITE_SLAVE18_2 $MASTER7_WRITE_SLAVE19_2 $MASTER7_WRITE_SLAVE20_2 $MASTER7_WRITE_SLAVE21_2 $MASTER7_WRITE_SLAVE22_2 $MASTER7_WRITE_SLAVE23_2 $MASTER7_WRITE_SLAVE24_2 $MASTER7_WRITE_SLAVE25_2 $MASTER7_WRITE_SLAVE26_2 $MASTER7_WRITE_SLAVE27_2 $MASTER7_WRITE_SLAVE28_2 $MASTER7_WRITE_SLAVE29_2 $MASTER7_WRITE_SLAVE30_2 $MASTER7_WRITE_SLAVE31_2 $MASTER8_CHAN_RS_2 $MASTER8_CLOCK_DOMAIN_CROSSING_2 $MASTER8_DATA_WIDTH_2 $MASTER8_DWC_DATA_FIFO_DEPTH_2 $MASTER8_READ_INTERLEAVE_2 $MASTER8_READ_SLAVE0_2 $MASTER8_READ_SLAVE1_2 $MASTER8_READ_SLAVE2_2 $MASTER8_READ_SLAVE3_2 $MASTER8_READ_SLAVE4_2 $MASTER8_READ_SLAVE5_2 $MASTER8_READ_SLAVE6_2 $MASTER8_READ_SLAVE7_2 $MASTER8_READ_SLAVE8_2 $MASTER8_READ_SLAVE9_2 $MASTER8_READ_SLAVE10_2 $MASTER8_READ_SLAVE11_2 $MASTER8_READ_SLAVE12_2 $MASTER8_READ_SLAVE13_2 $MASTER8_READ_SLAVE14_2 $MASTER8_READ_SLAVE15_2 $MASTER8_READ_SLAVE16_2 $MASTER8_READ_SLAVE17_2 $MASTER8_READ_SLAVE18_2 $MASTER8_READ_SLAVE19_2 $MASTER8_READ_SLAVE20_2 $MASTER8_READ_SLAVE21_2 $MASTER8_READ_SLAVE22_2 $MASTER8_READ_SLAVE23_2 $MASTER8_READ_SLAVE24_2 $MASTER8_READ_SLAVE25_2 $MASTER8_READ_SLAVE26_2 $MASTER8_READ_SLAVE27_2 $MASTER8_READ_SLAVE28_2 $MASTER8_READ_SLAVE29_2 $MASTER8_READ_SLAVE30_2 $MASTER8_READ_SLAVE31_2 $MASTER8_TYPE_2 $MASTER8_WRITE_SLAVE0_2 $MASTER8_WRITE_SLAVE1_2 $MASTER8_WRITE_SLAVE2_2 $MASTER8_WRITE_SLAVE3_2 $MASTER8_WRITE_SLAVE4_2 $MASTER8_WRITE_SLAVE5_2 $MASTER8_WRITE_SLAVE6_2 $MASTER8_WRITE_SLAVE7_2 $MASTER8_WRITE_SLAVE8_2 $MASTER8_WRITE_SLAVE9_2 $MASTER8_WRITE_SLAVE10_2 $MASTER8_WRITE_SLAVE11_2 $MASTER8_WRITE_SLAVE12_2 $MASTER8_WRITE_SLAVE13_2 $MASTER8_WRITE_SLAVE14_2 $MASTER8_WRITE_SLAVE15_2 $MASTER8_WRITE_SLAVE16_2 $MASTER8_WRITE_SLAVE17_2 $MASTER8_WRITE_SLAVE18_2 $MASTER8_WRITE_SLAVE19_2 $MASTER8_WRITE_SLAVE20_2 $MASTER8_WRITE_SLAVE21_2 $MASTER8_WRITE_SLAVE22_2 $MASTER8_WRITE_SLAVE23_2 $MASTER8_WRITE_SLAVE24_2 $MASTER8_WRITE_SLAVE25_2 $MASTER8_WRITE_SLAVE26_2 $MASTER8_WRITE_SLAVE27_2 $MASTER8_WRITE_SLAVE28_2 $MASTER8_WRITE_SLAVE29_2 $MASTER8_WRITE_SLAVE30_2 $MASTER8_WRITE_SLAVE31_2 $MASTER9_CHAN_RS_2 $MASTER9_CLOCK_DOMAIN_CROSSING_2 $MASTER9_DATA_WIDTH_2 $MASTER9_DWC_DATA_FIFO_DEPTH_2 $MASTER9_READ_INTERLEAVE_2 $MASTER9_READ_SLAVE0_2 $MASTER9_READ_SLAVE1_2 $MASTER9_READ_SLAVE2_2 $MASTER9_READ_SLAVE3_2 $MASTER9_READ_SLAVE4_2 $MASTER9_READ_SLAVE5_2 $MASTER9_READ_SLAVE6_2 $MASTER9_READ_SLAVE7_2 $MASTER9_READ_SLAVE8_2 $MASTER9_READ_SLAVE9_2 $MASTER9_READ_SLAVE10_2 $MASTER9_READ_SLAVE11_2 $MASTER9_READ_SLAVE12_2 $MASTER9_READ_SLAVE13_2 $MASTER9_READ_SLAVE14_2 $MASTER9_READ_SLAVE15_2 $MASTER9_READ_SLAVE16_2 $MASTER9_READ_SLAVE17_2 $MASTER9_READ_SLAVE18_2 $MASTER9_READ_SLAVE19_2 $MASTER9_READ_SLAVE20_2 $MASTER9_READ_SLAVE21_2 $MASTER9_READ_SLAVE22_2 $MASTER9_READ_SLAVE23_2 $MASTER9_READ_SLAVE24_2 $MASTER9_READ_SLAVE25_2 $MASTER9_READ_SLAVE26_2 $MASTER9_READ_SLAVE27_2 $MASTER9_READ_SLAVE28_2 $MASTER9_READ_SLAVE29_2 $MASTER9_READ_SLAVE30_2 $MASTER9_READ_SLAVE31_2 $MASTER9_TYPE_2 $MASTER9_WRITE_SLAVE0_2 $MASTER9_WRITE_SLAVE1_2 $MASTER9_WRITE_SLAVE2_2 $MASTER9_WRITE_SLAVE3_2 $MASTER9_WRITE_SLAVE4_2 $MASTER9_WRITE_SLAVE5_2 $MASTER9_WRITE_SLAVE6_2 $MASTER9_WRITE_SLAVE7_2 $MASTER9_WRITE_SLAVE8_2 $MASTER9_WRITE_SLAVE9_2 $MASTER9_WRITE_SLAVE10_2 $MASTER9_WRITE_SLAVE11_2 $MASTER9_WRITE_SLAVE12_2 $MASTER9_WRITE_SLAVE13_2 $MASTER9_WRITE_SLAVE14_2 $MASTER9_WRITE_SLAVE15_2 $MASTER9_WRITE_SLAVE16_2 $MASTER9_WRITE_SLAVE17_2 $MASTER9_WRITE_SLAVE18_2 $MASTER9_WRITE_SLAVE19_2 $MASTER9_WRITE_SLAVE20_2 $MASTER9_WRITE_SLAVE21_2 $MASTER9_WRITE_SLAVE22_2 $MASTER9_WRITE_SLAVE23_2 $MASTER9_WRITE_SLAVE24_2 $MASTER9_WRITE_SLAVE25_2 $MASTER9_WRITE_SLAVE26_2 $MASTER9_WRITE_SLAVE27_2 $MASTER9_WRITE_SLAVE28_2 $MASTER9_WRITE_SLAVE29_2 $MASTER9_WRITE_SLAVE30_2 $MASTER9_WRITE_SLAVE31_2 $MASTER10_CHAN_RS_2 $MASTER10_CLOCK_DOMAIN_CROSSING_2 $MASTER10_DATA_WIDTH_2 $MASTER10_DWC_DATA_FIFO_DEPTH_2 $MASTER10_READ_INTERLEAVE_2 $MASTER10_READ_SLAVE0_2 $MASTER10_READ_SLAVE1_2 $MASTER10_READ_SLAVE2_2 $MASTER10_READ_SLAVE3_2 $MASTER10_READ_SLAVE4_2 $MASTER10_READ_SLAVE5_2 $MASTER10_READ_SLAVE6_2 $MASTER10_READ_SLAVE7_2 $MASTER10_READ_SLAVE8_2 $MASTER10_READ_SLAVE9_2 $MASTER10_READ_SLAVE10_2 $MASTER10_READ_SLAVE11_2 $MASTER10_READ_SLAVE12_2 $MASTER10_READ_SLAVE13_2 $MASTER10_READ_SLAVE14_2 $MASTER10_READ_SLAVE15_2 $MASTER10_READ_SLAVE16_2 $MASTER10_READ_SLAVE17_2 $MASTER10_READ_SLAVE18_2 $MASTER10_READ_SLAVE19_2 $MASTER10_READ_SLAVE20_2 $MASTER10_READ_SLAVE21_2 $MASTER10_READ_SLAVE22_2 $MASTER10_READ_SLAVE23_2 $MASTER10_READ_SLAVE24_2 $MASTER10_READ_SLAVE25_2 $MASTER10_READ_SLAVE26_2 $MASTER10_READ_SLAVE27_2 $MASTER10_READ_SLAVE28_2 $MASTER10_READ_SLAVE29_2 $MASTER10_READ_SLAVE30_2 $MASTER10_READ_SLAVE31_2 $MASTER10_TYPE_2 $MASTER10_WRITE_SLAVE0_2 $MASTER10_WRITE_SLAVE1_2 $MASTER10_WRITE_SLAVE2_2 $MASTER10_WRITE_SLAVE3_2 $MASTER10_WRITE_SLAVE4_2 $MASTER10_WRITE_SLAVE5_2 $MASTER10_WRITE_SLAVE6_2 $MASTER10_WRITE_SLAVE7_2 $MASTER10_WRITE_SLAVE8_2 $MASTER10_WRITE_SLAVE9_2 $MASTER10_WRITE_SLAVE10_2 $MASTER10_WRITE_SLAVE11_2 $MASTER10_WRITE_SLAVE12_2 $MASTER10_WRITE_SLAVE13_2 $MASTER10_WRITE_SLAVE14_2 $MASTER10_WRITE_SLAVE15_2 $MASTER10_WRITE_SLAVE16_2 $MASTER10_WRITE_SLAVE17_2 $MASTER10_WRITE_SLAVE18_2 $MASTER10_WRITE_SLAVE19_2 $MASTER10_WRITE_SLAVE20_2 $MASTER10_WRITE_SLAVE21_2 $MASTER10_WRITE_SLAVE22_2 $MASTER10_WRITE_SLAVE23_2 $MASTER10_WRITE_SLAVE24_2 $MASTER10_WRITE_SLAVE25_2 $MASTER10_WRITE_SLAVE26_2 $MASTER10_WRITE_SLAVE27_2 $MASTER10_WRITE_SLAVE28_2 $MASTER10_WRITE_SLAVE29_2 $MASTER10_WRITE_SLAVE30_2 $MASTER10_WRITE_SLAVE31_2 $MASTER11_CHAN_RS_2 $MASTER11_CLOCK_DOMAIN_CROSSING_2 $MASTER11_DATA_WIDTH_2 $MASTER11_DWC_DATA_FIFO_DEPTH_2 $MASTER11_READ_INTERLEAVE_2 $MASTER11_READ_SLAVE0_2 $MASTER11_READ_SLAVE1_2 $MASTER11_READ_SLAVE2_2 $MASTER11_READ_SLAVE3_2 $MASTER11_READ_SLAVE4_2 $MASTER11_READ_SLAVE5_2 $MASTER11_READ_SLAVE6_2 $MASTER11_READ_SLAVE7_2 $MASTER11_READ_SLAVE8_2 $MASTER11_READ_SLAVE9_2 $MASTER11_READ_SLAVE10_2 $MASTER11_READ_SLAVE11_2 $MASTER11_READ_SLAVE12_2 $MASTER11_READ_SLAVE13_2 $MASTER11_READ_SLAVE14_2 $MASTER11_READ_SLAVE15_2 $MASTER11_READ_SLAVE16_2 $MASTER11_READ_SLAVE17_2 $MASTER11_READ_SLAVE18_2 $MASTER11_READ_SLAVE19_2 $MASTER11_READ_SLAVE20_2 $MASTER11_READ_SLAVE21_2 $MASTER11_READ_SLAVE22_2 $MASTER11_READ_SLAVE23_2 $MASTER11_READ_SLAVE24_2 $MASTER11_READ_SLAVE25_2 $MASTER11_READ_SLAVE26_2 $MASTER11_READ_SLAVE27_2 $MASTER11_READ_SLAVE28_2 $MASTER11_READ_SLAVE29_2 $MASTER11_READ_SLAVE30_2 $MASTER11_READ_SLAVE31_2 $MASTER11_TYPE_2 $MASTER11_WRITE_SLAVE0_2 $MASTER11_WRITE_SLAVE1_2 $MASTER11_WRITE_SLAVE2_2 $MASTER11_WRITE_SLAVE3_2 $MASTER11_WRITE_SLAVE4_2 $MASTER11_WRITE_SLAVE5_2 $MASTER11_WRITE_SLAVE6_2 $MASTER11_WRITE_SLAVE7_2 $MASTER11_WRITE_SLAVE8_2 $MASTER11_WRITE_SLAVE9_2 $MASTER11_WRITE_SLAVE10_2 $MASTER11_WRITE_SLAVE11_2 $MASTER11_WRITE_SLAVE12_2 $MASTER11_WRITE_SLAVE13_2 $MASTER11_WRITE_SLAVE14_2 $MASTER11_WRITE_SLAVE15_2 $MASTER11_WRITE_SLAVE16_2 $MASTER11_WRITE_SLAVE17_2 $MASTER11_WRITE_SLAVE18_2 $MASTER11_WRITE_SLAVE19_2 $MASTER11_WRITE_SLAVE20_2 $MASTER11_WRITE_SLAVE21_2 $MASTER11_WRITE_SLAVE22_2 $MASTER11_WRITE_SLAVE23_2 $MASTER11_WRITE_SLAVE24_2 $MASTER11_WRITE_SLAVE25_2 $MASTER11_WRITE_SLAVE26_2 $MASTER11_WRITE_SLAVE27_2 $MASTER11_WRITE_SLAVE28_2 $MASTER11_WRITE_SLAVE29_2 $MASTER11_WRITE_SLAVE30_2 $MASTER11_WRITE_SLAVE31_2 $MASTER12_CHAN_RS_2 $MASTER12_CLOCK_DOMAIN_CROSSING_2 $MASTER12_DATA_WIDTH_2 $MASTER12_DWC_DATA_FIFO_DEPTH_2 $MASTER12_READ_INTERLEAVE_2 $MASTER12_READ_SLAVE0_2 $MASTER12_READ_SLAVE1_2 $MASTER12_READ_SLAVE2_2 $MASTER12_READ_SLAVE3_2 $MASTER12_READ_SLAVE4_2 $MASTER12_READ_SLAVE5_2 $MASTER12_READ_SLAVE6_2 $MASTER12_READ_SLAVE7_2 $MASTER12_READ_SLAVE8_2 $MASTER12_READ_SLAVE9_2 $MASTER12_READ_SLAVE10_2 $MASTER12_READ_SLAVE11_2 $MASTER12_READ_SLAVE12_2 $MASTER12_READ_SLAVE13_2 $MASTER12_READ_SLAVE14_2 $MASTER12_READ_SLAVE15_2 $MASTER12_READ_SLAVE16_2 $MASTER12_READ_SLAVE17_2 $MASTER12_READ_SLAVE18_2 $MASTER12_READ_SLAVE19_2 $MASTER12_READ_SLAVE20_2 $MASTER12_READ_SLAVE21_2 $MASTER12_READ_SLAVE22_2 $MASTER12_READ_SLAVE23_2 $MASTER12_READ_SLAVE24_2 $MASTER12_READ_SLAVE25_2 $MASTER12_READ_SLAVE26_2 $MASTER12_READ_SLAVE27_2 $MASTER12_READ_SLAVE28_2 $MASTER12_READ_SLAVE29_2 $MASTER12_READ_SLAVE30_2 $MASTER12_READ_SLAVE31_2 $MASTER12_TYPE_2 $MASTER12_WRITE_SLAVE0_2 $MASTER12_WRITE_SLAVE1_2 $MASTER12_WRITE_SLAVE2_2 $MASTER12_WRITE_SLAVE3_2 $MASTER12_WRITE_SLAVE4_2 $MASTER12_WRITE_SLAVE5_2 $MASTER12_WRITE_SLAVE6_2 $MASTER12_WRITE_SLAVE7_2 $MASTER12_WRITE_SLAVE8_2 $MASTER12_WRITE_SLAVE9_2 $MASTER12_WRITE_SLAVE10_2 $MASTER12_WRITE_SLAVE11_2 $MASTER12_WRITE_SLAVE12_2 $MASTER12_WRITE_SLAVE13_2 $MASTER12_WRITE_SLAVE14_2 $MASTER12_WRITE_SLAVE15_2 $MASTER12_WRITE_SLAVE16_2 $MASTER12_WRITE_SLAVE17_2 $MASTER12_WRITE_SLAVE18_2 $MASTER12_WRITE_SLAVE19_2 $MASTER12_WRITE_SLAVE20_2 $MASTER12_WRITE_SLAVE21_2 $MASTER12_WRITE_SLAVE22_2 $MASTER12_WRITE_SLAVE23_2 $MASTER12_WRITE_SLAVE24_2 $MASTER12_WRITE_SLAVE25_2 $MASTER12_WRITE_SLAVE26_2 $MASTER12_WRITE_SLAVE27_2 $MASTER12_WRITE_SLAVE28_2 $MASTER12_WRITE_SLAVE29_2 $MASTER12_WRITE_SLAVE30_2 $MASTER12_WRITE_SLAVE31_2 $MASTER13_CHAN_RS_2 $MASTER13_CLOCK_DOMAIN_CROSSING_2 $MASTER13_DATA_WIDTH_2 $MASTER13_DWC_DATA_FIFO_DEPTH_2 $MASTER13_READ_INTERLEAVE_2 $MASTER13_READ_SLAVE0_2 $MASTER13_READ_SLAVE1_2 $MASTER13_READ_SLAVE2_2 $MASTER13_READ_SLAVE3_2 $MASTER13_READ_SLAVE4_2 $MASTER13_READ_SLAVE5_2 $MASTER13_READ_SLAVE6_2 $MASTER13_READ_SLAVE7_2 $MASTER13_READ_SLAVE8_2 $MASTER13_READ_SLAVE9_2 $MASTER13_READ_SLAVE10_2 $MASTER13_READ_SLAVE11_2 $MASTER13_READ_SLAVE12_2 $MASTER13_READ_SLAVE13_2 $MASTER13_READ_SLAVE14_2 $MASTER13_READ_SLAVE15_2 $MASTER13_READ_SLAVE16_2 $MASTER13_READ_SLAVE17_2 $MASTER13_READ_SLAVE18_2 $MASTER13_READ_SLAVE19_2 $MASTER13_READ_SLAVE20_2 $MASTER13_READ_SLAVE21_2 $MASTER13_READ_SLAVE22_2 $MASTER13_READ_SLAVE23_2 $MASTER13_READ_SLAVE24_2 $MASTER13_READ_SLAVE25_2 $MASTER13_READ_SLAVE26_2 $MASTER13_READ_SLAVE27_2 $MASTER13_READ_SLAVE28_2 $MASTER13_READ_SLAVE29_2 $MASTER13_READ_SLAVE30_2 $MASTER13_READ_SLAVE31_2 $MASTER13_TYPE_2 $MASTER13_WRITE_SLAVE0_2 $MASTER13_WRITE_SLAVE1_2 $MASTER13_WRITE_SLAVE2_2 $MASTER13_WRITE_SLAVE3_2 $MASTER13_WRITE_SLAVE4_2 $MASTER13_WRITE_SLAVE5_2 $MASTER13_WRITE_SLAVE6_2 $MASTER13_WRITE_SLAVE7_2 $MASTER13_WRITE_SLAVE8_2 $MASTER13_WRITE_SLAVE9_2 $MASTER13_WRITE_SLAVE10_2 $MASTER13_WRITE_SLAVE11_2 $MASTER13_WRITE_SLAVE12_2 $MASTER13_WRITE_SLAVE13_2 $MASTER13_WRITE_SLAVE14_2 $MASTER13_WRITE_SLAVE15_2 $MASTER13_WRITE_SLAVE16_2 $MASTER13_WRITE_SLAVE17_2 $MASTER13_WRITE_SLAVE18_2 $MASTER13_WRITE_SLAVE19_2 $MASTER13_WRITE_SLAVE20_2 $MASTER13_WRITE_SLAVE21_2 $MASTER13_WRITE_SLAVE22_2 $MASTER13_WRITE_SLAVE23_2 $MASTER13_WRITE_SLAVE24_2 $MASTER13_WRITE_SLAVE25_2 $MASTER13_WRITE_SLAVE26_2 $MASTER13_WRITE_SLAVE27_2 $MASTER13_WRITE_SLAVE28_2 $MASTER13_WRITE_SLAVE29_2 $MASTER13_WRITE_SLAVE30_2 $MASTER13_WRITE_SLAVE31_2 $MASTER14_CHAN_RS_2 $MASTER14_CLOCK_DOMAIN_CROSSING_2 $MASTER14_DATA_WIDTH_2 $MASTER14_DWC_DATA_FIFO_DEPTH_2 $MASTER14_READ_INTERLEAVE_2 $MASTER14_READ_SLAVE0_2 $MASTER14_READ_SLAVE1_2 $MASTER14_READ_SLAVE2_2 $MASTER14_READ_SLAVE3_2 $MASTER14_READ_SLAVE4_2 $MASTER14_READ_SLAVE5_2 $MASTER14_READ_SLAVE6_2 $MASTER14_READ_SLAVE7_2 $MASTER14_READ_SLAVE8_2 $MASTER14_READ_SLAVE9_2 $MASTER14_READ_SLAVE10_2 $MASTER14_READ_SLAVE11_2 $MASTER14_READ_SLAVE12_2 $MASTER14_READ_SLAVE13_2 $MASTER14_READ_SLAVE14_2 $MASTER14_READ_SLAVE15_2 $MASTER14_READ_SLAVE16_2 $MASTER14_READ_SLAVE17_2 $MASTER14_READ_SLAVE18_2 $MASTER14_READ_SLAVE19_2 $MASTER14_READ_SLAVE20_2 $MASTER14_READ_SLAVE21_2 $MASTER14_READ_SLAVE22_2 $MASTER14_READ_SLAVE23_2 $MASTER14_READ_SLAVE24_2 $MASTER14_READ_SLAVE25_2 $MASTER14_READ_SLAVE26_2 $MASTER14_READ_SLAVE27_2 $MASTER14_READ_SLAVE28_2 $MASTER14_READ_SLAVE29_2 $MASTER14_READ_SLAVE30_2 $MASTER14_READ_SLAVE31_2 $MASTER14_TYPE_2 $MASTER14_WRITE_SLAVE0_2 $MASTER14_WRITE_SLAVE1_2 $MASTER14_WRITE_SLAVE2_2 $MASTER14_WRITE_SLAVE3_2 $MASTER14_WRITE_SLAVE4_2 $MASTER14_WRITE_SLAVE5_2 $MASTER14_WRITE_SLAVE6_2 $MASTER14_WRITE_SLAVE7_2 $MASTER14_WRITE_SLAVE8_2 $MASTER14_WRITE_SLAVE9_2 $MASTER14_WRITE_SLAVE10_2 $MASTER14_WRITE_SLAVE11_2 $MASTER14_WRITE_SLAVE12_2 $MASTER14_WRITE_SLAVE13_2 $MASTER14_WRITE_SLAVE14_2 $MASTER14_WRITE_SLAVE15_2 $MASTER14_WRITE_SLAVE16_2 $MASTER14_WRITE_SLAVE17_2 $MASTER14_WRITE_SLAVE18_2 $MASTER14_WRITE_SLAVE19_2 $MASTER14_WRITE_SLAVE20_2 $MASTER14_WRITE_SLAVE21_2 $MASTER14_WRITE_SLAVE22_2 $MASTER14_WRITE_SLAVE23_2 $MASTER14_WRITE_SLAVE24_2 $MASTER14_WRITE_SLAVE25_2 $MASTER14_WRITE_SLAVE26_2 $MASTER14_WRITE_SLAVE27_2 $MASTER14_WRITE_SLAVE28_2 $MASTER14_WRITE_SLAVE29_2 $MASTER14_WRITE_SLAVE30_2 $MASTER14_WRITE_SLAVE31_2 $MASTER15_CHAN_RS_2 $MASTER15_CLOCK_DOMAIN_CROSSING_2 $MASTER15_DATA_WIDTH_2 $MASTER15_DWC_DATA_FIFO_DEPTH_2 $MASTER15_READ_INTERLEAVE_2 $MASTER15_READ_SLAVE0_2 $MASTER15_READ_SLAVE1_2 $MASTER15_READ_SLAVE2_2 $MASTER15_READ_SLAVE3_2 $MASTER15_READ_SLAVE4_2 $MASTER15_READ_SLAVE5_2 $MASTER15_READ_SLAVE6_2 $MASTER15_READ_SLAVE7_2 $MASTER15_READ_SLAVE8_2 $MASTER15_READ_SLAVE9_2 $MASTER15_READ_SLAVE10_2 $MASTER15_READ_SLAVE11_2 $MASTER15_READ_SLAVE12_2 $MASTER15_READ_SLAVE13_2 $MASTER15_READ_SLAVE14_2 $MASTER15_READ_SLAVE15_2 $MASTER15_READ_SLAVE16_2 $MASTER15_READ_SLAVE17_2 $MASTER15_READ_SLAVE18_2 $MASTER15_READ_SLAVE19_2 $MASTER15_READ_SLAVE20_2 $MASTER15_READ_SLAVE21_2 $MASTER15_READ_SLAVE22_2 $MASTER15_READ_SLAVE23_2 $MASTER15_READ_SLAVE24_2 $MASTER15_READ_SLAVE25_2 $MASTER15_READ_SLAVE26_2 $MASTER15_READ_SLAVE27_2 $MASTER15_READ_SLAVE28_2 $MASTER15_READ_SLAVE29_2 $MASTER15_READ_SLAVE30_2 $MASTER15_READ_SLAVE31_2 $MASTER15_TYPE_2 $MASTER15_WRITE_SLAVE0_2 $MASTER15_WRITE_SLAVE1_2 $MASTER15_WRITE_SLAVE2_2 $MASTER15_WRITE_SLAVE3_2 $MASTER15_WRITE_SLAVE4_2 $MASTER15_WRITE_SLAVE5_2 $MASTER15_WRITE_SLAVE6_2 $MASTER15_WRITE_SLAVE7_2 $MASTER15_WRITE_SLAVE8_2 $MASTER15_WRITE_SLAVE9_2 $MASTER15_WRITE_SLAVE10_2 $MASTER15_WRITE_SLAVE11_2 $MASTER15_WRITE_SLAVE12_2 $MASTER15_WRITE_SLAVE13_2 $MASTER15_WRITE_SLAVE14_2 $MASTER15_WRITE_SLAVE15_2 $MASTER15_WRITE_SLAVE16_2 $MASTER15_WRITE_SLAVE17_2 $MASTER15_WRITE_SLAVE18_2 $MASTER15_WRITE_SLAVE19_2 $MASTER15_WRITE_SLAVE20_2 $MASTER15_WRITE_SLAVE21_2 $MASTER15_WRITE_SLAVE22_2 $MASTER15_WRITE_SLAVE23_2 $MASTER15_WRITE_SLAVE24_2 $MASTER15_WRITE_SLAVE25_2 $MASTER15_WRITE_SLAVE26_2 $MASTER15_WRITE_SLAVE27_2 $MASTER15_WRITE_SLAVE28_2 $MASTER15_WRITE_SLAVE29_2 $MASTER15_WRITE_SLAVE30_2 $MASTER15_WRITE_SLAVE31_2 $NUM_MASTERS_2 $NUM_MASTERS_WIDTH_2 $NUM_SLAVES_2 $NUM_THREADS_2 $OPEN_TRANS_MAX_2 $OPTIMIZATION_2 $RD_ARB_EN_2 $SLAVE0_CHAN_RS_2 $SLAVE0_CLOCK_DOMAIN_CROSSING_2 $SLAVE0_DATA_WIDTH_2 $SLAVE0_DWC_DATA_FIFO_DEPTH_2 $SLAVE0_END_ADDR_2 $SLAVE0_END_ADDR_UPPER_2 $SLAVE0_READ_INTERLEAVE_2 $SLAVE0_START_ADDR_2 $SLAVE0_START_ADDR_UPPER_2 $SLAVE0_TYPE_2 $SLAVE1_CHAN_RS_2 $SLAVE1_CLOCK_DOMAIN_CROSSING_2 $SLAVE1_DATA_WIDTH_2 $SLAVE1_DWC_DATA_FIFO_DEPTH_2 $SLAVE1_END_ADDR_2 $SLAVE1_END_ADDR_UPPER_2 $SLAVE1_READ_INTERLEAVE_2 $SLAVE1_START_ADDR_2 $SLAVE1_START_ADDR_UPPER_2 $SLAVE1_TYPE_2 $SLAVE2_CHAN_RS_2 $SLAVE2_CLOCK_DOMAIN_CROSSING_2 $SLAVE2_DATA_WIDTH_2 $SLAVE2_DWC_DATA_FIFO_DEPTH_2 $SLAVE2_END_ADDR_2 $SLAVE2_END_ADDR_UPPER_2 $SLAVE2_READ_INTERLEAVE_2 $SLAVE2_START_ADDR_2 $SLAVE2_START_ADDR_UPPER_2 $SLAVE2_TYPE_2 $SLAVE3_CHAN_RS_2 $SLAVE3_CLOCK_DOMAIN_CROSSING_2 $SLAVE3_DATA_WIDTH_2 $SLAVE3_DWC_DATA_FIFO_DEPTH_2 $SLAVE3_END_ADDR_2 $SLAVE3_END_ADDR_UPPER_2 $SLAVE3_READ_INTERLEAVE_2 $SLAVE3_START_ADDR_2 $SLAVE3_START_ADDR_UPPER_2 $SLAVE3_TYPE_2 $SLAVE4_CHAN_RS_2 $SLAVE4_CLOCK_DOMAIN_CROSSING_2 $SLAVE4_DATA_WIDTH_2 $SLAVE4_DWC_DATA_FIFO_DEPTH_2 $SLAVE4_END_ADDR_2 $SLAVE4_END_ADDR_UPPER_2 $SLAVE4_READ_INTERLEAVE_2 $SLAVE4_START_ADDR_2 $SLAVE4_START_ADDR_UPPER_2 $SLAVE4_TYPE_2 $SLAVE5_CHAN_RS_2 $SLAVE5_CLOCK_DOMAIN_CROSSING_2 $SLAVE5_DATA_WIDTH_2 $SLAVE5_DWC_DATA_FIFO_DEPTH_2 $SLAVE5_END_ADDR_2 $SLAVE5_END_ADDR_UPPER_2 $SLAVE5_READ_INTERLEAVE_2 $SLAVE5_START_ADDR_2 $SLAVE5_START_ADDR_UPPER_2 $SLAVE5_TYPE_2 $SLAVE6_CHAN_RS_2 $SLAVE6_CLOCK_DOMAIN_CROSSING_2 $SLAVE6_DATA_WIDTH_2 $SLAVE6_DWC_DATA_FIFO_DEPTH_2 $SLAVE6_END_ADDR_2 $SLAVE6_END_ADDR_UPPER_2 $SLAVE6_READ_INTERLEAVE_2 $SLAVE6_START_ADDR_2 $SLAVE6_START_ADDR_UPPER_2 $SLAVE6_TYPE_2 $SLAVE7_CHAN_RS_2 $SLAVE7_CLOCK_DOMAIN_CROSSING_2 $SLAVE7_DATA_WIDTH_2 $SLAVE7_DWC_DATA_FIFO_DEPTH_2 $SLAVE7_END_ADDR_2 $SLAVE7_END_ADDR_UPPER_2 $SLAVE7_READ_INTERLEAVE_2 $SLAVE7_START_ADDR_2 $SLAVE7_START_ADDR_UPPER_2 $SLAVE7_TYPE_2 $SLAVE8_CHAN_RS_2 $SLAVE8_CLOCK_DOMAIN_CROSSING_2 $SLAVE8_DATA_WIDTH_2 $SLAVE8_DWC_DATA_FIFO_DEPTH_2 $SLAVE8_END_ADDR_2 $SLAVE8_END_ADDR_UPPER_2 $SLAVE8_READ_INTERLEAVE_2 $SLAVE8_START_ADDR_2 $SLAVE8_START_ADDR_UPPER_2 $SLAVE8_TYPE_2 $SLAVE9_CHAN_RS_2 $SLAVE9_CLOCK_DOMAIN_CROSSING_2 $SLAVE9_DATA_WIDTH_2 $SLAVE9_DWC_DATA_FIFO_DEPTH_2 $SLAVE9_END_ADDR_2 $SLAVE9_END_ADDR_UPPER_2 $SLAVE9_READ_INTERLEAVE_2 $SLAVE9_START_ADDR_2 $SLAVE9_START_ADDR_UPPER_2 $SLAVE9_TYPE_2 $SLAVE10_CHAN_RS_2 $SLAVE10_CLOCK_DOMAIN_CROSSING_2 $SLAVE10_DATA_WIDTH_2 $SLAVE10_DWC_DATA_FIFO_DEPTH_2 $SLAVE10_END_ADDR_2 $SLAVE10_END_ADDR_UPPER_2 $SLAVE10_READ_INTERLEAVE_2 $SLAVE10_START_ADDR_2 $SLAVE10_START_ADDR_UPPER_2 $SLAVE10_TYPE_2 $SLAVE11_CHAN_RS_2 $SLAVE11_CLOCK_DOMAIN_CROSSING_2 $SLAVE11_DATA_WIDTH_2 $SLAVE11_DWC_DATA_FIFO_DEPTH_2 $SLAVE11_END_ADDR_2 $SLAVE11_END_ADDR_UPPER_2 $SLAVE11_READ_INTERLEAVE_2 $SLAVE11_START_ADDR_2 $SLAVE11_START_ADDR_UPPER_2 $SLAVE11_TYPE_2 $SLAVE12_CHAN_RS_2 $SLAVE12_CLOCK_DOMAIN_CROSSING_2 $SLAVE12_DATA_WIDTH_2 $SLAVE12_DWC_DATA_FIFO_DEPTH_2 $SLAVE12_END_ADDR_2 $SLAVE12_END_ADDR_UPPER_2 $SLAVE12_READ_INTERLEAVE_2 $SLAVE12_START_ADDR_2 $SLAVE12_START_ADDR_UPPER_2 $SLAVE12_TYPE_2 $SLAVE13_CHAN_RS_2 $SLAVE13_CLOCK_DOMAIN_CROSSING_2 $SLAVE13_DATA_WIDTH_2 $SLAVE13_DWC_DATA_FIFO_DEPTH_2 $SLAVE13_END_ADDR_2 $SLAVE13_END_ADDR_UPPER_2 $SLAVE13_READ_INTERLEAVE_2 $SLAVE13_START_ADDR_2 $SLAVE13_START_ADDR_UPPER_2 $SLAVE13_TYPE_2 $SLAVE14_CHAN_RS_2 $SLAVE14_CLOCK_DOMAIN_CROSSING_2 $SLAVE14_DATA_WIDTH_2 $SLAVE14_DWC_DATA_FIFO_DEPTH_2 $SLAVE14_END_ADDR_2 $SLAVE14_END_ADDR_UPPER_2 $SLAVE14_READ_INTERLEAVE_2 $SLAVE14_START_ADDR_2 $SLAVE14_START_ADDR_UPPER_2 $SLAVE14_TYPE_2 $SLAVE15_CHAN_RS_2 $SLAVE15_CLOCK_DOMAIN_CROSSING_2 $SLAVE15_DATA_WIDTH_2 $SLAVE15_DWC_DATA_FIFO_DEPTH_2 $SLAVE15_END_ADDR_2 $SLAVE15_END_ADDR_UPPER_2 $SLAVE15_READ_INTERLEAVE_2 $SLAVE15_START_ADDR_2 $SLAVE15_START_ADDR_UPPER_2 $SLAVE15_TYPE_2 $SLAVE16_CHAN_RS_2 $SLAVE16_CLOCK_DOMAIN_CROSSING_2 $SLAVE16_DATA_WIDTH_2 $SLAVE16_DWC_DATA_FIFO_DEPTH_2 $SLAVE16_END_ADDR_2 $SLAVE16_END_ADDR_UPPER_2 $SLAVE16_READ_INTERLEAVE_2 $SLAVE16_START_ADDR_2 $SLAVE16_START_ADDR_UPPER_2 $SLAVE16_TYPE_2 $SLAVE17_CHAN_RS_2 $SLAVE17_CLOCK_DOMAIN_CROSSING_2 $SLAVE17_DATA_WIDTH_2 $SLAVE17_DWC_DATA_FIFO_DEPTH_2 $SLAVE17_END_ADDR_2 $SLAVE17_END_ADDR_UPPER_2 $SLAVE17_READ_INTERLEAVE_2 $SLAVE17_START_ADDR_2 $SLAVE17_START_ADDR_UPPER_2 $SLAVE17_TYPE_2 $SLAVE18_CHAN_RS_2 $SLAVE18_CLOCK_DOMAIN_CROSSING_2 $SLAVE18_DATA_WIDTH_2 $SLAVE18_DWC_DATA_FIFO_DEPTH_2 $SLAVE18_END_ADDR_2 $SLAVE18_END_ADDR_UPPER_2 $SLAVE18_READ_INTERLEAVE_2 $SLAVE18_START_ADDR_2 $SLAVE18_START_ADDR_UPPER_2 $SLAVE18_TYPE_2 $SLAVE19_CHAN_RS_2 $SLAVE19_CLOCK_DOMAIN_CROSSING_2 $SLAVE19_DATA_WIDTH_2 $SLAVE19_DWC_DATA_FIFO_DEPTH_2 $SLAVE19_END_ADDR_2 $SLAVE19_END_ADDR_UPPER_2 $SLAVE19_READ_INTERLEAVE_2 $SLAVE19_START_ADDR_2 $SLAVE19_START_ADDR_UPPER_2 $SLAVE19_TYPE_2 $SLAVE20_CHAN_RS_2 $SLAVE20_CLOCK_DOMAIN_CROSSING_2 $SLAVE20_DATA_WIDTH_2 $SLAVE20_DWC_DATA_FIFO_DEPTH_2 $SLAVE20_END_ADDR_2 $SLAVE20_END_ADDR_UPPER_2 $SLAVE20_READ_INTERLEAVE_2 $SLAVE20_START_ADDR_2 $SLAVE20_START_ADDR_UPPER_2 $SLAVE20_TYPE_2 $SLAVE21_CHAN_RS_2 $SLAVE21_CLOCK_DOMAIN_CROSSING_2 $SLAVE21_DATA_WIDTH_2 $SLAVE21_DWC_DATA_FIFO_DEPTH_2 $SLAVE21_END_ADDR_2 $SLAVE21_END_ADDR_UPPER_2 $SLAVE21_READ_INTERLEAVE_2 $SLAVE21_START_ADDR_2 $SLAVE21_START_ADDR_UPPER_2 $SLAVE21_TYPE_2 $SLAVE22_CHAN_RS_2 $SLAVE22_CLOCK_DOMAIN_CROSSING_2 $SLAVE22_DATA_WIDTH_2 $SLAVE22_DWC_DATA_FIFO_DEPTH_2 $SLAVE22_END_ADDR_2 $SLAVE22_END_ADDR_UPPER_2 $SLAVE22_READ_INTERLEAVE_2 $SLAVE22_START_ADDR_2 $SLAVE22_START_ADDR_UPPER_2 $SLAVE22_TYPE_2 $SLAVE23_CHAN_RS_2 $SLAVE23_CLOCK_DOMAIN_CROSSING_2 $SLAVE23_DATA_WIDTH_2 $SLAVE23_DWC_DATA_FIFO_DEPTH_2 $SLAVE23_END_ADDR_2 $SLAVE23_END_ADDR_UPPER_2 $SLAVE23_READ_INTERLEAVE_2 $SLAVE23_START_ADDR_2 $SLAVE23_START_ADDR_UPPER_2 $SLAVE23_TYPE_2 $SLAVE24_CHAN_RS_2 $SLAVE24_CLOCK_DOMAIN_CROSSING_2 $SLAVE24_DATA_WIDTH_2 $SLAVE24_DWC_DATA_FIFO_DEPTH_2 $SLAVE24_END_ADDR_2 $SLAVE24_END_ADDR_UPPER_2 $SLAVE24_READ_INTERLEAVE_2 $SLAVE24_START_ADDR_2 $SLAVE24_START_ADDR_UPPER_2 $SLAVE24_TYPE_2 $SLAVE25_CHAN_RS_2 $SLAVE25_CLOCK_DOMAIN_CROSSING_2 $SLAVE25_DATA_WIDTH_2 $SLAVE25_DWC_DATA_FIFO_DEPTH_2 $SLAVE25_END_ADDR_2 $SLAVE25_END_ADDR_UPPER_2 $SLAVE25_READ_INTERLEAVE_2 $SLAVE25_START_ADDR_2 $SLAVE25_START_ADDR_UPPER_2 $SLAVE25_TYPE_2 $SLAVE26_CHAN_RS_2 $SLAVE26_CLOCK_DOMAIN_CROSSING_2 $SLAVE26_DATA_WIDTH_2 $SLAVE26_DWC_DATA_FIFO_DEPTH_2 $SLAVE26_END_ADDR_2 $SLAVE26_END_ADDR_UPPER_2 $SLAVE26_READ_INTERLEAVE_2 $SLAVE26_START_ADDR_2 $SLAVE26_START_ADDR_UPPER_2 $SLAVE26_TYPE_2 $SLAVE27_CHAN_RS_2 $SLAVE27_CLOCK_DOMAIN_CROSSING_2 $SLAVE27_DATA_WIDTH_2 $SLAVE27_DWC_DATA_FIFO_DEPTH_2 $SLAVE27_END_ADDR_2 $SLAVE27_END_ADDR_UPPER_2 $SLAVE27_READ_INTERLEAVE_2 $SLAVE27_START_ADDR_2 $SLAVE27_START_ADDR_UPPER_2 $SLAVE27_TYPE_2 $SLAVE28_CHAN_RS_2 $SLAVE28_CLOCK_DOMAIN_CROSSING_2 $SLAVE28_DATA_WIDTH_2 $SLAVE28_DWC_DATA_FIFO_DEPTH_2 $SLAVE28_END_ADDR_2 $SLAVE28_END_ADDR_UPPER_2 $SLAVE28_READ_INTERLEAVE_2 $SLAVE28_START_ADDR_2 $SLAVE28_START_ADDR_UPPER_2 $SLAVE28_TYPE_2 $SLAVE29_CHAN_RS_2 $SLAVE29_CLOCK_DOMAIN_CROSSING_2 $SLAVE29_DATA_WIDTH_2 $SLAVE29_DWC_DATA_FIFO_DEPTH_2 $SLAVE29_END_ADDR_2 $SLAVE29_END_ADDR_UPPER_2 $SLAVE29_READ_INTERLEAVE_2 $SLAVE29_START_ADDR_2 $SLAVE29_START_ADDR_UPPER_2 $SLAVE29_TYPE_2 $SLAVE30_CHAN_RS_2 $SLAVE30_CLOCK_DOMAIN_CROSSING_2 $SLAVE30_DATA_WIDTH_2 $SLAVE30_DWC_DATA_FIFO_DEPTH_2 $SLAVE30_END_ADDR_2 $SLAVE30_END_ADDR_UPPER_2 $SLAVE30_READ_INTERLEAVE_2 $SLAVE30_START_ADDR_2 $SLAVE30_START_ADDR_UPPER_2 $SLAVE30_TYPE_2 $SLAVE31_CHAN_RS_2 $SLAVE31_CLOCK_DOMAIN_CROSSING_2 $SLAVE31_DATA_WIDTH_2 $SLAVE31_DWC_DATA_FIFO_DEPTH_2 $SLAVE31_END_ADDR_2 $SLAVE31_END_ADDR_UPPER_2 $SLAVE31_READ_INTERLEAVE_2 $SLAVE31_START_ADDR_2 $SLAVE31_START_ADDR_UPPER_2 $SLAVE31_TYPE_2 $SLV_AXI4PRT_ADDRDEPTH_2 $SLV_AXI4PRT_DATADEPTH_2 $USER_WIDTH_2"

# CoreGPIO core configurator params

set APB_WIDTH "APB_WIDTH:32"  
set FIXED_CONFIG_0 "FIXED_CONFIG_0:true"  
set FIXED_CONFIG_1 "FIXED_CONFIG_1:true"  
set FIXED_CONFIG_2 "FIXED_CONFIG_2:true"  
set FIXED_CONFIG_3 "FIXED_CONFIG_3:true"  
set FIXED_CONFIG_4 "FIXED_CONFIG_4:false"  
set FIXED_CONFIG_5 "FIXED_CONFIG_5:false"  
set FIXED_CONFIG_6 "FIXED_CONFIG_6:false"  
set FIXED_CONFIG_7 "FIXED_CONFIG_7:false"  
set FIXED_CONFIG_8 "FIXED_CONFIG_8:false"  
set FIXED_CONFIG_9 "FIXED_CONFIG_9:false"  
set FIXED_CONFIG_10 "FIXED_CONFIG_10:false"  
set FIXED_CONFIG_11 "FIXED_CONFIG_11:false"  
set FIXED_CONFIG_12 "FIXED_CONFIG_12:false"  
set FIXED_CONFIG_13 "FIXED_CONFIG_13:false"  
set FIXED_CONFIG_14 "FIXED_CONFIG_14:false"  
set FIXED_CONFIG_15 "FIXED_CONFIG_15:false"  
set FIXED_CONFIG_16 "FIXED_CONFIG_16:false"  
set FIXED_CONFIG_17 "FIXED_CONFIG_17:false"  
set FIXED_CONFIG_18 "FIXED_CONFIG_18:false"  
set FIXED_CONFIG_19 "FIXED_CONFIG_19:false"  
set FIXED_CONFIG_20 "FIXED_CONFIG_20:false"  
set FIXED_CONFIG_21 "FIXED_CONFIG_21:false"  
set FIXED_CONFIG_22 "FIXED_CONFIG_22:false"  
set FIXED_CONFIG_23 "FIXED_CONFIG_23:false"  
set FIXED_CONFIG_24 "FIXED_CONFIG_24:false"  
set FIXED_CONFIG_25 "FIXED_CONFIG_25:false"  
set FIXED_CONFIG_26 "FIXED_CONFIG_26:false"  
set FIXED_CONFIG_27 "FIXED_CONFIG_27:false"  
set FIXED_CONFIG_28 "FIXED_CONFIG_28:false"  
set FIXED_CONFIG_29 "FIXED_CONFIG_29:false"  
set FIXED_CONFIG_30 "FIXED_CONFIG_30:false"  
set FIXED_CONFIG_31 "FIXED_CONFIG_31:false"  
set INT_BUS "INT_BUS:0"  
set IO_INT_TYPE_0 "IO_INT_TYPE_0:7"  
set IO_INT_TYPE_1 "IO_INT_TYPE_1:7"  
set IO_INT_TYPE_2 "IO_INT_TYPE_2:7"  
set IO_INT_TYPE_3 "IO_INT_TYPE_3:7"  
set IO_INT_TYPE_4 "IO_INT_TYPE_4:7"  
set IO_INT_TYPE_5 "IO_INT_TYPE_5:7"  
set IO_INT_TYPE_6 "IO_INT_TYPE_6:7"  
set IO_INT_TYPE_7 "IO_INT_TYPE_7:7"  
set IO_INT_TYPE_8 "IO_INT_TYPE_8:7"  
set IO_INT_TYPE_9 "IO_INT_TYPE_9:7"  
set IO_INT_TYPE_10 "IO_INT_TYPE_10:7"  
set IO_INT_TYPE_11 "IO_INT_TYPE_11:7"  
set IO_INT_TYPE_12 "IO_INT_TYPE_12:7"  
set IO_INT_TYPE_13 "IO_INT_TYPE_13:7"  
set IO_INT_TYPE_14 "IO_INT_TYPE_14:7"  
set IO_INT_TYPE_15 "IO_INT_TYPE_15:7"  
set IO_INT_TYPE_16 "IO_INT_TYPE_16:7"  
set IO_INT_TYPE_17 "IO_INT_TYPE_17:7"  
set IO_INT_TYPE_18 "IO_INT_TYPE_18:7"  
set IO_INT_TYPE_19 "IO_INT_TYPE_19:7"  
set IO_INT_TYPE_20 "IO_INT_TYPE_20:7"  
set IO_INT_TYPE_21 "IO_INT_TYPE_21:7"  
set IO_INT_TYPE_22 "IO_INT_TYPE_22:7"  
set IO_INT_TYPE_23 "IO_INT_TYPE_23:7"  
set IO_INT_TYPE_24 "IO_INT_TYPE_24:7"  
set IO_INT_TYPE_25 "IO_INT_TYPE_25:7"  
set IO_INT_TYPE_26 "IO_INT_TYPE_26:7"  
set IO_INT_TYPE_27 "IO_INT_TYPE_27:7"  
set IO_INT_TYPE_28 "IO_INT_TYPE_28:7"  
set IO_INT_TYPE_29 "IO_INT_TYPE_29:7"  
set IO_INT_TYPE_30 "IO_INT_TYPE_30:7"  
set IO_INT_TYPE_31 "IO_INT_TYPE_31:7"  
set IO_NUM "IO_NUM:4"  
set IO_TYPE_0 "IO_TYPE_0:1"  
set IO_TYPE_1 "IO_TYPE_1:1"  
set IO_TYPE_2 "IO_TYPE_2:1"  
set IO_TYPE_3 "IO_TYPE_3:1"  
set IO_TYPE_4 "IO_TYPE_4:0"  
set IO_TYPE_5 "IO_TYPE_5:0"  
set IO_TYPE_6 "IO_TYPE_6:0"  
set IO_TYPE_7 "IO_TYPE_7:0"  
set IO_TYPE_8 "IO_TYPE_8:0"  
set IO_TYPE_9 "IO_TYPE_9:0"  
set IO_TYPE_10 "IO_TYPE_10:0"  
set IO_TYPE_11 "IO_TYPE_11:0"  
set IO_TYPE_12 "IO_TYPE_12:0"  
set IO_TYPE_13 "IO_TYPE_13:0"  
set IO_TYPE_14 "IO_TYPE_14:0"  
set IO_TYPE_15 "IO_TYPE_15:0"  
set IO_TYPE_16 "IO_TYPE_16:0"  
set IO_TYPE_17 "IO_TYPE_17:0"  
set IO_TYPE_18 "IO_TYPE_18:0"  
set IO_TYPE_19 "IO_TYPE_19:0"  
set IO_TYPE_20 "IO_TYPE_20:0"  
set IO_TYPE_21 "IO_TYPE_21:0"  
set IO_TYPE_22 "IO_TYPE_22:0"  
set IO_TYPE_23 "IO_TYPE_23:0"  
set IO_TYPE_24 "IO_TYPE_24:0"  
set IO_TYPE_25 "IO_TYPE_25:0"  
set IO_TYPE_26 "IO_TYPE_26:0"  
set IO_TYPE_27 "IO_TYPE_27:0"  
set IO_TYPE_28 "IO_TYPE_28:0"  
set IO_TYPE_29 "IO_TYPE_29:0"  
set IO_TYPE_30 "IO_TYPE_30:0"  
set IO_TYPE_31 "IO_TYPE_31:0"  
set IO_VAL_0 "IO_VAL_0:0"  
set IO_VAL_1 "IO_VAL_1:0"  
set IO_VAL_2 "IO_VAL_2:0"  
set IO_VAL_3 "IO_VAL_3:0"  
set IO_VAL_4 "IO_VAL_4:0"  
set IO_VAL_5 "IO_VAL_5:0"  
set IO_VAL_6 "IO_VAL_6:0"  
set IO_VAL_7 "IO_VAL_7:0"  
set IO_VAL_8 "IO_VAL_8:0"  
set IO_VAL_9 "IO_VAL_9:0"  
set IO_VAL_10 "IO_VAL_10:0"  
set IO_VAL_11 "IO_VAL_11:0"  
set IO_VAL_12 "IO_VAL_12:0"  
set IO_VAL_13 "IO_VAL_13:0"  
set IO_VAL_14 "IO_VAL_14:0"  
set IO_VAL_15 "IO_VAL_15:0"  
set IO_VAL_16 "IO_VAL_16:0"  
set IO_VAL_17 "IO_VAL_17:0"  
set IO_VAL_18 "IO_VAL_18:0"  
set IO_VAL_19 "IO_VAL_19:0"  
set IO_VAL_20 "IO_VAL_20:0"  
set IO_VAL_21 "IO_VAL_21:0"  
set IO_VAL_22 "IO_VAL_22:0"  
set IO_VAL_23 "IO_VAL_23:0"  
set IO_VAL_24 "IO_VAL_24:0"  
set IO_VAL_25 "IO_VAL_25:0"  
set IO_VAL_26 "IO_VAL_26:0"  
set IO_VAL_27 "IO_VAL_27:0"  
set IO_VAL_28 "IO_VAL_28:0"  
set IO_VAL_29 "IO_VAL_29:0"  
set IO_VAL_30 "IO_VAL_30:0"  
set IO_VAL_31 "IO_VAL_31:0"  
set OE_TYPE "OE_TYPE:1"  

set CoreGPIO_param "$APB_WIDTH $FIXED_CONFIG_0 $FIXED_CONFIG_1 $FIXED_CONFIG_2 $FIXED_CONFIG_3 $FIXED_CONFIG_4 $FIXED_CONFIG_5 $FIXED_CONFIG_6 $FIXED_CONFIG_7 $FIXED_CONFIG_8 $FIXED_CONFIG_9 $FIXED_CONFIG_10 $FIXED_CONFIG_11 $FIXED_CONFIG_12 $FIXED_CONFIG_13 $FIXED_CONFIG_14 $FIXED_CONFIG_15 $FIXED_CONFIG_16 $FIXED_CONFIG_17 $FIXED_CONFIG_18 $FIXED_CONFIG_19 $FIXED_CONFIG_20 $FIXED_CONFIG_21 $FIXED_CONFIG_22 $FIXED_CONFIG_23 $FIXED_CONFIG_24 $FIXED_CONFIG_25 $FIXED_CONFIG_26 $FIXED_CONFIG_27 $FIXED_CONFIG_28 $FIXED_CONFIG_29 $FIXED_CONFIG_30 $FIXED_CONFIG_31 $INT_BUS $IO_INT_TYPE_0 $IO_INT_TYPE_1 $IO_INT_TYPE_2 $IO_INT_TYPE_3 $IO_INT_TYPE_4 $IO_INT_TYPE_5 $IO_INT_TYPE_6 $IO_INT_TYPE_7 $IO_INT_TYPE_8 $IO_INT_TYPE_9 $IO_INT_TYPE_10 $IO_INT_TYPE_11 $IO_INT_TYPE_12 $IO_INT_TYPE_13 $IO_INT_TYPE_14 $IO_INT_TYPE_15 $IO_INT_TYPE_16 $IO_INT_TYPE_17 $IO_INT_TYPE_18 $IO_INT_TYPE_19 $IO_INT_TYPE_20 $IO_INT_TYPE_21 $IO_INT_TYPE_22 $IO_INT_TYPE_23 $IO_INT_TYPE_24 $IO_INT_TYPE_25 $IO_INT_TYPE_26 $IO_INT_TYPE_27 $IO_INT_TYPE_28 $IO_INT_TYPE_29 $IO_INT_TYPE_30 $IO_INT_TYPE_31 $IO_NUM $IO_TYPE_0 $IO_TYPE_1 $IO_TYPE_2 $IO_TYPE_3 $IO_TYPE_4 $IO_TYPE_5 $IO_TYPE_6 $IO_TYPE_7 $IO_TYPE_8 $IO_TYPE_9 $IO_TYPE_10 $IO_TYPE_11 $IO_TYPE_12 $IO_TYPE_13 $IO_TYPE_14 $IO_TYPE_15 $IO_TYPE_16 $IO_TYPE_17 $IO_TYPE_18 $IO_TYPE_19 $IO_TYPE_20 $IO_TYPE_21 $IO_TYPE_22 $IO_TYPE_23 $IO_TYPE_24 $IO_TYPE_25 $IO_TYPE_26 $IO_TYPE_27 $IO_TYPE_28 $IO_TYPE_29 $IO_TYPE_30 $IO_TYPE_31 $IO_VAL_0 $IO_VAL_1 $IO_VAL_2 $IO_VAL_3 $IO_VAL_4 $IO_VAL_5 $IO_VAL_6 $IO_VAL_7 $IO_VAL_8 $IO_VAL_9 $IO_VAL_10 $IO_VAL_11 $IO_VAL_12 $IO_VAL_13 $IO_VAL_14 $IO_VAL_15 $IO_VAL_16 $IO_VAL_17 $IO_VAL_18 $IO_VAL_19 $IO_VAL_20 $IO_VAL_21 $IO_VAL_22 $IO_VAL_23 $IO_VAL_24 $IO_VAL_25 $IO_VAL_26 $IO_VAL_27 $IO_VAL_28 $IO_VAL_29 $IO_VAL_30 $IO_VAL_31 $OE_TYPE"

# CoreAPB3 core configurator parameters
set APB_DWIDTH "APB_DWIDTH:32"  
set APBSLOT0ENABLE "APBSLOT0ENABLE:false"  
set APBSLOT1ENABLE "APBSLOT1ENABLE:false"  
set APBSLOT2ENABLE "APBSLOT2ENABLE:true"  
set APBSLOT3ENABLE "APBSLOT3ENABLE:true"  
set APBSLOT4ENABLE "APBSLOT4ENABLE:false"  
set APBSLOT5ENABLE "APBSLOT5ENABLE:false"  
set APBSLOT6ENABLE "APBSLOT6ENABLE:false"  
set APBSLOT7ENABLE "APBSLOT7ENABLE:false"  
set APBSLOT8ENABLE "APBSLOT8ENABLE:false"  
set APBSLOT9ENABLE "APBSLOT9ENABLE:false"  
set APBSLOT10ENABLE "APBSLOT10ENABLE:false"  
set APBSLOT11ENABLE "APBSLOT11ENABLE:false"  
set APBSLOT12ENABLE "APBSLOT12ENABLE:false"  
set APBSLOT13ENABLE "APBSLOT13ENABLE:false"  
set APBSLOT14ENABLE "APBSLOT14ENABLE:false"  
set APBSLOT15ENABLE "APBSLOT15ENABLE:true"  
set IADDR_OPTION "IADDR_OPTION:0"  
set MADDR_BITS "MADDR_BITS:28"  
set SC_0 "SC_0:false"  
set SC_1 "SC_1:false"  
set SC_2 "SC_2:false"  
set SC_3 "SC_3:false"  
set SC_4 "SC_4:false"  
set SC_5 "SC_5:false"  
set SC_6 "SC_6:false"  
set SC_7 "SC_7:false"  
set SC_8 "SC_8:false"  
set SC_9 "SC_9:false"  
set SC_10 "SC_10:false"  
set SC_11 "SC_11:false"  
set SC_12 "SC_12:false"  
set SC_13 "SC_13:false"  
set SC_14 "SC_14:false"  
set SC_15 "SC_15:false"  
set UPR_NIBBLE_POSN "UPR_NIBBLE_POSN:6"

set CoreAPB3_param "$APB_DWIDTH $APBSLOT0ENABLE $APBSLOT1ENABLE $APBSLOT2ENABLE $APBSLOT3ENABLE $APBSLOT4ENABLE $APBSLOT5ENABLE $APBSLOT6ENABLE $APBSLOT7ENABLE $APBSLOT8ENABLE $APBSLOT9ENABLE $APBSLOT10ENABLE $APBSLOT11ENABLE $APBSLOT12ENABLE $APBSLOT13ENABLE $APBSLOT14ENABLE $APBSLOT15ENABLE $IADDR_OPTION $MADDR_BITS $SC_0 $SC_1 $SC_2 $SC_3 $SC_4 $SC_5 $SC_6 $SC_7 $SC_8 $SC_9 $SC_10 $SC_11 $SC_12 $SC_13 $SC_14 $SC_15 $UPR_NIBBLE_POSN"