[
    {
        "age": null,
        "album": "",
        "author": "/u/idillicah",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-22T17:23:29.474229+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-22T17:01:22+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pt4q12/riscv_openttd_port_optimized_build_for_premier/\"> <img src=\"https://b.thumbs.redditmedia.com/LLdBhmsY_r-xVftPUJtQxnEUA5c8xnY9gB_uuA0MFvk.jpg\" alt=\"RISC-V OpenTTD Port [ + Optimized Build for Premier P550]\" title=\"RISC-V OpenTTD Port [ + Optimized Build for Premier P550]\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hello everyone,</p> <p>My name is Marcos [idillicah], and today I bring you a native port of OpenTTD for RISC-V, compiled on bare metal. This is the result of <a href=\"https://www.reddit.com/r/RISCV/comments/1pnkew4/which_should_i_port_next/\">the poll</a> I ran last week, asking the community which port they wanted me to work on. </p> <p><strong>REPO:</strong> <a href=\"https://github.com/marcoscodas/openttd-riscv\"><strong>https://github.com/marcoscodas/openttd-riscv</strong></a></p> <p><a href=\"https://preview.redd.it/cb9cwh5zcs8g1.png?width=1920&amp;format=png&amp;auto=webp&amp;s=4e05a7f1cadec",
        "id": 4383564,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pt4q12/riscv_openttd_port_optimized_build_for_premier",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/LLdBhmsY_r-xVftPUJtQxnEUA5c8xnY9gB_uuA0MFvk.jpg",
        "title": "RISC-V OpenTTD Port [ + Optimized Build for Premier P550]",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/GroundHelpful7138",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-22T12:56:37.991786+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-22T11:41:23+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1psxj1w/sophgo_newsletter_20251222/\"> <img src=\"https://b.thumbs.redditmedia.com/-sDdhOw7ZNFPFTwRVaKYO1DKzM1Fer0nsrsSfGp9wSs.jpg\" alt=\"SOPHGO Newsletter (20251222)\" title=\"SOPHGO Newsletter (20251222)\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Dear friends,</p> <p>It&#39;s been quite some time since we last shared something in the community. In this session, we&#39;d like to illustrate in detail the AMD ROCm Port to SOPHGO SG2044 (completed by ISCAS).</p> <p><strong>ROCm Port &amp; Validation</strong></p> <p>The Institute of Software, Chinese Academy of Sciences (ISCAS) has completed an initial port and validation of ROCm on the RISC-V architecture and achieved baseline functionality on SOPHON SG2044 + openEuler platform. Tests show that, compared with a CPU backend, enabling ROCm makes inference on large models 1,000\u201310,000 times faster. This milestone provides critical support for accelerating the developmen",
        "id": 4381479,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1psxj1w/sophgo_newsletter_20251222",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/-sDdhOw7ZNFPFTwRVaKYO1DKzM1Fer0nsrsSfGp9wSs.jpg",
        "title": "SOPHGO Newsletter (20251222)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/lampani",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-22T11:54:58.843679+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-22T11:13:23+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>How much will it cost to create a modern RISC-V microprocessor with all the current technologies for desktop and mobile devices?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/lampani\"> /u/lampani </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1psx1zq/cost_of_riscv_processors/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1psx1zq/cost_of_riscv_processors/\">[comments]</a></span>",
        "id": 4381116,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1psx1zq/cost_of_riscv_processors",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Cost of RISC-V processors",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/sudoemt",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-22T06:46:19.438647+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-22T06:08:07+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi there.</p> <p>I am a RISC-V enthusiast. Recently, <code>uutils/coreutils</code> has gained widespread attention, and I would like to try adding riscv64 support to <code>uutils/coreutils</code>.</p> <p>I should mention upfront that I am not a coreutils maintainer, nor am I a riscv64 expert.</p> <p>I have observed that the coreutils repository already has a riscv64gc build target, but there are no corresponding prebuilt binary artifacts released yet. Therefore, I have opened a related <a href=\"https://github.com/uutils/coreutils/issues/9691\">issue</a>, hoping to make some contribution to this effort. In the issue, I have outlined the steps for adding riscv64 artifact builds to coreutils, but I feel there may be some inappropriate or unclear aspects. That&#39;s why I&#39;ve created this thread, hoping to receive some feedback or suggestions for improvement. If you have any concerns about the content in the issue or anything else related, please feel f",
        "id": 4379541,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pss8iw/adding_riscv64_support_to_uutilscoreutils",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Adding riscv64 support to uutils/coreutils",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/GroundHelpful7138",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-22T05:45:57.897110+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-22T03:44:34+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pspku2/sophgo_newsletter_20241222/\"> <img src=\"https://b.thumbs.redditmedia.com/NZtqAcktVN4kGtLNlG5z8THpBKg82uqYP9KZ0Ih9bhg.jpg\" alt=\"SOPHGO Newsletter (20241222)\" title=\"SOPHGO Newsletter (20241222)\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Dear friends, </p> <p>It&#39;s been quite some time since we last shared something in the community. In this session, we&#39;d like to illustrate in detail the AMD ROCm Port to SOPHGO SG2044 (completed by ISCAS).</p> <p><strong>ROCm Port &amp; Validation</strong></p> <p>The Institute of Software, Chinese Academy of Sciences (ISCAS) has completed an initial port and validation of ROCm on the RISC-V architecture and achieved baseline functionality on SOPHON SG2044 + openEuler platform. Tests show that, compared with a CPU backend, enabling ROCm makes inference on large models 1,000\u201310,000 times faster. This milestone provides critical support for accelerating the developme",
        "id": 4379349,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pspku2/sophgo_newsletter_20241222",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/NZtqAcktVN4kGtLNlG5z8THpBKg82uqYP9KZ0Ih9bhg.jpg",
        "title": "SOPHGO Newsletter (20241222)",
        "vote": 0
    }
]