
Wed 14 August 2013 15:03:52 (PDT)

CLOCKING:

The PSAS Rocketnet hub chip runs on a 25Mhz crystal
the mcuconf file needs to be changed to:

#define STM32_PLLM_VALUE                    25

This crystal frequency is reflected in the board.h file
as 
#define STM32_HSECLK                25000000


BUILDING:

ChibiOS uses a concept of 'board files' to determine the
IO Connections and settings of a giver board design. There
is a directory in every project called 'boards' which
contains configurations for different boards. To build
a project with the rocketnet hub board:

1)
In the Makefile for a project change this line:

#include ./boards/OLIMEX_STM32_E407/board.mk
include ./boards/PSAS_ROCKETNET_HUB_1_0/board.mk

Or to wherever your board files are for that project.

make clean && make

Mon 19 August 2013 11:17:50 (PDT)

MII Interface:
The KSZ is a '9-port' switch but one port is the MII interface.
This is the KSZ run in 'PHY' mode NOT 'MAC' mode.

Connections between stm32 and KSZ:

Ref: Micrel KSZ8999 datasheet, Jan 2005, p23 
     avionics-cad.git: av3/rocketnet-hub/eagle

======================================================================================================
NAME^1                     |  KS8999(PHY)          STM32        ChibiOS               Comments
======================================================================================================
TX_EN   Transmit clock     |  MTXEN                MTXEN        GPIO_B11_ETH_MTXEN                  
TX_ER   Transmit enable    |  MTXER                MTXER->GND                          N/C'd 
TXD3    transmit data      |  MTXD[3]              MTXD[3]      GPIO_B8_ETH_MTXD3
TXD2    transmit data      |  MTXD[2]              MTXD[2]      GPIO_C2_ETH_MTXD2
TXD1    transmit data      |  MTXD[1]              MTXD[1]      GPIO_B13_ETH_MTXD1
TXD0    transmit data      |  MTXD[0]              MTXD[0]      GPIO_B12_ETH_MTXD0
TX_CLK  transmit clock     |  MTXC                 MTXC         GPIO_C3_ETH_MTXC
COL     collision det.     |  MCOL                 MCOL         GPIO_A3_ETH_MCOL
CRS     carrier sense      |  MCRS                 MCRS         GPIO_A0_ETH_MCRS
RX_DV   receive data valid |  MRXDV                MRXDV        GPIO_A7_ETH_MRXDV
RX_ER   receive error      |  Not used               N/A
RXD3    receive data       |  MRXD[3]              MRXD[3]      GPIO_B1_ETH_MRXD3
RXD2    receive data       |  MRXD[2]              MRXD[2]      GPIO_B0_ETH_MRXD2
RXD1    receive data       |  MRXD[1]              MRXD[1]      GPIO_C5_ETH_MRXD1
RXD0    receive data       |  MRXD[0]              MRXD[0]      GPIO_C4_ETH_MRXD0
RX_CLK  receive clock      |  MRXC                 MRXC         GPIO_A1_ETH_MRXC
------------------------------------------------------------------------------------------------------
                              RST_                 PD4          GPIO_D4_ETH_N_RST
------------------------------------------------------------------------------------------------------
                              <pwr_ckt>            PD14         GPIO_D14_KSZ_EN
                              X1                   PC9          GPIO_C9_KSZ_25MHZ
                              SCL                  PC10         GPIO_C10_KSZ_SCK        (STM-SPI3?)
                              SDA                  PC12         GPIO_C12_KSZ_MOSI
======================================================================================================
1: IEEE 802.3 Section 2/22.2
------------------------------------------------------------------------------------------------------

