<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Dec  2 22:35:56 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="i_stream2filter" PACKAGE="clg400" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Serial2Parallel_1" PORT="clk"/>
        <CONNECTION INSTANCE="Serial2Parallel_2" PORT="clk"/>
        <CONNECTION INSTANCE="Serial2Parallel_0" PORT="clk"/>
        <CONNECTION INSTANCE="median_filter_r" PORT="clk"/>
        <CONNECTION INSTANCE="c_shift_ram_1" PORT="CLK"/>
        <CONNECTION INSTANCE="c_shift_ram_0" PORT="CLK"/>
        <CONNECTION INSTANCE="valid_counter_0" PORT="clk"/>
        <CONNECTION INSTANCE="median_filter_g" PORT="clk"/>
        <CONNECTION INSTANCE="median_filter_b" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Serial2Parallel_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="Serial2Parallel_1" PORT="rst_n"/>
        <CONNECTION INSTANCE="Serial2Parallel_2" PORT="rst_n"/>
        <CONNECTION INSTANCE="median_filter_r" PORT="rst_n"/>
        <CONNECTION INSTANCE="valid_counter_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="median_filter_g" PORT="rst_n"/>
        <CONNECTION INSTANCE="median_filter_b" PORT="rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="o_data" RIGHT="0" SIGIS="undef" SIGNAME="bits_combine_0_o_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bits_combine_0" PORT="o_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_done_sig" SIGIS="undef" SIGNAME="median_filter_r_o_done_sig">
      <CONNECTIONS>
        <CONNECTION INSTANCE="median_filter_r" PORT="o_done_sig"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_valid" SIGIS="undef" SIGNAME="valid_counter_0_o_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="valid_counter_0" PORT="o_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="i_stream" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_stream">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Serial2Parallel_2" PORT="i_data"/>
        <CONNECTION INSTANCE="valid_counter_0" PORT="i_stream"/>
        <CONNECTION INSTANCE="c_shift_ram_1" PORT="D"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Serial2Parallel_0" HWVERSION="1.0" INSTANCE="Serial2Parallel_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Serial2Parallel" VLNV="xilinx.com:module_ref:Serial2Parallel:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_Serial2Parallel_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="i_data" RIGHT="0" SIGIS="undef" SIGNAME="c_shift_ram_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_shift_ram_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_data_1" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_0_o_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="i_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_data_2" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_0_o_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="i_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_data_3" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_0_o_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="i_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_data_sig" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Serial2Parallel_1" HWVERSION="1.0" INSTANCE="Serial2Parallel_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Serial2Parallel" VLNV="xilinx.com:module_ref:Serial2Parallel:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_Serial2Parallel_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="i_data" RIGHT="0" SIGIS="undef" SIGNAME="c_shift_ram_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_shift_ram_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_data_1" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_1_o_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="i_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_data_2" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_1_o_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="i_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_data_3" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_1_o_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="i_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_data_sig" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Serial2Parallel_2" HWVERSION="1.0" INSTANCE="Serial2Parallel_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Serial2Parallel" VLNV="xilinx.com:module_ref:Serial2Parallel:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_Serial2Parallel_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="i_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_stream">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_stream"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_data_1" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_2_o_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="i_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_data_2" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_2_o_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="i_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_data_3" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_2_o_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="i_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_data_sig" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bits_combine_0" HWVERSION="1.0" INSTANCE="bits_combine_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bits_combine" VLNV="xilinx.com:module_ref:bits_combine:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_bits_combine_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="i_data_r" RIGHT="0" SIGIS="undef" SIGNAME="median_filter_r_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="o_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_g" RIGHT="0" SIGIS="undef" SIGNAME="median_filter_g_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_g" PORT="o_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_b" RIGHT="0" SIGIS="undef" SIGNAME="median_filter_b_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_b" PORT="o_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_data" RIGHT="0" SIGIS="undef" SIGNAME="bits_combine_0_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/c_shift_ram_0" HWVERSION="12.0" INSTANCE="c_shift_ram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1080"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_c_shift_ram_0_1"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="24"/>
        <PARAMETER NAME="Depth" VALUE="1080"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="c_shift_ram_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_shift_ram_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_shift_ram_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Serial2Parallel_0" PORT="i_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/c_shift_ram_1" HWVERSION="12.0" INSTANCE="c_shift_ram_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1080"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_c_shift_ram_0_3"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="24"/>
        <PARAMETER NAME="Depth" VALUE="1080"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_i_stream">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_stream"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_shift_ram_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_shift_ram_0" PORT="D"/>
            <CONNECTION INSTANCE="Serial2Parallel_1" PORT="i_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/median_filter_b" HWVERSION="1.0" INSTANCE="median_filter_b" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="median_filter" VLNV="xilinx.com:module_ref:median_filter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_median_filter_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_data_sig" SIGIS="undef" SIGNAME="valid_counter_0_o_data_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="valid_counter_0" PORT="o_data_sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_data_valid" SIGIS="undef" SIGNAME="valid_counter_0_o_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="valid_counter_0" PORT="o_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_11" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_1_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="o_data_1_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_12" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_2_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="o_data_2_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_13" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_3_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="o_data_3_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_21" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_1_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="o_data_1_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_22" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_2_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="o_data_2_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_23" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_3_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="o_data_3_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_31" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_1_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="o_data_1_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_32" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_2_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="o_data_2_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_33" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_3_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="o_data_3_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data" RIGHT="0" SIGIS="undef" SIGNAME="median_filter_b_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bits_combine_0" PORT="i_data_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_done_sig" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/median_filter_g" HWVERSION="1.0" INSTANCE="median_filter_g" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="median_filter" VLNV="xilinx.com:module_ref:median_filter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_median_filter_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_data_sig" SIGIS="undef" SIGNAME="valid_counter_0_o_data_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="valid_counter_0" PORT="o_data_sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_data_valid" SIGIS="undef" SIGNAME="valid_counter_0_o_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="valid_counter_0" PORT="o_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_11" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_1_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="o_data_1_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_12" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_2_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="o_data_2_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_13" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_3_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="o_data_3_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_21" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_1_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="o_data_1_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_22" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_2_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="o_data_2_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_23" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_3_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="o_data_3_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_31" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_1_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="o_data_1_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_32" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_2_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="o_data_2_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_33" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_3_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="o_data_3_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data" RIGHT="0" SIGIS="undef" SIGNAME="median_filter_g_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bits_combine_0" PORT="i_data_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_done_sig" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/median_filter_r" HWVERSION="1.0" INSTANCE="median_filter_r" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="median_filter" VLNV="xilinx.com:module_ref:median_filter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_median_filter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_data_sig" SIGIS="undef" SIGNAME="valid_counter_0_o_data_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="valid_counter_0" PORT="o_data_sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_data_valid" SIGIS="undef" SIGNAME="valid_counter_0_o_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="valid_counter_0" PORT="o_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_11" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_1_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="o_data_1_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_12" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_2_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="o_data_2_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_13" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_3_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_0" PORT="o_data_3_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_21" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_1_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="o_data_1_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_22" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_2_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="o_data_2_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_23" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_3_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_1" PORT="o_data_3_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_31" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_1_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="o_data_1_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_32" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_2_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="o_data_2_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_33" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_3_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mul_bits_fragment_2" PORT="o_data_3_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data" RIGHT="0" SIGIS="undef" SIGNAME="median_filter_r_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bits_combine_0" PORT="i_data_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_done_sig" SIGIS="undef" SIGNAME="median_filter_r_o_done_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_done_sig"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mul_bits_fragment_0" HWVERSION="1.0" INSTANCE="mul_bits_fragment_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mul_bits_fragment" VLNV="xilinx.com:module_ref:mul_bits_fragment:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_mul_bits_fragment_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="i_data_1" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_0_o_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Serial2Parallel_0" PORT="o_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="i_data_2" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_0_o_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Serial2Parallel_0" PORT="o_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="i_data_3" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_0_o_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Serial2Parallel_0" PORT="o_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_1_r" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_1_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="i_data_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_1_g" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_1_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_g" PORT="i_data_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_1_b" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_1_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_b" PORT="i_data_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_2_r" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_2_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="i_data_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_2_g" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_2_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_g" PORT="i_data_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_2_b" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_2_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_b" PORT="i_data_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_3_r" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_3_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="i_data_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_3_g" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_3_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_g" PORT="i_data_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_3_b" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_0_o_data_3_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_b" PORT="i_data_13"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mul_bits_fragment_1" HWVERSION="1.0" INSTANCE="mul_bits_fragment_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mul_bits_fragment" VLNV="xilinx.com:module_ref:mul_bits_fragment:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_mul_bits_fragment_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="i_data_1" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_1_o_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Serial2Parallel_1" PORT="o_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="i_data_2" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_1_o_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Serial2Parallel_1" PORT="o_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="i_data_3" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_1_o_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Serial2Parallel_1" PORT="o_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_1_r" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_1_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="i_data_21"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_1_g" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_1_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_g" PORT="i_data_21"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_1_b" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_1_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_b" PORT="i_data_21"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_2_r" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_2_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="i_data_22"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_2_g" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_2_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_g" PORT="i_data_22"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_2_b" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_2_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_b" PORT="i_data_22"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_3_r" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_3_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="i_data_23"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_3_g" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_3_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_g" PORT="i_data_23"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_3_b" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_1_o_data_3_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_b" PORT="i_data_23"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mul_bits_fragment_2" HWVERSION="1.0" INSTANCE="mul_bits_fragment_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mul_bits_fragment" VLNV="xilinx.com:module_ref:mul_bits_fragment:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_mul_bits_fragment_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="i_data_1" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_2_o_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Serial2Parallel_2" PORT="o_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="i_data_2" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_2_o_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Serial2Parallel_2" PORT="o_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="i_data_3" RIGHT="0" SIGIS="undef" SIGNAME="Serial2Parallel_2_o_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Serial2Parallel_2" PORT="o_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_1_r" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_1_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="i_data_31"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_1_g" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_1_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_g" PORT="i_data_31"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_1_b" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_1_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_b" PORT="i_data_31"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_2_r" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_2_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="i_data_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_2_g" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_2_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_g" PORT="i_data_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_2_b" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_2_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_b" PORT="i_data_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_3_r" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_3_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="i_data_33"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_3_g" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_3_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_g" PORT="i_data_33"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_data_3_b" RIGHT="0" SIGIS="undef" SIGNAME="mul_bits_fragment_2_o_data_3_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_b" PORT="i_data_33"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/valid_counter_0" HWVERSION="1.0" INSTANCE="valid_counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="valid_counter" VLNV="xilinx.com:module_ref:valid_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="24"/>
        <PARAMETER NAME="Pixel_wide" VALUE="1080"/>
        <PARAMETER NAME="Pixel_high" VALUE="720"/>
        <PARAMETER NAME="Component_Name" VALUE="i_stream2filter_valid_counter_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="i_stream" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_stream">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_stream"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_valid" SIGIS="undef" SIGNAME="valid_counter_0_o_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="i_data_valid"/>
            <CONNECTION INSTANCE="median_filter_g" PORT="i_data_valid"/>
            <CONNECTION INSTANCE="median_filter_b" PORT="i_data_valid"/>
            <CONNECTION INSTANCE="External_Ports" PORT="o_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_data_sig" SIGIS="undef" SIGNAME="valid_counter_0_o_data_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="median_filter_r" PORT="i_data_sig"/>
            <CONNECTION INSTANCE="median_filter_g" PORT="i_data_sig"/>
            <CONNECTION INSTANCE="median_filter_b" PORT="i_data_sig"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
