// Seed: 92659387
module module_0 (
    input supply0 id_0,
    input wor id_1
);
  union packed {
    logic id_3;
    logic id_4;
    id_5  id_6;
  } id_7;
  wire [-1 : {  (  -1  )  }] id_8;
  logic [7:0][1] id_9;
  ;
  wire id_10;
  assign id_7.id_4 = -1;
  parameter id_11 = -1;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1
);
  assign id_1 = -1;
  initial id_1 = id_0;
  assign id_1 = id_0.id_0;
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
