
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab6/lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jacoboffersen/Repos/lab6/src/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/jacoboffersen/Repos/lab6/src/ZYBO_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jacoboffersen/Repos/lab6/src/ZYBO_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/jacoboffersen/Repos/lab6/src/ZYBO_Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/jacoboffersen/Repos/lab6/src/ZYBO_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab6/src/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1693.746 ; gain = 435.668 ; free physical = 939 ; free virtual = 55753
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1693.746 ; gain = 0.000 ; free physical = 934 ; free virtual = 55748

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 208ffa6a2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.293 ; gain = 421.547 ; free physical = 549 ; free virtual = 55364

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aedcc4f8

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2115.293 ; gain = 0.000 ; free physical = 550 ; free virtual = 55365
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fc7c3f11

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2115.293 ; gain = 0.000 ; free physical = 550 ; free virtual = 55365
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 56 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23641d583

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2115.293 ; gain = 0.000 ; free physical = 550 ; free virtual = 55365
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 255 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23641d583

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2115.293 ; gain = 0.000 ; free physical = 550 ; free virtual = 55365
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14bd108e8

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2115.293 ; gain = 0.000 ; free physical = 550 ; free virtual = 55365
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14bd108e8

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2115.293 ; gain = 0.000 ; free physical = 550 ; free virtual = 55365
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.293 ; gain = 0.000 ; free physical = 550 ; free virtual = 55365
Ending Logic Optimization Task | Checksum: 14bd108e8

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2115.293 ; gain = 0.000 ; free physical = 550 ; free virtual = 55365

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14bd108e8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2115.293 ; gain = 0.000 ; free physical = 550 ; free virtual = 55365

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14bd108e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.293 ; gain = 0.000 ; free physical = 550 ; free virtual = 55365
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2115.293 ; gain = 421.547 ; free physical = 550 ; free virtual = 55365
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2147.309 ; gain = 0.000 ; free physical = 539 ; free virtual = 55355
INFO: [Common 17-1381] The checkpoint '/home/jacoboffersen/Repos/lab6/lab6.runs/impl_2/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jacoboffersen/Repos/lab6/lab6.runs/impl_2/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2235.352 ; gain = 0.000 ; free physical = 534 ; free virtual = 55350
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c577e83b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2235.352 ; gain = 0.000 ; free physical = 534 ; free virtual = 55350
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.352 ; gain = 0.000 ; free physical = 534 ; free virtual = 55350

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: faf86e26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2235.352 ; gain = 0.000 ; free physical = 534 ; free virtual = 55349

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 130d9ce01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2235.352 ; gain = 0.000 ; free physical = 529 ; free virtual = 55344

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 130d9ce01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2235.352 ; gain = 0.000 ; free physical = 529 ; free virtual = 55344
Phase 1 Placer Initialization | Checksum: 130d9ce01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2235.352 ; gain = 0.000 ; free physical = 529 ; free virtual = 55344

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18ead5be3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 525 ; free virtual = 55341

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 521 ; free virtual = 55336

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 10c2585fb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336
Phase 2 Global Placement | Checksum: 199fbe98c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 199fbe98c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11aa297a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18b20ca5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18b20ca5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2060f39d7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 520 ; free virtual = 55335

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2555f456e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 520 ; free virtual = 55335

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2555f456e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 520 ; free virtual = 55335
Phase 3 Detail Placement | Checksum: 2555f456e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 520 ; free virtual = 55335

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21ee03dee

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 21ee03dee

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.569. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 260603641

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336
Phase 4.1 Post Commit Optimization | Checksum: 260603641

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 260603641

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 260603641

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2340a4d79

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2340a4d79

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 521 ; free virtual = 55336
Ending Placer Task | Checksum: 19ce10934

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2274.395 ; gain = 39.043 ; free physical = 524 ; free virtual = 55340
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 518 ; free virtual = 55337
INFO: [Common 17-1381] The checkpoint '/home/jacoboffersen/Repos/lab6/lab6.runs/impl_2/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 512 ; free virtual = 55329
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 520 ; free virtual = 55337
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 520 ; free virtual = 55337
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: eb97175d ConstDB: 0 ShapeSum: b149f1d7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cca3b79d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 426 ; free virtual = 55243
Post Restoration Checksum: NetGraph: 9b476fc8 NumContArr: 315c47d5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cca3b79d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 426 ; free virtual = 55243

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cca3b79d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 397 ; free virtual = 55213

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cca3b79d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 397 ; free virtual = 55213
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c4ebdad4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 390 ; free virtual = 55207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.511  | TNS=0.000  | WHS=-0.174 | THS=-17.212|

Phase 2 Router Initialization | Checksum: 1e72606a2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 390 ; free virtual = 55207

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13cbc6225

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 392 ; free virtual = 55208

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.744  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19c3b6c2c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55208

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.744  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e37e5f69

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55208

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.744  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1e7ac4b68

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55208
Phase 4 Rip-up And Reroute | Checksum: 1e7ac4b68

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55208

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e7ac4b68

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55208

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e7ac4b68

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55208
Phase 5 Delay and Skew Optimization | Checksum: 1e7ac4b68

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55208

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1be390745

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.744  | TNS=0.000  | WHS=0.063  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14b5981fe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55208
Phase 6 Post Hold Fix | Checksum: 14b5981fe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55208

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.570524 %
  Global Horizontal Routing Utilization  = 0.657399 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12c87726b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 392 ; free virtual = 55208

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12c87726b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55207

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13039e977

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55207

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.744  | TNS=0.000  | WHS=0.063  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13039e977

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 391 ; free virtual = 55207
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 421 ; free virtual = 55238

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 421 ; free virtual = 55238
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2274.395 ; gain = 0.000 ; free physical = 414 ; free virtual = 55235
INFO: [Common 17-1381] The checkpoint '/home/jacoboffersen/Repos/lab6/lab6.runs/impl_2/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jacoboffersen/Repos/lab6/lab6.runs/impl_2/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jacoboffersen/Repos/lab6/lab6.runs/impl_2/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2592.066 ; gain = 217.430 ; free physical = 501 ; free virtual = 55186
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 17:42:23 2019...
