{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clock: 4000.0000"
  ],
  "cts__clock__skew__hold": 0.0,
  "cts__clock__skew__hold__post_repair": 0.0,
  "cts__clock__skew__hold__pre_repair": 0.0,
  "cts__clock__skew__setup": 0.0,
  "cts__clock__skew__setup__post_repair": 0.0,
  "cts__clock__skew__setup__pre_repair": 0.0,
  "cts__design__instance__area": 125.4755,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 125.4755,
  "cts__design__instance__area__pre_repair": 125.4755,
  "cts__design__instance__area__stdcell": 125.4755,
  "cts__design__instance__area__stdcell__post_repair": 125.4755,
  "cts__design__instance__area__stdcell__pre_repair": 125.4755,
  "cts__design__instance__count": 1181,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 1181,
  "cts__design__instance__count__pre_repair": 1181,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 1181,
  "cts__design__instance__count__stdcell__post_repair": 1181,
  "cts__design__instance__count__stdcell__pre_repair": 1181,
  "cts__design__instance__displacement__max": 0.0,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 0.0,
  "cts__design__instance__utilization": 0.2257,
  "cts__design__instance__utilization__post_repair": 0.2257,
  "cts__design__instance__utilization__pre_repair": 0.2257,
  "cts__design__instance__utilization__stdcell": 0.2257,
  "cts__design__instance__utilization__stdcell__post_repair": 0.2257,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.2257,
  "cts__design__io": 40,
  "cts__design__io__post_repair": 40,
  "cts__design__io__pre_repair": 40,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0001,
  "cts__power__internal__total__post_repair": 0.0001,
  "cts__power__internal__total__pre_repair": 0.0001,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0,
  "cts__power__switching__total__post_repair": 0.0,
  "cts__power__switching__total__pre_repair": 0.0,
  "cts__power__total": 0.0001,
  "cts__power__total__post_repair": 0.0001,
  "cts__power__total__pre_repair": 0.0001,
  "cts__route__wirelength__estimated": 5374.015,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.9647,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9647,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9647,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.2891,
  "cts__timing__drv__max_slew_limit__post_repair": 0.2837,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.2837,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 3864.54,
  "cts__timing__setup__ws__post_repair": 3865.0,
  "cts__timing__setup__ws__pre_repair": 3865.0,
  "detailedplace__cpu__total": 1.63,
  "detailedplace__design__instance__area": 117.8356,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 117.8356,
  "detailedplace__design__instance__count": 1029,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 1029,
  "detailedplace__design__instance__displacement__max": 1.573,
  "detailedplace__design__instance__displacement__mean": 0.158,
  "detailedplace__design__instance__displacement__total": 163.559,
  "detailedplace__design__instance__utilization": 0.2119,
  "detailedplace__design__instance__utilization__stdcell": 0.2119,
  "detailedplace__design__io": 40,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 182772.0,
  "detailedplace__power__internal__total": 0.0001,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0,
  "detailedplace__power__total": 0.0001,
  "detailedplace__route__wirelength__estimated": 5940.184,
  "detailedplace__runtime__total": "0:01.67",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9647,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.2838,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 3866.0701,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 1174,
  "detailedroute__route__drc_errors__iter:2": 594,
  "detailedroute__route__drc_errors__iter:3": 589,
  "detailedroute__route__drc_errors__iter:4": 63,
  "detailedroute__route__drc_errors__iter:5": 10,
  "detailedroute__route__drc_errors__iter:6": 0,
  "detailedroute__route__net": 1031,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 9787,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 9787,
  "detailedroute__route__wirelength": 6264,
  "detailedroute__route__wirelength__iter:1": 6295,
  "detailedroute__route__wirelength__iter:2": 6277,
  "detailedroute__route__wirelength__iter:3": 6270,
  "detailedroute__route__wirelength__iter:4": 6267,
  "detailedroute__route__wirelength__iter:5": 6265,
  "detailedroute__route__wirelength__iter:6": 6264,
  "finish__clock__skew__hold": -0.2332,
  "finish__clock__skew__setup": 0.0,
  "finish__cpu__total": 6.83,
  "finish__design__instance__area": 125.4755,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 125.4755,
  "finish__design__instance__count": 1181,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 1181,
  "finish__design__instance__utilization": 0.2257,
  "finish__design__instance__utilization__stdcell": 0.2257,
  "finish__design__io": 40,
  "finish__mem__peak": 1237692.0,
  "finish__power__internal__total": 0.0001,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0,
  "finish__power__total": 0.0001,
  "finish__runtime__total": "0:07.43",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9674,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.3375,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 3869.05,
  "finish__timing__wns_percent_delay": 1858.546086,
  "floorplan__cpu__total": 1.24,
  "floorplan__design__instance__area": 103.4159,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 103.4159,
  "floorplan__design__instance__count": 809,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 809,
  "floorplan__design__instance__utilization": 0.186,
  "floorplan__design__instance__utilization__stdcell": 0.186,
  "floorplan__design__io": 40,
  "floorplan__mem__peak": 176140.0,
  "floorplan__power__internal__total": 0.0001,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0,
  "floorplan__power__total": 0.0001,
  "floorplan__runtime__total": "0:01.29",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 3884.5701,
  "globalplace__design__instance__area": 108.4898,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 108.4898,
  "globalplace__design__instance__count": 983,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 983,
  "globalplace__design__instance__utilization": 0.1951,
  "globalplace__design__instance__utilization__stdcell": 0.1951,
  "globalplace__design__io": 40,
  "globalplace__power__internal__total": 0.0001,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0,
  "globalplace__power__total": 0.0001,
  "globalplace__timing__setup__tns": 0.0,
  "globalplace__timing__setup__ws": 3862.0601,
  "globalroute__clock__skew__hold": 0.0,
  "globalroute__clock__skew__setup": 0.0,
  "globalroute__design__instance__area": 125.4755,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 125.4755,
  "globalroute__design__instance__count": 1181,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 1181,
  "globalroute__design__instance__utilization": 0.2257,
  "globalroute__design__instance__utilization__stdcell": 0.2257,
  "globalroute__design__io": 40,
  "globalroute__power__internal__total": 0.0001,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0,
  "globalroute__power__total": 0.0001,
  "globalroute__timing__clock__slack": 3862.785,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.9626,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.252,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 3862.78,
  "placeopt__cpu__total": 1.68,
  "placeopt__design__instance__area": 117.8356,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 108.4898,
  "placeopt__design__instance__area__stdcell": 117.8356,
  "placeopt__design__instance__area__stdcell__pre_opt": 108.4898,
  "placeopt__design__instance__count": 1029,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 983,
  "placeopt__design__instance__count__stdcell": 1029,
  "placeopt__design__instance__count__stdcell__pre_opt": 983,
  "placeopt__design__instance__utilization": 0.2119,
  "placeopt__design__instance__utilization__pre_opt": 0.1951,
  "placeopt__design__instance__utilization__stdcell": 0.2119,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.1951,
  "placeopt__design__io": 40,
  "placeopt__design__io__pre_opt": 40,
  "placeopt__mem__peak": 188184.0,
  "placeopt__power__internal__total": 0.0001,
  "placeopt__power__internal__total__pre_opt": 0.0001,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0,
  "placeopt__power__switching__total__pre_opt": 0.0,
  "placeopt__power__total": 0.0001,
  "placeopt__power__total__pre_opt": 0.0001,
  "placeopt__runtime__total": "0:01.72",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.4763,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.2691,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": 0.0,
  "placeopt__timing__setup__ws": 3864.6899,
  "placeopt__timing__setup__ws__pre_opt": 3862.0601,
  "run__flow__design": "small-memory",
  "run__flow__generate_date": "2022-12-28 12:29",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "GITDIR-NOTFOUND",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "N/A",
  "run__flow__scripts_commit": "not a git repo",
  "run__flow__uuid": "3e0f1353-9f9e-4965-815b-59c0999b664d",
  "run__flow__variant": "base",
  "synth__cpu__total": 4.74,
  "synth__design__instance__area__stdcell": 113.08248,
  "synth__design__instance__count__stdcell": 893.0,
  "synth__mem__peak": 158484.0,
  "synth__runtime__total": "0:04.98",
  "total_time": "0:00:17.090000"
}