ghdl -i rtl/vhdl/pu/riscv/pkg/mpsoc_dbg_pkg.vhd

ghdl -i rtl/vhdl/pu/riscv/core/mpsoc_dbg_bus_module_core.vhd
ghdl -i rtl/vhdl/pu/riscv/core/mpsoc_dbg_bytefifo.vhd
ghdl -i rtl/vhdl/pu/riscv/core/mpsoc_dbg_crc32.vhd
ghdl -i rtl/vhdl/pu/riscv/core/mpsoc_dbg_jsp_module_core.vhd
ghdl -i rtl/vhdl/pu/riscv/core/mpsoc_dbg_or1k_biu.vhd
ghdl -i rtl/vhdl/pu/riscv/core/mpsoc_dbg_or1k_module.vhd
ghdl -i rtl/vhdl/pu/riscv/core/mpsoc_dbg_or1k_status_reg.vhd
ghdl -i rtl/vhdl/pu/riscv/core/mpsoc_dbg_syncflop.vhd
ghdl -i rtl/vhdl/pu/riscv/core/mpsoc_dbg_syncreg.vhd

ghdl -i rtl/vhdl/pu/riscv/ahb3/mpsoc_dbg_ahb3_biu.vhd
ghdl -i rtl/vhdl/pu/riscv/ahb3/mpsoc_dbg_ahb3_module.vhd
ghdl -i rtl/vhdl/pu/riscv/ahb3/mpsoc_dbg_jsp_apb_biu.vhd
ghdl -i rtl/vhdl/pu/riscv/ahb3/mpsoc_dbg_jsp_apb_module.vhd
ghdl -i rtl/vhdl/pu/riscv/ahb3/mpsoc_dbg_top_ahb3.vhd

ghdl -i rtl/vhdl/pu/riscv/wb/mpsoc_dbg_jsp_wb_biu.vhd
ghdl -i rtl/vhdl/pu/riscv/wb/mpsoc_dbg_jsp_wb_module.vhd
ghdl -i rtl/vhdl/pu/riscv/wb/mpsoc_dbg_top_wb.vhd
ghdl -i rtl/vhdl/pu/riscv/wb/mpsoc_dbg_wb_biu.vhd
ghdl -i rtl/vhdl/pu/riscv/wb/mpsoc_dbg_wb_module.vhd

ghdl -i bench/vhdl/pu/riscv/mpsoc_dbg_testbench.vhd

ghdl -m mpsoc_dbg_testbench

ghdl -r mpsoc_dbg_testbench --ieee-asserts=disable-at-0 --disp-tree=inst > mpsoc_dbg_testbench.tree
