

================================================================
== Vitis HLS Report for 'compute_pfb_Pipeline_compute_loop'
================================================================
* Date:           Thu Jan  8 20:12:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1031|     1031|  10.310 us|  10.310 us|  1031|  1031|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- compute_loop  |     1029|     1029|         7|          1|          1|  1024|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%phi_urem355 = alloca i32 1"   --->   Operation 10 'alloca' 'phi_urem355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul353 = alloca i32 1"   --->   Operation 11 'alloca' 'phi_mul353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_write, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_bank_idx_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:31]   --->   Operation 47 'read' 'write_bank_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.29ns)   --->   "%store_ln56 = store i11 0, i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 48 'store' 'store_ln56' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln0 = store i22 0, i22 %phi_mul353"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem355"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %store_loop"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.45>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%k_1 = load i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 52 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.48ns)   --->   "%icmp_ln56 = icmp_eq  i11 %k_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 53 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.48ns)   --->   "%add_ln56 = add i11 %k_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 54 'add' 'add_ln56' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %store_loop.split, void %for.end62.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 55 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%phi_urem355_load = load i11 %phi_urem355" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 56 'load' 'phi_urem355_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.80ns)   --->   "%xor_ln56 = xor i11 %k_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 57 'xor' 'xor_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i11 %phi_urem355_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 58 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i11 %xor_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 59 'zext' 'zext_ln78_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (4.65ns)   --->   "%mul_ln78 = mul i23 %zext_ln78_3, i23 3277" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 60 'mul' 'mul_ln78' <Predicate = (!icmp_ln56)> <Delay = 4.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln78, i32 14, i32 22" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 61 'partselect' 'tmp_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i11 %xor_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 62 'sext' 'sext_ln78' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i12 %sext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 63 'zext' 'zext_ln78_5' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (4.64ns)   --->   "%mul_ln78_2 = mul i25 %zext_ln78_5, i25 6554" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 64 'mul' 'mul_ln78_2' <Predicate = (!icmp_ln56)> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln78_2, i32 15, i32 24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 65 'partselect' 'tmp_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.20ns)   --->   "%switch_ln63 = switch i2 %write_bank_idx_load_read, void %arrayidx179.1.3.case.3, i2 0, void %arrayidx179.1.3.case.0, i2 1, void %arrayidx179.1.3.case.1, i2 2, void %arrayidx179.1.3.case.2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 66 'switch' 'switch_ln63' <Predicate = (!icmp_ln56)> <Delay = 1.20>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%phi_urem355_load_1 = load i11 %phi_urem355" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 67 'load' 'phi_urem355_load_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.48ns)   --->   "%add_ln77 = add i11 %phi_urem355_load_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 68 'add' 'add_ln77' <Predicate = (!icmp_ln56)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.48ns)   --->   "%icmp_ln77 = icmp_ult  i11 %add_ln77, i11 5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 69 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln56)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.79ns)   --->   "%select_ln77 = select i1 %icmp_ln77, i11 %add_ln77, i11 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 70 'select' 'select_ln77' <Predicate = (!icmp_ln56)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.29ns)   --->   "%store_ln56 = store i11 %add_ln56, i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 71 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.29>
ST_2 : Operation 72 [1/1] (1.29ns)   --->   "%store_ln77 = store i11 %select_ln77, i11 %phi_urem355" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 72 'store' 'store_ln77' <Predicate = (!icmp_ln56)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 6.10>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%phi_mul353_load = load i22 %phi_mul353" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 73 'load' 'phi_mul353_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i11 %k_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 74 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln78_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %k_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 75 'bitconcatenate' 'zext_ln78_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.63ns)   --->   "%add_ln56_1 = add i22 %phi_mul353_load, i22 3277" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 76 'add' 'add_ln56_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i22.i32.i32, i22 %phi_mul353_load, i32 14, i32 21" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 77 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i8 %tmp" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 78 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.33ns)   --->   "%stream_read_to_compute_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_read_to_compute" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 79 'read' 'stream_read_to_compute_read' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%input_pack_i = trunc i128 %stream_read_to_compute_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 80 'trunc' 'input_pack_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%input_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 81 'partselect' 'input_pack_q' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%input_pack_i_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 32, i32 47" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 82 'partselect' 'input_pack_i_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%input_pack_q_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 48, i32 63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 83 'partselect' 'input_pack_q_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%input_pack_i_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 64, i32 79" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 84 'partselect' 'input_pack_i_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%input_pack_q_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 80, i32 95" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 85 'partselect' 'input_pack_q_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%input_pack_i_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 96, i32 111" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 86 'partselect' 'input_pack_i_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%input_pack_q_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 112, i32 127" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 87 'partselect' 'input_pack_q_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 88 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 89 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 90 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 91 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 92 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 93 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 94 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 95 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 96 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 97 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 98 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 99 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 100 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 101 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 102 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 103 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 104 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 105 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 106 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 107 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 108 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 109 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 110 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 111 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 112 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 113 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 114 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 115 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 116 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 117 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 118 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 119 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln56_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 120 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln56_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 121 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr' <Predicate = (trunc_ln56 == 1)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln56_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 122 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr' <Predicate = (trunc_ln56 == 2)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln56_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 123 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln56_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 124 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr' <Predicate = (trunc_ln56 == 4)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 125 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 126 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 126 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 127 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 127 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 128 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 128 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 129 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 129 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i12 %zext_ln78_4_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 130 'zext' 'zext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (4.64ns)   --->   "%mul_ln78_1 = mul i25 %zext_ln78_4, i25 6554" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 131 'mul' 'mul_ln78_1' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln78_1, i32 15, i32 24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 132 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i10 %tmp_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 133 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln78_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 134 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln78_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 135 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3' <Predicate = (trunc_ln56 == 4)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln78_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 136 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln78_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 137 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3' <Predicate = (trunc_ln56 == 1)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln78_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 138 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3' <Predicate = (trunc_ln56 == 2)> <Delay = 0.00>
ST_3 : Operation 139 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 139 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 140 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 140 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 141 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 141 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 142 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 142 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 143 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 143 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 144 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 144 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 145 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 145 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 146 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 146 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 147 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 147 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 148 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 148 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 149 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 149 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 150 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 150 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 151 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 151 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 152 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 152 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 153 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 153 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 154 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 154 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 155 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 155 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 156 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 156 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 157 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 157 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 158 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 158 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 159 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 159 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 160 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 160 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 161 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 161 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 162 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 162 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 163 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 163 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 164 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 164 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 165 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 165 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 166 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 166 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 167 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 167 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 168 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 168 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 169 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 169 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 170 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 170 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 171 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 171 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 172 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 172 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 173 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 173 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 174 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 174 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 175 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 175 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 176 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 176 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 177 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 177 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 178 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 178 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 179 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 179 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 180 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 180 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 181 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 181 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 182 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 182 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 183 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 183 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 184 'br' 'br_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 185 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 186 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 186 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 187 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 187 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 188 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 188 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 189 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 189 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 190 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 190 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 191 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 191 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 192 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 192 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 193 'br' 'br_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 194 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 195 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 195 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 196 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 196 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 197 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 197 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 198 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 198 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 199 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 199 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 200 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 200 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 201 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 201 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 202 'br' 'br_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 203 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 204 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 204 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 205 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 205 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 206 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 206 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 207 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 207 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 208 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 208 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 209 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 209 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 210 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 210 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 211 'br' 'br_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.29ns)   --->   "%store_ln56 = store i22 %add_ln56_1, i22 %phi_mul353" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 212 'store' 'store_ln56' <Predicate = true> <Delay = 1.29>

State 4 <SV = 3> <Delay = 5.13>
ST_4 : Operation 213 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 213 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 214 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 214 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 215 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 215 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 216 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 216 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 217 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 217 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 218 [1/1] (1.37ns)   --->   "%w = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load, i16 0, i3 %trunc_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 218 'sparsemux' 'w' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i16 %w" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 219 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i16 %input_pack_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 220 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [3/3] (0.98ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln81 = mul i31 %sext_ln80, i31 %sext_ln80_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 221 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i16 %input_pack_q" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 222 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [3/3] (0.98ns) (grouped into DSP with root node tmp27)   --->   "%mul_ln77 = mul i31 %sext_ln80, i31 %sext_ln81" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 223 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i9 %tmp_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 224 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 225 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1' <Predicate = (trunc_ln56 == 1)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 226 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1' <Predicate = (trunc_ln56 == 2)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 227 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 228 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1' <Predicate = (trunc_ln56 == 4)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 229 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 230 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 230 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 231 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 231 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 232 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 232 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 233 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 233 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 234 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 234 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i10 %tmp_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 235 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln78_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 236 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2' <Predicate = (trunc_ln56 == 2)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln78_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 237 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln78_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 238 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2' <Predicate = (trunc_ln56 == 4)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln78_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 239 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln78_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 240 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2' <Predicate = (trunc_ln56 == 1)> <Delay = 0.00>
ST_4 : Operation 241 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 241 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 242 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 242 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 243 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 243 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 244 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 244 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 245 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 245 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 246 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 246 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 247 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 247 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 248 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 248 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 249 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 249 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 250 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 250 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 251 [1/1] (1.37ns)   --->   "%w_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3, i16 0, i3 %trunc_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 251 'sparsemux' 'w_3' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln80_2 = sext i16 %input_pack_i_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 252 'sext' 'sext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [3/3] (0.98ns) (grouped into DSP with root node tmp11)   --->   "%mul_ln81_1 = mul i31 %sext_ln80, i31 %sext_ln80_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 253 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i16 %input_pack_q_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 254 'sext' 'sext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [3/3] (0.98ns) (grouped into DSP with root node tmp32)   --->   "%mul_ln77_1 = mul i31 %sext_ln80, i31 %sext_ln81_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 255 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln80_3 = sext i16 %input_pack_i_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 256 'sext' 'sext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [3/3] (0.98ns) (grouped into DSP with root node tmp19)   --->   "%mul_ln81_2 = mul i31 %sext_ln80, i31 %sext_ln80_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 257 'mul' 'mul_ln81_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln81_2 = sext i16 %input_pack_q_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 258 'sext' 'sext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [3/3] (0.98ns) (grouped into DSP with root node tmp34)   --->   "%mul_ln77_2 = mul i31 %sext_ln80, i31 %sext_ln81_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 259 'mul' 'mul_ln77_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 260 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 260 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 261 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 261 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 262 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 262 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 263 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 263 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 264 [1/1] (1.35ns)   --->   "%sample_i_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 264 'sparsemux' 'sample_i_1' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (1.35ns)   --->   "%sample_i_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 265 'sparsemux' 'sample_i_2' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (1.35ns)   --->   "%sample_i_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 266 'sparsemux' 'sample_i_3' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln80_9 = sext i16 %sample_i_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 267 'sext' 'sext_ln80_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln80_10 = sext i16 %w_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 268 'sext' 'sext_ln80_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [3/3] (0.98ns) (grouped into DSP with root node tmp7)   --->   "%mul_ln80 = mul i31 %sext_ln80_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 269 'mul' 'mul_ln80' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 270 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 270 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 271 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 271 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 272 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 272 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 273 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 273 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 274 [1/1] (1.35ns)   --->   "%sample_i_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 274 'sparsemux' 'sample_i_5' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (1.35ns)   --->   "%sample_i_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 275 'sparsemux' 'sample_i_6' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (1.35ns)   --->   "%sample_i_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 276 'sparsemux' 'sample_i_7' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln80_13 = sext i16 %sample_i_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 277 'sext' 'sext_ln80_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [3/3] (0.98ns) (grouped into DSP with root node tmp15)   --->   "%mul_ln80_1 = mul i31 %sext_ln80_13, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 278 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 279 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 279 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 280 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 280 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 281 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 281 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 282 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 282 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 283 [1/1] (1.35ns)   --->   "%sample_i_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 283 'sparsemux' 'sample_i_9' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (1.35ns)   --->   "%sample_i = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 284 'sparsemux' 'sample_i' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (1.35ns)   --->   "%sample_i_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 285 'sparsemux' 'sample_i_16' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln80_16 = sext i16 %sample_i_16" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 286 'sext' 'sext_ln80_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [3/3] (0.98ns) (grouped into DSP with root node tmp23)   --->   "%mul_ln80_2 = mul i31 %sext_ln80_16, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 287 'mul' 'mul_ln80_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 288 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 288 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 289 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 289 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 290 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 290 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 291 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 291 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 292 [1/1] (1.35ns)   --->   "%sample_i_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 292 'sparsemux' 'sample_i_10' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (1.35ns)   --->   "%sample_i_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 293 'sparsemux' 'sample_i_11' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (1.35ns)   --->   "%sample_i_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 294 'sparsemux' 'sample_i_13' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 295 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 296 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 296 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 297 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 297 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 298 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 298 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 299 [1/1] (1.35ns)   --->   "%sample_q_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 299 'sparsemux' 'sample_q_1' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (1.35ns)   --->   "%sample_q_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 300 'sparsemux' 'sample_q_2' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (1.35ns)   --->   "%sample_q_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 301 'sparsemux' 'sample_q_3' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln81_6 = sext i16 %sample_q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 302 'sext' 'sext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [3/3] (0.98ns) (grouped into DSP with root node tmp31)   --->   "%mul_ln81_4 = mul i31 %sext_ln81_6, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 303 'mul' 'mul_ln81_4' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 304 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 304 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 305 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 305 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 306 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 306 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 307 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 307 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 308 [1/1] (1.35ns)   --->   "%sample_q_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 308 'sparsemux' 'sample_q_5' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (1.35ns)   --->   "%sample_q_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 309 'sparsemux' 'sample_q_6' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (1.35ns)   --->   "%sample_q_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 310 'sparsemux' 'sample_q_7' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln81_9 = sext i16 %sample_q_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 311 'sext' 'sext_ln81_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [3/3] (0.98ns) (grouped into DSP with root node tmp33)   --->   "%mul_ln81_5 = mul i31 %sext_ln81_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 312 'mul' 'mul_ln81_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 313 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 313 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 314 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 314 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 315 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 315 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 316 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 316 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 317 [1/1] (1.35ns)   --->   "%sample_q_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 317 'sparsemux' 'sample_q_9' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (1.35ns)   --->   "%sample_q = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 318 'sparsemux' 'sample_q' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (1.35ns)   --->   "%sample_q_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 319 'sparsemux' 'sample_q_16' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln81_12 = sext i16 %sample_q_16" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 320 'sext' 'sext_ln81_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [3/3] (0.98ns) (grouped into DSP with root node tmp35)   --->   "%mul_ln81_6 = mul i31 %sext_ln81_12, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 321 'mul' 'mul_ln81_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 322 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 322 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 323 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 323 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 324 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 324 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 325 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 325 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 326 [1/1] (1.35ns)   --->   "%sample_q_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 326 'sparsemux' 'sample_q_10' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (1.35ns)   --->   "%sample_q_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 327 'sparsemux' 'sample_q_11' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (1.35ns)   --->   "%sample_q_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 328 'sparsemux' 'sample_q_13' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln80_19 = sext i16 %sample_i_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 329 'sext' 'sext_ln80_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [3/3] (0.98ns) (grouped into DSP with root node tmp37)   --->   "%mul_ln80_3 = mul i31 %sext_ln80_19, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 330 'mul' 'mul_ln80_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln81_15 = sext i16 %sample_q_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 331 'sext' 'sext_ln81_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [3/3] (0.98ns) (grouped into DSP with root node tmp39)   --->   "%mul_ln81_7 = mul i31 %sext_ln81_15, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 332 'mul' 'mul_ln81_7' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 333 [2/3] (0.98ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln81 = mul i31 %sext_ln80, i31 %sext_ln80_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 333 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 334 [2/3] (0.98ns) (grouped into DSP with root node tmp27)   --->   "%mul_ln77 = mul i31 %sext_ln80, i31 %sext_ln81" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 334 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 335 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 335 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 336 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 336 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 337 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 337 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 338 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 338 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 339 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 339 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 340 [1/1] (1.37ns)   --->   "%w_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1, i16 0, i3 %trunc_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 340 'sparsemux' 'w_1' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 341 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 342 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 342 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 343 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 343 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 344 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 344 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 345 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 345 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 346 [1/1] (1.37ns)   --->   "%w_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2, i16 0, i3 %trunc_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 346 'sparsemux' 'w_2' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [2/3] (0.98ns) (grouped into DSP with root node tmp11)   --->   "%mul_ln81_1 = mul i31 %sext_ln80, i31 %sext_ln80_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 347 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 348 [2/3] (0.98ns) (grouped into DSP with root node tmp32)   --->   "%mul_ln77_1 = mul i31 %sext_ln80, i31 %sext_ln81_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 348 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 349 [2/3] (0.98ns) (grouped into DSP with root node tmp19)   --->   "%mul_ln81_2 = mul i31 %sext_ln80, i31 %sext_ln80_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 349 'mul' 'mul_ln81_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 350 [2/3] (0.98ns) (grouped into DSP with root node tmp34)   --->   "%mul_ln77_2 = mul i31 %sext_ln80, i31 %sext_ln81_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 350 'mul' 'mul_ln77_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln80_4 = sext i16 %input_pack_i_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 351 'sext' 'sext_ln80_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (4.64ns)   --->   "%mul_ln81_3 = mul i31 %sext_ln80, i31 %sext_ln80_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 352 'mul' 'mul_ln81_3' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln81_3 = sext i16 %input_pack_q_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 353 'sext' 'sext_ln81_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (4.64ns)   --->   "%mul_ln77_3 = mul i31 %sext_ln80, i31 %sext_ln81_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 354 'mul' 'mul_ln77_3' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [2/3] (0.98ns) (grouped into DSP with root node tmp7)   --->   "%mul_ln80 = mul i31 %sext_ln80_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 355 'mul' 'mul_ln80' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 356 [2/3] (0.98ns) (grouped into DSP with root node tmp15)   --->   "%mul_ln80_1 = mul i31 %sext_ln80_13, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 356 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 357 [2/3] (0.98ns) (grouped into DSP with root node tmp23)   --->   "%mul_ln80_2 = mul i31 %sext_ln80_16, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 357 'mul' 'mul_ln80_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 358 [2/3] (0.98ns) (grouped into DSP with root node tmp31)   --->   "%mul_ln81_4 = mul i31 %sext_ln81_6, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 358 'mul' 'mul_ln81_4' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 359 [2/3] (0.98ns) (grouped into DSP with root node tmp33)   --->   "%mul_ln81_5 = mul i31 %sext_ln81_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 359 'mul' 'mul_ln81_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 360 [2/3] (0.98ns) (grouped into DSP with root node tmp35)   --->   "%mul_ln81_6 = mul i31 %sext_ln81_12, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 360 'mul' 'mul_ln81_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 361 [2/3] (0.98ns) (grouped into DSP with root node tmp37)   --->   "%mul_ln80_3 = mul i31 %sext_ln80_19, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 361 'mul' 'mul_ln80_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 362 [2/3] (0.98ns) (grouped into DSP with root node tmp39)   --->   "%mul_ln81_7 = mul i31 %sext_ln81_15, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 362 'mul' 'mul_ln81_7' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 363 [1/3] (0.00ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln81 = mul i31 %sext_ln80, i31 %sext_ln80_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 363 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 364 [1/3] (0.00ns) (grouped into DSP with root node tmp27)   --->   "%mul_ln77 = mul i31 %sext_ln80, i31 %sext_ln81" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 364 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 365 [1/3] (0.00ns) (grouped into DSP with root node tmp11)   --->   "%mul_ln81_1 = mul i31 %sext_ln80, i31 %sext_ln80_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 365 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 366 [1/3] (0.00ns) (grouped into DSP with root node tmp32)   --->   "%mul_ln77_1 = mul i31 %sext_ln80, i31 %sext_ln81_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 366 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 367 [1/3] (0.00ns) (grouped into DSP with root node tmp19)   --->   "%mul_ln81_2 = mul i31 %sext_ln80, i31 %sext_ln80_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 367 'mul' 'mul_ln81_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 368 [1/3] (0.00ns) (grouped into DSP with root node tmp34)   --->   "%mul_ln77_2 = mul i31 %sext_ln80, i31 %sext_ln81_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 368 'mul' 'mul_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln80_5 = sext i16 %sample_i_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 369 'sext' 'sext_ln80_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln80_6 = sext i16 %w_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 370 'sext' 'sext_ln80_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (4.64ns)   --->   "%mul_ln77_4 = mul i31 %sext_ln80_5, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 371 'mul' 'mul_ln77_4' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln80_7 = sext i16 %sample_i_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 372 'sext' 'sext_ln80_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln80_8 = sext i16 %w_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 373 'sext' 'sext_ln80_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (4.64ns)   --->   "%mul_ln77_5 = mul i31 %sext_ln80_7, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 374 'mul' 'mul_ln77_5' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [1/3] (0.00ns) (grouped into DSP with root node tmp7)   --->   "%mul_ln80 = mul i31 %sext_ln80_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 375 'mul' 'mul_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 376 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp3 = add i31 %mul_ln77_4, i31 %mul_ln81" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 376 'add' 'tmp3' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 377 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp7 = add i31 %mul_ln77_5, i31 %mul_ln80" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 377 'add' 'tmp7' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln80_11 = sext i16 %sample_i_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 378 'sext' 'sext_ln80_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (4.64ns)   --->   "%mul_ln77_6 = mul i31 %sext_ln80_11, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 379 'mul' 'mul_ln77_6' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln80_12 = sext i16 %sample_i_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 380 'sext' 'sext_ln80_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (4.64ns)   --->   "%mul_ln77_7 = mul i31 %sext_ln80_12, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 381 'mul' 'mul_ln77_7' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/3] (0.00ns) (grouped into DSP with root node tmp15)   --->   "%mul_ln80_1 = mul i31 %sext_ln80_13, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 382 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 383 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp11 = add i31 %mul_ln77_6, i31 %mul_ln81_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 383 'add' 'tmp11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 384 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp15 = add i31 %mul_ln77_7, i31 %mul_ln80_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 384 'add' 'tmp15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln80_14 = sext i16 %sample_i_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 385 'sext' 'sext_ln80_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (4.64ns)   --->   "%mul_ln77_8 = mul i31 %sext_ln80_14, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 386 'mul' 'mul_ln77_8' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln80_15 = sext i16 %sample_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 387 'sext' 'sext_ln80_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (4.64ns)   --->   "%mul_ln77_9 = mul i31 %sext_ln80_15, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 388 'mul' 'mul_ln77_9' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/3] (0.00ns) (grouped into DSP with root node tmp23)   --->   "%mul_ln80_2 = mul i31 %sext_ln80_16, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 389 'mul' 'mul_ln80_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 390 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp19 = add i31 %mul_ln77_8, i31 %mul_ln81_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 390 'add' 'tmp19' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 391 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp23 = add i31 %mul_ln77_9, i31 %mul_ln80_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 391 'add' 'tmp23' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln80_17 = sext i16 %sample_i_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 392 'sext' 'sext_ln80_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (4.64ns)   --->   "%mul_ln77_10 = mul i31 %sext_ln80_17, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 393 'mul' 'mul_ln77_10' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln80_18 = sext i16 %sample_i_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 394 'sext' 'sext_ln80_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (4.64ns)   --->   "%mul_ln77_11 = mul i31 %sext_ln80_18, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 395 'mul' 'mul_ln77_11' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln81_4 = sext i16 %sample_q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 396 'sext' 'sext_ln81_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (4.64ns)   --->   "%mul_ln77_12 = mul i31 %sext_ln81_4, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 397 'mul' 'mul_ln77_12' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln81_5 = sext i16 %sample_q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 398 'sext' 'sext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (4.64ns)   --->   "%mul_ln77_13 = mul i31 %sext_ln81_5, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 399 'mul' 'mul_ln77_13' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 400 [1/3] (0.00ns) (grouped into DSP with root node tmp31)   --->   "%mul_ln81_4 = mul i31 %sext_ln81_6, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 400 'mul' 'mul_ln81_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 401 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp27 = add i31 %mul_ln77_12, i31 %mul_ln77" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 401 'add' 'tmp27' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 402 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp31 = add i31 %mul_ln77_13, i31 %mul_ln81_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 402 'add' 'tmp31' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln81_7 = sext i16 %sample_q_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 403 'sext' 'sext_ln81_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (4.64ns)   --->   "%mul_ln77_14 = mul i31 %sext_ln81_7, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 404 'mul' 'mul_ln77_14' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln81_8 = sext i16 %sample_q_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 405 'sext' 'sext_ln81_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (4.64ns)   --->   "%mul_ln77_15 = mul i31 %sext_ln81_8, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 406 'mul' 'mul_ln77_15' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 407 [1/3] (0.00ns) (grouped into DSP with root node tmp33)   --->   "%mul_ln81_5 = mul i31 %sext_ln81_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 407 'mul' 'mul_ln81_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 408 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp32 = add i31 %mul_ln77_14, i31 %mul_ln77_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 408 'add' 'tmp32' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 409 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp33 = add i31 %mul_ln77_15, i31 %mul_ln81_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 409 'add' 'tmp33' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln81_10 = sext i16 %sample_q_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 410 'sext' 'sext_ln81_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (4.64ns)   --->   "%mul_ln77_16 = mul i31 %sext_ln81_10, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 411 'mul' 'mul_ln77_16' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln81_11 = sext i16 %sample_q" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 412 'sext' 'sext_ln81_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (4.64ns)   --->   "%mul_ln77_17 = mul i31 %sext_ln81_11, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 413 'mul' 'mul_ln77_17' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 414 [1/3] (0.00ns) (grouped into DSP with root node tmp35)   --->   "%mul_ln81_6 = mul i31 %sext_ln81_12, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 414 'mul' 'mul_ln81_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 415 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp34 = add i31 %mul_ln77_16, i31 %mul_ln77_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 415 'add' 'tmp34' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 416 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp35 = add i31 %mul_ln77_17, i31 %mul_ln81_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 416 'add' 'tmp35' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln81_13 = sext i16 %sample_q_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 417 'sext' 'sext_ln81_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (4.64ns)   --->   "%mul_ln77_18 = mul i31 %sext_ln81_13, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 418 'mul' 'mul_ln77_18' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln81_14 = sext i16 %sample_q_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 419 'sext' 'sext_ln81_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (4.64ns)   --->   "%mul_ln77_19 = mul i31 %sext_ln81_14, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 420 'mul' 'mul_ln77_19' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/3] (0.00ns) (grouped into DSP with root node tmp37)   --->   "%mul_ln80_3 = mul i31 %sext_ln80_19, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 421 'mul' 'mul_ln80_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 422 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp37 = add i31 %mul_ln77_11, i31 %mul_ln80_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 422 'add' 'tmp37' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 423 [1/3] (0.00ns) (grouped into DSP with root node tmp39)   --->   "%mul_ln81_7 = mul i31 %sext_ln81_15, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 423 'mul' 'mul_ln81_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 424 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp39 = add i31 %mul_ln77_19, i31 %mul_ln81_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 424 'add' 'tmp39' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.32>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 2, void @empty_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:57]   --->   Operation 425 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 426 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 427 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 428 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp3 = add i31 %mul_ln77_4, i31 %mul_ln81" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 428 'add' 'tmp3' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 429 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp7 = add i31 %mul_ln77_5, i31 %mul_ln80" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 429 'add' 'tmp7' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 430 [1/1] (1.87ns)   --->   "%tmp2 = add i31 %tmp7, i31 %tmp3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 430 'add' 'tmp2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%result_pack_i_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp2, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:83]   --->   Operation 431 'partselect' 'result_pack_i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 432 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp11 = add i31 %mul_ln77_6, i31 %mul_ln81_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 432 'add' 'tmp11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 433 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp15 = add i31 %mul_ln77_7, i31 %mul_ln80_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 433 'add' 'tmp15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 434 [1/1] (1.87ns)   --->   "%tmp6 = add i31 %tmp15, i31 %tmp11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 434 'add' 'tmp6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 435 [1/1] (0.00ns)   --->   "%result_pack_i_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp6, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:83]   --->   Operation 435 'partselect' 'result_pack_i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 436 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp19 = add i31 %mul_ln77_8, i31 %mul_ln81_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 436 'add' 'tmp19' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 437 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp23 = add i31 %mul_ln77_9, i31 %mul_ln80_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 437 'add' 'tmp23' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 438 [1/1] (1.87ns)   --->   "%tmp10 = add i31 %tmp23, i31 %tmp19" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 438 'add' 'tmp10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 439 [1/1] (0.00ns)   --->   "%result_pack_i_3 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp10, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:83]   --->   Operation 439 'partselect' 'result_pack_i_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 440 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp27 = add i31 %mul_ln77_12, i31 %mul_ln77" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 440 'add' 'tmp27' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 441 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp31 = add i31 %mul_ln77_13, i31 %mul_ln81_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 441 'add' 'tmp31' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 442 [1/1] (1.87ns)   --->   "%tmp14 = add i31 %tmp31, i31 %tmp27" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 442 'add' 'tmp14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 443 [1/1] (0.00ns)   --->   "%result_pack_q_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp14, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:84]   --->   Operation 443 'partselect' 'result_pack_q_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 444 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp32 = add i31 %mul_ln77_14, i31 %mul_ln77_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 444 'add' 'tmp32' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 445 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp33 = add i31 %mul_ln77_15, i31 %mul_ln81_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 445 'add' 'tmp33' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 446 [1/1] (1.87ns)   --->   "%tmp18 = add i31 %tmp33, i31 %tmp32" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 446 'add' 'tmp18' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [1/1] (0.00ns)   --->   "%result_pack_q_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp18, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:84]   --->   Operation 447 'partselect' 'result_pack_q_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 448 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp34 = add i31 %mul_ln77_16, i31 %mul_ln77_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 448 'add' 'tmp34' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 449 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp35 = add i31 %mul_ln77_17, i31 %mul_ln81_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 449 'add' 'tmp35' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 450 [1/1] (1.87ns)   --->   "%tmp22 = add i31 %tmp35, i31 %tmp34" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 450 'add' 'tmp22' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%result_pack_q_3 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp22, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:84]   --->   Operation 451 'partselect' 'result_pack_q_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp36 = add i31 %mul_ln77_10, i31 %mul_ln81_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 452 'add' 'tmp36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 453 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp37 = add i31 %mul_ln77_11, i31 %mul_ln80_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 453 'add' 'tmp37' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 454 [1/1] (3.56ns) (root node of TernaryAdder)   --->   "%tmp26 = add i31 %tmp37, i31 %tmp36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 454 'add' 'tmp26' <Predicate = true> <Delay = 3.56> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp38 = add i31 %mul_ln77_18, i31 %mul_ln77_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 455 'add' 'tmp38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 456 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp39 = add i31 %mul_ln77_19, i31 %mul_ln81_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 456 'add' 'tmp39' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 457 [1/1] (3.56ns) (root node of TernaryAdder)   --->   "%tmp30 = add i31 %tmp39, i31 %tmp38" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 457 'add' 'tmp30' <Predicate = true> <Delay = 3.56> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "%result_pack_i = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp26, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:83]   --->   Operation 458 'partselect' 'result_pack_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "%result_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp30, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:84]   --->   Operation 459 'partselect' 'result_pack_q' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 460 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %result_pack_q, i16 %result_pack_i, i16 %result_pack_q_3, i16 %result_pack_i_3, i16 %result_pack_q_2, i16 %result_pack_i_2, i16 %result_pack_q_1, i16 %result_pack_i_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:87]   --->   Operation 460 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 461 [1/1] (3.33ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_compute_to_write, i128 %p_0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:87]   --->   Operation 461 'write' 'write_ln87' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_8 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln56 = br void %store_loop" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 462 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 463 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.298ns
The critical path consists of the following:
	'alloca' operation 11 bit ('k', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56) [43]  (0.000 ns)
	'store' operation 0 bit ('store_ln56', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56) of constant 0 on local variable 'k', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56 [79]  (1.298 ns)

 <State 2>: 5.458ns
The critical path consists of the following:
	'load' operation 11 bit ('k', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56) on local variable 'k', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56 [84]  (0.000 ns)
	'xor' operation 11 bit ('xor_ln56', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56) [95]  (0.806 ns)
	'mul' operation 23 bit ('mul_ln78', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78) [159]  (4.652 ns)

 <State 3>: 6.104ns
The critical path consists of the following:
	fifo read operation ('stream_read_to_compute_read', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59) on port 'stream_read_to_compute' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59) [101]  (3.333 ns)
	'store' operation 0 bit ('store_ln63', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63) of variable 'input_pack.i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59 on array 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19' [345]  (2.771 ns)

 <State 4>: 5.130ns
The critical path consists of the following:
	'load' operation 16 bit ('compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78) on array 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4' [198]  (2.771 ns)
	'sparsemux' operation 16 bit ('w', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78) [203]  (1.379 ns)
	'mul' operation 31 bit of DSP[392] ('mul_ln80_3', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80) [390]  (0.980 ns)

 <State 5>: 4.640ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_3', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81) [213]  (4.640 ns)

 <State 6>: 6.400ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln77_11', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77) [279]  (4.640 ns)
	'add' operation 31 bit of DSP[392] ('tmp37', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77) [392]  (1.760 ns)

 <State 7>: 5.321ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[392] ('tmp37', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77) [392]  (1.760 ns)
	'add' operation 31 bit ('tmp26', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77) [393]  (3.561 ns)

 <State 8>: 3.333ns
The critical path consists of the following:
	fifo write operation ('write_ln87', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:87) on port 'stream_compute_to_write' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:87) [402]  (3.333 ns)

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
