# motor_test
# 2023-07-27 23:58:27Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "\QuadDec_M2:Net_1251_split\" 2 2 1 0
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "M1_IN2(0)" iocell 3 4
set_location "__ONE__" 2 1 1 0
set_io "M1_IN1(0)" iocell 3 5
set_io "M1_QA(0)" iocell 15 1
set_io "M1_QB(0)" iocell 15 2
set_io "M1_EN(0)" iocell 3 1
set_io "M1_D1(0)" iocell 3 3
set_io "M1_D2(0)" iocell 3 2
set_io "\USBUART:Dm(0)\" iocell 15 7
set_location "\USBUART:Dp\" logicalport -1 -1 15
set_io "\USBUART:Dp(0)\" iocell 15 6
set_io "M2_EN(0)" iocell 12 1
set_io "M2_IN1(0)" iocell 12 3
set_io "M2_IN2(0)" iocell 12 2
set_io "M2_D1(0)" iocell 12 4
set_io "M2_D2(0)" iocell 12 5
set_io "M2_QA(0)" iocell 0 0
set_io "M2_QB(0)" iocell 0 1
set_location "\QuadDec_M1:Cnt16:CounterUDB:reload\" 3 2 0 0
set_location "\QuadDec_M1:Cnt16:CounterUDB:status_0\" 2 0 0 0
set_location "\QuadDec_M1:Cnt16:CounterUDB:status_2\" 2 0 0 2
set_location "\QuadDec_M1:Cnt16:CounterUDB:status_3\" 2 0 0 1
set_location "\QuadDec_M1:Cnt16:CounterUDB:count_enable\" 3 2 0 2
set_location "\QuadDec_M1:Net_530\" 3 0 1 1
set_location "\QuadDec_M1:Net_611\" 3 0 0 3
set_location "\QuadDec_M2:Cnt16:CounterUDB:reload\" 2 3 0 0
set_location "\QuadDec_M2:Cnt16:CounterUDB:status_0\" 2 4 0 0
set_location "\QuadDec_M2:Cnt16:CounterUDB:status_2\" 2 3 1 2
set_location "\QuadDec_M2:Cnt16:CounterUDB:status_3\" 2 4 0 1
set_location "\QuadDec_M2:Cnt16:CounterUDB:count_enable\" 2 3 0 2
set_location "\QuadDec_M2:Net_530\" 2 4 1 1
set_location "\QuadDec_M2:Net_611\" 2 4 1 2
set_location "\PWM_M1:PWMHW\" timercell -1 -1 0
set_location "\QuadDec_M2:Net_1203_split\" 3 3 1 0
set_location "\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\" 3 2 6
set_location "\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\" 2 0 4
set_location "\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\" 3 2 2
set_location "\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\" 2 2 2
set_location "\QuadDec_M1:bQuadDec:quad_A_delayed_0\" 3 2 1 3
set_location "\QuadDec_M1:bQuadDec:quad_A_delayed_1\" 3 2 1 2
set_location "\QuadDec_M1:bQuadDec:quad_A_delayed_2\" 3 2 1 1
set_location "\QuadDec_M1:bQuadDec:quad_B_delayed_0\" 3 1 0 1
set_location "\QuadDec_M1:bQuadDec:quad_B_delayed_1\" 2 1 1 2
set_location "\QuadDec_M1:bQuadDec:quad_B_delayed_2\" 2 1 1 1
set_location "\QuadDec_M1:bQuadDec:Stsreg\" 3 0 4
set_location "\USBUART:dp_int\" interrupt -1 -1 12
set_location "\USBUART:USB\" usbcell -1 -1 0
set_location "\USBUART:ep_3\" interrupt -1 -1 2
set_location "\USBUART:ep_2\" interrupt -1 -1 1
set_location "\USBUART:ep_1\" interrupt -1 -1 0
set_location "\USBUART:ep_0\" interrupt -1 -1 24
set_location "\USBUART:bus_reset\" interrupt -1 -1 23
set_location "\USBUART:arb_int\" interrupt -1 -1 22
set_location "\USBUART:sof_int\" interrupt -1 -1 21
set_location "isr_speed" interrupt -1 -1 3
set_location "\Timer_Speed:TimerHW\" timercell -1 -1 2
set_location "\PWM_M2:PWMHW\" timercell -1 -1 1
set_location "\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\" 2 3 6
set_location "\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\" 2 4 4
set_location "\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\" 2 4 2
set_location "\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\" 2 3 2
set_location "\QuadDec_M2:bQuadDec:quad_A_delayed_0\" 3 1 1 3
set_location "\QuadDec_M2:bQuadDec:quad_A_delayed_1\" 3 1 1 2
set_location "\QuadDec_M2:bQuadDec:quad_A_delayed_2\" 3 1 0 2
set_location "\QuadDec_M2:bQuadDec:quad_B_delayed_0\" 3 0 1 2
set_location "\QuadDec_M2:bQuadDec:quad_B_delayed_1\" 3 0 0 2
set_location "\QuadDec_M2:bQuadDec:quad_B_delayed_2\" 3 0 0 1
set_location "\QuadDec_M2:bQuadDec:Stsreg\" 2 1 4
set_location "\QuadDec_M1:Net_1251\" 2 1 0 1
set_location "\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\" 2 0 1 3
set_location "\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\" 2 0 1 1
set_location "\QuadDec_M1:Net_1275\" 3 0 1 3
set_location "\QuadDec_M1:Cnt16:CounterUDB:prevCompare\" 2 0 0 3
set_location "\QuadDec_M1:Net_1251_split\" 2 2 0 0
set_location "\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\" 3 2 0 3
set_location "\QuadDec_M1:Net_1203\" 2 1 0 0
set_location "\QuadDec_M1:bQuadDec:quad_A_filt\" 3 2 1 0
set_location "\QuadDec_M1:bQuadDec:quad_B_filt\" 2 1 0 2
set_location "\QuadDec_M1:Net_1260\" 3 2 0 1
set_location "\QuadDec_M1:bQuadDec:error\" 2 1 1 3
set_location "\QuadDec_M1:bQuadDec:state_1\" 3 4 1 0
set_location "\QuadDec_M1:bQuadDec:state_0\" 3 1 1 0
set_location "\QuadDec_M2:Net_1251\" 2 3 1 1
set_location "\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\" 2 3 1 3
set_location "\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\" 2 4 1 0
set_location "\QuadDec_M2:Net_1275\" 2 4 0 2
set_location "\QuadDec_M2:Cnt16:CounterUDB:prevCompare\" 2 4 1 3
set_location "\QuadDec_M1:Net_1203_split\" 3 3 0 0
set_location "\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\" 2 3 0 3
set_location "\QuadDec_M2:Net_1203\" 2 3 1 0
set_location "\QuadDec_M2:bQuadDec:quad_A_filt\" 3 1 0 0
set_location "\QuadDec_M2:bQuadDec:quad_B_filt\" 3 0 1 0
set_location "\QuadDec_M2:Net_1260\" 2 3 0 1
set_location "\QuadDec_M2:bQuadDec:error\" 3 4 0 0
set_location "\QuadDec_M2:bQuadDec:state_1\" 2 4 0 3
set_location "\QuadDec_M2:bQuadDec:state_0\" 3 4 0 1
