28e4309ab9c2 ("drm/msm/dsi: Populate PLL 10nm clock ops")
973e02db35c2 ("drm/msm/dsi: Add skeleton 10nm PHY/PLL code")
f079f6d999cb ("drm/msm/dsi: Add PHY/PLL for 8x96")
c6538de8dd5e ("drm/msm/dsi: Add DSI PLL for 28nm 8960 PHY")
225380b3e9b4 ("drm/msm/dsi: Add support for 28nm PHY on 8960")
