0.6
2017.4
Dec 15 2017
21:07:18
D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.sim/sim_1/synth/func/xsim/top_tb_func_synth.v,1608698125,verilog,,D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/top_tb.v,,BRAM16K;BRAM16K_blk_mem_gen_generic_cstr;BRAM16K_blk_mem_gen_prim_width;BRAM16K_blk_mem_gen_prim_width__parameterized0;BRAM16K_blk_mem_gen_prim_width__parameterized1;BRAM16K_blk_mem_gen_prim_width__parameterized2;BRAM16K_blk_mem_gen_prim_wrapper_init;BRAM16K_blk_mem_gen_prim_wrapper_init__parameterized0;BRAM16K_blk_mem_gen_prim_wrapper_init__parameterized1;BRAM16K_blk_mem_gen_prim_wrapper_init__parameterized2;BRAM16K_blk_mem_gen_top;BRAM16K_blk_mem_gen_v8_4_1;BRAM16K_blk_mem_gen_v8_4_1_synth;BRAM32k;BRAM32k_blk_mem_gen_generic_cstr;BRAM32k_blk_mem_gen_prim_width;BRAM32k_blk_mem_gen_prim_width__parameterized0;BRAM32k_blk_mem_gen_prim_width__parameterized1;BRAM32k_blk_mem_gen_prim_width__parameterized2;BRAM32k_blk_mem_gen_prim_width__parameterized3;BRAM32k_blk_mem_gen_prim_width__parameterized4;BRAM32k_blk_mem_gen_prim_width__parameterized5;BRAM32k_blk_mem_gen_prim_width__parameterized6;BRAM32k_blk_mem_gen_prim_wrapper_init;BRAM32k_blk_mem_gen_prim_wrapper_init__parameterized0;BRAM32k_blk_mem_gen_prim_wrapper_init__parameterized1;BRAM32k_blk_mem_gen_prim_wrapper_init__parameterized2;BRAM32k_blk_mem_gen_prim_wrapper_init__parameterized3;BRAM32k_blk_mem_gen_prim_wrapper_init__parameterized4;BRAM32k_blk_mem_gen_prim_wrapper_init__parameterized5;BRAM32k_blk_mem_gen_prim_wrapper_init__parameterized6;BRAM32k_blk_mem_gen_top;BRAM32k_blk_mem_gen_v8_4_1;BRAM32k_blk_mem_gen_v8_4_1_synth;BRAM4k;BRAM4k_blk_mem_gen_generic_cstr;BRAM4k_blk_mem_gen_prim_width;BRAM4k_blk_mem_gen_prim_width__parameterized0;BRAM4k_blk_mem_gen_prim_wrapper_init;BRAM4k_blk_mem_gen_prim_wrapper_init__parameterized0;BRAM4k_blk_mem_gen_top;BRAM4k_blk_mem_gen_v8_4_1;BRAM4k_blk_mem_gen_v8_4_1_synth;BRAM8K;BRAM8K_blk_mem_gen_generic_cstr;BRAM8K_blk_mem_gen_prim_width;BRAM8K_blk_mem_gen_prim_width__parameterized0;BRAM8K_blk_mem_gen_prim_wrapper_init;BRAM8K_blk_mem_gen_prim_wrapper_init__parameterized0;BRAM8K_blk_mem_gen_top;BRAM8K_blk_mem_gen_v8_4_1;BRAM8K_blk_mem_gen_v8_4_1_synth;WLay1ROM;WLay1ROM__blk_mem_gen_generic_cstr;WLay1ROM__blk_mem_gen_prim_width;WLay1ROM__blk_mem_gen_prim_wrapper_init;WLay1ROM__blk_mem_gen_top;WLay1ROM__blk_mem_gen_v8_4_1;WLay1ROM__blk_mem_gen_v8_4_1_synth;channelBuf;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl;pe1;pe_group2;pe_group2_0;pe_group2_1;pe_group2_10;pe_group2_2;pe_group2_3;pe_group2_4;pe_group2_5;pe_group2_6;pe_group2_7;pe_group2_8;pe_group2_9;top;weightROM;weightROM_blk_mem_gen_generic_cstr;weightROM_blk_mem_gen_mux;weightROM_blk_mem_gen_mux__parameterized0;weightROM_blk_mem_gen_prim_width;weightROM_blk_mem_gen_prim_width__parameterized0;weightROM_blk_mem_gen_prim_width__parameterized1;weightROM_blk_mem_gen_prim_width__parameterized10;weightROM_blk_mem_gen_prim_width__parameterized11;weightROM_blk_mem_gen_prim_width__parameterized12;weightROM_blk_mem_gen_prim_width__parameterized13;weightROM_blk_mem_gen_prim_width__parameterized14;weightROM_blk_mem_gen_prim_width__parameterized2;weightROM_blk_mem_gen_prim_width__parameterized3;weightROM_blk_mem_gen_prim_width__parameterized4;weightROM_blk_mem_gen_prim_width__parameterized5;weightROM_blk_mem_gen_prim_width__parameterized6;weightROM_blk_mem_gen_prim_width__parameterized7;weightROM_blk_mem_gen_prim_width__parameterized8;weightROM_blk_mem_gen_prim_width__parameterized9;weightROM_blk_mem_gen_prim_wrapper_init;weightROM_blk_mem_gen_prim_wrapper_init__parameterized0;weightROM_blk_mem_gen_prim_wrapper_init__parameterized1;weightROM_blk_mem_gen_prim_wrapper_init__parameterized10;weightROM_blk_mem_gen_prim_wrapper_init__parameterized11;weightROM_blk_mem_gen_prim_wrapper_init__parameterized12;weightROM_blk_mem_gen_prim_wrapper_init__parameterized13;weightROM_blk_mem_gen_prim_wrapper_init__parameterized14;weightROM_blk_mem_gen_prim_wrapper_init__parameterized2;weightROM_blk_mem_gen_prim_wrapper_init__parameterized3;weightROM_blk_mem_gen_prim_wrapper_init__parameterized4;weightROM_blk_mem_gen_prim_wrapper_init__parameterized5;weightROM_blk_mem_gen_prim_wrapper_init__parameterized6;weightROM_blk_mem_gen_prim_wrapper_init__parameterized7;weightROM_blk_mem_gen_prim_wrapper_init__parameterized8;weightROM_blk_mem_gen_prim_wrapper_init__parameterized9;weightROM_blk_mem_gen_top;weightROM_blk_mem_gen_v8_4_1;weightROM_blk_mem_gen_v8_4_1_synth;weightRomLayer3;weightRomLayer3_blk_mem_gen_generic_cstr;weightRomLayer3_blk_mem_gen_prim_width;weightRomLayer3_blk_mem_gen_prim_width__parameterized0;weightRomLayer3_blk_mem_gen_prim_width__parameterized1;weightRomLayer3_blk_mem_gen_prim_width__parameterized2;weightRomLayer3_blk_mem_gen_prim_wrapper_init;weightRomLayer3_blk_mem_gen_prim_wrapper_init__parameterized0;weightRomLayer3_blk_mem_gen_prim_wrapper_init__parameterized1;weightRomLayer3_blk_mem_gen_prim_wrapper_init__parameterized2;weightRomLayer3_blk_mem_gen_top;weightRomLayer3_blk_mem_gen_v8_4_1;weightRomLayer3_blk_mem_gen_v8_4_1_synth;weightRomLayer4;weightRomLayer4_blk_mem_gen_generic_cstr;weightRomLayer4_blk_mem_gen_prim_width;weightRomLayer4_blk_mem_gen_prim_width__parameterized0;weightRomLayer4_blk_mem_gen_prim_width__parameterized1;weightRomLayer4_blk_mem_gen_prim_width__parameterized2;weightRomLayer4_blk_mem_gen_prim_width__parameterized3;weightRomLayer4_blk_mem_gen_prim_width__parameterized4;weightRomLayer4_blk_mem_gen_prim_width__parameterized5;weightRomLayer4_blk_mem_gen_prim_width__parameterized6;weightRomLayer4_blk_mem_gen_prim_wrapper_init;weightRomLayer4_blk_mem_gen_prim_wrapper_init__parameterized0;weightRomLayer4_blk_mem_gen_prim_wrapper_init__parameterized1;weightRomLayer4_blk_mem_gen_prim_wrapper_init__parameterized2;weightRomLayer4_blk_mem_gen_prim_wrapper_init__parameterized3;weightRomLayer4_blk_mem_gen_prim_wrapper_init__parameterized4;weightRomLayer4_blk_mem_gen_prim_wrapper_init__parameterized5;weightRomLayer4_blk_mem_gen_prim_wrapper_init__parameterized6;weightRomLayer4_blk_mem_gen_top;weightRomLayer4_blk_mem_gen_v8_4_1;weightRomLayer4_blk_mem_gen_v8_4_1_synth;writeback,,,../../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/top_tb.v,1608105777,verilog,,,,top_tb,,,../../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
