#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 16 19:29:46 2018
# Process ID: 17108
# Current directory: D:/FPGA/git/v_axis_gen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4960 D:\FPGA\git\v_axis_gen\v_axis_gen.xpr
# Log file: D:/FPGA/git/v_axis_gen/vivado.log
# Journal file: D:/FPGA/git/v_axis_gen\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/git/v_axis_gen/v_axis_gen.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/ip/v_axi4s_vid_out_0/v_axi4s_vid_out_0.xci]
export_ip_user_files -of_objects [get_files D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/ip/v_axi4s_vid_out_0/v_axi4s_vid_out_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/ip/v_axi4s_vid_out_0/v_axi4s_vid_out_0.xci] -directory D:/FPGA/git/v_axis_gen/v_axis_gen.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/git/v_axis_gen/v_axis_gen.ip_user_files -ipstatic_source_dir D:/FPGA/git/v_axis_gen/v_axis_gen.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/git/v_axis_gen/v_axis_gen.cache/compile_simlib/modelsim} {questa=D:/FPGA/git/v_axis_gen/v_axis_gen.cache/compile_simlib/questa} {riviera=D:/FPGA/git/v_axis_gen/v_axis_gen.cache/compile_simlib/riviera} {activehdl=D:/FPGA/git/v_axis_gen/v_axis_gen.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/ip/v_tc_0/v_tc_0.xci]
export_ip_user_files -of_objects [get_files D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/ip/v_tc_0/v_tc_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/ip/v_tc_0/v_tc_0.xci] -directory D:/FPGA/git/v_axis_gen/v_axis_gen.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/git/v_axis_gen/v_axis_gen.ip_user_files -ipstatic_source_dir D:/FPGA/git/v_axis_gen/v_axis_gen.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/git/v_axis_gen/v_axis_gen.cache/compile_simlib/modelsim} {questa=D:/FPGA/git/v_axis_gen/v_axis_gen.cache/compile_simlib/questa} {riviera=D:/FPGA/git/v_axis_gen/v_axis_gen.cache/compile_simlib/riviera} {activehdl=D:/FPGA/git/v_axis_gen/v_axis_gen.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source v_axis_gen_tb.tcl
add_wave {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/aclk}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/aclken}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/aresetn}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/s_axis_video_tdata}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/s_axis_video_tvalid}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/s_axis_video_tready}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/s_axis_video_tuser}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/s_axis_video_tlast}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/fid}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vid_io_out_ce}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vid_active_video}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vid_vsync}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vid_hsync}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vid_vblank}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vid_hblank}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vid_field_id}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vid_data}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vtg_vsync}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vtg_hsync}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vtg_vblank}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vtg_hblank}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vtg_active_video}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vtg_field_id}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/vtg_ce}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/locked}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/overflow}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/underflow}} {{/v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/status}} 
run 70 ms
step
run 70 ms
run 70 ms
run 210 ms
add_files -norecurse -scan_for_includes D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/axisviout2vga.vhd
import_files -norecurse D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/axisviout2vga.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse D:/FPGA/git/v_axis_gen/arty.xdc
import_files -fileset constrs_1 D:/FPGA/git/v_axis_gen/arty.xdc
add_files -norecurse -scan_for_includes D:/FPGA/git/v_axis_gen/v_axis_gen.srcs/sources_1/imports/axis-test/resetgen.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
launch_simulation
source v_axis_gen_tb.tcl
add_wave {{/v_axis_gen_tb/v_axis_gen_i1/resetgen_i1/clock_in}} {{/v_axis_gen_tb/v_axis_gen_i1/resetgen_i1/clock_out}} {{/v_axis_gen_tb/v_axis_gen_i1/resetgen_i1/resetn_out}} {{/v_axis_gen_tb/v_axis_gen_i1/resetgen_i1/resetn}} {{/v_axis_gen_tb/v_axis_gen_i1/resetgen_i1/counter}} {{/v_axis_gen_tb/v_axis_gen_i1/resetgen_i1/clock_ok}} {{/v_axis_gen_tb/v_axis_gen_i1/resetgen_i1/clock_local}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 100 us
run 100 us
run 100 us
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/git/v_axis_gen/v_axis_gen.runs/impl_1/v_axis_gen.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
