*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: C:\Users\User\Documents\smart-lighting-system\smart-lighting-system
INFO: Auto-config - VLOG: C:\Users\User\Documents\smart-lighting-system\smart-lighting-system
INFO: Auto-config - Wrote:
    .dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\.dvt\default.build
    -f c:\Users\User\Documents\smart-lighting-system\smart-lighting-system\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in c:\Users\User\Documents\smart-lighting-system\smart-lighting-system\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [676 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\modules\controladora.sv ...
Done C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\modules\controladora.sv [58 ms, 57 lines, SystemVerilog_2012] ...
Loading (2) C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\modules\submodulo_1.sv ...
Done C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\modules\submodulo_1.sv [32 ms, 66 lines, SystemVerilog_2012] ...
Loading (3) C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\modules\submodulo_2.sv ...
Done C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\modules\submodulo_2.sv [10 ms, 68 lines, SystemVerilog_2012] ...
Loading (4) C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\modules\submodulo_3.sv ...
Done C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\modules\submodulo_3.sv [10 ms, 65 lines, SystemVerilog_2012] ...
Loading (5) C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\testbench\tb_top.sv ...
Done C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\testbench\tb_top.sv [27 ms, 73 lines, SystemVerilog_2012] ...
Loading (6) C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\testbench\tb_utils.sv ...
Done C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\testbench\tb_utils.sv [8 ms, 22 lines, SystemVerilog_2012] ...
Loading (7) C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\top.sv ...
Done C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\top.sv [4 ms, 29 lines, SystemVerilog_2012] ...
*** Done invocation #1 [155 ms] ***
*** Done parsing [LT 78 ms, PT 155 ms] ***
*** Total number of lines [380] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [3 ms] ...
Performing post full build step 2 (RI) [6 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Files summary [7 total, 7 unique, 0 optimized] ***
*** Done SystemVerilog build [451 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [2 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.tb_top
Performing mixed post full build step (MIXED - ELAB) [505 ms] ...
Performing mixed post full build step (MIXED - UNEL) [73 ms] ...
*** Warning: UNELABORATED_MODULE: Module 'work.tb_utils' is not elaborated
    at line 4 in C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\testbench\tb_utils.sv:4 [compile index 6]
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - US) [184 ms] ...
*** Warning: PARAMETER_NEVER_USED: Parameter 'CLK_PERIOD' is never used
    at line 4 in C:\Users\User\Documents\smart-lighting-system\smart-lighting-system\src\testbench\tb_top.sv:4 [compile index 5]
*** Done mixed mode extension build [809 ms] ***
*** Total build time [2s.605ms] ***
