Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: mainCircuit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mainCircuit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mainCircuit"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : mainCircuit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\clk_ii22ii.vf" into library work
Parsing module <FJKC_HXILINX_clk_ii22ii>.
Parsing module <clk_ii22ii>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\CLK2HZ.vf" into library work
Parsing module <CD4CE_HXILINX_CLK2HZ>.
Parsing module <CLK2HZ>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\PreState.vf" into library work
Parsing module <FTC_HXILINX_PreState>.
Parsing module <PreState>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\oneTime.vf" into library work
Parsing module <CD4CE_HXILINX_oneTime>.
Parsing module <FJKC_HXILINX_oneTime>.
Parsing module <CB2CE_HXILINX_oneTime>.
Parsing module <CLK2HZ_MUSER_oneTime>.
Parsing module <oneTime>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\encoder5_3.vf" into library work
Parsing module <encoder5_3>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\commandCounter.vf" into library work
Parsing module <commandCounter>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\clk_idk.vf" into library work
Parsing module <FJKC_HXILINX_clk_idk>.
Parsing module <clk_ii22ii_MUSER_clk_idk>.
Parsing module <clk_idk>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\bitCommand.vf" into library work
Parsing module <FTC_HXILINX_bitCommand>.
Parsing module <bitCommand>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" into library work
Parsing module <FTC_HXILINX_mainCircuit>.
Parsing module <M8_1E_HXILINX_mainCircuit>.
Parsing module <OR6_HXILINX_mainCircuit>.
Parsing module <CD4CE_HXILINX_mainCircuit>.
Parsing module <FJKC_HXILINX_mainCircuit>.
Parsing module <CB2CE_HXILINX_mainCircuit>.
Parsing module <bitCommand_MUSER_mainCircuit>.
Parsing module <PreState_MUSER_mainCircuit>.
Parsing module <CLK2HZ_MUSER_mainCircuit>.
Parsing module <oneTime_MUSER_mainCircuit>.
Parsing module <clk_ii22ii_MUSER_mainCircuit>.
Parsing module <clk_idk_MUSER_mainCircuit>.
Parsing module <hexG_MUSER_mainCircuit>.
Parsing module <hexF_MUSER_mainCircuit>.
Parsing module <hexE_MUSER_mainCircuit>.
Parsing module <hexd_MUSER_mainCircuit>.
Parsing module <hexC_MUSER_mainCircuit>.
Parsing module <hexb_MUSER_mainCircuit>.
Parsing module <hexA_MUSER_mainCircuit>.
Parsing module <hexto7sefment_MUSER_mainCircuit>.
Parsing module <commonn_MUSER_mainCircuit>.
Parsing module <commandCounter_MUSER_mainCircuit>.
Parsing module <encoder5_3_MUSER_mainCircuit>.
Parsing module <mainCircuit>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\commonn.vf" into library work
Parsing module <CB2CE_HXILINX_commonn>.
Parsing module <commonn>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\clk_2_16.vf" into library work
Parsing module <FJKC_HXILINX_clk_2_16>.
Parsing module <clk_2_16>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\muxx.vf" into library work
Parsing module <M4_1E_HXILINX_muxx>.
Parsing module <CB2CE_HXILINX_muxx>.
Parsing module <muxx>.
Analyzing Verilog file "C:\Users\Admin\FPGA-Hero\Digital\bcdto7.vf" into library work
Parsing module <bcdto7>.
Parsing VHDL file "C:\Users\Admin\FPGA-Hero\Digital\bcdabc.vhd" into library work
Parsing entity <bin8bcd>.
Parsing architecture <struct> of entity <bin8bcd>.
Parsing entity <bin8bcd_tb>.
Parsing architecture <foo> of entity <bin8bcd_tb>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mainCircuit>.

Elaborating module <PreState_MUSER_mainCircuit>.

Elaborating module <FTC_HXILINX_mainCircuit>.

Elaborating module <AND2>.

Elaborating module <VCC>.

Elaborating module <NOR5>.

Elaborating module <encoder5_3_MUSER_mainCircuit>.

Elaborating module <AND5>.

Elaborating module <INV>.

Elaborating module <OR2>.

Elaborating module <OR3>.

Elaborating module <commandCounter_MUSER_mainCircuit>.

Elaborating module <OR5>.

Elaborating module <CD4CE_HXILINX_mainCircuit>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 143: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 1561: Assignment to XLXN_121 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 1566: Assignment to XLXN_121 ignored, since the identifier is never used

Elaborating module <GND>.
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 1567: Assignment to XLXN_121 ignored, since the identifier is never used

Elaborating module <M8_1E_HXILINX_mainCircuit>.
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 1586: Assignment to XLXN_966 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 1599: Assignment to XLXN_966 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 1604: Assignment to XLXN_966 ignored, since the identifier is never used
Going to vhdl side to elaborate module bin8bcd

Elaborating entity <bin8bcd> (architecture <struct>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <BUF>.

Elaborating module <commonn_MUSER_mainCircuit>.

Elaborating module <CB2CE_HXILINX_mainCircuit>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 211: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 1155: Assignment to XLXN_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 1158: Assignment to XLXN_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 1176: Assignment to XLXN_1 ignored, since the identifier is never used

Elaborating module <muxx>.

Elaborating module <M4_1E_HXILINX_muxx>.

Elaborating module <CB2CE_HXILINX_muxx>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\FPGA-Hero\Digital\muxx.vf" Line 77: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\muxx.vf" Line 178: Assignment to XLXN_49 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\muxx.vf" Line 181: Assignment to XLXN_49 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\muxx.vf" Line 182: Assignment to XLXN_49 ignored, since the identifier is never used

Elaborating module <hexto7sefment_MUSER_mainCircuit>.

Elaborating module <hexA_MUSER_mainCircuit>.

Elaborating module <AND3>.

Elaborating module <OR6_HXILINX_mainCircuit>.

Elaborating module <hexb_MUSER_mainCircuit>.

Elaborating module <hexC_MUSER_mainCircuit>.

Elaborating module <hexd_MUSER_mainCircuit>.

Elaborating module <hexE_MUSER_mainCircuit>.

Elaborating module <OR4>.

Elaborating module <hexF_MUSER_mainCircuit>.

Elaborating module <hexG_MUSER_mainCircuit>.

Elaborating module <clk_2_16>.

Elaborating module <FJKC_HXILINX_clk_2_16>.

Elaborating module <clk_idk_MUSER_mainCircuit>.

Elaborating module <FJKC_HXILINX_mainCircuit>.

Elaborating module <clk_ii22ii_MUSER_mainCircuit>.

Elaborating module <oneTime_MUSER_mainCircuit>.
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 510: Assignment to XLXN_95 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 513: Assignment to XLXN_95 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 515: Assignment to XLXN_95 ignored, since the identifier is never used

Elaborating module <CLK2HZ_MUSER_mainCircuit>.
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 412: Assignment to XLXN_81 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 422: Assignment to XLXN_81 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 432: Assignment to XLXN_81 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 443: Assignment to XLXN_81 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 453: Assignment to XLXN_81 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 463: Assignment to XLXN_81 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 469: Assignment to XLXN_81 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 474: Assignment to XLXN_81 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 1712: Assignment to XLXN_899 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" Line 1718: Assignment to XLXN_899 ignored, since the identifier is never used

Elaborating module <bitCommand_MUSER_mainCircuit>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Set property "HU_SET = XLXI_6_26" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_41_27" for instance <XLXI_41>.
    Set property "HU_SET = XLXI_67_29" for instance <XLXI_67>.
    Set property "HU_SET = XLXI_229_28" for instance <XLXI_229>.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 1558: Output port <CEO> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 1558: Output port <TC> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 1596: Output port <CEO> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 1596: Output port <TC> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 1706: Output port <bbbbbb> of the instance <XLXI_222> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mainCircuit> synthesized.

Synthesizing Unit <PreState_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Set property "HU_SET = XLXI_1_7" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_8" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_9" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_10" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_11" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <PreState_MUSER_mainCircuit> synthesized.

Synthesizing Unit <FTC_HXILINX_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_mainCircuit> synthesized.

Synthesizing Unit <encoder5_3_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Summary:
	no macro.
Unit <encoder5_3_MUSER_mainCircuit> synthesized.

Synthesizing Unit <commandCounter_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Summary:
	no macro.
Unit <commandCounter_MUSER_mainCircuit> synthesized.

Synthesizing Unit <CD4CE_HXILINX_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_14_o_add_4_OUT> created at line 143.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_mainCircuit> synthesized.

Synthesizing Unit <M8_1E_HXILINX_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 73.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_mainCircuit> synthesized.

Synthesizing Unit <bin8bcd>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\bcdabc.vhd".
    Found 4-bit adder for signal <U0bin[3]_GND_20_o_add_7_OUT> created at line 21.
    Found 4-bit adder for signal <U1bin[3]_GND_20_o_add_9_OUT> created at line 21.
    Found 4-bit adder for signal <U2bin[3]_GND_20_o_add_11_OUT> created at line 21.
    Found 4-bit adder for signal <U3bin[3]_GND_20_o_add_13_OUT> created at line 21.
    Found 4-bit adder for signal <U4bin[3]_GND_20_o_add_15_OUT> created at line 21.
    Found 4-bit adder for signal <U5bin[3]_GND_20_o_add_17_OUT> created at line 21.
    Found 4-bit adder for signal <U6bin[3]_GND_20_o_add_19_OUT> created at line 21.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Multiplexer(s).
Unit <bin8bcd> synthesized.

Synthesizing Unit <commonn_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Set property "HU_SET = XLXI_1_25" for instance <XLXI_1>.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 1152: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 1152: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <commonn_MUSER_mainCircuit> synthesized.

Synthesizing Unit <CB2CE_HXILINX_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_23_o_add_0_OUT> created at line 211.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_mainCircuit> synthesized.

Synthesizing Unit <muxx>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\muxx.vf".
    Set property "HU_SET = XLXI_1_1" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_2" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_4_4" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_10_3" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_63_5" for instance <XLXI_63>.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\muxx.vf" line 175: Output port <CEO> of the instance <XLXI_63> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\muxx.vf" line 175: Output port <TC> of the instance <XLXI_63> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <muxx> synthesized.

Synthesizing Unit <M4_1E_HXILINX_muxx>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\muxx.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 44.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_muxx> synthesized.

Synthesizing Unit <CB2CE_HXILINX_muxx>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\muxx.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_26_o_add_0_OUT> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_muxx> synthesized.

Synthesizing Unit <hexto7sefment_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Summary:
	no macro.
Unit <hexto7sefment_MUSER_mainCircuit> synthesized.

Synthesizing Unit <hexA_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Set property "HU_SET = XLXI_15_24" for instance <XLXI_15>.
    Summary:
	no macro.
Unit <hexA_MUSER_mainCircuit> synthesized.

Synthesizing Unit <OR6_HXILINX_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Summary:
	no macro.
Unit <OR6_HXILINX_mainCircuit> synthesized.

Synthesizing Unit <hexb_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Summary:
	no macro.
Unit <hexb_MUSER_mainCircuit> synthesized.

Synthesizing Unit <hexC_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Summary:
	no macro.
Unit <hexC_MUSER_mainCircuit> synthesized.

Synthesizing Unit <hexd_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Summary:
	no macro.
Unit <hexd_MUSER_mainCircuit> synthesized.

Synthesizing Unit <hexE_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Summary:
	no macro.
Unit <hexE_MUSER_mainCircuit> synthesized.

Synthesizing Unit <hexF_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Summary:
	no macro.
Unit <hexF_MUSER_mainCircuit> synthesized.

Synthesizing Unit <hexG_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Summary:
	no macro.
Unit <hexG_MUSER_mainCircuit> synthesized.

Synthesizing Unit <clk_2_16>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\clk_2_16.vf".
    Set property "HU_SET = XLXI_1_6" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_7" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_5_8" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_9" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_9_10" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_10_11" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_46_12" for instance <XLXI_46>.
    Set property "HU_SET = XLXI_47_13" for instance <XLXI_47>.
    Set property "HU_SET = XLXI_50_14" for instance <XLXI_50>.
    Set property "HU_SET = XLXI_51_15" for instance <XLXI_51>.
    Set property "HU_SET = XLXI_58_16" for instance <XLXI_58>.
    Set property "HU_SET = XLXI_59_17" for instance <XLXI_59>.
    Set property "HU_SET = XLXI_62_18" for instance <XLXI_62>.
    Set property "HU_SET = XLXI_63_19" for instance <XLXI_63>.
    Set property "HU_SET = XLXI_66_20" for instance <XLXI_66>.
    Set property "HU_SET = XLXI_67_21" for instance <XLXI_67>.
    Summary:
	no macro.
Unit <clk_2_16> synthesized.

Synthesizing Unit <FJKC_HXILINX_clk_2_16>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\clk_2_16.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_clk_2_16> synthesized.

Synthesizing Unit <clk_idk_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Set property "HU_SET = XLXI_140_23" for instance <XLXI_140>.
    Summary:
	no macro.
Unit <clk_idk_MUSER_mainCircuit> synthesized.

Synthesizing Unit <FJKC_HXILINX_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_mainCircuit> synthesized.

Synthesizing Unit <clk_ii22ii_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Set property "HU_SET = XLXI_140_21" for instance <XLXI_140>.
    Set property "HU_SET = XLXI_141_22" for instance <XLXI_141>.
    Summary:
	no macro.
Unit <clk_ii22ii_MUSER_mainCircuit> synthesized.

Synthesizing Unit <oneTime_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Set property "HU_SET = XLXI_20_19" for instance <XLXI_20>.
    Set property "HU_SET = XLXI_34_20" for instance <XLXI_34>.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 507: Output port <CEO> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 507: Output port <TC> of the instance <XLXI_20> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <oneTime_MUSER_mainCircuit> synthesized.

Synthesizing Unit <CLK2HZ_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Set property "HU_SET = XLXI_1_12" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_13" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_14" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_12_15" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_16" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_17" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_44_18" for instance <XLXI_44>.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 409: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 409: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 409: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 409: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 409: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 419: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 419: Output port <Q0> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 419: Output port <Q1> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 419: Output port <Q2> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 419: Output port <Q3> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 429: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 429: Output port <Q0> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 429: Output port <Q1> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 429: Output port <Q2> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 429: Output port <Q3> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 440: Output port <CEO> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 440: Output port <Q0> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 440: Output port <Q1> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 440: Output port <Q2> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 440: Output port <Q3> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 450: Output port <CEO> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 450: Output port <Q0> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 450: Output port <Q1> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 450: Output port <Q2> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 450: Output port <Q3> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 460: Output port <CEO> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 460: Output port <Q0> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 460: Output port <Q1> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 460: Output port <Q2> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 460: Output port <Q3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 471: Output port <CEO> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 471: Output port <Q0> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 471: Output port <Q1> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 471: Output port <Q2> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf" line 471: Output port <Q3> of the instance <XLXI_44> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CLK2HZ_MUSER_mainCircuit> synthesized.

Synthesizing Unit <bitCommand_MUSER_mainCircuit>.
    Related source file is "C:\Users\Admin\FPGA-Hero\Digital\mainCircuit.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_2" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_3" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_4" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_5" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_6" for instance <XLXI_7>.
    Summary:
	no macro.
Unit <bitCommand_MUSER_mainCircuit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 2-bit adder                                           : 3
 4-bit adder                                           : 16
# Registers                                            : 97
 1-bit register                                        : 97
# Multiplexers                                         : 158
 1-bit 2-to-1 multiplexer                              : 145
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 2-bit adder                                           : 3
 4-bit adder                                           : 16
# Registers                                            : 97
 Flip-Flops                                            : 97
# Multiplexers                                         : 158
 1-bit 2-to-1 multiplexer                              : 145
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mainCircuit> ...

Optimizing unit <bitCommand_MUSER_mainCircuit> ...

Optimizing unit <PreState_MUSER_mainCircuit> ...

Optimizing unit <commonn_MUSER_mainCircuit> ...

Optimizing unit <encoder5_3_MUSER_mainCircuit> ...

Optimizing unit <FJKC_HXILINX_clk_2_16> ...

Optimizing unit <FJKC_HXILINX_mainCircuit> ...

Optimizing unit <CD4CE_HXILINX_mainCircuit> ...

Optimizing unit <CB2CE_HXILINX_mainCircuit> ...

Optimizing unit <FTC_HXILINX_mainCircuit> ...

Optimizing unit <M4_1E_HXILINX_muxx> ...

Optimizing unit <CB2CE_HXILINX_muxx> ...

Optimizing unit <M8_1E_HXILINX_mainCircuit> ...

Optimizing unit <bin8bcd> ...

Optimizing unit <OR6_HXILINX_mainCircuit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mainCircuit, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mainCircuit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 344
#      AND2                        : 47
#      AND3                        : 12
#      AND5                        : 7
#      BUF                         : 10
#      GND                         : 2
#      INV                         : 187
#      LUT2                        : 3
#      LUT3                        : 18
#      LUT4                        : 12
#      LUT5                        : 21
#      LUT6                        : 9
#      MUXF7                       : 2
#      OR2                         : 2
#      OR3                         : 1
#      OR4                         : 1
#      OR5                         : 9
#      VCC                         : 1
# FlipFlops/Latches                : 97
#      FDC                         : 38
#      FDCE                        : 59
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 36
#      IBUF                        : 14
#      OBUF                        : 22
# Logical                          : 2
#      NOR5                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              97  out of  11440     0%  
 Number of Slice LUTs:                  250  out of   5720     4%  
    Number used as Logic:               250  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    347
   Number with an unused Flip Flop:     250  out of    347    72%  
   Number with an unused LUT:            97  out of    347    27%  
   Number of fully used LUT-FF pairs:     0  out of    347     0%  
   Number of unique control sets:        67

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    102    35%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+-------------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)               | Load  |
-----------------------------------------------------------------+-------------------------------------+-------+
XLXI_167/XLXI_66/Q                                               | NONE(XLXI_167/XLXI_67/Q)            | 1     |
XLXI_167/XLXI_63/Q                                               | NONE(XLXI_167/XLXI_66/Q)            | 1     |
XLXI_167/XLXI_62/Q                                               | NONE(XLXI_167/XLXI_63/Q)            | 1     |
XLXI_167/XLXI_59/Q                                               | NONE(XLXI_167/XLXI_62/Q)            | 1     |
XLXI_167/XLXI_58/Q                                               | NONE(XLXI_167/XLXI_59/Q)            | 1     |
XLXI_167/XLXI_51/Q                                               | NONE(XLXI_167/XLXI_58/Q)            | 1     |
XLXI_167/XLXI_50/Q                                               | NONE(XLXI_167/XLXI_51/Q)            | 1     |
XLXI_167/XLXI_47/Q                                               | NONE(XLXI_167/XLXI_50/Q)            | 1     |
XLXI_167/XLXI_46/Q                                               | NONE(XLXI_167/XLXI_47/Q)            | 1     |
XLXI_167/XLXI_10/Q                                               | NONE(XLXI_167/XLXI_46/Q)            | 1     |
XLXI_167/XLXI_9/Q                                                | NONE(XLXI_167/XLXI_10/Q)            | 1     |
XLXI_167/XLXI_6/Q                                                | NONE(XLXI_167/XLXI_9/Q)             | 1     |
XLXI_167/XLXI_5/Q                                                | NONE(XLXI_167/XLXI_6/Q)             | 1     |
XLXI_167/XLXI_2/Q                                                | NONE(XLXI_167/XLXI_5/Q)             | 1     |
XLXI_167/XLXI_1/Q                                                | NONE(XLXI_167/XLXI_2/Q)             | 1     |
OSC_P123                                                         | IBUF+BUFG                           | 2     |
XLXI_221/ind(XLXI_221/XLXI_25:O)                                 | NONE(*)(XLXI_221/XLXI_34/Q)         | 1     |
XLXI_220/XLXI_146/XLXI_140/Q                                     | NONE(XLXI_220/XLXI_146/XLXI_141/Q)  | 1     |
XLXI_220/XLXI_147/XLXI_140/Q                                     | NONE(XLXI_220/XLXI_147/XLXI_141/Q)  | 1     |
XLXI_220/XLXI_146/XLXI_141/Q                                     | NONE(XLXI_220/XLXI_147/XLXI_140/Q)  | 1     |
XLXI_220/XLXI_148/XLXI_140/Q                                     | NONE(XLXI_220/XLXI_148/XLXI_141/Q)  | 1     |
XLXI_220/XLXI_147/XLXI_141/Q                                     | NONE(XLXI_220/XLXI_148/XLXI_140/Q)  | 1     |
XLXI_220/XLXI_149/XLXI_140/Q                                     | NONE(XLXI_220/XLXI_149/XLXI_141/Q)  | 1     |
XLXI_220/XLXI_148/XLXI_141/Q                                     | NONE(XLXI_220/XLXI_149/XLXI_140/Q)  | 1     |
XLXI_220/XLXI_150/XLXI_140/Q                                     | NONE(XLXI_220/XLXI_150/XLXI_141/Q)  | 1     |
XLXI_220/XLXI_149/XLXI_141/Q                                     | NONE(XLXI_220/XLXI_150/XLXI_140/Q)  | 1     |
XLXI_220/XLXI_151/XLXI_140/Q                                     | NONE(XLXI_220/XLXI_151/XLXI_141/Q)  | 1     |
XLXI_220/XLXI_150/XLXI_141/Q                                     | NONE(XLXI_220/XLXI_151/XLXI_140/Q)  | 1     |
XLXI_220/XLXI_152/XLXI_140/Q                                     | NONE(XLXI_220/XLXI_152/XLXI_141/Q)  | 1     |
XLXI_220/XLXI_151/XLXI_141/Q                                     | NONE(XLXI_220/XLXI_152/XLXI_140/Q)  | 1     |
XLXI_220/XLXI_153/XLXI_140/Q                                     | NONE(XLXI_220/XLXI_153/XLXI_141/Q)  | 1     |
XLXI_220/XLXI_152/XLXI_141/Q                                     | NONE(XLXI_220/XLXI_153/XLXI_140/Q)  | 1     |
XLXI_220/XLXI_162/XLXI_140/Q                                     | NONE(XLXI_220/XLXI_162/XLXI_141/Q)  | 1     |
XLXI_220/XLXI_153/XLXI_141/Q                                     | NONE(XLXI_220/XLXI_162/XLXI_140/Q)  | 1     |
XLXI_220/XLXI_161/XLXI_140/Q                                     | NONE(XLXI_220/XLXI_161/XLXI_141/Q)  | 1     |
XLXI_220/XLXI_140/Q                                              | NONE(XLXI_220/XLXI_161/XLXI_140/Q)  | 1     |
XLXI_220/XLXI_162/XLXI_141/Q                                     | NONE(XLXI_220/XLXI_140/Q)           | 1     |
XLXI_221/XLXI_39/XLXI_14/TC(XLXI_221/XLXI_39/XLXI_14/Mmux_TC11:O)| NONE(*)(XLXI_221/XLXI_39/XLXI_44/Q3)| 4     |
XLXI_221/XLXI_39/XLXI_13/TC(XLXI_221/XLXI_39/XLXI_13/Mmux_TC11:O)| NONE(*)(XLXI_221/XLXI_39/XLXI_14/Q3)| 4     |
XLXI_221/XLXI_39/XLXI_12/TC(XLXI_221/XLXI_39/XLXI_12/Mmux_TC11:O)| NONE(*)(XLXI_221/XLXI_39/XLXI_13/Q3)| 4     |
XLXI_221/XLXI_39/XLXI_3/TC(XLXI_221/XLXI_39/XLXI_3/Mmux_TC11:O)  | NONE(*)(XLXI_221/XLXI_39/XLXI_12/Q3)| 4     |
XLXI_221/XLXI_39/XLXI_2/TC(XLXI_221/XLXI_39/XLXI_2/Mmux_TC11:O)  | NONE(*)(XLXI_221/XLXI_39/XLXI_3/Q3) | 4     |
XLXI_221/XLXI_39/XLXI_1/TC(XLXI_221/XLXI_39/XLXI_1/Mmux_TC11:O)  | NONE(*)(XLXI_221/XLXI_39/XLXI_2/Q3) | 4     |
XLXI_221/XLXN_110(XLXI_221/XLXI_38:O)                            | NONE(*)(XLXI_221/XLXI_39/XLXI_1/Q3) | 4     |
clkbb_K3_11_P132_OBUF(XLXI_64/XLXI_2:O)                          | NONE(*)(XLXI_67/Q3)                 | 4     |
cclk_K3_15_P124_OBUF(XLXI_3/XLXI_2:O)                            | NONE(*)(XLXI_6/Q3)                  | 4     |
XLXI_221/XLXI_39/XLXI_44/TC(XLXI_221/XLXI_39/XLXI_44/Mmux_TC11:O)| NONE(*)(XLXI_221/XLXI_20/Q0)        | 2     |
XLXN_922(XLXI_1/XLXI_20:O)                                       | NONE(*)(XLXI_228/XLXI_7/Q)          | 7     |
XLXI_222/XLXN_12(XLXI_222/XLXI_7:O)                              | NONE(*)(XLXI_222/XLXI_1/Q)          | 1     |
XLXI_222/XLXN_13(XLXI_222/XLXI_8:O)                              | NONE(*)(XLXI_222/XLXI_2/Q)          | 1     |
XLXI_222/XLXN_14(XLXI_222/XLXI_9:O)                              | NONE(*)(XLXI_222/XLXI_3/Q)          | 1     |
XLXI_222/XLXN_15(XLXI_222/XLXI_10:O)                             | NONE(*)(XLXI_222/XLXI_4/Q)          | 1     |
XLXI_222/XLXN_11(XLXI_222/XLXI_6:O)                              | NONE(*)(XLXI_222/XLXI_5/Q)          | 1     |
XLXI_1/XLXN_12(XLXI_1/XLXI_7:O)                                  | NONE(*)(XLXI_1/XLXI_1/Q)            | 1     |
XLXI_1/XLXN_13(XLXI_1/XLXI_8:O)                                  | NONE(*)(XLXI_1/XLXI_2/Q)            | 1     |
XLXI_1/XLXN_14(XLXI_1/XLXI_9:O)                                  | NONE(*)(XLXI_1/XLXI_3/Q)            | 1     |
XLXI_1/XLXN_15(XLXI_1/XLXI_10:O)                                 | NONE(*)(XLXI_1/XLXI_4/Q)            | 1     |
XLXI_1/XLXN_11(XLXI_1/XLXI_6:O)                                  | NONE(*)(XLXI_1/XLXI_5/Q)            | 1     |
XLXI_167/XLXI_67/Q                                               | NONE(XLXI_128/XLXI_1/Q0)            | 4     |
-----------------------------------------------------------------+-------------------------------------+-------+
(*) These 22 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.472ns (Maximum Frequency: 288.043MHz)
   Minimum input arrival time before clock: 2.160ns
   Maximum output required time after clock: 9.723ns
   Maximum combinational path delay: 15.089ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_66/Q'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_67/Q (FF)
  Destination:       XLXI_167/XLXI_67/Q (FF)
  Source Clock:      XLXI_167/XLXI_66/Q falling
  Destination Clock: XLXI_167/XLXI_66/Q falling

  Data Path: XLXI_167/XLXI_67/Q to XLXI_167/XLXI_67/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_63/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_66/Q (FF)
  Destination:       XLXI_167/XLXI_66/Q (FF)
  Source Clock:      XLXI_167/XLXI_63/Q falling
  Destination Clock: XLXI_167/XLXI_63/Q falling

  Data Path: XLXI_167/XLXI_66/Q to XLXI_167/XLXI_66/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_62/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_63/Q (FF)
  Destination:       XLXI_167/XLXI_63/Q (FF)
  Source Clock:      XLXI_167/XLXI_62/Q falling
  Destination Clock: XLXI_167/XLXI_62/Q falling

  Data Path: XLXI_167/XLXI_63/Q to XLXI_167/XLXI_63/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_59/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_62/Q (FF)
  Destination:       XLXI_167/XLXI_62/Q (FF)
  Source Clock:      XLXI_167/XLXI_59/Q falling
  Destination Clock: XLXI_167/XLXI_59/Q falling

  Data Path: XLXI_167/XLXI_62/Q to XLXI_167/XLXI_62/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_58/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_59/Q (FF)
  Destination:       XLXI_167/XLXI_59/Q (FF)
  Source Clock:      XLXI_167/XLXI_58/Q falling
  Destination Clock: XLXI_167/XLXI_58/Q falling

  Data Path: XLXI_167/XLXI_59/Q to XLXI_167/XLXI_59/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_51/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_58/Q (FF)
  Destination:       XLXI_167/XLXI_58/Q (FF)
  Source Clock:      XLXI_167/XLXI_51/Q falling
  Destination Clock: XLXI_167/XLXI_51/Q falling

  Data Path: XLXI_167/XLXI_58/Q to XLXI_167/XLXI_58/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_50/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_51/Q (FF)
  Destination:       XLXI_167/XLXI_51/Q (FF)
  Source Clock:      XLXI_167/XLXI_50/Q falling
  Destination Clock: XLXI_167/XLXI_50/Q falling

  Data Path: XLXI_167/XLXI_51/Q to XLXI_167/XLXI_51/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_47/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_50/Q (FF)
  Destination:       XLXI_167/XLXI_50/Q (FF)
  Source Clock:      XLXI_167/XLXI_47/Q falling
  Destination Clock: XLXI_167/XLXI_47/Q falling

  Data Path: XLXI_167/XLXI_50/Q to XLXI_167/XLXI_50/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_46/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_47/Q (FF)
  Destination:       XLXI_167/XLXI_47/Q (FF)
  Source Clock:      XLXI_167/XLXI_46/Q falling
  Destination Clock: XLXI_167/XLXI_46/Q falling

  Data Path: XLXI_167/XLXI_47/Q to XLXI_167/XLXI_47/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_10/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_46/Q (FF)
  Destination:       XLXI_167/XLXI_46/Q (FF)
  Source Clock:      XLXI_167/XLXI_10/Q falling
  Destination Clock: XLXI_167/XLXI_10/Q falling

  Data Path: XLXI_167/XLXI_46/Q to XLXI_167/XLXI_46/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_9/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_10/Q (FF)
  Destination:       XLXI_167/XLXI_10/Q (FF)
  Source Clock:      XLXI_167/XLXI_9/Q falling
  Destination Clock: XLXI_167/XLXI_9/Q falling

  Data Path: XLXI_167/XLXI_10/Q to XLXI_167/XLXI_10/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_6/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_9/Q (FF)
  Destination:       XLXI_167/XLXI_9/Q (FF)
  Source Clock:      XLXI_167/XLXI_6/Q falling
  Destination Clock: XLXI_167/XLXI_6/Q falling

  Data Path: XLXI_167/XLXI_9/Q to XLXI_167/XLXI_9/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_5/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_6/Q (FF)
  Destination:       XLXI_167/XLXI_6/Q (FF)
  Source Clock:      XLXI_167/XLXI_5/Q falling
  Destination Clock: XLXI_167/XLXI_5/Q falling

  Data Path: XLXI_167/XLXI_6/Q to XLXI_167/XLXI_6/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_2/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_5/Q (FF)
  Destination:       XLXI_167/XLXI_5/Q (FF)
  Source Clock:      XLXI_167/XLXI_2/Q falling
  Destination Clock: XLXI_167/XLXI_2/Q falling

  Data Path: XLXI_167/XLXI_5/Q to XLXI_167/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_1/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_2/Q (FF)
  Destination:       XLXI_167/XLXI_2/Q (FF)
  Source Clock:      XLXI_167/XLXI_1/Q falling
  Destination Clock: XLXI_167/XLXI_1/Q falling

  Data Path: XLXI_167/XLXI_2/Q to XLXI_167/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC_P123'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_167/XLXI_1/Q (FF)
  Destination:       XLXI_167/XLXI_1/Q (FF)
  Source Clock:      OSC_P123 falling
  Destination Clock: OSC_P123 falling

  Data Path: XLXI_167/XLXI_1/Q to XLXI_167/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_45_o11_INV_0 (Q_Q_MUX_45_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_221/ind'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_221/XLXI_34/Q (FF)
  Destination:       XLXI_221/XLXI_34/Q (FF)
  Source Clock:      XLXI_221/ind rising
  Destination Clock: XLXI_221/ind rising

  Data Path: XLXI_221/XLXI_34/Q to XLXI_221/XLXI_34/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_146/XLXI_140/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_146/XLXI_141/Q (FF)
  Destination:       XLXI_220/XLXI_146/XLXI_141/Q (FF)
  Source Clock:      XLXI_220/XLXI_146/XLXI_140/Q falling
  Destination Clock: XLXI_220/XLXI_146/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_146/XLXI_141/Q to XLXI_220/XLXI_146/XLXI_141/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_147/XLXI_140/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_147/XLXI_141/Q (FF)
  Destination:       XLXI_220/XLXI_147/XLXI_141/Q (FF)
  Source Clock:      XLXI_220/XLXI_147/XLXI_140/Q falling
  Destination Clock: XLXI_220/XLXI_147/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_147/XLXI_141/Q to XLXI_220/XLXI_147/XLXI_141/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_146/XLXI_141/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_147/XLXI_140/Q (FF)
  Destination:       XLXI_220/XLXI_147/XLXI_140/Q (FF)
  Source Clock:      XLXI_220/XLXI_146/XLXI_141/Q falling
  Destination Clock: XLXI_220/XLXI_146/XLXI_141/Q falling

  Data Path: XLXI_220/XLXI_147/XLXI_140/Q to XLXI_220/XLXI_147/XLXI_140/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_148/XLXI_140/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_148/XLXI_141/Q (FF)
  Destination:       XLXI_220/XLXI_148/XLXI_141/Q (FF)
  Source Clock:      XLXI_220/XLXI_148/XLXI_140/Q falling
  Destination Clock: XLXI_220/XLXI_148/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_148/XLXI_141/Q to XLXI_220/XLXI_148/XLXI_141/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_147/XLXI_141/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_148/XLXI_140/Q (FF)
  Destination:       XLXI_220/XLXI_148/XLXI_140/Q (FF)
  Source Clock:      XLXI_220/XLXI_147/XLXI_141/Q falling
  Destination Clock: XLXI_220/XLXI_147/XLXI_141/Q falling

  Data Path: XLXI_220/XLXI_148/XLXI_140/Q to XLXI_220/XLXI_148/XLXI_140/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_149/XLXI_140/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_149/XLXI_141/Q (FF)
  Destination:       XLXI_220/XLXI_149/XLXI_141/Q (FF)
  Source Clock:      XLXI_220/XLXI_149/XLXI_140/Q falling
  Destination Clock: XLXI_220/XLXI_149/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_149/XLXI_141/Q to XLXI_220/XLXI_149/XLXI_141/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_148/XLXI_141/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_149/XLXI_140/Q (FF)
  Destination:       XLXI_220/XLXI_149/XLXI_140/Q (FF)
  Source Clock:      XLXI_220/XLXI_148/XLXI_141/Q falling
  Destination Clock: XLXI_220/XLXI_148/XLXI_141/Q falling

  Data Path: XLXI_220/XLXI_149/XLXI_140/Q to XLXI_220/XLXI_149/XLXI_140/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_150/XLXI_140/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_150/XLXI_141/Q (FF)
  Destination:       XLXI_220/XLXI_150/XLXI_141/Q (FF)
  Source Clock:      XLXI_220/XLXI_150/XLXI_140/Q falling
  Destination Clock: XLXI_220/XLXI_150/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_150/XLXI_141/Q to XLXI_220/XLXI_150/XLXI_141/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_149/XLXI_141/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_150/XLXI_140/Q (FF)
  Destination:       XLXI_220/XLXI_150/XLXI_140/Q (FF)
  Source Clock:      XLXI_220/XLXI_149/XLXI_141/Q falling
  Destination Clock: XLXI_220/XLXI_149/XLXI_141/Q falling

  Data Path: XLXI_220/XLXI_150/XLXI_140/Q to XLXI_220/XLXI_150/XLXI_140/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_151/XLXI_140/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_151/XLXI_141/Q (FF)
  Destination:       XLXI_220/XLXI_151/XLXI_141/Q (FF)
  Source Clock:      XLXI_220/XLXI_151/XLXI_140/Q falling
  Destination Clock: XLXI_220/XLXI_151/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_151/XLXI_141/Q to XLXI_220/XLXI_151/XLXI_141/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_150/XLXI_141/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_151/XLXI_140/Q (FF)
  Destination:       XLXI_220/XLXI_151/XLXI_140/Q (FF)
  Source Clock:      XLXI_220/XLXI_150/XLXI_141/Q falling
  Destination Clock: XLXI_220/XLXI_150/XLXI_141/Q falling

  Data Path: XLXI_220/XLXI_151/XLXI_140/Q to XLXI_220/XLXI_151/XLXI_140/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_152/XLXI_140/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_152/XLXI_141/Q (FF)
  Destination:       XLXI_220/XLXI_152/XLXI_141/Q (FF)
  Source Clock:      XLXI_220/XLXI_152/XLXI_140/Q falling
  Destination Clock: XLXI_220/XLXI_152/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_152/XLXI_141/Q to XLXI_220/XLXI_152/XLXI_141/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_151/XLXI_141/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_152/XLXI_140/Q (FF)
  Destination:       XLXI_220/XLXI_152/XLXI_140/Q (FF)
  Source Clock:      XLXI_220/XLXI_151/XLXI_141/Q falling
  Destination Clock: XLXI_220/XLXI_151/XLXI_141/Q falling

  Data Path: XLXI_220/XLXI_152/XLXI_140/Q to XLXI_220/XLXI_152/XLXI_140/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_153/XLXI_140/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_153/XLXI_141/Q (FF)
  Destination:       XLXI_220/XLXI_153/XLXI_141/Q (FF)
  Source Clock:      XLXI_220/XLXI_153/XLXI_140/Q falling
  Destination Clock: XLXI_220/XLXI_153/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_153/XLXI_141/Q to XLXI_220/XLXI_153/XLXI_141/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_152/XLXI_141/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_153/XLXI_140/Q (FF)
  Destination:       XLXI_220/XLXI_153/XLXI_140/Q (FF)
  Source Clock:      XLXI_220/XLXI_152/XLXI_141/Q falling
  Destination Clock: XLXI_220/XLXI_152/XLXI_141/Q falling

  Data Path: XLXI_220/XLXI_153/XLXI_140/Q to XLXI_220/XLXI_153/XLXI_140/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_162/XLXI_140/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_162/XLXI_141/Q (FF)
  Destination:       XLXI_220/XLXI_162/XLXI_141/Q (FF)
  Source Clock:      XLXI_220/XLXI_162/XLXI_140/Q falling
  Destination Clock: XLXI_220/XLXI_162/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_162/XLXI_141/Q to XLXI_220/XLXI_162/XLXI_141/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_153/XLXI_141/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_162/XLXI_140/Q (FF)
  Destination:       XLXI_220/XLXI_162/XLXI_140/Q (FF)
  Source Clock:      XLXI_220/XLXI_153/XLXI_141/Q falling
  Destination Clock: XLXI_220/XLXI_153/XLXI_141/Q falling

  Data Path: XLXI_220/XLXI_162/XLXI_140/Q to XLXI_220/XLXI_162/XLXI_140/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_161/XLXI_140/Q'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_161/XLXI_141/Q (FF)
  Destination:       XLXI_220/XLXI_161/XLXI_141/Q (FF)
  Source Clock:      XLXI_220/XLXI_161/XLXI_140/Q falling
  Destination Clock: XLXI_220/XLXI_161/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_161/XLXI_141/Q to XLXI_220/XLXI_161/XLXI_141/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_140/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_161/XLXI_140/Q (FF)
  Destination:       XLXI_220/XLXI_161/XLXI_140/Q (FF)
  Source Clock:      XLXI_220/XLXI_140/Q falling
  Destination Clock: XLXI_220/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_161/XLXI_140/Q to XLXI_220/XLXI_161/XLXI_140/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_220/XLXI_162/XLXI_141/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_220/XLXI_140/Q (FF)
  Destination:       XLXI_220/XLXI_140/Q (FF)
  Source Clock:      XLXI_220/XLXI_162/XLXI_141/Q falling
  Destination Clock: XLXI_220/XLXI_162/XLXI_141/Q falling

  Data Path: XLXI_220/XLXI_140/Q to XLXI_220/XLXI_140/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_48_o11_INV_0 (Q_Q_MUX_48_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_221/XLXI_39/XLXI_14/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_221/XLXI_39/XLXI_44/Q0 (FF)
  Destination:       XLXI_221/XLXI_39/XLXI_44/Q0 (FF)
  Source Clock:      XLXI_221/XLXI_39/XLXI_14/TC rising
  Destination Clock: XLXI_221/XLXI_39/XLXI_14/TC rising

  Data Path: XLXI_221/XLXI_39/XLXI_44/Q0 to XLXI_221/XLXI_39/XLXI_44/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_14_o_MUX_14_o11_INV_0 (Q3_GND_14_o_MUX_14_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_221/XLXI_39/XLXI_13/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_221/XLXI_39/XLXI_14/Q0 (FF)
  Destination:       XLXI_221/XLXI_39/XLXI_14/Q0 (FF)
  Source Clock:      XLXI_221/XLXI_39/XLXI_13/TC rising
  Destination Clock: XLXI_221/XLXI_39/XLXI_13/TC rising

  Data Path: XLXI_221/XLXI_39/XLXI_14/Q0 to XLXI_221/XLXI_39/XLXI_14/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_14_o_MUX_14_o11_INV_0 (Q3_GND_14_o_MUX_14_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_221/XLXI_39/XLXI_12/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_221/XLXI_39/XLXI_13/Q0 (FF)
  Destination:       XLXI_221/XLXI_39/XLXI_13/Q0 (FF)
  Source Clock:      XLXI_221/XLXI_39/XLXI_12/TC rising
  Destination Clock: XLXI_221/XLXI_39/XLXI_12/TC rising

  Data Path: XLXI_221/XLXI_39/XLXI_13/Q0 to XLXI_221/XLXI_39/XLXI_13/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_14_o_MUX_14_o11_INV_0 (Q3_GND_14_o_MUX_14_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_221/XLXI_39/XLXI_3/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_221/XLXI_39/XLXI_12/Q0 (FF)
  Destination:       XLXI_221/XLXI_39/XLXI_12/Q0 (FF)
  Source Clock:      XLXI_221/XLXI_39/XLXI_3/TC rising
  Destination Clock: XLXI_221/XLXI_39/XLXI_3/TC rising

  Data Path: XLXI_221/XLXI_39/XLXI_12/Q0 to XLXI_221/XLXI_39/XLXI_12/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_14_o_MUX_14_o11_INV_0 (Q3_GND_14_o_MUX_14_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_221/XLXI_39/XLXI_2/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_221/XLXI_39/XLXI_3/Q0 (FF)
  Destination:       XLXI_221/XLXI_39/XLXI_3/Q0 (FF)
  Source Clock:      XLXI_221/XLXI_39/XLXI_2/TC rising
  Destination Clock: XLXI_221/XLXI_39/XLXI_2/TC rising

  Data Path: XLXI_221/XLXI_39/XLXI_3/Q0 to XLXI_221/XLXI_39/XLXI_3/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_14_o_MUX_14_o11_INV_0 (Q3_GND_14_o_MUX_14_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_221/XLXI_39/XLXI_1/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_221/XLXI_39/XLXI_2/Q0 (FF)
  Destination:       XLXI_221/XLXI_39/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_221/XLXI_39/XLXI_1/TC rising
  Destination Clock: XLXI_221/XLXI_39/XLXI_1/TC rising

  Data Path: XLXI_221/XLXI_39/XLXI_2/Q0 to XLXI_221/XLXI_39/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_14_o_MUX_14_o11_INV_0 (Q3_GND_14_o_MUX_14_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_221/XLXN_110'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_221/XLXI_39/XLXI_1/Q0 (FF)
  Destination:       XLXI_221/XLXI_39/XLXI_1/Q0 (FF)
  Source Clock:      XLXI_221/XLXN_110 rising
  Destination Clock: XLXI_221/XLXN_110 rising

  Data Path: XLXI_221/XLXI_39/XLXI_1/Q0 to XLXI_221/XLXI_39/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_14_o_MUX_14_o11_INV_0 (Q3_GND_14_o_MUX_14_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkbb_K3_11_P132_OBUF'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_67/Q0 (FF)
  Destination:       XLXI_67/Q0 (FF)
  Source Clock:      clkbb_K3_11_P132_OBUF falling
  Destination Clock: clkbb_K3_11_P132_OBUF falling

  Data Path: XLXI_67/Q0 to XLXI_67/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_14_o_MUX_14_o11_INV_0 (Q3_GND_14_o_MUX_14_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cclk_K3_15_P124_OBUF'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_6/Q0 (FF)
  Destination:       XLXI_6/Q0 (FF)
  Source Clock:      cclk_K3_15_P124_OBUF falling
  Destination Clock: cclk_K3_15_P124_OBUF falling

  Data Path: XLXI_6/Q0 to XLXI_6/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_14_o_MUX_14_o11_INV_0 (Q3_GND_14_o_MUX_14_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_221/XLXI_39/XLXI_44/TC'
  Clock period: 3.472ns (frequency: 288.043MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               3.472ns (Levels of Logic = 2)
  Source:            XLXI_221/XLXI_20/Q0 (FF)
  Destination:       XLXI_221/XLXI_20/Q0 (FF)
  Source Clock:      XLXI_221/XLXI_39/XLXI_44/TC rising
  Destination Clock: XLXI_221/XLXI_39/XLXI_44/TC rising

  Data Path: XLXI_221/XLXI_20/Q0 to XLXI_221/XLXI_20/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.995  Q0 (Q0)
     end scope: 'XLXI_221/XLXI_20:Q0'
     AND2:I1->O           38   0.223   1.376  XLXI_221/XLXI_32 (XLXI_221/opo)
     begin scope: 'XLXI_221/XLXI_20:CLR'
     FDCE:CLR                  0.430          Q0
    ----------------------------------------
    Total                      3.472ns (1.100ns logic, 2.372ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_922'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_228/XLXI_7/Q (FF)
  Destination:       XLXI_228/XLXI_7/Q (FF)
  Source Clock:      XLXN_922 falling
  Destination Clock: XLXN_922 falling

  Data Path: XLXI_228/XLXI_7/Q to XLXI_228/XLXI_7/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_222/XLXN_12'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            XLXI_222/XLXI_1/Q (FF)
  Destination:       XLXI_222/XLXI_1/Q (FF)
  Source Clock:      XLXI_222/XLXN_12 rising
  Destination Clock: XLXI_222/XLXN_12 rising

  Data Path: XLXI_222/XLXI_1/Q to XLXI_222/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_222/XLXN_13'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            XLXI_222/XLXI_2/Q (FF)
  Destination:       XLXI_222/XLXI_2/Q (FF)
  Source Clock:      XLXI_222/XLXN_13 rising
  Destination Clock: XLXI_222/XLXN_13 rising

  Data Path: XLXI_222/XLXI_2/Q to XLXI_222/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_222/XLXN_14'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            XLXI_222/XLXI_3/Q (FF)
  Destination:       XLXI_222/XLXI_3/Q (FF)
  Source Clock:      XLXI_222/XLXN_14 rising
  Destination Clock: XLXI_222/XLXN_14 rising

  Data Path: XLXI_222/XLXI_3/Q to XLXI_222/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_222/XLXN_15'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            XLXI_222/XLXI_4/Q (FF)
  Destination:       XLXI_222/XLXI_4/Q (FF)
  Source Clock:      XLXI_222/XLXN_15 rising
  Destination Clock: XLXI_222/XLXN_15 rising

  Data Path: XLXI_222/XLXI_4/Q to XLXI_222/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_222/XLXN_11'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            XLXI_222/XLXI_5/Q (FF)
  Destination:       XLXI_222/XLXI_5/Q (FF)
  Source Clock:      XLXI_222/XLXN_11 rising
  Destination Clock: XLXI_222/XLXN_11 rising

  Data Path: XLXI_222/XLXI_5/Q to XLXI_222/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_12'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_1/Q (FF)
  Destination:       XLXI_1/XLXI_1/Q (FF)
  Source Clock:      XLXI_1/XLXN_12 rising
  Destination Clock: XLXI_1/XLXN_12 rising

  Data Path: XLXI_1/XLXI_1/Q to XLXI_1/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_13'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_2/Q (FF)
  Destination:       XLXI_1/XLXI_2/Q (FF)
  Source Clock:      XLXI_1/XLXN_13 rising
  Destination Clock: XLXI_1/XLXN_13 rising

  Data Path: XLXI_1/XLXI_2/Q to XLXI_1/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_14'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_3/Q (FF)
  Destination:       XLXI_1/XLXI_3/Q (FF)
  Source Clock:      XLXI_1/XLXN_14 rising
  Destination Clock: XLXI_1/XLXN_14 rising

  Data Path: XLXI_1/XLXI_3/Q to XLXI_1/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_15'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_4/Q (FF)
  Destination:       XLXI_1/XLXI_4/Q (FF)
  Source Clock:      XLXI_1/XLXN_15 rising
  Destination Clock: XLXI_1/XLXN_15 rising

  Data Path: XLXI_1/XLXI_4/Q to XLXI_1/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_11'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_5/Q (FF)
  Destination:       XLXI_1/XLXI_5/Q (FF)
  Source Clock:      XLXI_1/XLXN_11 rising
  Destination Clock: XLXI_1/XLXN_11 rising

  Data Path: XLXI_1/XLXI_5/Q to XLXI_1/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_167/XLXI_67/Q'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_128/XLXI_1/Q0 (FF)
  Destination:       XLXI_128/XLXI_1/Q0 (FF)
  Source Clock:      XLXI_167/XLXI_67/Q rising
  Destination Clock: XLXI_167/XLXI_67/Q rising

  Data Path: XLXI_128/XLXI_1/Q0 to XLXI_128/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q1_GND_23_o_add_0_OUT_xor<0>11_INV_0 (Q1_GND_23_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_922'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.160ns (Levels of Logic = 2)
  Source:            SW6__P56 (PAD)
  Destination:       XLXI_228/XLXI_7/Q (FF)
  Destination Clock: XLXN_922 falling

  Data Path: SW6__P56 to XLXI_228/XLXI_7/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  SW6__P56_IBUF (SW6__P56_IBUF)
     begin scope: 'XLXI_228/XLXI_7:T'
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      2.160ns (1.544ns logic, 0.616ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_167/XLXI_67/Q'
  Total number of paths / destination ports: 170 / 11
-------------------------------------------------------------------------
Offset:              8.813ns (Levels of Logic = 7)
  Source:            XLXI_133/XLXI_63/Q1 (FF)
  Destination:       b_P40 (PAD)
  Source Clock:      XLXI_167/XLXI_67/Q rising

  Data Path: XLXI_133/XLXI_63/Q1 to b_P40
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  Q1 (Q1)
     end scope: 'XLXI_133/XLXI_63:Q1'
     begin scope: 'XLXI_133/XLXI_2:S1'
     LUT5:I0->O           20   0.203   1.092  Mmux_O11 (O)
     end scope: 'XLXI_133/XLXI_2:O'
     INV:I->O              1   0.568   0.924  XLXI_140/XLXI_2/XLXI_14 (XLXI_140/XLXI_2/XLXN_9)
     AND3:I1->O            1   0.223   0.944  XLXI_140/XLXI_2/XLXI_5 (XLXI_140/XLXI_2/XLXN_14)
     OR5:I0->O             1   0.203   0.579  XLXI_140/XLXI_2/XLXI_17 (b_P40_OBUF)
     OBUF:I->O                 2.571          b_P40_OBUF (b_P40)
    ----------------------------------------
    Total                      8.813ns (4.215ns logic, 4.598ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_922'
  Total number of paths / destination ports: 14 / 2
-------------------------------------------------------------------------
Offset:              5.988ns (Levels of Logic = 6)
  Source:            XLXI_228/XLXI_6/Q (FF)
  Destination:       bitOut_K3_5_P140 (PAD)
  Source Clock:      XLXN_922 falling

  Data Path: XLXI_228/XLXI_6/Q to bitOut_K3_5_P140
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.864  Q (Q)
     end scope: 'XLXI_228/XLXI_6:Q'
     begin scope: 'XLXI_41:D6'
     LUT6:I2->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_3 (Mmux_S2_D7_Mux_0_o_3)
     MUXF7:I1->O           2   0.140   0.616  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_41:O'
     BUF:I->O              1   0.568   0.579  XLXI_141 (bitOut_K3_5_P140_OBUF)
     OBUF:I->O                 2.571          bitOut_K3_5_P140_OBUF (bitOut_K3_5_P140)
    ----------------------------------------
    Total                      5.988ns (3.929ns logic, 2.059ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cclk_K3_15_P124_OBUF'
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Offset:              6.213ns (Levels of Logic = 6)
  Source:            XLXI_6/Q0 (FF)
  Destination:       bitOut_K3_5_P140 (PAD)
  Source Clock:      cclk_K3_15_P124_OBUF falling

  Data Path: XLXI_6/Q0 to bitOut_K3_5_P140
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.089  Q0 (Q0)
     end scope: 'XLXI_6:Q0'
     begin scope: 'XLXI_41:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_3 (Mmux_S2_D7_Mux_0_o_3)
     MUXF7:I1->O           2   0.140   0.616  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_41:O'
     BUF:I->O              1   0.568   0.579  XLXI_141 (bitOut_K3_5_P140_OBUF)
     OBUF:I->O                 2.571          bitOut_K3_5_P140_OBUF (bitOut_K3_5_P140)
    ----------------------------------------
    Total                      6.213ns (3.929ns logic, 2.284ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_222/XLXN_11'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              9.723ns (Levels of Logic = 9)
  Source:            XLXI_222/XLXI_5/Q (FF)
  Destination:       buttonOut_K3_7_P138 (PAD)
  Source Clock:      XLXI_222/XLXN_11 rising

  Data Path: XLXI_222/XLXI_5/Q to buttonOut_K3_7_P138
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Q (Q)
     end scope: 'XLXI_222/XLXI_5:Q'
     INV:I->O              1   0.568   0.944  XLXI_2/XLXI_16 (XLXI_2/XLXN_14)
     AND5:I0->O            1   0.203   0.924  XLXI_2/XLXI_12 (XLXI_2/XLXN_19)
     OR2:I1->O             2   0.223   0.864  XLXI_2/XLXI_22 (P78_OBUF)
     begin scope: 'XLXI_229:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O           2   0.131   0.616  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_229:O'
     BUF:I->O              1   0.568   0.579  XLXI_142 (buttonOut_K3_7_P138_OBUF)
     OBUF:I->O                 2.571          buttonOut_K3_7_P138_OBUF (buttonOut_K3_7_P138)
    ----------------------------------------
    Total                      9.723ns (4.914ns logic, 4.809ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_222/XLXN_12'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              9.703ns (Levels of Logic = 9)
  Source:            XLXI_222/XLXI_1/Q (FF)
  Destination:       buttonOut_K3_7_P138 (PAD)
  Source Clock:      XLXI_222/XLXN_12 rising

  Data Path: XLXI_222/XLXI_1/Q to buttonOut_K3_7_P138
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Q (Q)
     end scope: 'XLXI_222/XLXI_1:Q'
     INV:I->O              1   0.568   0.924  XLXI_2/XLXI_21 (XLXI_2/XLXN_15)
     AND5:I1->O            1   0.203   0.944  XLXI_2/XLXI_17 (XLXI_2/XLXN_20)
     OR2:I0->O             2   0.203   0.864  XLXI_2/XLXI_22 (P78_OBUF)
     begin scope: 'XLXI_229:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O           2   0.131   0.616  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_229:O'
     BUF:I->O              1   0.568   0.579  XLXI_142 (buttonOut_K3_7_P138_OBUF)
     OBUF:I->O                 2.571          buttonOut_K3_7_P138_OBUF (buttonOut_K3_7_P138)
    ----------------------------------------
    Total                      9.703ns (4.894ns logic, 4.809ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_222/XLXN_13'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              9.606ns (Levels of Logic = 9)
  Source:            XLXI_222/XLXI_2/Q (FF)
  Destination:       buttonOut_K3_7_P138 (PAD)
  Source Clock:      XLXI_222/XLXN_13 rising

  Data Path: XLXI_222/XLXI_2/Q to buttonOut_K3_7_P138
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Q (Q)
     end scope: 'XLXI_222/XLXI_2:Q'
     INV:I->O              1   0.568   0.827  XLXI_2/XLXI_15 (XLXI_2/XLXN_13)
     AND5:I2->O            1   0.203   0.924  XLXI_2/XLXI_12 (XLXI_2/XLXN_19)
     OR2:I1->O             2   0.223   0.864  XLXI_2/XLXI_22 (P78_OBUF)
     begin scope: 'XLXI_229:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O           2   0.131   0.616  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_229:O'
     BUF:I->O              1   0.568   0.579  XLXI_142 (buttonOut_K3_7_P138_OBUF)
     OBUF:I->O                 2.571          buttonOut_K3_7_P138_OBUF (buttonOut_K3_7_P138)
    ----------------------------------------
    Total                      9.606ns (4.914ns logic, 4.692ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_222/XLXN_14'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              9.589ns (Levels of Logic = 9)
  Source:            XLXI_222/XLXI_3/Q (FF)
  Destination:       buttonOut_K3_7_P138 (PAD)
  Source Clock:      XLXI_222/XLXN_14 rising

  Data Path: XLXI_222/XLXI_3/Q to buttonOut_K3_7_P138
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Q (Q)
     end scope: 'XLXI_222/XLXI_3:Q'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_14 (XLXI_2/XLXN_12)
     AND5:I3->O            1   0.205   0.924  XLXI_2/XLXI_12 (XLXI_2/XLXN_19)
     OR2:I1->O             2   0.223   0.864  XLXI_2/XLXI_22 (P78_OBUF)
     begin scope: 'XLXI_229:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O           2   0.131   0.616  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_229:O'
     BUF:I->O              1   0.568   0.579  XLXI_142 (buttonOut_K3_7_P138_OBUF)
     OBUF:I->O                 2.571          buttonOut_K3_7_P138_OBUF (buttonOut_K3_7_P138)
    ----------------------------------------
    Total                      9.589ns (4.916ns logic, 4.673ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_222/XLXN_15'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              9.463ns (Levels of Logic = 9)
  Source:            XLXI_222/XLXI_4/Q (FF)
  Destination:       buttonOut_K3_7_P138 (PAD)
  Source Clock:      XLXI_222/XLXN_15 rising

  Data Path: XLXI_222/XLXI_4/Q to buttonOut_K3_7_P138
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Q (Q)
     end scope: 'XLXI_222/XLXI_4:Q'
     INV:I->O              1   0.568   0.684  XLXI_2/XLXI_13 (XLXI_2/XLXN_11)
     AND5:I4->O            1   0.203   0.924  XLXI_2/XLXI_12 (XLXI_2/XLXN_19)
     OR2:I1->O             2   0.223   0.864  XLXI_2/XLXI_22 (P78_OBUF)
     begin scope: 'XLXI_229:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O           2   0.131   0.616  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_229:O'
     BUF:I->O              1   0.568   0.579  XLXI_142 (buttonOut_K3_7_P138_OBUF)
     OBUF:I->O                 2.571          buttonOut_K3_7_P138_OBUF (buttonOut_K3_7_P138)
    ----------------------------------------
    Total                      9.463ns (4.914ns logic, 4.549ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkbb_K3_11_P132_OBUF'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              6.204ns (Levels of Logic = 6)
  Source:            XLXI_67/Q0 (FF)
  Destination:       buttonOut_K3_7_P138 (PAD)
  Source Clock:      clkbb_K3_11_P132_OBUF falling

  Data Path: XLXI_67/Q0 to buttonOut_K3_7_P138
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.089  Q0 (Q0)
     end scope: 'XLXI_67:Q0'
     begin scope: 'XLXI_229:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O           2   0.131   0.616  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_229:O'
     BUF:I->O              1   0.568   0.579  XLXI_142 (buttonOut_K3_7_P138_OBUF)
     OBUF:I->O                 2.571          buttonOut_K3_7_P138_OBUF (buttonOut_K3_7_P138)
    ----------------------------------------
    Total                      6.204ns (3.920ns logic, 2.284ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_220/XLXI_161/XLXI_140/Q'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.852ns (Levels of Logic = 3)
  Source:            XLXI_220/XLXI_161/XLXI_141/Q (FF)
  Destination:       cclk_K3_15_P124 (PAD)
  Source Clock:      XLXI_220/XLXI_161/XLXI_140/Q falling

  Data Path: XLXI_220/XLXI_161/XLXI_141/Q to cclk_K3_15_P124
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  Q (Q)
     end scope: 'XLXI_220/XLXI_161/XLXI_141:Q'
     AND2:I0->O            2   0.203   0.616  XLXI_64/XLXI_2 (clkbb_K3_11_P132_OBUF)
     OBUF:I->O                 2.571          clkbb_K3_11_P132_OBUF (clkbb_K3_11_P132)
    ----------------------------------------
    Total                      4.852ns (3.221ns logic, 1.632ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXN_15'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.032ns (Levels of Logic = 4)
  Source:            XLXI_1/XLXI_4/Q (FF)
  Destination:       cclk_K3_15_P124 (PAD)
  Source Clock:      XLXI_1/XLXN_15 rising

  Data Path: XLXI_1/XLXI_4/Q to cclk_K3_15_P124
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.048  Q (Q)
     end scope: 'XLXI_1/XLXI_4:Q'
     OR5:I0->O             1   0.203   0.924  XLXI_3/XLXI_1 (XLXI_3/XLXN_1)
     AND2:I1->O            2   0.223   0.616  XLXI_3/XLXI_2 (cclk_K3_15_P124_OBUF)
     OBUF:I->O                 2.571          cclk_K3_15_P124_OBUF (cclk_K3_15_P124)
    ----------------------------------------
    Total                      6.032ns (3.444ns logic, 2.588ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXN_14'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.012ns (Levels of Logic = 4)
  Source:            XLXI_1/XLXI_3/Q (FF)
  Destination:       cclk_K3_15_P124 (PAD)
  Source Clock:      XLXI_1/XLXN_14 rising

  Data Path: XLXI_1/XLXI_3/Q to cclk_K3_15_P124
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.028  Q (Q)
     end scope: 'XLXI_1/XLXI_3:Q'
     OR5:I1->O             1   0.203   0.924  XLXI_3/XLXI_1 (XLXI_3/XLXN_1)
     AND2:I1->O            2   0.223   0.616  XLXI_3/XLXI_2 (cclk_K3_15_P124_OBUF)
     OBUF:I->O                 2.571          cclk_K3_15_P124_OBUF (cclk_K3_15_P124)
    ----------------------------------------
    Total                      6.012ns (3.444ns logic, 2.568ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXN_13'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.915ns (Levels of Logic = 4)
  Source:            XLXI_1/XLXI_2/Q (FF)
  Destination:       cclk_K3_15_P124 (PAD)
  Source Clock:      XLXI_1/XLXN_13 rising

  Data Path: XLXI_1/XLXI_2/Q to cclk_K3_15_P124
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.931  Q (Q)
     end scope: 'XLXI_1/XLXI_2:Q'
     OR5:I2->O             1   0.203   0.924  XLXI_3/XLXI_1 (XLXI_3/XLXN_1)
     AND2:I1->O            2   0.223   0.616  XLXI_3/XLXI_2 (cclk_K3_15_P124_OBUF)
     OBUF:I->O                 2.571          cclk_K3_15_P124_OBUF (cclk_K3_15_P124)
    ----------------------------------------
    Total                      5.915ns (3.444ns logic, 2.471ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXN_12'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.898ns (Levels of Logic = 4)
  Source:            XLXI_1/XLXI_1/Q (FF)
  Destination:       cclk_K3_15_P124 (PAD)
  Source Clock:      XLXI_1/XLXN_12 rising

  Data Path: XLXI_1/XLXI_1/Q to cclk_K3_15_P124
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q (Q)
     end scope: 'XLXI_1/XLXI_1:Q'
     OR5:I3->O             1   0.205   0.924  XLXI_3/XLXI_1 (XLXI_3/XLXN_1)
     AND2:I1->O            2   0.223   0.616  XLXI_3/XLXI_2 (cclk_K3_15_P124_OBUF)
     OBUF:I->O                 2.571          cclk_K3_15_P124_OBUF (cclk_K3_15_P124)
    ----------------------------------------
    Total                      5.898ns (3.446ns logic, 2.452ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXN_11'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.772ns (Levels of Logic = 4)
  Source:            XLXI_1/XLXI_5/Q (FF)
  Destination:       cclk_K3_15_P124 (PAD)
  Source Clock:      XLXI_1/XLXN_11 rising

  Data Path: XLXI_1/XLXI_5/Q to cclk_K3_15_P124
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.788  Q (Q)
     end scope: 'XLXI_1/XLXI_5:Q'
     OR5:I4->O             1   0.203   0.924  XLXI_3/XLXI_1 (XLXI_3/XLXN_1)
     AND2:I1->O            2   0.223   0.616  XLXI_3/XLXI_2 (cclk_K3_15_P124_OBUF)
     OBUF:I->O                 2.571          cclk_K3_15_P124_OBUF (cclk_K3_15_P124)
    ----------------------------------------
    Total                      5.772ns (3.444ns logic, 2.328ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7689 / 7
-------------------------------------------------------------------------
Delay:               15.089ns (Levels of Logic = 12)
  Source:            SW6__P56 (PAD)
  Destination:       e_P32 (PAD)

  Data Path: SW6__P56 to e_P32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  SW6__P56_IBUF (SW6__P56_IBUF)
     BUF:I->O              9   0.568   1.174  XLXI_117 (bin<6>)
     LUT5:I0->O            5   0.203   1.059  XLXI_114/Mmux_U2bcd21 (XLXI_114/Madd_U3bin[3]_GND_20_o_add_13_OUT_lut<2>)
     LUT5:I0->O            4   0.203   0.912  XLXI_114/U3bin[3]_U3bin[2]_OR_11_o1 (XLXI_114/U3bin[3]_U3bin[2]_OR_11_o)
     LUT5:I2->O            3   0.205   0.755  XLXI_114/U4bin[3]_U4bin[2]_OR_13_o2 (XLXI_114/U4bin[3]_U4bin[2]_OR_13_o)
     LUT6:I4->O            1   0.203   0.684  XLXI_114/Mmux_U4bcd42 (bcd<4>)
     begin scope: 'XLXI_133/XLXI_1:D1'
     LUT5:I3->O           19   0.203   1.071  Mmux_O11 (O)
     end scope: 'XLXI_133/XLXI_1:O'
     INV:I->O              1   0.568   0.944  XLXI_140/XLXI_5/XLXI_13 (XLXI_140/XLXI_5/XLXN_7)
     AND2:I0->O            1   0.203   0.827  XLXI_140/XLXI_5/XLXI_2 (XLXI_140/XLXI_5/XLXN_2)
     OR4:I2->O             1   0.320   0.579  XLXI_140/XLXI_5/XLXI_5 (e_P32_OBUF)
     OBUF:I->O                 2.571          e_P32_OBUF (e_P32)
    ----------------------------------------
    Total                     15.089ns (6.469ns logic, 8.620ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |         |         |    1.950|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_11
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_1/XLXN_11      |    2.016|         |         |         |
cclk_K3_15_P124_OBUF|         |    1.926|         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_12
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_1/XLXN_12      |    2.016|         |         |         |
cclk_K3_15_P124_OBUF|         |    1.926|         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_13
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_1/XLXN_13      |    2.016|         |         |         |
cclk_K3_15_P124_OBUF|         |    1.926|         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_14
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_1/XLXN_14      |    2.016|         |         |         |
cclk_K3_15_P124_OBUF|         |    1.926|         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_15
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_1/XLXN_15      |    2.016|         |         |         |
cclk_K3_15_P124_OBUF|         |    1.926|         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_1/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_167/XLXI_1/Q|         |         |    1.950|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_10/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_167/XLXI_10/Q|         |         |    1.950|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_2/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_167/XLXI_2/Q|         |         |    1.950|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_46/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_167/XLXI_46/Q|         |         |    1.950|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_47/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_167/XLXI_47/Q|         |         |    1.950|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_5/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_167/XLXI_5/Q|         |         |    1.950|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_50/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_167/XLXI_50/Q|         |         |    1.950|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_51/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_167/XLXI_51/Q|         |         |    1.950|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_58/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_167/XLXI_58/Q|         |         |    1.950|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_59/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_167/XLXI_59/Q|         |         |    1.950|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_6/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_167/XLXI_6/Q|         |         |    1.950|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_62/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_167/XLXI_62/Q|         |         |    1.950|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_63/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_167/XLXI_63/Q|         |         |    1.950|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_66/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_167/XLXI_66/Q|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_67/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_167/XLXI_67/Q|    2.078|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_167/XLXI_9/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_167/XLXI_9/Q|         |         |    1.950|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_140/Q
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_220/XLXI_140/Q|         |         |    1.950|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_146/XLXI_140/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_146/XLXI_140/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_146/XLXI_141/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_146/XLXI_141/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_147/XLXI_140/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_147/XLXI_140/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_147/XLXI_141/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_147/XLXI_141/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_148/XLXI_140/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_148/XLXI_140/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_148/XLXI_141/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_148/XLXI_141/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_149/XLXI_140/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_149/XLXI_140/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_149/XLXI_141/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_149/XLXI_141/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_150/XLXI_140/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_150/XLXI_140/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_150/XLXI_141/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_150/XLXI_141/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_151/XLXI_140/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_151/XLXI_140/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_151/XLXI_141/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_151/XLXI_141/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_152/XLXI_140/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_152/XLXI_140/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_152/XLXI_141/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_152/XLXI_141/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_153/XLXI_140/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_153/XLXI_140/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_153/XLXI_141/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_153/XLXI_141/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_161/XLXI_140/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_161/XLXI_140/Q|         |         |    1.984|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_162/XLXI_140/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_162/XLXI_140/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_220/XLXI_162/XLXI_141/Q
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_220/XLXI_162/XLXI_141/Q|         |         |    1.950|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_221/XLXI_39/XLXI_1/TC
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_221/XLXI_39/XLXI_1/TC |    2.048|         |         |         |
XLXI_221/XLXI_39/XLXI_44/TC|    3.472|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_221/XLXI_39/XLXI_12/TC
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_221/XLXI_39/XLXI_12/TC|    2.048|         |         |         |
XLXI_221/XLXI_39/XLXI_44/TC|    3.472|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_221/XLXI_39/XLXI_13/TC
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_221/XLXI_39/XLXI_13/TC|    2.048|         |         |         |
XLXI_221/XLXI_39/XLXI_44/TC|    3.472|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_221/XLXI_39/XLXI_14/TC
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_221/XLXI_39/XLXI_14/TC|    2.048|         |         |         |
XLXI_221/XLXI_39/XLXI_44/TC|    3.472|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_221/XLXI_39/XLXI_2/TC
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_221/XLXI_39/XLXI_2/TC |    2.048|         |         |         |
XLXI_221/XLXI_39/XLXI_44/TC|    3.472|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_221/XLXI_39/XLXI_3/TC
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_221/XLXI_39/XLXI_3/TC |    2.048|         |         |         |
XLXI_221/XLXI_39/XLXI_44/TC|    3.472|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_221/XLXI_39/XLXI_44/TC
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_221/XLXI_39/XLXI_44/TC|    3.472|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_221/XLXN_110
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_221/XLXI_39/XLXI_44/TC|    3.472|         |         |         |
XLXI_221/XLXN_110          |    2.048|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_221/ind
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_221/XLXI_39/XLXI_44/TC|    3.472|         |         |         |
XLXI_221/ind               |    1.984|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_222/XLXN_11
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_222/XLXN_11     |    2.216|         |         |         |
clkbb_K3_11_P132_OBUF|         |    1.759|         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_222/XLXN_12
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_222/XLXN_12     |    2.216|         |         |         |
clkbb_K3_11_P132_OBUF|         |    1.759|         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_222/XLXN_13
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_222/XLXN_13     |    2.216|         |         |         |
clkbb_K3_11_P132_OBUF|         |    1.759|         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_222/XLXN_14
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_222/XLXN_14     |    2.216|         |         |         |
clkbb_K3_11_P132_OBUF|         |    1.759|         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_222/XLXN_15
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_222/XLXN_15     |    2.216|         |         |         |
clkbb_K3_11_P132_OBUF|         |    1.759|         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_922
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXN_922            |         |         |    1.950|         |
cclk_K3_15_P124_OBUF|         |         |    1.926|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cclk_K3_15_P124_OBUF
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
cclk_K3_15_P124_OBUF|         |         |    2.078|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkbb_K3_11_P132_OBUF
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clkbb_K3_11_P132_OBUF|         |         |    2.078|         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.33 secs
 
--> 

Total memory usage is 4503012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :   47 (   0 filtered)

