//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Aug  1 10:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_35
.address_size 64

.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.visible .entry _Z13AffineForwardPKfPKiS0_iPf(
	.param .u64 _Z13AffineForwardPKfPKiS0_iPf_param_0,
	.param .u64 _Z13AffineForwardPKfPKiS0_iPf_param_1,
	.param .u64 _Z13AffineForwardPKfPKiS0_iPf_param_2,
	.param .u32 _Z13AffineForwardPKfPKiS0_iPf_param_3,
	.param .u64 _Z13AffineForwardPKfPKiS0_iPf_param_4
)
{
	.local .align 4 .b8 	__local_depot5[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<167>;
	.reg .s32 	%r<1116>;
	.reg .f32 	%f<621>;
	.reg .s64 	%rd<137>;
	.reg .f64 	%fd<15>;


	mov.u64 	%SPL, __local_depot5;
	ld.param.u64 	%rd68, [_Z13AffineForwardPKfPKiS0_iPf_param_0];
	ld.param.u64 	%rd71, [_Z13AffineForwardPKfPKiS0_iPf_param_1];
	ld.param.u64 	%rd69, [_Z13AffineForwardPKfPKiS0_iPf_param_2];
	ld.param.u32 	%r366, [_Z13AffineForwardPKfPKiS0_iPf_param_3];
	ld.param.u64 	%rd70, [_Z13AffineForwardPKfPKiS0_iPf_param_4];
	cvta.to.global.u64 	%rd1, %rd71;
	add.u64 	%rd72, %SPL, 0;
	mov.u32 	%r367, %ntid.x;
	mov.u32 	%r368, %ctaid.x;
	mov.u32 	%r369, %tid.x;
	mad.lo.s32 	%r1, %r367, %r368, %r369;
	setp.ge.s32	%p1, %r1, %r366;
	@%p1 bra 	BB5_251;

	cvta.to.global.u64 	%rd73, %rd69;
	ld.global.u32 	%r370, [%rd1];
	rem.s32 	%r371, %r1, %r370;
	div.s32 	%r372, %r1, %r370;
	ld.global.u32 	%r373, [%rd1+4];
	rem.s32 	%r374, %r372, %r373;
	div.s32 	%r375, %r372, %r373;
	ld.global.u32 	%r376, [%rd1+8];
	rem.s32 	%r2, %r375, %r376;
	div.s32 	%r3, %r375, %r376;
	mul.lo.s32 	%r377, %r3, 7;
	mul.wide.s32 	%rd74, %r377, 4;
	add.s64 	%rd3, %rd73, %rd74;
	cvt.rn.f32.s32	%f242, %r374;
	cvt.rn.f32.s32	%f1, %r373;
	div.rn.f32 	%f243, %f242, %f1;
	cvt.f64.f32	%fd1, %f243;
	add.f64 	%fd2, %fd1, 0dBFE0000000000000;
	add.f64 	%fd3, %fd2, %fd2;
	cvt.rn.f32.f64	%f2, %fd3;
	cvt.rn.f32.s32	%f244, %r371;
	cvt.rn.f32.s32	%f3, %r370;
	div.rn.f32 	%f245, %f244, %f3;
	cvt.f64.f32	%fd4, %f245;
	add.f64 	%fd5, %fd4, 0dBFE0000000000000;
	add.f64 	%fd6, %fd5, %fd5;
	cvt.rn.f32.f64	%f4, %fd6;
	ld.global.f32 	%f5, [%rd3];
	ld.global.f32 	%f6, [%rd3+24];
	abs.f32 	%f7, %f6;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f613, %f6;
	@%p2 bra 	BB5_3;

	mov.f32 	%f246, 0f00000000;
	mul.rn.f32 	%f8, %f6, %f246;
	mov.f32 	%f613, %f8;

BB5_3:
	mov.f32 	%f9, %f613;
	mul.f32 	%f247, %f9, 0f3F22F983;
	cvt.rni.s32.f32	%r1025, %f247;
	cvt.rn.f32.s32	%f248, %r1025;
	neg.f32 	%f249, %f248;
	mov.f32 	%f250, 0f3FC90FDA;
	fma.rn.f32 	%f251, %f249, %f250, %f9;
	mov.f32 	%f252, 0f33A22168;
	fma.rn.f32 	%f253, %f249, %f252, %f251;
	mov.f32 	%f254, 0f27C234C5;
	fma.rn.f32 	%f547, %f249, %f254, %f253;
	abs.f32 	%f255, %f9;
	add.s64 	%rd4, %rd72, 24;
	setp.leu.f32	%p3, %f255, 0f47CE4780;
	@%p3 bra 	BB5_11;

	mov.b32 	 %r5, %f9;
	shr.u32 	%r6, %r5, 23;
	bfe.u32 	%r380, %r5, 23, 8;
	add.s32 	%r381, %r380, -128;
	shl.b32 	%r382, %r5, 8;
	or.b32  	%r7, %r382, -2147483648;
	shr.u32 	%r383, %r381, 5;
	mov.u32 	%r384, 4;
	sub.s32 	%r8, %r384, %r383;
	mov.u32 	%r1019, 0;
	mov.u32 	%r1018, %r1019;
	mov.u64 	%rd102, __cudart_i2opi_f;
	mov.u64 	%rd136, %rd72;

BB5_5:
	.pragma "nounroll";
	ld.const.u32 	%r387, [%rd102];
	// inline asm
	{
	mad.lo.cc.u32   %r385, %r387, %r7, %r1019;
	madc.hi.u32     %r386, %r387, %r7,  0;
	}
	// inline asm
	st.local.u32 	[%rd136], %r385;
	add.s64 	%rd136, %rd136, 4;
	add.s64 	%rd102, %rd102, 4;
	add.s32 	%r1018, %r1018, 1;
	setp.ne.s32	%p4, %r1018, 6;
	mov.u32 	%r1019, %r386;
	@%p4 bra 	BB5_5;

	and.b32  	%r13, %r5, -2147483648;
	st.local.u32 	[%rd4], %r386;
	add.s32 	%r390, %r8, 2;
	mul.wide.s32 	%rd76, %r390, 4;
	add.s64 	%rd9, %rd72, %rd76;
	ld.local.u32 	%r1020, [%rd9];
	ld.local.u32 	%r1021, [%rd9+-4];
	and.b32  	%r16, %r6, 31;
	setp.eq.s32	%p5, %r16, 0;
	@%p5 bra 	BB5_8;

	mov.u32 	%r391, 32;
	sub.s32 	%r392, %r391, %r16;
	shr.u32 	%r393, %r1021, %r392;
	shl.b32 	%r394, %r1020, %r16;
	add.s32 	%r1020, %r393, %r394;
	ld.local.u32 	%r395, [%rd9+-8];
	shr.u32 	%r396, %r395, %r392;
	shl.b32 	%r397, %r1021, %r16;
	add.s32 	%r1021, %r396, %r397;

BB5_8:
	shr.u32 	%r398, %r1021, 30;
	shl.b32 	%r399, %r1020, 2;
	add.s32 	%r1022, %r398, %r399;
	shl.b32 	%r22, %r1021, 2;
	shr.u32 	%r400, %r1022, 31;
	shr.u32 	%r401, %r1020, 30;
	add.s32 	%r23, %r400, %r401;
	setp.eq.s32	%p6, %r400, 0;
	mov.u32 	%r1023, %r13;
	mov.u32 	%r1024, %r22;
	@%p6 bra 	BB5_10;

	not.b32 	%r402, %r1022;
	neg.s32 	%r24, %r22;
	setp.eq.s32	%p7, %r22, 0;
	selp.u32	%r403, 1, 0, %p7;
	add.s32 	%r1022, %r403, %r402;
	xor.b32  	%r26, %r13, -2147483648;
	mov.u32 	%r1023, %r26;
	mov.u32 	%r1024, %r24;

BB5_10:
	mov.u32 	%r28, %r1023;
	neg.s32 	%r404, %r23;
	setp.eq.s32	%p8, %r13, 0;
	selp.b32	%r1025, %r23, %r404, %p8;
	clz.b32 	%r405, %r1022;
	setp.eq.s32	%p9, %r405, 0;
	shl.b32 	%r406, %r1022, %r405;
	mov.u32 	%r407, 32;
	sub.s32 	%r408, %r407, %r405;
	shr.u32 	%r409, %r1024, %r408;
	add.s32 	%r410, %r409, %r406;
	selp.b32	%r411, %r1022, %r410, %p9;
	mul.lo.s32 	%r412, %r411, -921707870;
	mov.u32 	%r413, -921707870;
	mul.hi.u32 	%r414, %r411, %r413;
	setp.gt.s32	%p10, %r414, 0;
	shl.b32 	%r415, %r414, 1;
	shr.u32 	%r416, %r412, 31;
	add.s32 	%r417, %r416, %r415;
	selp.b32	%r418, %r417, %r414, %p10;
	selp.b32	%r419, -1, 0, %p10;
	mov.u32 	%r420, 126;
	sub.s32 	%r421, %r420, %r405;
	add.s32 	%r422, %r421, %r419;
	shl.b32 	%r423, %r422, 23;
	add.s32 	%r424, %r418, 1;
	shr.u32 	%r425, %r424, 7;
	add.s32 	%r426, %r425, 1;
	shr.u32 	%r427, %r426, 1;
	add.s32 	%r428, %r427, %r423;
	or.b32  	%r429, %r428, %r28;
	mov.b32 	 %f547, %r429;

BB5_11:
	cvta.to.global.u64 	%rd10, %rd70;
	cvta.to.global.u64 	%rd11, %rd68;
	mul.rn.f32 	%f13, %f547, %f547;
	add.s32 	%r32, %r1025, 1;
	and.b32  	%r33, %r32, 1;
	setp.eq.s32	%p11, %r33, 0;
	@%p11 bra 	BB5_13;

	mov.f32 	%f256, 0fBAB6061A;
	mov.f32 	%f257, 0f37CCF5CE;
	fma.rn.f32 	%f548, %f257, %f13, %f256;
	bra.uni 	BB5_14;

BB5_13:
	mov.f32 	%f258, 0f3C08839E;
	mov.f32 	%f259, 0fB94CA1F9;
	fma.rn.f32 	%f548, %f259, %f13, %f258;

BB5_14:
	@%p11 bra 	BB5_16;

	mov.f32 	%f260, 0f3D2AAAA5;
	fma.rn.f32 	%f261, %f548, %f13, %f260;
	mov.f32 	%f262, 0fBF000000;
	fma.rn.f32 	%f549, %f261, %f13, %f262;
	bra.uni 	BB5_17;

BB5_16:
	mov.f32 	%f263, 0fBE2AAAA3;
	fma.rn.f32 	%f264, %f548, %f13, %f263;
	mov.f32 	%f265, 0f00000000;
	fma.rn.f32 	%f549, %f264, %f13, %f265;

BB5_17:
	fma.rn.f32 	%f550, %f549, %f547, %f547;
	@%p11 bra 	BB5_19;

	mov.f32 	%f266, 0f3F800000;
	fma.rn.f32 	%f550, %f549, %f13, %f266;

BB5_19:
	and.b32  	%r430, %r32, 2;
	setp.eq.s32	%p14, %r430, 0;
	@%p14 bra 	BB5_21;

	mov.f32 	%f267, 0f00000000;
	mov.f32 	%f268, 0fBF800000;
	fma.rn.f32 	%f550, %f550, %f268, %f267;

BB5_21:
	ld.global.f32 	%f25, [%rd3+4];
	mov.f32 	%f612, %f6;
	@%p2 bra 	BB5_23;

	mov.f32 	%f269, 0f00000000;
	mul.rn.f32 	%f612, %f6, %f269;

BB5_23:
	mul.f32 	%f270, %f612, 0f3F22F983;
	cvt.rni.s32.f32	%r1033, %f270;
	cvt.rn.f32.s32	%f271, %r1033;
	neg.f32 	%f272, %f271;
	fma.rn.f32 	%f274, %f272, %f250, %f612;
	fma.rn.f32 	%f276, %f272, %f252, %f274;
	fma.rn.f32 	%f551, %f272, %f254, %f276;
	abs.f32 	%f278, %f612;
	setp.leu.f32	%p16, %f278, 0f47CE4780;
	@%p16 bra 	BB5_31;

	mov.b32 	 %r35, %f612;
	shr.u32 	%r36, %r35, 23;
	bfe.u32 	%r433, %r35, 23, 8;
	add.s32 	%r434, %r433, -128;
	shl.b32 	%r435, %r35, 8;
	or.b32  	%r37, %r435, -2147483648;
	shr.u32 	%r436, %r434, 5;
	mov.u32 	%r437, 4;
	sub.s32 	%r38, %r437, %r436;
	mov.u32 	%r1027, 0;
	mov.u32 	%r1026, %r1027;
	mov.u64 	%rd103, __cudart_i2opi_f;
	mov.u64 	%rd135, %rd72;

BB5_25:
	.pragma "nounroll";
	ld.const.u32 	%r440, [%rd103];
	// inline asm
	{
	mad.lo.cc.u32   %r438, %r440, %r37, %r1027;
	madc.hi.u32     %r439, %r440, %r37,  0;
	}
	// inline asm
	st.local.u32 	[%rd135], %r438;
	add.s64 	%rd135, %rd135, 4;
	add.s64 	%rd103, %rd103, 4;
	add.s32 	%r1026, %r1026, 1;
	setp.ne.s32	%p17, %r1026, 6;
	mov.u32 	%r1027, %r439;
	@%p17 bra 	BB5_25;

	and.b32  	%r43, %r35, -2147483648;
	st.local.u32 	[%rd4], %r439;
	add.s32 	%r443, %r38, 2;
	mul.wide.s32 	%rd78, %r443, 4;
	add.s64 	%rd16, %rd72, %rd78;
	ld.local.u32 	%r1028, [%rd16];
	ld.local.u32 	%r1029, [%rd16+-4];
	and.b32  	%r46, %r36, 31;
	setp.eq.s32	%p18, %r46, 0;
	@%p18 bra 	BB5_28;

	mov.u32 	%r444, 32;
	sub.s32 	%r445, %r444, %r46;
	shr.u32 	%r446, %r1029, %r445;
	shl.b32 	%r447, %r1028, %r46;
	add.s32 	%r1028, %r446, %r447;
	ld.local.u32 	%r448, [%rd16+-8];
	shr.u32 	%r449, %r448, %r445;
	shl.b32 	%r450, %r1029, %r46;
	add.s32 	%r1029, %r449, %r450;

BB5_28:
	shr.u32 	%r451, %r1029, 30;
	shl.b32 	%r452, %r1028, 2;
	add.s32 	%r1030, %r451, %r452;
	shl.b32 	%r52, %r1029, 2;
	shr.u32 	%r453, %r1030, 31;
	shr.u32 	%r454, %r1028, 30;
	add.s32 	%r53, %r453, %r454;
	setp.eq.s32	%p19, %r453, 0;
	mov.u32 	%r1031, %r43;
	mov.u32 	%r1032, %r52;
	@%p19 bra 	BB5_30;

	not.b32 	%r455, %r1030;
	neg.s32 	%r54, %r52;
	setp.eq.s32	%p20, %r52, 0;
	selp.u32	%r456, 1, 0, %p20;
	add.s32 	%r1030, %r456, %r455;
	xor.b32  	%r56, %r43, -2147483648;
	mov.u32 	%r1031, %r56;
	mov.u32 	%r1032, %r54;

BB5_30:
	mov.u32 	%r58, %r1031;
	neg.s32 	%r457, %r53;
	setp.eq.s32	%p21, %r43, 0;
	selp.b32	%r1033, %r53, %r457, %p21;
	clz.b32 	%r458, %r1030;
	setp.eq.s32	%p22, %r458, 0;
	shl.b32 	%r459, %r1030, %r458;
	mov.u32 	%r460, 32;
	sub.s32 	%r461, %r460, %r458;
	shr.u32 	%r462, %r1032, %r461;
	add.s32 	%r463, %r462, %r459;
	selp.b32	%r464, %r1030, %r463, %p22;
	mul.lo.s32 	%r465, %r464, -921707870;
	mov.u32 	%r466, -921707870;
	mul.hi.u32 	%r467, %r464, %r466;
	setp.gt.s32	%p23, %r467, 0;
	shl.b32 	%r468, %r467, 1;
	shr.u32 	%r469, %r465, 31;
	add.s32 	%r470, %r469, %r468;
	selp.b32	%r471, %r470, %r467, %p23;
	selp.b32	%r472, -1, 0, %p23;
	mov.u32 	%r473, 126;
	sub.s32 	%r474, %r473, %r458;
	add.s32 	%r475, %r474, %r472;
	shl.b32 	%r476, %r475, 23;
	add.s32 	%r477, %r471, 1;
	shr.u32 	%r478, %r477, 7;
	add.s32 	%r479, %r478, 1;
	shr.u32 	%r480, %r479, 1;
	add.s32 	%r481, %r480, %r476;
	or.b32  	%r482, %r481, %r58;
	mov.b32 	 %f551, %r482;

BB5_31:
	mul.f32 	%f31, %f5, %f550;
	mul.rn.f32 	%f32, %f551, %f551;
	and.b32  	%r62, %r1033, 1;
	setp.eq.s32	%p24, %r62, 0;
	@%p24 bra 	BB5_33;

	mov.f32 	%f279, 0fBAB6061A;
	mov.f32 	%f280, 0f37CCF5CE;
	fma.rn.f32 	%f552, %f280, %f32, %f279;
	bra.uni 	BB5_34;

BB5_33:
	mov.f32 	%f281, 0f3C08839E;
	mov.f32 	%f282, 0fB94CA1F9;
	fma.rn.f32 	%f552, %f282, %f32, %f281;

BB5_34:
	@%p24 bra 	BB5_36;

	mov.f32 	%f283, 0f3D2AAAA5;
	fma.rn.f32 	%f284, %f552, %f32, %f283;
	mov.f32 	%f285, 0fBF000000;
	fma.rn.f32 	%f553, %f284, %f32, %f285;
	bra.uni 	BB5_37;

BB5_36:
	mov.f32 	%f286, 0fBE2AAAA3;
	fma.rn.f32 	%f287, %f552, %f32, %f286;
	mov.f32 	%f288, 0f00000000;
	fma.rn.f32 	%f553, %f287, %f32, %f288;

BB5_37:
	fma.rn.f32 	%f554, %f553, %f551, %f551;
	@%p24 bra 	BB5_39;

	mov.f32 	%f289, 0f3F800000;
	fma.rn.f32 	%f554, %f553, %f32, %f289;

BB5_39:
	and.b32  	%r483, %r1033, 2;
	setp.eq.s32	%p27, %r483, 0;
	@%p27 bra 	BB5_41;

	mov.f32 	%f290, 0f00000000;
	mov.f32 	%f291, 0fBF800000;
	fma.rn.f32 	%f554, %f554, %f291, %f290;

BB5_41:
	mul.f32 	%f292, %f25, %f554;
	sub.f32 	%f44, %f31, %f292;
	ld.global.f32 	%f45, [%rd3+8];
	mov.f32 	%f611, %f6;
	@%p2 bra 	BB5_43;

	mov.f32 	%f293, 0f00000000;
	mul.rn.f32 	%f611, %f6, %f293;

BB5_43:
	mul.f32 	%f294, %f611, 0f3F22F983;
	cvt.rni.s32.f32	%r1041, %f294;
	cvt.rn.f32.s32	%f295, %r1041;
	neg.f32 	%f296, %f295;
	fma.rn.f32 	%f298, %f296, %f250, %f611;
	fma.rn.f32 	%f300, %f296, %f252, %f298;
	fma.rn.f32 	%f555, %f296, %f254, %f300;
	abs.f32 	%f302, %f611;
	setp.leu.f32	%p29, %f302, 0f47CE4780;
	@%p29 bra 	BB5_51;

	mov.b32 	 %r64, %f611;
	shr.u32 	%r65, %r64, 23;
	bfe.u32 	%r486, %r64, 23, 8;
	add.s32 	%r487, %r486, -128;
	shl.b32 	%r488, %r64, 8;
	or.b32  	%r66, %r488, -2147483648;
	shr.u32 	%r489, %r487, 5;
	mov.u32 	%r490, 4;
	sub.s32 	%r67, %r490, %r489;
	mov.u32 	%r1035, 0;
	mov.u32 	%r1034, %r1035;
	mov.u64 	%rd104, __cudart_i2opi_f;
	mov.u64 	%rd134, %rd72;

BB5_45:
	.pragma "nounroll";
	ld.const.u32 	%r493, [%rd104];
	// inline asm
	{
	mad.lo.cc.u32   %r491, %r493, %r66, %r1035;
	madc.hi.u32     %r492, %r493, %r66,  0;
	}
	// inline asm
	st.local.u32 	[%rd134], %r491;
	add.s64 	%rd134, %rd134, 4;
	add.s64 	%rd104, %rd104, 4;
	add.s32 	%r1034, %r1034, 1;
	setp.ne.s32	%p30, %r1034, 6;
	mov.u32 	%r1035, %r492;
	@%p30 bra 	BB5_45;

	and.b32  	%r72, %r64, -2147483648;
	st.local.u32 	[%rd4], %r492;
	add.s32 	%r496, %r67, 2;
	mul.wide.s32 	%rd80, %r496, 4;
	add.s64 	%rd21, %rd72, %rd80;
	ld.local.u32 	%r1036, [%rd21];
	ld.local.u32 	%r1037, [%rd21+-4];
	and.b32  	%r75, %r65, 31;
	setp.eq.s32	%p31, %r75, 0;
	@%p31 bra 	BB5_48;

	mov.u32 	%r497, 32;
	sub.s32 	%r498, %r497, %r75;
	shr.u32 	%r499, %r1037, %r498;
	shl.b32 	%r500, %r1036, %r75;
	add.s32 	%r1036, %r499, %r500;
	ld.local.u32 	%r501, [%rd21+-8];
	shr.u32 	%r502, %r501, %r498;
	shl.b32 	%r503, %r1037, %r75;
	add.s32 	%r1037, %r502, %r503;

BB5_48:
	shr.u32 	%r504, %r1037, 30;
	shl.b32 	%r505, %r1036, 2;
	add.s32 	%r1038, %r504, %r505;
	shl.b32 	%r81, %r1037, 2;
	shr.u32 	%r506, %r1038, 31;
	shr.u32 	%r507, %r1036, 30;
	add.s32 	%r82, %r506, %r507;
	setp.eq.s32	%p32, %r506, 0;
	mov.u32 	%r1039, %r72;
	mov.u32 	%r1040, %r81;
	@%p32 bra 	BB5_50;

	not.b32 	%r508, %r1038;
	neg.s32 	%r83, %r81;
	setp.eq.s32	%p33, %r81, 0;
	selp.u32	%r509, 1, 0, %p33;
	add.s32 	%r1038, %r509, %r508;
	xor.b32  	%r85, %r72, -2147483648;
	mov.u32 	%r1039, %r85;
	mov.u32 	%r1040, %r83;

BB5_50:
	mov.u32 	%r87, %r1039;
	neg.s32 	%r510, %r82;
	setp.eq.s32	%p34, %r72, 0;
	selp.b32	%r1041, %r82, %r510, %p34;
	clz.b32 	%r511, %r1038;
	setp.eq.s32	%p35, %r511, 0;
	shl.b32 	%r512, %r1038, %r511;
	mov.u32 	%r513, 32;
	sub.s32 	%r514, %r513, %r511;
	shr.u32 	%r515, %r1040, %r514;
	add.s32 	%r516, %r515, %r512;
	selp.b32	%r517, %r1038, %r516, %p35;
	mul.lo.s32 	%r518, %r517, -921707870;
	mov.u32 	%r519, -921707870;
	mul.hi.u32 	%r520, %r517, %r519;
	setp.gt.s32	%p36, %r520, 0;
	shl.b32 	%r521, %r520, 1;
	shr.u32 	%r522, %r518, 31;
	add.s32 	%r523, %r522, %r521;
	selp.b32	%r524, %r523, %r520, %p36;
	selp.b32	%r525, -1, 0, %p36;
	mov.u32 	%r526, 126;
	sub.s32 	%r527, %r526, %r511;
	add.s32 	%r528, %r527, %r525;
	shl.b32 	%r529, %r528, 23;
	add.s32 	%r530, %r524, 1;
	shr.u32 	%r531, %r530, 7;
	add.s32 	%r532, %r531, 1;
	shr.u32 	%r533, %r532, 1;
	add.s32 	%r534, %r533, %r529;
	or.b32  	%r535, %r534, %r87;
	mov.b32 	 %f555, %r535;

BB5_51:
	mul.f32 	%f51, %f2, %f44;
	mul.rn.f32 	%f52, %f555, %f555;
	add.s32 	%r91, %r1041, 1;
	and.b32  	%r92, %r91, 1;
	setp.eq.s32	%p37, %r92, 0;
	@%p37 bra 	BB5_53;

	mov.f32 	%f303, 0fBAB6061A;
	mov.f32 	%f304, 0f37CCF5CE;
	fma.rn.f32 	%f556, %f304, %f52, %f303;
	bra.uni 	BB5_54;

BB5_53:
	mov.f32 	%f305, 0f3C08839E;
	mov.f32 	%f306, 0fB94CA1F9;
	fma.rn.f32 	%f556, %f306, %f52, %f305;

BB5_54:
	@%p37 bra 	BB5_56;

	mov.f32 	%f307, 0f3D2AAAA5;
	fma.rn.f32 	%f308, %f556, %f52, %f307;
	mov.f32 	%f309, 0fBF000000;
	fma.rn.f32 	%f557, %f308, %f52, %f309;
	bra.uni 	BB5_57;

BB5_56:
	mov.f32 	%f310, 0fBE2AAAA3;
	fma.rn.f32 	%f311, %f556, %f52, %f310;
	mov.f32 	%f312, 0f00000000;
	fma.rn.f32 	%f557, %f311, %f52, %f312;

BB5_57:
	fma.rn.f32 	%f558, %f557, %f555, %f555;
	@%p37 bra 	BB5_59;

	mov.f32 	%f313, 0f3F800000;
	fma.rn.f32 	%f558, %f557, %f52, %f313;

BB5_59:
	and.b32  	%r536, %r91, 2;
	setp.eq.s32	%p40, %r536, 0;
	@%p40 bra 	BB5_61;

	mov.f32 	%f314, 0f00000000;
	mov.f32 	%f315, 0fBF800000;
	fma.rn.f32 	%f558, %f558, %f315, %f314;

BB5_61:
	ld.global.f32 	%f64, [%rd3+12];
	mov.f32 	%f610, %f6;
	@%p2 bra 	BB5_63;

	mov.f32 	%f316, 0f00000000;
	mul.rn.f32 	%f610, %f6, %f316;

BB5_63:
	mul.f32 	%f317, %f610, 0f3F22F983;
	cvt.rni.s32.f32	%r1049, %f317;
	cvt.rn.f32.s32	%f318, %r1049;
	neg.f32 	%f319, %f318;
	fma.rn.f32 	%f321, %f319, %f250, %f610;
	fma.rn.f32 	%f323, %f319, %f252, %f321;
	fma.rn.f32 	%f559, %f319, %f254, %f323;
	abs.f32 	%f325, %f610;
	setp.leu.f32	%p42, %f325, 0f47CE4780;
	@%p42 bra 	BB5_71;

	mov.b32 	 %r94, %f610;
	shr.u32 	%r95, %r94, 23;
	bfe.u32 	%r539, %r94, 23, 8;
	add.s32 	%r540, %r539, -128;
	shl.b32 	%r541, %r94, 8;
	or.b32  	%r96, %r541, -2147483648;
	shr.u32 	%r542, %r540, 5;
	mov.u32 	%r543, 4;
	sub.s32 	%r97, %r543, %r542;
	mov.u32 	%r1043, 0;
	mov.u32 	%r1042, %r1043;
	mov.u64 	%rd105, __cudart_i2opi_f;
	mov.u64 	%rd133, %rd72;

BB5_65:
	.pragma "nounroll";
	ld.const.u32 	%r546, [%rd105];
	// inline asm
	{
	mad.lo.cc.u32   %r544, %r546, %r96, %r1043;
	madc.hi.u32     %r545, %r546, %r96,  0;
	}
	// inline asm
	st.local.u32 	[%rd133], %r544;
	add.s64 	%rd133, %rd133, 4;
	add.s64 	%rd105, %rd105, 4;
	add.s32 	%r1042, %r1042, 1;
	setp.ne.s32	%p43, %r1042, 6;
	mov.u32 	%r1043, %r545;
	@%p43 bra 	BB5_65;

	and.b32  	%r102, %r94, -2147483648;
	st.local.u32 	[%rd4], %r545;
	add.s32 	%r549, %r97, 2;
	mul.wide.s32 	%rd82, %r549, 4;
	add.s64 	%rd26, %rd72, %rd82;
	ld.local.u32 	%r1044, [%rd26];
	ld.local.u32 	%r1045, [%rd26+-4];
	and.b32  	%r105, %r95, 31;
	setp.eq.s32	%p44, %r105, 0;
	@%p44 bra 	BB5_68;

	mov.u32 	%r550, 32;
	sub.s32 	%r551, %r550, %r105;
	shr.u32 	%r552, %r1045, %r551;
	shl.b32 	%r553, %r1044, %r105;
	add.s32 	%r1044, %r552, %r553;
	ld.local.u32 	%r554, [%rd26+-8];
	shr.u32 	%r555, %r554, %r551;
	shl.b32 	%r556, %r1045, %r105;
	add.s32 	%r1045, %r555, %r556;

BB5_68:
	shr.u32 	%r557, %r1045, 30;
	shl.b32 	%r558, %r1044, 2;
	add.s32 	%r1046, %r557, %r558;
	shl.b32 	%r111, %r1045, 2;
	shr.u32 	%r559, %r1046, 31;
	shr.u32 	%r560, %r1044, 30;
	add.s32 	%r112, %r559, %r560;
	setp.eq.s32	%p45, %r559, 0;
	mov.u32 	%r1047, %r102;
	mov.u32 	%r1048, %r111;
	@%p45 bra 	BB5_70;

	not.b32 	%r561, %r1046;
	neg.s32 	%r113, %r111;
	setp.eq.s32	%p46, %r111, 0;
	selp.u32	%r562, 1, 0, %p46;
	add.s32 	%r1046, %r562, %r561;
	xor.b32  	%r115, %r102, -2147483648;
	mov.u32 	%r1047, %r115;
	mov.u32 	%r1048, %r113;

BB5_70:
	mov.u32 	%r117, %r1047;
	neg.s32 	%r563, %r112;
	setp.eq.s32	%p47, %r102, 0;
	selp.b32	%r1049, %r112, %r563, %p47;
	clz.b32 	%r564, %r1046;
	setp.eq.s32	%p48, %r564, 0;
	shl.b32 	%r565, %r1046, %r564;
	mov.u32 	%r566, 32;
	sub.s32 	%r567, %r566, %r564;
	shr.u32 	%r568, %r1048, %r567;
	add.s32 	%r569, %r568, %r565;
	selp.b32	%r570, %r1046, %r569, %p48;
	mul.lo.s32 	%r571, %r570, -921707870;
	mov.u32 	%r572, -921707870;
	mul.hi.u32 	%r573, %r570, %r572;
	setp.gt.s32	%p49, %r573, 0;
	shl.b32 	%r574, %r573, 1;
	shr.u32 	%r575, %r571, 31;
	add.s32 	%r576, %r575, %r574;
	selp.b32	%r577, %r576, %r573, %p49;
	selp.b32	%r578, -1, 0, %p49;
	mov.u32 	%r579, 126;
	sub.s32 	%r580, %r579, %r564;
	add.s32 	%r581, %r580, %r578;
	shl.b32 	%r582, %r581, 23;
	add.s32 	%r583, %r577, 1;
	shr.u32 	%r584, %r583, 7;
	add.s32 	%r585, %r584, 1;
	shr.u32 	%r586, %r585, 1;
	add.s32 	%r587, %r586, %r582;
	or.b32  	%r588, %r587, %r117;
	mov.b32 	 %f559, %r588;

BB5_71:
	mul.f32 	%f70, %f45, %f558;
	mul.rn.f32 	%f71, %f559, %f559;
	and.b32  	%r121, %r1049, 1;
	setp.eq.s32	%p50, %r121, 0;
	@%p50 bra 	BB5_73;

	mov.f32 	%f326, 0fBAB6061A;
	mov.f32 	%f327, 0f37CCF5CE;
	fma.rn.f32 	%f560, %f327, %f71, %f326;
	bra.uni 	BB5_74;

BB5_73:
	mov.f32 	%f328, 0f3C08839E;
	mov.f32 	%f329, 0fB94CA1F9;
	fma.rn.f32 	%f560, %f329, %f71, %f328;

BB5_74:
	@%p50 bra 	BB5_76;

	mov.f32 	%f330, 0f3D2AAAA5;
	fma.rn.f32 	%f331, %f560, %f71, %f330;
	mov.f32 	%f332, 0fBF000000;
	fma.rn.f32 	%f561, %f331, %f71, %f332;
	bra.uni 	BB5_77;

BB5_76:
	mov.f32 	%f333, 0fBE2AAAA3;
	fma.rn.f32 	%f334, %f560, %f71, %f333;
	mov.f32 	%f335, 0f00000000;
	fma.rn.f32 	%f561, %f334, %f71, %f335;

BB5_77:
	fma.rn.f32 	%f562, %f561, %f559, %f559;
	@%p50 bra 	BB5_79;

	mov.f32 	%f336, 0f3F800000;
	fma.rn.f32 	%f562, %f561, %f71, %f336;

BB5_79:
	and.b32  	%r589, %r1049, 2;
	setp.eq.s32	%p53, %r589, 0;
	@%p53 bra 	BB5_81;

	mov.f32 	%f337, 0f00000000;
	mov.f32 	%f338, 0fBF800000;
	fma.rn.f32 	%f562, %f562, %f338, %f337;

BB5_81:
	mul.f32 	%f339, %f64, %f562;
	sub.f32 	%f340, %f70, %f339;
	fma.rn.f32 	%f83, %f4, %f340, %f51;
	ld.global.f32 	%f84, [%rd3+16];
	mov.f32 	%f609, %f6;
	@%p2 bra 	BB5_83;

	mov.f32 	%f341, 0f00000000;
	mul.rn.f32 	%f609, %f6, %f341;

BB5_83:
	mul.f32 	%f342, %f609, 0f3F22F983;
	cvt.rni.s32.f32	%r1057, %f342;
	cvt.rn.f32.s32	%f343, %r1057;
	neg.f32 	%f344, %f343;
	fma.rn.f32 	%f346, %f344, %f250, %f609;
	fma.rn.f32 	%f348, %f344, %f252, %f346;
	fma.rn.f32 	%f563, %f344, %f254, %f348;
	abs.f32 	%f350, %f609;
	setp.leu.f32	%p55, %f350, 0f47CE4780;
	@%p55 bra 	BB5_91;

	mov.b32 	 %r123, %f609;
	shr.u32 	%r124, %r123, 23;
	bfe.u32 	%r592, %r123, 23, 8;
	add.s32 	%r593, %r592, -128;
	shl.b32 	%r594, %r123, 8;
	or.b32  	%r125, %r594, -2147483648;
	shr.u32 	%r595, %r593, 5;
	mov.u32 	%r596, 4;
	sub.s32 	%r126, %r596, %r595;
	mov.u32 	%r1051, 0;
	mov.u32 	%r1050, %r1051;
	mov.u64 	%rd106, __cudart_i2opi_f;
	mov.u64 	%rd132, %rd72;

BB5_85:
	.pragma "nounroll";
	ld.const.u32 	%r599, [%rd106];
	// inline asm
	{
	mad.lo.cc.u32   %r597, %r599, %r125, %r1051;
	madc.hi.u32     %r598, %r599, %r125,  0;
	}
	// inline asm
	st.local.u32 	[%rd132], %r597;
	add.s64 	%rd132, %rd132, 4;
	add.s64 	%rd106, %rd106, 4;
	add.s32 	%r1050, %r1050, 1;
	setp.ne.s32	%p56, %r1050, 6;
	mov.u32 	%r1051, %r598;
	@%p56 bra 	BB5_85;

	and.b32  	%r131, %r123, -2147483648;
	st.local.u32 	[%rd4], %r598;
	add.s32 	%r602, %r126, 2;
	mul.wide.s32 	%rd84, %r602, 4;
	add.s64 	%rd31, %rd72, %rd84;
	ld.local.u32 	%r1052, [%rd31];
	ld.local.u32 	%r1053, [%rd31+-4];
	and.b32  	%r134, %r124, 31;
	setp.eq.s32	%p57, %r134, 0;
	@%p57 bra 	BB5_88;

	mov.u32 	%r603, 32;
	sub.s32 	%r604, %r603, %r134;
	shr.u32 	%r605, %r1053, %r604;
	shl.b32 	%r606, %r1052, %r134;
	add.s32 	%r1052, %r605, %r606;
	ld.local.u32 	%r607, [%rd31+-8];
	shr.u32 	%r608, %r607, %r604;
	shl.b32 	%r609, %r1053, %r134;
	add.s32 	%r1053, %r608, %r609;

BB5_88:
	shr.u32 	%r610, %r1053, 30;
	shl.b32 	%r611, %r1052, 2;
	add.s32 	%r1054, %r610, %r611;
	shl.b32 	%r140, %r1053, 2;
	shr.u32 	%r612, %r1054, 31;
	shr.u32 	%r613, %r1052, 30;
	add.s32 	%r141, %r612, %r613;
	setp.eq.s32	%p58, %r612, 0;
	mov.u32 	%r1055, %r131;
	mov.u32 	%r1056, %r140;
	@%p58 bra 	BB5_90;

	not.b32 	%r614, %r1054;
	neg.s32 	%r142, %r140;
	setp.eq.s32	%p59, %r140, 0;
	selp.u32	%r615, 1, 0, %p59;
	add.s32 	%r1054, %r615, %r614;
	xor.b32  	%r144, %r131, -2147483648;
	mov.u32 	%r1055, %r144;
	mov.u32 	%r1056, %r142;

BB5_90:
	mov.u32 	%r146, %r1055;
	neg.s32 	%r616, %r141;
	setp.eq.s32	%p60, %r131, 0;
	selp.b32	%r1057, %r141, %r616, %p60;
	clz.b32 	%r617, %r1054;
	setp.eq.s32	%p61, %r617, 0;
	shl.b32 	%r618, %r1054, %r617;
	mov.u32 	%r619, 32;
	sub.s32 	%r620, %r619, %r617;
	shr.u32 	%r621, %r1056, %r620;
	add.s32 	%r622, %r621, %r618;
	selp.b32	%r623, %r1054, %r622, %p61;
	mul.lo.s32 	%r624, %r623, -921707870;
	mov.u32 	%r625, -921707870;
	mul.hi.u32 	%r626, %r623, %r625;
	setp.gt.s32	%p62, %r626, 0;
	shl.b32 	%r627, %r626, 1;
	shr.u32 	%r628, %r624, 31;
	add.s32 	%r629, %r628, %r627;
	selp.b32	%r630, %r629, %r626, %p62;
	selp.b32	%r631, -1, 0, %p62;
	mov.u32 	%r632, 126;
	sub.s32 	%r633, %r632, %r617;
	add.s32 	%r634, %r633, %r631;
	shl.b32 	%r635, %r634, 23;
	add.s32 	%r636, %r630, 1;
	shr.u32 	%r637, %r636, 7;
	add.s32 	%r638, %r637, 1;
	shr.u32 	%r639, %r638, 1;
	add.s32 	%r640, %r639, %r635;
	or.b32  	%r641, %r640, %r146;
	mov.b32 	 %f563, %r641;

BB5_91:
	mul.rn.f32 	%f90, %f563, %f563;
	add.s32 	%r150, %r1057, 1;
	and.b32  	%r151, %r150, 1;
	setp.eq.s32	%p63, %r151, 0;
	@%p63 bra 	BB5_93;

	mov.f32 	%f351, 0fBAB6061A;
	mov.f32 	%f352, 0f37CCF5CE;
	fma.rn.f32 	%f564, %f352, %f90, %f351;
	bra.uni 	BB5_94;

BB5_93:
	mov.f32 	%f353, 0f3C08839E;
	mov.f32 	%f354, 0fB94CA1F9;
	fma.rn.f32 	%f564, %f354, %f90, %f353;

BB5_94:
	@%p63 bra 	BB5_96;

	mov.f32 	%f355, 0f3D2AAAA5;
	fma.rn.f32 	%f356, %f564, %f90, %f355;
	mov.f32 	%f357, 0fBF000000;
	fma.rn.f32 	%f565, %f356, %f90, %f357;
	bra.uni 	BB5_97;

BB5_96:
	mov.f32 	%f358, 0fBE2AAAA3;
	fma.rn.f32 	%f359, %f564, %f90, %f358;
	mov.f32 	%f360, 0f00000000;
	fma.rn.f32 	%f565, %f359, %f90, %f360;

BB5_97:
	fma.rn.f32 	%f566, %f565, %f563, %f563;
	@%p63 bra 	BB5_99;

	mov.f32 	%f361, 0f3F800000;
	fma.rn.f32 	%f566, %f565, %f90, %f361;

BB5_99:
	and.b32  	%r642, %r150, 2;
	setp.eq.s32	%p66, %r642, 0;
	@%p66 bra 	BB5_101;

	mov.f32 	%f362, 0f00000000;
	mov.f32 	%f363, 0fBF800000;
	fma.rn.f32 	%f566, %f566, %f363, %f362;

BB5_101:
	ld.global.f32 	%f102, [%rd3+20];
	mov.f32 	%f608, %f6;
	@%p2 bra 	BB5_103;

	mov.f32 	%f364, 0f00000000;
	mul.rn.f32 	%f608, %f6, %f364;

BB5_103:
	mul.f32 	%f365, %f608, 0f3F22F983;
	cvt.rni.s32.f32	%r1065, %f365;
	cvt.rn.f32.s32	%f366, %r1065;
	neg.f32 	%f367, %f366;
	fma.rn.f32 	%f369, %f367, %f250, %f608;
	fma.rn.f32 	%f371, %f367, %f252, %f369;
	fma.rn.f32 	%f567, %f367, %f254, %f371;
	abs.f32 	%f373, %f608;
	setp.leu.f32	%p68, %f373, 0f47CE4780;
	@%p68 bra 	BB5_111;

	mov.b32 	 %r153, %f608;
	shr.u32 	%r154, %r153, 23;
	bfe.u32 	%r645, %r153, 23, 8;
	add.s32 	%r646, %r645, -128;
	shl.b32 	%r647, %r153, 8;
	or.b32  	%r155, %r647, -2147483648;
	shr.u32 	%r648, %r646, 5;
	mov.u32 	%r649, 4;
	sub.s32 	%r156, %r649, %r648;
	mov.u32 	%r1059, 0;
	mov.u32 	%r1058, %r1059;
	mov.u64 	%rd107, __cudart_i2opi_f;
	mov.u64 	%rd131, %rd72;

BB5_105:
	.pragma "nounroll";
	ld.const.u32 	%r652, [%rd107];
	// inline asm
	{
	mad.lo.cc.u32   %r650, %r652, %r155, %r1059;
	madc.hi.u32     %r651, %r652, %r155,  0;
	}
	// inline asm
	st.local.u32 	[%rd131], %r650;
	add.s64 	%rd131, %rd131, 4;
	add.s64 	%rd107, %rd107, 4;
	add.s32 	%r1058, %r1058, 1;
	setp.ne.s32	%p69, %r1058, 6;
	mov.u32 	%r1059, %r651;
	@%p69 bra 	BB5_105;

	and.b32  	%r161, %r153, -2147483648;
	st.local.u32 	[%rd4], %r651;
	add.s32 	%r655, %r156, 2;
	mul.wide.s32 	%rd86, %r655, 4;
	add.s64 	%rd36, %rd72, %rd86;
	ld.local.u32 	%r1060, [%rd36];
	ld.local.u32 	%r1061, [%rd36+-4];
	and.b32  	%r164, %r154, 31;
	setp.eq.s32	%p70, %r164, 0;
	@%p70 bra 	BB5_108;

	mov.u32 	%r656, 32;
	sub.s32 	%r657, %r656, %r164;
	shr.u32 	%r658, %r1061, %r657;
	shl.b32 	%r659, %r1060, %r164;
	add.s32 	%r1060, %r658, %r659;
	ld.local.u32 	%r660, [%rd36+-8];
	shr.u32 	%r661, %r660, %r657;
	shl.b32 	%r662, %r1061, %r164;
	add.s32 	%r1061, %r661, %r662;

BB5_108:
	shr.u32 	%r663, %r1061, 30;
	shl.b32 	%r664, %r1060, 2;
	add.s32 	%r1062, %r663, %r664;
	shl.b32 	%r170, %r1061, 2;
	shr.u32 	%r665, %r1062, 31;
	shr.u32 	%r666, %r1060, 30;
	add.s32 	%r171, %r665, %r666;
	setp.eq.s32	%p71, %r665, 0;
	mov.u32 	%r1063, %r161;
	mov.u32 	%r1064, %r170;
	@%p71 bra 	BB5_110;

	not.b32 	%r667, %r1062;
	neg.s32 	%r172, %r170;
	setp.eq.s32	%p72, %r170, 0;
	selp.u32	%r668, 1, 0, %p72;
	add.s32 	%r1062, %r668, %r667;
	xor.b32  	%r174, %r161, -2147483648;
	mov.u32 	%r1063, %r174;
	mov.u32 	%r1064, %r172;

BB5_110:
	mov.u32 	%r176, %r1063;
	neg.s32 	%r669, %r171;
	setp.eq.s32	%p73, %r161, 0;
	selp.b32	%r1065, %r171, %r669, %p73;
	clz.b32 	%r670, %r1062;
	setp.eq.s32	%p74, %r670, 0;
	shl.b32 	%r671, %r1062, %r670;
	mov.u32 	%r672, 32;
	sub.s32 	%r673, %r672, %r670;
	shr.u32 	%r674, %r1064, %r673;
	add.s32 	%r675, %r674, %r671;
	selp.b32	%r676, %r1062, %r675, %p74;
	mul.lo.s32 	%r677, %r676, -921707870;
	mov.u32 	%r678, -921707870;
	mul.hi.u32 	%r679, %r676, %r678;
	setp.gt.s32	%p75, %r679, 0;
	shl.b32 	%r680, %r679, 1;
	shr.u32 	%r681, %r677, 31;
	add.s32 	%r682, %r681, %r680;
	selp.b32	%r683, %r682, %r679, %p75;
	selp.b32	%r684, -1, 0, %p75;
	mov.u32 	%r685, 126;
	sub.s32 	%r686, %r685, %r670;
	add.s32 	%r687, %r686, %r684;
	shl.b32 	%r688, %r687, 23;
	add.s32 	%r689, %r683, 1;
	shr.u32 	%r690, %r689, 7;
	add.s32 	%r691, %r690, 1;
	shr.u32 	%r692, %r691, 1;
	add.s32 	%r693, %r692, %r688;
	or.b32  	%r694, %r693, %r176;
	mov.b32 	 %f567, %r694;

BB5_111:
	mul.f32 	%f108, %f84, %f566;
	mul.rn.f32 	%f109, %f567, %f567;
	and.b32  	%r180, %r1065, 1;
	setp.eq.s32	%p76, %r180, 0;
	@%p76 bra 	BB5_113;

	mov.f32 	%f374, 0fBAB6061A;
	mov.f32 	%f375, 0f37CCF5CE;
	fma.rn.f32 	%f568, %f375, %f109, %f374;
	bra.uni 	BB5_114;

BB5_113:
	mov.f32 	%f376, 0f3C08839E;
	mov.f32 	%f377, 0fB94CA1F9;
	fma.rn.f32 	%f568, %f377, %f109, %f376;

BB5_114:
	@%p76 bra 	BB5_116;

	mov.f32 	%f378, 0f3D2AAAA5;
	fma.rn.f32 	%f379, %f568, %f109, %f378;
	mov.f32 	%f380, 0fBF000000;
	fma.rn.f32 	%f569, %f379, %f109, %f380;
	bra.uni 	BB5_117;

BB5_116:
	mov.f32 	%f381, 0fBE2AAAA3;
	fma.rn.f32 	%f382, %f568, %f109, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f569, %f382, %f109, %f383;

BB5_117:
	fma.rn.f32 	%f570, %f569, %f567, %f567;
	@%p76 bra 	BB5_119;

	mov.f32 	%f384, 0f3F800000;
	fma.rn.f32 	%f570, %f569, %f109, %f384;

BB5_119:
	and.b32  	%r695, %r1065, 2;
	setp.eq.s32	%p79, %r695, 0;
	@%p79 bra 	BB5_121;

	mov.f32 	%f385, 0f00000000;
	mov.f32 	%f386, 0fBF800000;
	fma.rn.f32 	%f570, %f570, %f386, %f385;

BB5_121:
	mul.f32 	%f387, %f102, %f570;
	sub.f32 	%f388, %f108, %f387;
	add.f32 	%f121, %f83, %f388;
	mov.f32 	%f607, %f6;
	@%p2 bra 	BB5_123;

	mov.f32 	%f389, 0f00000000;
	mul.rn.f32 	%f607, %f6, %f389;

BB5_123:
	mul.f32 	%f390, %f607, 0f3F22F983;
	cvt.rni.s32.f32	%r1073, %f390;
	cvt.rn.f32.s32	%f391, %r1073;
	neg.f32 	%f392, %f391;
	fma.rn.f32 	%f394, %f392, %f250, %f607;
	fma.rn.f32 	%f396, %f392, %f252, %f394;
	fma.rn.f32 	%f571, %f392, %f254, %f396;
	abs.f32 	%f398, %f607;
	setp.leu.f32	%p81, %f398, 0f47CE4780;
	@%p81 bra 	BB5_131;

	mov.b32 	 %r182, %f607;
	shr.u32 	%r183, %r182, 23;
	bfe.u32 	%r698, %r182, 23, 8;
	add.s32 	%r699, %r698, -128;
	shl.b32 	%r700, %r182, 8;
	or.b32  	%r184, %r700, -2147483648;
	shr.u32 	%r701, %r699, 5;
	mov.u32 	%r702, 4;
	sub.s32 	%r185, %r702, %r701;
	mov.u32 	%r1067, 0;
	mov.u32 	%r1066, %r1067;
	mov.u64 	%rd108, __cudart_i2opi_f;
	mov.u64 	%rd130, %rd72;

BB5_125:
	.pragma "nounroll";
	ld.const.u32 	%r705, [%rd108];
	// inline asm
	{
	mad.lo.cc.u32   %r703, %r705, %r184, %r1067;
	madc.hi.u32     %r704, %r705, %r184,  0;
	}
	// inline asm
	st.local.u32 	[%rd130], %r703;
	add.s64 	%rd130, %rd130, 4;
	add.s64 	%rd108, %rd108, 4;
	add.s32 	%r1066, %r1066, 1;
	setp.ne.s32	%p82, %r1066, 6;
	mov.u32 	%r1067, %r704;
	@%p82 bra 	BB5_125;

	and.b32  	%r190, %r182, -2147483648;
	st.local.u32 	[%rd4], %r704;
	add.s32 	%r708, %r185, 2;
	mul.wide.s32 	%rd88, %r708, 4;
	add.s64 	%rd41, %rd72, %rd88;
	ld.local.u32 	%r1068, [%rd41];
	ld.local.u32 	%r1069, [%rd41+-4];
	and.b32  	%r193, %r183, 31;
	setp.eq.s32	%p83, %r193, 0;
	@%p83 bra 	BB5_128;

	mov.u32 	%r709, 32;
	sub.s32 	%r710, %r709, %r193;
	shr.u32 	%r711, %r1069, %r710;
	shl.b32 	%r712, %r1068, %r193;
	add.s32 	%r1068, %r711, %r712;
	ld.local.u32 	%r713, [%rd41+-8];
	shr.u32 	%r714, %r713, %r710;
	shl.b32 	%r715, %r1069, %r193;
	add.s32 	%r1069, %r714, %r715;

BB5_128:
	shr.u32 	%r716, %r1069, 30;
	shl.b32 	%r717, %r1068, 2;
	add.s32 	%r1070, %r716, %r717;
	shl.b32 	%r199, %r1069, 2;
	shr.u32 	%r718, %r1070, 31;
	shr.u32 	%r719, %r1068, 30;
	add.s32 	%r200, %r718, %r719;
	setp.eq.s32	%p84, %r718, 0;
	mov.u32 	%r1071, %r190;
	mov.u32 	%r1072, %r199;
	@%p84 bra 	BB5_130;

	not.b32 	%r720, %r1070;
	neg.s32 	%r201, %r199;
	setp.eq.s32	%p85, %r199, 0;
	selp.u32	%r721, 1, 0, %p85;
	add.s32 	%r1070, %r721, %r720;
	xor.b32  	%r203, %r190, -2147483648;
	mov.u32 	%r1071, %r203;
	mov.u32 	%r1072, %r201;

BB5_130:
	mov.u32 	%r205, %r1071;
	neg.s32 	%r722, %r200;
	setp.eq.s32	%p86, %r190, 0;
	selp.b32	%r1073, %r200, %r722, %p86;
	clz.b32 	%r723, %r1070;
	setp.eq.s32	%p87, %r723, 0;
	shl.b32 	%r724, %r1070, %r723;
	mov.u32 	%r725, 32;
	sub.s32 	%r726, %r725, %r723;
	shr.u32 	%r727, %r1072, %r726;
	add.s32 	%r728, %r727, %r724;
	selp.b32	%r729, %r1070, %r728, %p87;
	mul.lo.s32 	%r730, %r729, -921707870;
	mov.u32 	%r731, -921707870;
	mul.hi.u32 	%r732, %r729, %r731;
	setp.gt.s32	%p88, %r732, 0;
	shl.b32 	%r733, %r732, 1;
	shr.u32 	%r734, %r730, 31;
	add.s32 	%r735, %r734, %r733;
	selp.b32	%r736, %r735, %r732, %p88;
	selp.b32	%r737, -1, 0, %p88;
	mov.u32 	%r738, 126;
	sub.s32 	%r739, %r738, %r723;
	add.s32 	%r740, %r739, %r737;
	shl.b32 	%r741, %r740, 23;
	add.s32 	%r742, %r736, 1;
	shr.u32 	%r743, %r742, 7;
	add.s32 	%r744, %r743, 1;
	shr.u32 	%r745, %r744, 1;
	add.s32 	%r746, %r745, %r741;
	or.b32  	%r747, %r746, %r205;
	mov.b32 	 %f571, %r747;

BB5_131:
	mul.rn.f32 	%f127, %f571, %f571;
	and.b32  	%r209, %r1073, 1;
	setp.eq.s32	%p89, %r209, 0;
	@%p89 bra 	BB5_133;

	mov.f32 	%f399, 0fBAB6061A;
	mov.f32 	%f400, 0f37CCF5CE;
	fma.rn.f32 	%f572, %f400, %f127, %f399;
	bra.uni 	BB5_134;

BB5_133:
	mov.f32 	%f401, 0f3C08839E;
	mov.f32 	%f402, 0fB94CA1F9;
	fma.rn.f32 	%f572, %f402, %f127, %f401;

BB5_134:
	@%p89 bra 	BB5_136;

	mov.f32 	%f403, 0f3D2AAAA5;
	fma.rn.f32 	%f404, %f572, %f127, %f403;
	mov.f32 	%f405, 0fBF000000;
	fma.rn.f32 	%f573, %f404, %f127, %f405;
	bra.uni 	BB5_137;

BB5_136:
	mov.f32 	%f406, 0fBE2AAAA3;
	fma.rn.f32 	%f407, %f572, %f127, %f406;
	mov.f32 	%f408, 0f00000000;
	fma.rn.f32 	%f573, %f407, %f127, %f408;

BB5_137:
	fma.rn.f32 	%f574, %f573, %f571, %f571;
	@%p89 bra 	BB5_139;

	mov.f32 	%f409, 0f3F800000;
	fma.rn.f32 	%f574, %f573, %f127, %f409;

BB5_139:
	and.b32  	%r748, %r1073, 2;
	setp.eq.s32	%p92, %r748, 0;
	@%p92 bra 	BB5_141;

	mov.f32 	%f410, 0f00000000;
	mov.f32 	%f411, 0fBF800000;
	fma.rn.f32 	%f574, %f574, %f411, %f410;

BB5_141:
	mul.f32 	%f139, %f5, %f574;
	mov.f32 	%f606, %f6;
	@%p2 bra 	BB5_143;

	mov.f32 	%f412, 0f00000000;
	mul.rn.f32 	%f606, %f6, %f412;

BB5_143:
	mul.f32 	%f413, %f606, 0f3F22F983;
	cvt.rni.s32.f32	%r1081, %f413;
	cvt.rn.f32.s32	%f414, %r1081;
	neg.f32 	%f415, %f414;
	fma.rn.f32 	%f417, %f415, %f250, %f606;
	fma.rn.f32 	%f419, %f415, %f252, %f417;
	fma.rn.f32 	%f575, %f415, %f254, %f419;
	abs.f32 	%f421, %f606;
	setp.leu.f32	%p94, %f421, 0f47CE4780;
	@%p94 bra 	BB5_151;

	mov.b32 	 %r211, %f606;
	shr.u32 	%r212, %r211, 23;
	bfe.u32 	%r751, %r211, 23, 8;
	add.s32 	%r752, %r751, -128;
	shl.b32 	%r753, %r211, 8;
	or.b32  	%r213, %r753, -2147483648;
	shr.u32 	%r754, %r752, 5;
	mov.u32 	%r755, 4;
	sub.s32 	%r214, %r755, %r754;
	mov.u32 	%r1075, 0;
	mov.u32 	%r1074, %r1075;
	mov.u64 	%rd109, __cudart_i2opi_f;
	mov.u64 	%rd129, %rd72;

BB5_145:
	.pragma "nounroll";
	ld.const.u32 	%r758, [%rd109];
	// inline asm
	{
	mad.lo.cc.u32   %r756, %r758, %r213, %r1075;
	madc.hi.u32     %r757, %r758, %r213,  0;
	}
	// inline asm
	st.local.u32 	[%rd129], %r756;
	add.s64 	%rd129, %rd129, 4;
	add.s64 	%rd109, %rd109, 4;
	add.s32 	%r1074, %r1074, 1;
	setp.ne.s32	%p95, %r1074, 6;
	mov.u32 	%r1075, %r757;
	@%p95 bra 	BB5_145;

	and.b32  	%r219, %r211, -2147483648;
	st.local.u32 	[%rd4], %r757;
	add.s32 	%r761, %r214, 2;
	mul.wide.s32 	%rd90, %r761, 4;
	add.s64 	%rd46, %rd72, %rd90;
	ld.local.u32 	%r1076, [%rd46];
	ld.local.u32 	%r1077, [%rd46+-4];
	and.b32  	%r222, %r212, 31;
	setp.eq.s32	%p96, %r222, 0;
	@%p96 bra 	BB5_148;

	mov.u32 	%r762, 32;
	sub.s32 	%r763, %r762, %r222;
	shr.u32 	%r764, %r1077, %r763;
	shl.b32 	%r765, %r1076, %r222;
	add.s32 	%r1076, %r764, %r765;
	ld.local.u32 	%r766, [%rd46+-8];
	shr.u32 	%r767, %r766, %r763;
	shl.b32 	%r768, %r1077, %r222;
	add.s32 	%r1077, %r767, %r768;

BB5_148:
	shr.u32 	%r769, %r1077, 30;
	shl.b32 	%r770, %r1076, 2;
	add.s32 	%r1078, %r769, %r770;
	shl.b32 	%r228, %r1077, 2;
	shr.u32 	%r771, %r1078, 31;
	shr.u32 	%r772, %r1076, 30;
	add.s32 	%r229, %r771, %r772;
	setp.eq.s32	%p97, %r771, 0;
	mov.u32 	%r1079, %r219;
	mov.u32 	%r1080, %r228;
	@%p97 bra 	BB5_150;

	not.b32 	%r773, %r1078;
	neg.s32 	%r230, %r228;
	setp.eq.s32	%p98, %r228, 0;
	selp.u32	%r774, 1, 0, %p98;
	add.s32 	%r1078, %r774, %r773;
	xor.b32  	%r232, %r219, -2147483648;
	mov.u32 	%r1079, %r232;
	mov.u32 	%r1080, %r230;

BB5_150:
	mov.u32 	%r234, %r1079;
	neg.s32 	%r775, %r229;
	setp.eq.s32	%p99, %r219, 0;
	selp.b32	%r1081, %r229, %r775, %p99;
	clz.b32 	%r776, %r1078;
	setp.eq.s32	%p100, %r776, 0;
	shl.b32 	%r777, %r1078, %r776;
	mov.u32 	%r778, 32;
	sub.s32 	%r779, %r778, %r776;
	shr.u32 	%r780, %r1080, %r779;
	add.s32 	%r781, %r780, %r777;
	selp.b32	%r782, %r1078, %r781, %p100;
	mul.lo.s32 	%r783, %r782, -921707870;
	mov.u32 	%r784, -921707870;
	mul.hi.u32 	%r785, %r782, %r784;
	setp.gt.s32	%p101, %r785, 0;
	shl.b32 	%r786, %r785, 1;
	shr.u32 	%r787, %r783, 31;
	add.s32 	%r788, %r787, %r786;
	selp.b32	%r789, %r788, %r785, %p101;
	selp.b32	%r790, -1, 0, %p101;
	mov.u32 	%r791, 126;
	sub.s32 	%r792, %r791, %r776;
	add.s32 	%r793, %r792, %r790;
	shl.b32 	%r794, %r793, 23;
	add.s32 	%r795, %r789, 1;
	shr.u32 	%r796, %r795, 7;
	add.s32 	%r797, %r796, 1;
	shr.u32 	%r798, %r797, 1;
	add.s32 	%r799, %r798, %r794;
	or.b32  	%r800, %r799, %r234;
	mov.b32 	 %f575, %r800;

BB5_151:
	mul.rn.f32 	%f145, %f575, %f575;
	add.s32 	%r238, %r1081, 1;
	and.b32  	%r239, %r238, 1;
	setp.eq.s32	%p102, %r239, 0;
	@%p102 bra 	BB5_153;

	mov.f32 	%f422, 0fBAB6061A;
	mov.f32 	%f423, 0f37CCF5CE;
	fma.rn.f32 	%f576, %f423, %f145, %f422;
	bra.uni 	BB5_154;

BB5_153:
	mov.f32 	%f424, 0f3C08839E;
	mov.f32 	%f425, 0fB94CA1F9;
	fma.rn.f32 	%f576, %f425, %f145, %f424;

BB5_154:
	@%p102 bra 	BB5_156;

	mov.f32 	%f426, 0f3D2AAAA5;
	fma.rn.f32 	%f427, %f576, %f145, %f426;
	mov.f32 	%f428, 0fBF000000;
	fma.rn.f32 	%f577, %f427, %f145, %f428;
	bra.uni 	BB5_157;

BB5_156:
	mov.f32 	%f429, 0fBE2AAAA3;
	fma.rn.f32 	%f430, %f576, %f145, %f429;
	mov.f32 	%f431, 0f00000000;
	fma.rn.f32 	%f577, %f430, %f145, %f431;

BB5_157:
	fma.rn.f32 	%f578, %f577, %f575, %f575;
	@%p102 bra 	BB5_159;

	mov.f32 	%f432, 0f3F800000;
	fma.rn.f32 	%f578, %f577, %f145, %f432;

BB5_159:
	and.b32  	%r801, %r238, 2;
	setp.eq.s32	%p105, %r801, 0;
	@%p105 bra 	BB5_161;

	mov.f32 	%f433, 0f00000000;
	mov.f32 	%f434, 0fBF800000;
	fma.rn.f32 	%f578, %f578, %f434, %f433;

BB5_161:
	fma.rn.f32 	%f435, %f25, %f578, %f139;
	mul.f32 	%f157, %f2, %f435;
	mov.f32 	%f605, %f6;
	@%p2 bra 	BB5_163;

	mov.f32 	%f436, 0f00000000;
	mul.rn.f32 	%f605, %f6, %f436;

BB5_163:
	mul.f32 	%f437, %f605, 0f3F22F983;
	cvt.rni.s32.f32	%r1089, %f437;
	cvt.rn.f32.s32	%f438, %r1089;
	neg.f32 	%f439, %f438;
	fma.rn.f32 	%f441, %f439, %f250, %f605;
	fma.rn.f32 	%f443, %f439, %f252, %f441;
	fma.rn.f32 	%f579, %f439, %f254, %f443;
	abs.f32 	%f445, %f605;
	setp.leu.f32	%p107, %f445, 0f47CE4780;
	@%p107 bra 	BB5_171;

	mov.b32 	 %r241, %f605;
	shr.u32 	%r242, %r241, 23;
	bfe.u32 	%r804, %r241, 23, 8;
	add.s32 	%r805, %r804, -128;
	shl.b32 	%r806, %r241, 8;
	or.b32  	%r243, %r806, -2147483648;
	shr.u32 	%r807, %r805, 5;
	mov.u32 	%r808, 4;
	sub.s32 	%r244, %r808, %r807;
	mov.u32 	%r1083, 0;
	mov.u32 	%r1082, %r1083;
	mov.u64 	%rd110, __cudart_i2opi_f;
	mov.u64 	%rd128, %rd72;

BB5_165:
	.pragma "nounroll";
	ld.const.u32 	%r811, [%rd110];
	// inline asm
	{
	mad.lo.cc.u32   %r809, %r811, %r243, %r1083;
	madc.hi.u32     %r810, %r811, %r243,  0;
	}
	// inline asm
	st.local.u32 	[%rd128], %r809;
	add.s64 	%rd128, %rd128, 4;
	add.s64 	%rd110, %rd110, 4;
	add.s32 	%r1082, %r1082, 1;
	setp.ne.s32	%p108, %r1082, 6;
	mov.u32 	%r1083, %r810;
	@%p108 bra 	BB5_165;

	and.b32  	%r249, %r241, -2147483648;
	st.local.u32 	[%rd4], %r810;
	add.s32 	%r814, %r244, 2;
	mul.wide.s32 	%rd92, %r814, 4;
	add.s64 	%rd51, %rd72, %rd92;
	ld.local.u32 	%r1084, [%rd51];
	ld.local.u32 	%r1085, [%rd51+-4];
	and.b32  	%r252, %r242, 31;
	setp.eq.s32	%p109, %r252, 0;
	@%p109 bra 	BB5_168;

	mov.u32 	%r815, 32;
	sub.s32 	%r816, %r815, %r252;
	shr.u32 	%r817, %r1085, %r816;
	shl.b32 	%r818, %r1084, %r252;
	add.s32 	%r1084, %r817, %r818;
	ld.local.u32 	%r819, [%rd51+-8];
	shr.u32 	%r820, %r819, %r816;
	shl.b32 	%r821, %r1085, %r252;
	add.s32 	%r1085, %r820, %r821;

BB5_168:
	shr.u32 	%r822, %r1085, 30;
	shl.b32 	%r823, %r1084, 2;
	add.s32 	%r1086, %r822, %r823;
	shl.b32 	%r258, %r1085, 2;
	shr.u32 	%r824, %r1086, 31;
	shr.u32 	%r825, %r1084, 30;
	add.s32 	%r259, %r824, %r825;
	setp.eq.s32	%p110, %r824, 0;
	mov.u32 	%r1087, %r249;
	mov.u32 	%r1088, %r258;
	@%p110 bra 	BB5_170;

	not.b32 	%r826, %r1086;
	neg.s32 	%r260, %r258;
	setp.eq.s32	%p111, %r258, 0;
	selp.u32	%r827, 1, 0, %p111;
	add.s32 	%r1086, %r827, %r826;
	xor.b32  	%r262, %r249, -2147483648;
	mov.u32 	%r1087, %r262;
	mov.u32 	%r1088, %r260;

BB5_170:
	mov.u32 	%r264, %r1087;
	neg.s32 	%r828, %r259;
	setp.eq.s32	%p112, %r249, 0;
	selp.b32	%r1089, %r259, %r828, %p112;
	clz.b32 	%r829, %r1086;
	setp.eq.s32	%p113, %r829, 0;
	shl.b32 	%r830, %r1086, %r829;
	mov.u32 	%r831, 32;
	sub.s32 	%r832, %r831, %r829;
	shr.u32 	%r833, %r1088, %r832;
	add.s32 	%r834, %r833, %r830;
	selp.b32	%r835, %r1086, %r834, %p113;
	mul.lo.s32 	%r836, %r835, -921707870;
	mov.u32 	%r837, -921707870;
	mul.hi.u32 	%r838, %r835, %r837;
	setp.gt.s32	%p114, %r838, 0;
	shl.b32 	%r839, %r838, 1;
	shr.u32 	%r840, %r836, 31;
	add.s32 	%r841, %r840, %r839;
	selp.b32	%r842, %r841, %r838, %p114;
	selp.b32	%r843, -1, 0, %p114;
	mov.u32 	%r844, 126;
	sub.s32 	%r845, %r844, %r829;
	add.s32 	%r846, %r845, %r843;
	shl.b32 	%r847, %r846, 23;
	add.s32 	%r848, %r842, 1;
	shr.u32 	%r849, %r848, 7;
	add.s32 	%r850, %r849, 1;
	shr.u32 	%r851, %r850, 1;
	add.s32 	%r852, %r851, %r847;
	or.b32  	%r853, %r852, %r264;
	mov.b32 	 %f579, %r853;

BB5_171:
	mul.rn.f32 	%f163, %f579, %f579;
	and.b32  	%r268, %r1089, 1;
	setp.eq.s32	%p115, %r268, 0;
	@%p115 bra 	BB5_173;

	mov.f32 	%f446, 0fBAB6061A;
	mov.f32 	%f447, 0f37CCF5CE;
	fma.rn.f32 	%f580, %f447, %f163, %f446;
	bra.uni 	BB5_174;

BB5_173:
	mov.f32 	%f448, 0f3C08839E;
	mov.f32 	%f449, 0fB94CA1F9;
	fma.rn.f32 	%f580, %f449, %f163, %f448;

BB5_174:
	@%p115 bra 	BB5_176;

	mov.f32 	%f450, 0f3D2AAAA5;
	fma.rn.f32 	%f451, %f580, %f163, %f450;
	mov.f32 	%f452, 0fBF000000;
	fma.rn.f32 	%f581, %f451, %f163, %f452;
	bra.uni 	BB5_177;

BB5_176:
	mov.f32 	%f453, 0fBE2AAAA3;
	fma.rn.f32 	%f454, %f580, %f163, %f453;
	mov.f32 	%f455, 0f00000000;
	fma.rn.f32 	%f581, %f454, %f163, %f455;

BB5_177:
	fma.rn.f32 	%f582, %f581, %f579, %f579;
	@%p115 bra 	BB5_179;

	mov.f32 	%f456, 0f3F800000;
	fma.rn.f32 	%f582, %f581, %f163, %f456;

BB5_179:
	and.b32  	%r854, %r1089, 2;
	setp.eq.s32	%p118, %r854, 0;
	@%p118 bra 	BB5_181;

	mov.f32 	%f457, 0f00000000;
	mov.f32 	%f458, 0fBF800000;
	fma.rn.f32 	%f582, %f582, %f458, %f457;

BB5_181:
	mul.f32 	%f175, %f45, %f582;
	mov.f32 	%f604, %f6;
	@%p2 bra 	BB5_183;

	mov.f32 	%f459, 0f00000000;
	mul.rn.f32 	%f604, %f6, %f459;

BB5_183:
	mul.f32 	%f460, %f604, 0f3F22F983;
	cvt.rni.s32.f32	%r1097, %f460;
	cvt.rn.f32.s32	%f461, %r1097;
	neg.f32 	%f462, %f461;
	fma.rn.f32 	%f464, %f462, %f250, %f604;
	fma.rn.f32 	%f466, %f462, %f252, %f464;
	fma.rn.f32 	%f583, %f462, %f254, %f466;
	abs.f32 	%f468, %f604;
	setp.leu.f32	%p120, %f468, 0f47CE4780;
	@%p120 bra 	BB5_191;

	mov.b32 	 %r270, %f604;
	shr.u32 	%r271, %r270, 23;
	bfe.u32 	%r857, %r270, 23, 8;
	add.s32 	%r858, %r857, -128;
	shl.b32 	%r859, %r270, 8;
	or.b32  	%r272, %r859, -2147483648;
	shr.u32 	%r860, %r858, 5;
	mov.u32 	%r861, 4;
	sub.s32 	%r273, %r861, %r860;
	mov.u32 	%r1091, 0;
	mov.u32 	%r1090, %r1091;
	mov.u64 	%rd111, __cudart_i2opi_f;
	mov.u64 	%rd127, %rd72;

BB5_185:
	.pragma "nounroll";
	ld.const.u32 	%r864, [%rd111];
	// inline asm
	{
	mad.lo.cc.u32   %r862, %r864, %r272, %r1091;
	madc.hi.u32     %r863, %r864, %r272,  0;
	}
	// inline asm
	st.local.u32 	[%rd127], %r862;
	add.s64 	%rd127, %rd127, 4;
	add.s64 	%rd111, %rd111, 4;
	add.s32 	%r1090, %r1090, 1;
	setp.ne.s32	%p121, %r1090, 6;
	mov.u32 	%r1091, %r863;
	@%p121 bra 	BB5_185;

	and.b32  	%r278, %r270, -2147483648;
	st.local.u32 	[%rd4], %r863;
	add.s32 	%r867, %r273, 2;
	mul.wide.s32 	%rd94, %r867, 4;
	add.s64 	%rd56, %rd72, %rd94;
	ld.local.u32 	%r1092, [%rd56];
	ld.local.u32 	%r1093, [%rd56+-4];
	and.b32  	%r281, %r271, 31;
	setp.eq.s32	%p122, %r281, 0;
	@%p122 bra 	BB5_188;

	mov.u32 	%r868, 32;
	sub.s32 	%r869, %r868, %r281;
	shr.u32 	%r870, %r1093, %r869;
	shl.b32 	%r871, %r1092, %r281;
	add.s32 	%r1092, %r870, %r871;
	ld.local.u32 	%r872, [%rd56+-8];
	shr.u32 	%r873, %r872, %r869;
	shl.b32 	%r874, %r1093, %r281;
	add.s32 	%r1093, %r873, %r874;

BB5_188:
	shr.u32 	%r875, %r1093, 30;
	shl.b32 	%r876, %r1092, 2;
	add.s32 	%r1094, %r875, %r876;
	shl.b32 	%r287, %r1093, 2;
	shr.u32 	%r877, %r1094, 31;
	shr.u32 	%r878, %r1092, 30;
	add.s32 	%r288, %r877, %r878;
	setp.eq.s32	%p123, %r877, 0;
	mov.u32 	%r1095, %r278;
	mov.u32 	%r1096, %r287;
	@%p123 bra 	BB5_190;

	not.b32 	%r879, %r1094;
	neg.s32 	%r289, %r287;
	setp.eq.s32	%p124, %r287, 0;
	selp.u32	%r880, 1, 0, %p124;
	add.s32 	%r1094, %r880, %r879;
	xor.b32  	%r291, %r278, -2147483648;
	mov.u32 	%r1095, %r291;
	mov.u32 	%r1096, %r289;

BB5_190:
	mov.u32 	%r293, %r1095;
	neg.s32 	%r881, %r288;
	setp.eq.s32	%p125, %r278, 0;
	selp.b32	%r1097, %r288, %r881, %p125;
	clz.b32 	%r882, %r1094;
	setp.eq.s32	%p126, %r882, 0;
	shl.b32 	%r883, %r1094, %r882;
	mov.u32 	%r884, 32;
	sub.s32 	%r885, %r884, %r882;
	shr.u32 	%r886, %r1096, %r885;
	add.s32 	%r887, %r886, %r883;
	selp.b32	%r888, %r1094, %r887, %p126;
	mul.lo.s32 	%r889, %r888, -921707870;
	mov.u32 	%r890, -921707870;
	mul.hi.u32 	%r891, %r888, %r890;
	setp.gt.s32	%p127, %r891, 0;
	shl.b32 	%r892, %r891, 1;
	shr.u32 	%r893, %r889, 31;
	add.s32 	%r894, %r893, %r892;
	selp.b32	%r895, %r894, %r891, %p127;
	selp.b32	%r896, -1, 0, %p127;
	mov.u32 	%r897, 126;
	sub.s32 	%r898, %r897, %r882;
	add.s32 	%r899, %r898, %r896;
	shl.b32 	%r900, %r899, 23;
	add.s32 	%r901, %r895, 1;
	shr.u32 	%r902, %r901, 7;
	add.s32 	%r903, %r902, 1;
	shr.u32 	%r904, %r903, 1;
	add.s32 	%r905, %r904, %r900;
	or.b32  	%r906, %r905, %r293;
	mov.b32 	 %f583, %r906;

BB5_191:
	mul.rn.f32 	%f181, %f583, %f583;
	add.s32 	%r297, %r1097, 1;
	and.b32  	%r298, %r297, 1;
	setp.eq.s32	%p128, %r298, 0;
	@%p128 bra 	BB5_193;

	mov.f32 	%f469, 0fBAB6061A;
	mov.f32 	%f470, 0f37CCF5CE;
	fma.rn.f32 	%f584, %f470, %f181, %f469;
	bra.uni 	BB5_194;

BB5_193:
	mov.f32 	%f471, 0f3C08839E;
	mov.f32 	%f472, 0fB94CA1F9;
	fma.rn.f32 	%f584, %f472, %f181, %f471;

BB5_194:
	@%p128 bra 	BB5_196;

	mov.f32 	%f473, 0f3D2AAAA5;
	fma.rn.f32 	%f474, %f584, %f181, %f473;
	mov.f32 	%f475, 0fBF000000;
	fma.rn.f32 	%f585, %f474, %f181, %f475;
	bra.uni 	BB5_197;

BB5_196:
	mov.f32 	%f476, 0fBE2AAAA3;
	fma.rn.f32 	%f477, %f584, %f181, %f476;
	mov.f32 	%f478, 0f00000000;
	fma.rn.f32 	%f585, %f477, %f181, %f478;

BB5_197:
	fma.rn.f32 	%f586, %f585, %f583, %f583;
	@%p128 bra 	BB5_199;

	mov.f32 	%f479, 0f3F800000;
	fma.rn.f32 	%f586, %f585, %f181, %f479;

BB5_199:
	and.b32  	%r907, %r297, 2;
	setp.eq.s32	%p131, %r907, 0;
	@%p131 bra 	BB5_201;

	mov.f32 	%f480, 0f00000000;
	mov.f32 	%f481, 0fBF800000;
	fma.rn.f32 	%f586, %f586, %f481, %f480;

BB5_201:
	fma.rn.f32 	%f482, %f64, %f586, %f175;
	fma.rn.f32 	%f193, %f4, %f482, %f157;
	mov.f32 	%f603, %f6;
	@%p2 bra 	BB5_203;

	mov.f32 	%f483, 0f00000000;
	mul.rn.f32 	%f603, %f6, %f483;

BB5_203:
	mul.f32 	%f484, %f603, 0f3F22F983;
	cvt.rni.s32.f32	%r1105, %f484;
	cvt.rn.f32.s32	%f485, %r1105;
	neg.f32 	%f486, %f485;
	fma.rn.f32 	%f488, %f486, %f250, %f603;
	fma.rn.f32 	%f490, %f486, %f252, %f488;
	fma.rn.f32 	%f587, %f486, %f254, %f490;
	abs.f32 	%f492, %f603;
	setp.leu.f32	%p133, %f492, 0f47CE4780;
	@%p133 bra 	BB5_211;

	mov.b32 	 %r300, %f603;
	shr.u32 	%r301, %r300, 23;
	bfe.u32 	%r910, %r300, 23, 8;
	add.s32 	%r911, %r910, -128;
	shl.b32 	%r912, %r300, 8;
	or.b32  	%r302, %r912, -2147483648;
	shr.u32 	%r913, %r911, 5;
	mov.u32 	%r914, 4;
	sub.s32 	%r303, %r914, %r913;
	mov.u32 	%r1099, 0;
	mov.u32 	%r1098, %r1099;
	mov.u64 	%rd112, __cudart_i2opi_f;
	mov.u64 	%rd126, %rd72;

BB5_205:
	.pragma "nounroll";
	ld.const.u32 	%r917, [%rd112];
	// inline asm
	{
	mad.lo.cc.u32   %r915, %r917, %r302, %r1099;
	madc.hi.u32     %r916, %r917, %r302,  0;
	}
	// inline asm
	st.local.u32 	[%rd126], %r915;
	add.s64 	%rd126, %rd126, 4;
	add.s64 	%rd112, %rd112, 4;
	add.s32 	%r1098, %r1098, 1;
	setp.ne.s32	%p134, %r1098, 6;
	mov.u32 	%r1099, %r916;
	@%p134 bra 	BB5_205;

	and.b32  	%r308, %r300, -2147483648;
	st.local.u32 	[%rd4], %r916;
	add.s32 	%r920, %r303, 2;
	mul.wide.s32 	%rd96, %r920, 4;
	add.s64 	%rd61, %rd72, %rd96;
	ld.local.u32 	%r1100, [%rd61];
	ld.local.u32 	%r1101, [%rd61+-4];
	and.b32  	%r311, %r301, 31;
	setp.eq.s32	%p135, %r311, 0;
	@%p135 bra 	BB5_208;

	mov.u32 	%r921, 32;
	sub.s32 	%r922, %r921, %r311;
	shr.u32 	%r923, %r1101, %r922;
	shl.b32 	%r924, %r1100, %r311;
	add.s32 	%r1100, %r923, %r924;
	ld.local.u32 	%r925, [%rd61+-8];
	shr.u32 	%r926, %r925, %r922;
	shl.b32 	%r927, %r1101, %r311;
	add.s32 	%r1101, %r926, %r927;

BB5_208:
	shr.u32 	%r928, %r1101, 30;
	shl.b32 	%r929, %r1100, 2;
	add.s32 	%r1102, %r928, %r929;
	shl.b32 	%r317, %r1101, 2;
	shr.u32 	%r930, %r1102, 31;
	shr.u32 	%r931, %r1100, 30;
	add.s32 	%r318, %r930, %r931;
	setp.eq.s32	%p136, %r930, 0;
	mov.u32 	%r1103, %r308;
	mov.u32 	%r1104, %r317;
	@%p136 bra 	BB5_210;

	not.b32 	%r932, %r1102;
	neg.s32 	%r319, %r317;
	setp.eq.s32	%p137, %r317, 0;
	selp.u32	%r933, 1, 0, %p137;
	add.s32 	%r1102, %r933, %r932;
	xor.b32  	%r321, %r308, -2147483648;
	mov.u32 	%r1103, %r321;
	mov.u32 	%r1104, %r319;

BB5_210:
	mov.u32 	%r323, %r1103;
	neg.s32 	%r934, %r318;
	setp.eq.s32	%p138, %r308, 0;
	selp.b32	%r1105, %r318, %r934, %p138;
	clz.b32 	%r935, %r1102;
	setp.eq.s32	%p139, %r935, 0;
	shl.b32 	%r936, %r1102, %r935;
	mov.u32 	%r937, 32;
	sub.s32 	%r938, %r937, %r935;
	shr.u32 	%r939, %r1104, %r938;
	add.s32 	%r940, %r939, %r936;
	selp.b32	%r941, %r1102, %r940, %p139;
	mul.lo.s32 	%r942, %r941, -921707870;
	mov.u32 	%r943, -921707870;
	mul.hi.u32 	%r944, %r941, %r943;
	setp.gt.s32	%p140, %r944, 0;
	shl.b32 	%r945, %r944, 1;
	shr.u32 	%r946, %r942, 31;
	add.s32 	%r947, %r946, %r945;
	selp.b32	%r948, %r947, %r944, %p140;
	selp.b32	%r949, -1, 0, %p140;
	mov.u32 	%r950, 126;
	sub.s32 	%r951, %r950, %r935;
	add.s32 	%r952, %r951, %r949;
	shl.b32 	%r953, %r952, 23;
	add.s32 	%r954, %r948, 1;
	shr.u32 	%r955, %r954, 7;
	add.s32 	%r956, %r955, 1;
	shr.u32 	%r957, %r956, 1;
	add.s32 	%r958, %r957, %r953;
	or.b32  	%r959, %r958, %r323;
	mov.b32 	 %f587, %r959;

BB5_211:
	mul.rn.f32 	%f199, %f587, %f587;
	and.b32  	%r327, %r1105, 1;
	setp.eq.s32	%p141, %r327, 0;
	@%p141 bra 	BB5_213;

	mov.f32 	%f493, 0fBAB6061A;
	mov.f32 	%f494, 0f37CCF5CE;
	fma.rn.f32 	%f588, %f494, %f199, %f493;
	bra.uni 	BB5_214;

BB5_213:
	mov.f32 	%f495, 0f3C08839E;
	mov.f32 	%f496, 0fB94CA1F9;
	fma.rn.f32 	%f588, %f496, %f199, %f495;

BB5_214:
	@%p141 bra 	BB5_216;

	mov.f32 	%f497, 0f3D2AAAA5;
	fma.rn.f32 	%f498, %f588, %f199, %f497;
	mov.f32 	%f499, 0fBF000000;
	fma.rn.f32 	%f589, %f498, %f199, %f499;
	bra.uni 	BB5_217;

BB5_216:
	mov.f32 	%f500, 0fBE2AAAA3;
	fma.rn.f32 	%f501, %f588, %f199, %f500;
	mov.f32 	%f502, 0f00000000;
	fma.rn.f32 	%f589, %f501, %f199, %f502;

BB5_217:
	fma.rn.f32 	%f590, %f589, %f587, %f587;
	@%p141 bra 	BB5_219;

	mov.f32 	%f503, 0f3F800000;
	fma.rn.f32 	%f590, %f589, %f199, %f503;

BB5_219:
	and.b32  	%r960, %r1105, 2;
	setp.eq.s32	%p144, %r960, 0;
	@%p144 bra 	BB5_221;

	mov.f32 	%f504, 0f00000000;
	mov.f32 	%f505, 0fBF800000;
	fma.rn.f32 	%f590, %f590, %f505, %f504;

BB5_221:
	mul.f32 	%f211, %f84, %f590;
	mov.f32 	%f602, %f6;
	@%p2 bra 	BB5_223;

	mov.f32 	%f506, 0f00000000;
	mul.rn.f32 	%f602, %f6, %f506;

BB5_223:
	mul.f32 	%f507, %f602, 0f3F22F983;
	cvt.rni.s32.f32	%r1113, %f507;
	cvt.rn.f32.s32	%f508, %r1113;
	neg.f32 	%f509, %f508;
	fma.rn.f32 	%f511, %f509, %f250, %f602;
	fma.rn.f32 	%f513, %f509, %f252, %f511;
	fma.rn.f32 	%f614, %f509, %f254, %f513;
	abs.f32 	%f515, %f602;
	setp.leu.f32	%p146, %f515, 0f47CE4780;
	@%p146 bra 	BB5_231;

	mov.b32 	 %r329, %f602;
	shr.u32 	%r330, %r329, 23;
	bfe.u32 	%r963, %r329, 23, 8;
	add.s32 	%r964, %r963, -128;
	shl.b32 	%r965, %r329, 8;
	or.b32  	%r331, %r965, -2147483648;
	shr.u32 	%r966, %r964, 5;
	mov.u32 	%r967, 4;
	sub.s32 	%r332, %r967, %r966;
	mov.u32 	%r1107, 0;
	mov.u32 	%r1106, %r1107;
	mov.u64 	%rd113, __cudart_i2opi_f;
	mov.u64 	%rd125, %rd72;

BB5_225:
	.pragma "nounroll";
	mov.u64 	%rd63, %rd125;
	ld.const.u32 	%r970, [%rd113];
	// inline asm
	{
	mad.lo.cc.u32   %r968, %r970, %r331, %r1107;
	madc.hi.u32     %r969, %r970, %r331,  0;
	}
	// inline asm
	st.local.u32 	[%rd63], %r968;
	add.s64 	%rd64, %rd63, 4;
	add.s64 	%rd113, %rd113, 4;
	add.s32 	%r1106, %r1106, 1;
	setp.ne.s32	%p147, %r1106, 6;
	mov.u32 	%r1107, %r969;
	mov.u64 	%rd125, %rd64;
	@%p147 bra 	BB5_225;

	and.b32  	%r337, %r329, -2147483648;
	st.local.u32 	[%rd4], %r969;
	add.s32 	%r973, %r332, 2;
	mul.wide.s32 	%rd98, %r973, 4;
	add.s64 	%rd66, %rd72, %rd98;
	ld.local.u32 	%r1108, [%rd66];
	ld.local.u32 	%r1109, [%rd66+-4];
	and.b32  	%r340, %r330, 31;
	setp.eq.s32	%p148, %r340, 0;
	@%p148 bra 	BB5_228;

	mov.u32 	%r974, 32;
	sub.s32 	%r975, %r974, %r340;
	shr.u32 	%r976, %r1109, %r975;
	shl.b32 	%r977, %r1108, %r340;
	add.s32 	%r1108, %r976, %r977;
	ld.local.u32 	%r978, [%rd66+-8];
	shr.u32 	%r979, %r978, %r975;
	shl.b32 	%r980, %r1109, %r340;
	add.s32 	%r1109, %r979, %r980;

BB5_228:
	shr.u32 	%r981, %r1109, 30;
	shl.b32 	%r982, %r1108, 2;
	add.s32 	%r1110, %r981, %r982;
	shl.b32 	%r346, %r1109, 2;
	shr.u32 	%r983, %r1110, 31;
	shr.u32 	%r984, %r1108, 30;
	add.s32 	%r347, %r983, %r984;
	setp.eq.s32	%p149, %r983, 0;
	mov.u32 	%r1111, %r337;
	mov.u32 	%r1112, %r346;
	@%p149 bra 	BB5_230;

	not.b32 	%r985, %r1110;
	neg.s32 	%r348, %r346;
	setp.eq.s32	%p150, %r346, 0;
	selp.u32	%r986, 1, 0, %p150;
	add.s32 	%r1110, %r986, %r985;
	xor.b32  	%r350, %r337, -2147483648;
	mov.u32 	%r1111, %r350;
	mov.u32 	%r1112, %r348;

BB5_230:
	mov.u32 	%r352, %r1111;
	neg.s32 	%r987, %r347;
	setp.eq.s32	%p151, %r337, 0;
	selp.b32	%r1113, %r347, %r987, %p151;
	clz.b32 	%r988, %r1110;
	setp.eq.s32	%p152, %r988, 0;
	shl.b32 	%r989, %r1110, %r988;
	mov.u32 	%r990, 32;
	sub.s32 	%r991, %r990, %r988;
	shr.u32 	%r992, %r1112, %r991;
	add.s32 	%r993, %r992, %r989;
	selp.b32	%r994, %r1110, %r993, %p152;
	mul.lo.s32 	%r995, %r994, -921707870;
	mov.u32 	%r996, -921707870;
	mul.hi.u32 	%r997, %r994, %r996;
	setp.gt.s32	%p153, %r997, 0;
	shl.b32 	%r998, %r997, 1;
	shr.u32 	%r999, %r995, 31;
	add.s32 	%r1000, %r999, %r998;
	selp.b32	%r1001, %r1000, %r997, %p153;
	selp.b32	%r1002, -1, 0, %p153;
	mov.u32 	%r1003, 126;
	sub.s32 	%r1004, %r1003, %r988;
	add.s32 	%r1005, %r1004, %r1002;
	shl.b32 	%r1006, %r1005, 23;
	add.s32 	%r1007, %r1001, 1;
	shr.u32 	%r1008, %r1007, 7;
	add.s32 	%r1009, %r1008, 1;
	shr.u32 	%r1010, %r1009, 1;
	add.s32 	%r1011, %r1010, %r1006;
	or.b32  	%r1012, %r1011, %r352;
	mov.b32 	 %f614, %r1012;

BB5_231:
	mul.rn.f32 	%f217, %f614, %f614;
	add.s32 	%r356, %r1113, 1;
	and.b32  	%r357, %r356, 1;
	setp.eq.s32	%p154, %r357, 0;
	@%p154 bra 	BB5_233;

	mov.f32 	%f516, 0fBAB6061A;
	mov.f32 	%f517, 0f37CCF5CE;
	fma.rn.f32 	%f615, %f517, %f217, %f516;
	bra.uni 	BB5_234;

BB5_233:
	mov.f32 	%f518, 0f3C08839E;
	mov.f32 	%f519, 0fB94CA1F9;
	fma.rn.f32 	%f615, %f519, %f217, %f518;

BB5_234:
	@%p154 bra 	BB5_236;

	mov.f32 	%f520, 0f3D2AAAA5;
	fma.rn.f32 	%f521, %f615, %f217, %f520;
	mov.f32 	%f522, 0fBF000000;
	fma.rn.f32 	%f616, %f521, %f217, %f522;
	bra.uni 	BB5_237;

BB5_236:
	mov.f32 	%f523, 0fBE2AAAA3;
	fma.rn.f32 	%f524, %f615, %f217, %f523;
	mov.f32 	%f525, 0f00000000;
	fma.rn.f32 	%f616, %f524, %f217, %f525;

BB5_237:
	fma.rn.f32 	%f617, %f616, %f614, %f614;
	@%p154 bra 	BB5_239;

	mov.f32 	%f526, 0f3F800000;
	fma.rn.f32 	%f617, %f616, %f217, %f526;

BB5_239:
	and.b32  	%r1013, %r356, 2;
	setp.eq.s32	%p157, %r1013, 0;
	@%p157 bra 	BB5_241;

	mov.f32 	%f527, 0f00000000;
	mov.f32 	%f528, 0fBF800000;
	fma.rn.f32 	%f617, %f617, %f528, %f527;

BB5_241:
	fma.rn.f32 	%f529, %f102, %f617, %f211;
	add.f32 	%f530, %f193, %f529;
	cvt.f64.f32	%fd7, %f121;
	fma.rn.f64 	%fd8, %fd7, 0d3FE0000000000000, 0d3FE0000000000000;
	cvt.f64.f32	%fd9, %f1;
	mul.f64 	%fd10, %fd8, %fd9;
	cvt.rn.f32.f64	%f229, %fd10;
	cvt.f64.f32	%fd11, %f530;
	fma.rn.f64 	%fd12, %fd11, 0d3FE0000000000000, 0d3FE0000000000000;
	cvt.f64.f32	%fd13, %f3;
	mul.f64 	%fd14, %fd12, %fd13;
	cvt.rn.f32.f64	%f230, %fd14;
	cvt.rmi.f32.f32	%f531, %f229;
	cvt.rzi.s32.f32	%r1114, %f531;
	cvt.rn.f32.s32	%f618, %r1114;
	cvt.rpi.f32.f32	%f232, %f229;
	setp.gtu.f32	%p158, %f618, %f232;
	@%p158 bra 	BB5_251;

	cvt.rmi.f32.f32	%f532, %f230;
	cvt.rzi.s32.f32	%r359, %f532;
	cvt.rn.f32.s32	%f233, %r359;
	cvt.rpi.f32.f32	%f234, %f230;
	mul.wide.s32 	%rd99, %r1, 4;
	add.s64 	%rd67, %rd10, %rd99;

BB5_243:
	setp.gtu.f32	%p159, %f233, %f234;
	@%p159 bra 	BB5_250;

	sub.f32 	%f533, %f229, %f618;
	abs.f32 	%f534, %f533;
	mov.f32 	%f535, 0f3F800000;
	sub.f32 	%f236, %f535, %f534;
	mov.f32 	%f619, %f233;
	mov.u32 	%r1115, %r359;

BB5_245:
	mov.u32 	%r361, %r1115;
	mov.f32 	%f237, %f619;
	setp.gt.s32	%p160, %r1114, -1;
	mov.f32 	%f620, 0f00000000;
	@%p160 bra 	BB5_246;
	bra.uni 	BB5_249;

BB5_246:
	ld.global.u32 	%r362, [%rd1+4];
	setp.ge.s32	%p161, %r1114, %r362;
	setp.lt.s32	%p162, %r361, 0;
	or.pred  	%p163, %p161, %p162;
	@!%p163 bra 	BB5_247;
	bra.uni 	BB5_249;

BB5_247:
	ld.global.u32 	%r363, [%rd1];
	setp.lt.s32	%p164, %r361, %r363;
	@%p164 bra 	BB5_248;
	bra.uni 	BB5_249;

BB5_248:
	ld.global.u32 	%r1014, [%rd1+8];
	mad.lo.s32 	%r1015, %r1014, %r3, %r2;
	mad.lo.s32 	%r1016, %r1015, %r362, %r1114;
	mad.lo.s32 	%r1017, %r1016, %r363, %r361;
	mul.wide.s32 	%rd100, %r1017, 4;
	add.s64 	%rd101, %rd11, %rd100;
	ld.global.f32 	%f620, [%rd101];

BB5_249:
	sub.f32 	%f539, %f230, %f237;
	abs.f32 	%f540, %f539;
	sub.f32 	%f542, %f535, %f540;
	mul.f32 	%f543, %f620, %f236;
	ld.global.f32 	%f544, [%rd67];
	fma.rn.f32 	%f545, %f543, %f542, %f544;
	st.global.f32 	[%rd67], %f545;
	add.s32 	%r364, %r361, 1;
	cvt.rn.f32.s32	%f240, %r364;
	setp.le.f32	%p165, %f240, %f234;
	mov.f32 	%f619, %f240;
	mov.u32 	%r1115, %r364;
	@%p165 bra 	BB5_245;

BB5_250:
	add.s32 	%r1114, %r1114, 1;
	cvt.rn.f32.s32	%f618, %r1114;
	setp.le.f32	%p166, %f618, %f232;
	@%p166 bra 	BB5_243;

BB5_251:
	ret;
}

.visible .entry _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3_(
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_0,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_1,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_2,
	.param .u32 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_3,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_4,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_5,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_6,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_7
)
{
	.local .align 4 .b8 	__local_depot6[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<481>;
	.reg .s32 	%r<3323>;
	.reg .f32 	%f<1863>;
	.reg .s64 	%rd<400>;
	.reg .f64 	%fd<35>;


	mov.u64 	%SPL, __local_depot6;
	ld.param.u64 	%rd200, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_1];
	ld.param.u64 	%rd196, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_2];
	ld.param.u32 	%r1074, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_3];
	cvta.to.global.u64 	%rd1, %rd200;
	add.u64 	%rd201, %SPL, 0;
	mov.u32 	%r1075, %ntid.x;
	mov.u32 	%r1076, %ctaid.x;
	mov.u32 	%r1077, %tid.x;
	mad.lo.s32 	%r1, %r1075, %r1076, %r1077;
	setp.ge.s32	%p1, %r1, %r1074;
	@%p1 bra 	BB6_737;

	cvta.to.global.u64 	%rd202, %rd196;
	ld.global.u32 	%r1078, [%rd1];
	rem.s32 	%r1079, %r1, %r1078;
	div.s32 	%r1080, %r1, %r1078;
	ld.global.u32 	%r1081, [%rd1+4];
	rem.s32 	%r1082, %r1080, %r1081;
	div.s32 	%r1083, %r1080, %r1081;
	ld.global.u32 	%r1084, [%rd1+8];
	rem.s32 	%r2, %r1083, %r1084;
	div.s32 	%r3, %r1083, %r1084;
	mul.lo.s32 	%r1085, %r3, 7;
	cvt.s64.s32	%rd3, %r1085;
	mul.wide.s32 	%rd203, %r1085, 4;
	add.s64 	%rd4, %rd202, %rd203;
	cvt.rn.f32.s32	%f699, %r1082;
	cvt.rn.f32.s32	%f1, %r1081;
	div.rn.f32 	%f700, %f699, %f1;
	cvt.f64.f32	%fd2, %f700;
	add.f64 	%fd3, %fd2, 0dBFE0000000000000;
	add.f64 	%fd4, %fd3, %fd3;
	cvt.rn.f32.f64	%f2, %fd4;
	cvt.rn.f32.s32	%f701, %r1079;
	cvt.rn.f32.s32	%f3, %r1078;
	div.rn.f32 	%f702, %f701, %f3;
	cvt.f64.f32	%fd5, %f702;
	add.f64 	%fd6, %fd5, 0dBFE0000000000000;
	add.f64 	%fd7, %fd6, %fd6;
	cvt.rn.f32.f64	%f4, %fd7;
	ld.global.f32 	%f5, [%rd4];
	ld.global.f32 	%f6, [%rd4+24];
	abs.f32 	%f7, %f6;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f1732, %f6;
	@%p2 bra 	BB6_3;

	mov.f32 	%f703, 0f00000000;
	mul.rn.f32 	%f8, %f6, %f703;
	mov.f32 	%f1732, %f8;

BB6_3:
	mov.f32 	%f9, %f1732;
	mul.f32 	%f704, %f9, 0f3F22F983;
	cvt.rni.s32.f32	%r3040, %f704;
	cvt.rn.f32.s32	%f705, %r3040;
	neg.f32 	%f706, %f705;
	mov.f32 	%f707, 0f3FC90FDA;
	fma.rn.f32 	%f708, %f706, %f707, %f9;
	mov.f32 	%f709, 0f33A22168;
	fma.rn.f32 	%f710, %f706, %f709, %f708;
	mov.f32 	%f711, 0f27C234C5;
	fma.rn.f32 	%f1647, %f706, %f711, %f710;
	abs.f32 	%f712, %f9;
	add.s64 	%rd5, %rd201, 24;
	setp.leu.f32	%p3, %f712, 0f47CE4780;
	@%p3 bra 	BB6_11;

	mov.b32 	 %r5, %f9;
	bfe.u32 	%r1088, %r5, 23, 8;
	add.s32 	%r1089, %r1088, -128;
	shl.b32 	%r1090, %r5, 8;
	or.b32  	%r7, %r1090, -2147483648;
	shr.u32 	%r1091, %r1089, 5;
	mov.u32 	%r1092, 4;
	sub.s32 	%r8, %r1092, %r1091;
	mov.u32 	%r3034, 0;
	mov.u32 	%r3033, %r3034;
	mov.u64 	%rd293, __cudart_i2opi_f;
	mov.u64 	%rd399, %rd201;

BB6_5:
	.pragma "nounroll";
	ld.const.u32 	%r1095, [%rd293];
	// inline asm
	{
	mad.lo.cc.u32   %r1093, %r1095, %r7, %r3034;
	madc.hi.u32     %r1094, %r1095, %r7,  0;
	}
	// inline asm
	st.local.u32 	[%rd399], %r1093;
	add.s64 	%rd399, %rd399, 4;
	add.s64 	%rd293, %rd293, 4;
	add.s32 	%r3033, %r3033, 1;
	setp.ne.s32	%p4, %r3033, 6;
	mov.u32 	%r3034, %r1094;
	@%p4 bra 	BB6_5;

	mov.b32 	 %r3004, %f9;
	shr.u32 	%r3003, %r3004, 23;
	and.b32  	%r13, %r3004, -2147483648;
	st.local.u32 	[%rd5], %r1094;
	add.s32 	%r1098, %r8, 2;
	mul.wide.s32 	%rd205, %r1098, 4;
	add.s64 	%rd10, %rd201, %rd205;
	ld.local.u32 	%r3035, [%rd10];
	ld.local.u32 	%r3036, [%rd10+-4];
	and.b32  	%r16, %r3003, 31;
	setp.eq.s32	%p5, %r16, 0;
	@%p5 bra 	BB6_8;

	mov.u32 	%r1099, 32;
	sub.s32 	%r1100, %r1099, %r16;
	shr.u32 	%r1101, %r3036, %r1100;
	shl.b32 	%r1102, %r3035, %r16;
	add.s32 	%r3035, %r1101, %r1102;
	ld.local.u32 	%r1103, [%rd10+-8];
	shr.u32 	%r1104, %r1103, %r1100;
	shl.b32 	%r1105, %r3036, %r16;
	add.s32 	%r3036, %r1104, %r1105;

BB6_8:
	shr.u32 	%r1106, %r3036, 30;
	shl.b32 	%r1107, %r3035, 2;
	add.s32 	%r3037, %r1106, %r1107;
	shl.b32 	%r22, %r3036, 2;
	shr.u32 	%r1108, %r3037, 31;
	shr.u32 	%r1109, %r3035, 30;
	add.s32 	%r23, %r1108, %r1109;
	setp.eq.s32	%p6, %r1108, 0;
	mov.u32 	%r3038, %r13;
	mov.u32 	%r3039, %r22;
	@%p6 bra 	BB6_10;

	not.b32 	%r1110, %r3037;
	neg.s32 	%r24, %r22;
	setp.eq.s32	%p7, %r22, 0;
	selp.u32	%r1111, 1, 0, %p7;
	add.s32 	%r3037, %r1111, %r1110;
	xor.b32  	%r26, %r13, -2147483648;
	mov.u32 	%r3038, %r26;
	mov.u32 	%r3039, %r24;

BB6_10:
	mov.u32 	%r28, %r3038;
	neg.s32 	%r1112, %r23;
	setp.eq.s32	%p8, %r13, 0;
	selp.b32	%r3040, %r23, %r1112, %p8;
	clz.b32 	%r1113, %r3037;
	setp.eq.s32	%p9, %r1113, 0;
	shl.b32 	%r1114, %r3037, %r1113;
	mov.u32 	%r1115, 32;
	sub.s32 	%r1116, %r1115, %r1113;
	shr.u32 	%r1117, %r3039, %r1116;
	add.s32 	%r1118, %r1117, %r1114;
	selp.b32	%r1119, %r3037, %r1118, %p9;
	mul.lo.s32 	%r1120, %r1119, -921707870;
	mov.u32 	%r1121, -921707870;
	mul.hi.u32 	%r1122, %r1119, %r1121;
	setp.gt.s32	%p10, %r1122, 0;
	shl.b32 	%r1123, %r1122, 1;
	shr.u32 	%r1124, %r1120, 31;
	add.s32 	%r1125, %r1124, %r1123;
	selp.b32	%r1126, %r1125, %r1122, %p10;
	selp.b32	%r1127, -1, 0, %p10;
	mov.u32 	%r1128, 126;
	sub.s32 	%r1129, %r1128, %r1113;
	add.s32 	%r1130, %r1129, %r1127;
	shl.b32 	%r1131, %r1130, 23;
	add.s32 	%r1132, %r1126, 1;
	shr.u32 	%r1133, %r1132, 7;
	add.s32 	%r1134, %r1133, 1;
	shr.u32 	%r1135, %r1134, 1;
	add.s32 	%r1136, %r1135, %r1131;
	or.b32  	%r1137, %r1136, %r28;
	mov.b32 	 %f1647, %r1137;

BB6_11:
	ld.param.u64 	%rd292, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_0];
	ld.param.u64 	%rd290, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_6];
	cvta.to.global.u64 	%rd12, %rd290;
	cvta.to.global.u64 	%rd14, %rd292;
	mul.rn.f32 	%f13, %f1647, %f1647;
	add.s32 	%r32, %r3040, 1;
	and.b32  	%r33, %r32, 1;
	setp.eq.s32	%p11, %r33, 0;
	@%p11 bra 	BB6_13;

	mov.f32 	%f713, 0fBAB6061A;
	mov.f32 	%f714, 0f37CCF5CE;
	fma.rn.f32 	%f1648, %f714, %f13, %f713;
	bra.uni 	BB6_14;

BB6_13:
	mov.f32 	%f715, 0f3C08839E;
	mov.f32 	%f716, 0fB94CA1F9;
	fma.rn.f32 	%f1648, %f716, %f13, %f715;

BB6_14:
	@%p11 bra 	BB6_16;

	mul.rn.f32 	%f1610, %f1647, %f1647;
	mov.f32 	%f717, 0f3D2AAAA5;
	fma.rn.f32 	%f718, %f1648, %f1610, %f717;
	mov.f32 	%f719, 0fBF000000;
	fma.rn.f32 	%f1649, %f718, %f1610, %f719;
	bra.uni 	BB6_17;

BB6_16:
	mul.rn.f32 	%f1612, %f1647, %f1647;
	mov.f32 	%f720, 0fBE2AAAA3;
	fma.rn.f32 	%f721, %f1648, %f1612, %f720;
	mov.f32 	%f722, 0f00000000;
	fma.rn.f32 	%f1649, %f721, %f1612, %f722;

BB6_17:
	fma.rn.f32 	%f1650, %f1649, %f1647, %f1647;
	@%p11 bra 	BB6_19;

	mul.rn.f32 	%f1611, %f1647, %f1647;
	mov.f32 	%f723, 0f3F800000;
	fma.rn.f32 	%f1650, %f1649, %f1611, %f723;

BB6_19:
	add.s32 	%r3005, %r3040, 1;
	and.b32  	%r1138, %r3005, 2;
	setp.eq.s32	%p14, %r1138, 0;
	@%p14 bra 	BB6_21;

	mov.f32 	%f724, 0f00000000;
	mov.f32 	%f725, 0fBF800000;
	fma.rn.f32 	%f1650, %f1650, %f725, %f724;

BB6_21:
	ld.global.f32 	%f25, [%rd4+4];
	mov.f32 	%f1731, %f6;
	@%p2 bra 	BB6_23;

	mov.f32 	%f726, 0f00000000;
	mul.rn.f32 	%f1731, %f6, %f726;

BB6_23:
	mul.f32 	%f727, %f1731, 0f3F22F983;
	cvt.rni.s32.f32	%r3048, %f727;
	cvt.rn.f32.s32	%f728, %r3048;
	neg.f32 	%f729, %f728;
	fma.rn.f32 	%f731, %f729, %f707, %f1731;
	fma.rn.f32 	%f733, %f729, %f709, %f731;
	fma.rn.f32 	%f1651, %f729, %f711, %f733;
	abs.f32 	%f735, %f1731;
	setp.leu.f32	%p16, %f735, 0f47CE4780;
	@%p16 bra 	BB6_31;

	mov.b32 	 %r35, %f1731;
	bfe.u32 	%r1141, %r35, 23, 8;
	add.s32 	%r1142, %r1141, -128;
	shl.b32 	%r1143, %r35, 8;
	or.b32  	%r37, %r1143, -2147483648;
	shr.u32 	%r1144, %r1142, 5;
	mov.u32 	%r1145, 4;
	sub.s32 	%r38, %r1145, %r1144;
	mov.u32 	%r3042, 0;
	mov.u32 	%r3041, %r3042;
	mov.u64 	%rd294, __cudart_i2opi_f;
	mov.u64 	%rd398, %rd201;

BB6_25:
	.pragma "nounroll";
	ld.const.u32 	%r1148, [%rd294];
	// inline asm
	{
	mad.lo.cc.u32   %r1146, %r1148, %r37, %r3042;
	madc.hi.u32     %r1147, %r1148, %r37,  0;
	}
	// inline asm
	st.local.u32 	[%rd398], %r1146;
	add.s64 	%rd398, %rd398, 4;
	add.s64 	%rd294, %rd294, 4;
	add.s32 	%r3041, %r3041, 1;
	setp.ne.s32	%p17, %r3041, 6;
	mov.u32 	%r3042, %r1147;
	@%p17 bra 	BB6_25;

	mov.b32 	 %r3007, %f1731;
	shr.u32 	%r3006, %r3007, 23;
	and.b32  	%r43, %r3007, -2147483648;
	st.local.u32 	[%rd5], %r1147;
	add.s32 	%r1151, %r38, 2;
	mul.wide.s32 	%rd207, %r1151, 4;
	add.s64 	%rd19, %rd201, %rd207;
	ld.local.u32 	%r3043, [%rd19];
	ld.local.u32 	%r3044, [%rd19+-4];
	and.b32  	%r46, %r3006, 31;
	setp.eq.s32	%p18, %r46, 0;
	@%p18 bra 	BB6_28;

	mov.u32 	%r1152, 32;
	sub.s32 	%r1153, %r1152, %r46;
	shr.u32 	%r1154, %r3044, %r1153;
	shl.b32 	%r1155, %r3043, %r46;
	add.s32 	%r3043, %r1154, %r1155;
	ld.local.u32 	%r1156, [%rd19+-8];
	shr.u32 	%r1157, %r1156, %r1153;
	shl.b32 	%r1158, %r3044, %r46;
	add.s32 	%r3044, %r1157, %r1158;

BB6_28:
	shr.u32 	%r1159, %r3044, 30;
	shl.b32 	%r1160, %r3043, 2;
	add.s32 	%r3045, %r1159, %r1160;
	shl.b32 	%r52, %r3044, 2;
	shr.u32 	%r1161, %r3045, 31;
	shr.u32 	%r1162, %r3043, 30;
	add.s32 	%r53, %r1161, %r1162;
	setp.eq.s32	%p19, %r1161, 0;
	mov.u32 	%r3046, %r43;
	mov.u32 	%r3047, %r52;
	@%p19 bra 	BB6_30;

	not.b32 	%r1163, %r3045;
	neg.s32 	%r54, %r52;
	setp.eq.s32	%p20, %r52, 0;
	selp.u32	%r1164, 1, 0, %p20;
	add.s32 	%r3045, %r1164, %r1163;
	xor.b32  	%r56, %r43, -2147483648;
	mov.u32 	%r3046, %r56;
	mov.u32 	%r3047, %r54;

BB6_30:
	mov.u32 	%r58, %r3046;
	neg.s32 	%r1165, %r53;
	setp.eq.s32	%p21, %r43, 0;
	selp.b32	%r3048, %r53, %r1165, %p21;
	clz.b32 	%r1166, %r3045;
	setp.eq.s32	%p22, %r1166, 0;
	shl.b32 	%r1167, %r3045, %r1166;
	mov.u32 	%r1168, 32;
	sub.s32 	%r1169, %r1168, %r1166;
	shr.u32 	%r1170, %r3047, %r1169;
	add.s32 	%r1171, %r1170, %r1167;
	selp.b32	%r1172, %r3045, %r1171, %p22;
	mul.lo.s32 	%r1173, %r1172, -921707870;
	mov.u32 	%r1174, -921707870;
	mul.hi.u32 	%r1175, %r1172, %r1174;
	setp.gt.s32	%p23, %r1175, 0;
	shl.b32 	%r1176, %r1175, 1;
	shr.u32 	%r1177, %r1173, 31;
	add.s32 	%r1178, %r1177, %r1176;
	selp.b32	%r1179, %r1178, %r1175, %p23;
	selp.b32	%r1180, -1, 0, %p23;
	mov.u32 	%r1181, 126;
	sub.s32 	%r1182, %r1181, %r1166;
	add.s32 	%r1183, %r1182, %r1180;
	shl.b32 	%r1184, %r1183, 23;
	add.s32 	%r1185, %r1179, 1;
	shr.u32 	%r1186, %r1185, 7;
	add.s32 	%r1187, %r1186, 1;
	shr.u32 	%r1188, %r1187, 1;
	add.s32 	%r1189, %r1188, %r1184;
	or.b32  	%r1190, %r1189, %r58;
	mov.b32 	 %f1651, %r1190;

BB6_31:
	mul.f32 	%f31, %f5, %f1650;
	mul.rn.f32 	%f32, %f1651, %f1651;
	and.b32  	%r62, %r3048, 1;
	setp.eq.s32	%p24, %r62, 0;
	@%p24 bra 	BB6_33;

	mov.f32 	%f736, 0fBAB6061A;
	mov.f32 	%f737, 0f37CCF5CE;
	fma.rn.f32 	%f1652, %f737, %f32, %f736;
	bra.uni 	BB6_34;

BB6_33:
	mov.f32 	%f738, 0f3C08839E;
	mov.f32 	%f739, 0fB94CA1F9;
	fma.rn.f32 	%f1652, %f739, %f32, %f738;

BB6_34:
	@%p24 bra 	BB6_36;

	mul.rn.f32 	%f1613, %f1651, %f1651;
	mov.f32 	%f740, 0f3D2AAAA5;
	fma.rn.f32 	%f741, %f1652, %f1613, %f740;
	mov.f32 	%f742, 0fBF000000;
	fma.rn.f32 	%f1653, %f741, %f1613, %f742;
	bra.uni 	BB6_37;

BB6_36:
	mul.rn.f32 	%f1615, %f1651, %f1651;
	mov.f32 	%f743, 0fBE2AAAA3;
	fma.rn.f32 	%f744, %f1652, %f1615, %f743;
	mov.f32 	%f745, 0f00000000;
	fma.rn.f32 	%f1653, %f744, %f1615, %f745;

BB6_37:
	fma.rn.f32 	%f1654, %f1653, %f1651, %f1651;
	@%p24 bra 	BB6_39;

	mul.rn.f32 	%f1614, %f1651, %f1651;
	mov.f32 	%f746, 0f3F800000;
	fma.rn.f32 	%f1654, %f1653, %f1614, %f746;

BB6_39:
	and.b32  	%r1191, %r3048, 2;
	setp.eq.s32	%p27, %r1191, 0;
	@%p27 bra 	BB6_41;

	mov.f32 	%f747, 0f00000000;
	mov.f32 	%f748, 0fBF800000;
	fma.rn.f32 	%f1654, %f1654, %f748, %f747;

BB6_41:
	mul.f32 	%f749, %f25, %f1654;
	sub.f32 	%f44, %f31, %f749;
	ld.global.f32 	%f45, [%rd4+8];
	mov.f32 	%f1730, %f6;
	@%p2 bra 	BB6_43;

	mov.f32 	%f750, 0f00000000;
	mul.rn.f32 	%f1730, %f6, %f750;

BB6_43:
	mul.f32 	%f751, %f1730, 0f3F22F983;
	cvt.rni.s32.f32	%r3056, %f751;
	cvt.rn.f32.s32	%f752, %r3056;
	neg.f32 	%f753, %f752;
	fma.rn.f32 	%f755, %f753, %f707, %f1730;
	fma.rn.f32 	%f757, %f753, %f709, %f755;
	fma.rn.f32 	%f1655, %f753, %f711, %f757;
	abs.f32 	%f759, %f1730;
	setp.leu.f32	%p29, %f759, 0f47CE4780;
	@%p29 bra 	BB6_51;

	mov.b32 	 %r64, %f1730;
	bfe.u32 	%r1194, %r64, 23, 8;
	add.s32 	%r1195, %r1194, -128;
	shl.b32 	%r1196, %r64, 8;
	or.b32  	%r66, %r1196, -2147483648;
	shr.u32 	%r1197, %r1195, 5;
	mov.u32 	%r1198, 4;
	sub.s32 	%r67, %r1198, %r1197;
	mov.u32 	%r3050, 0;
	mov.u32 	%r3049, %r3050;
	mov.u64 	%rd295, __cudart_i2opi_f;
	mov.u64 	%rd397, %rd201;

BB6_45:
	.pragma "nounroll";
	ld.const.u32 	%r1201, [%rd295];
	// inline asm
	{
	mad.lo.cc.u32   %r1199, %r1201, %r66, %r3050;
	madc.hi.u32     %r1200, %r1201, %r66,  0;
	}
	// inline asm
	st.local.u32 	[%rd397], %r1199;
	add.s64 	%rd397, %rd397, 4;
	add.s64 	%rd295, %rd295, 4;
	add.s32 	%r3049, %r3049, 1;
	setp.ne.s32	%p30, %r3049, 6;
	mov.u32 	%r3050, %r1200;
	@%p30 bra 	BB6_45;

	mov.b32 	 %r3009, %f1730;
	shr.u32 	%r3008, %r3009, 23;
	and.b32  	%r72, %r3009, -2147483648;
	st.local.u32 	[%rd5], %r1200;
	add.s32 	%r1204, %r67, 2;
	mul.wide.s32 	%rd209, %r1204, 4;
	add.s64 	%rd24, %rd201, %rd209;
	ld.local.u32 	%r3051, [%rd24];
	ld.local.u32 	%r3052, [%rd24+-4];
	and.b32  	%r75, %r3008, 31;
	setp.eq.s32	%p31, %r75, 0;
	@%p31 bra 	BB6_48;

	mov.u32 	%r1205, 32;
	sub.s32 	%r1206, %r1205, %r75;
	shr.u32 	%r1207, %r3052, %r1206;
	shl.b32 	%r1208, %r3051, %r75;
	add.s32 	%r3051, %r1207, %r1208;
	ld.local.u32 	%r1209, [%rd24+-8];
	shr.u32 	%r1210, %r1209, %r1206;
	shl.b32 	%r1211, %r3052, %r75;
	add.s32 	%r3052, %r1210, %r1211;

BB6_48:
	shr.u32 	%r1212, %r3052, 30;
	shl.b32 	%r1213, %r3051, 2;
	add.s32 	%r3053, %r1212, %r1213;
	shl.b32 	%r81, %r3052, 2;
	shr.u32 	%r1214, %r3053, 31;
	shr.u32 	%r1215, %r3051, 30;
	add.s32 	%r82, %r1214, %r1215;
	setp.eq.s32	%p32, %r1214, 0;
	mov.u32 	%r3054, %r72;
	mov.u32 	%r3055, %r81;
	@%p32 bra 	BB6_50;

	not.b32 	%r1216, %r3053;
	neg.s32 	%r83, %r81;
	setp.eq.s32	%p33, %r81, 0;
	selp.u32	%r1217, 1, 0, %p33;
	add.s32 	%r3053, %r1217, %r1216;
	xor.b32  	%r85, %r72, -2147483648;
	mov.u32 	%r3054, %r85;
	mov.u32 	%r3055, %r83;

BB6_50:
	mov.u32 	%r87, %r3054;
	neg.s32 	%r1218, %r82;
	setp.eq.s32	%p34, %r72, 0;
	selp.b32	%r3056, %r82, %r1218, %p34;
	clz.b32 	%r1219, %r3053;
	setp.eq.s32	%p35, %r1219, 0;
	shl.b32 	%r1220, %r3053, %r1219;
	mov.u32 	%r1221, 32;
	sub.s32 	%r1222, %r1221, %r1219;
	shr.u32 	%r1223, %r3055, %r1222;
	add.s32 	%r1224, %r1223, %r1220;
	selp.b32	%r1225, %r3053, %r1224, %p35;
	mul.lo.s32 	%r1226, %r1225, -921707870;
	mov.u32 	%r1227, -921707870;
	mul.hi.u32 	%r1228, %r1225, %r1227;
	setp.gt.s32	%p36, %r1228, 0;
	shl.b32 	%r1229, %r1228, 1;
	shr.u32 	%r1230, %r1226, 31;
	add.s32 	%r1231, %r1230, %r1229;
	selp.b32	%r1232, %r1231, %r1228, %p36;
	selp.b32	%r1233, -1, 0, %p36;
	mov.u32 	%r1234, 126;
	sub.s32 	%r1235, %r1234, %r1219;
	add.s32 	%r1236, %r1235, %r1233;
	shl.b32 	%r1237, %r1236, 23;
	add.s32 	%r1238, %r1232, 1;
	shr.u32 	%r1239, %r1238, 7;
	add.s32 	%r1240, %r1239, 1;
	shr.u32 	%r1241, %r1240, 1;
	add.s32 	%r1242, %r1241, %r1237;
	or.b32  	%r1243, %r1242, %r87;
	mov.b32 	 %f1655, %r1243;

BB6_51:
	mul.f32 	%f51, %f2, %f44;
	mul.rn.f32 	%f52, %f1655, %f1655;
	add.s32 	%r91, %r3056, 1;
	and.b32  	%r92, %r91, 1;
	setp.eq.s32	%p37, %r92, 0;
	@%p37 bra 	BB6_53;

	mov.f32 	%f760, 0fBAB6061A;
	mov.f32 	%f761, 0f37CCF5CE;
	fma.rn.f32 	%f1656, %f761, %f52, %f760;
	bra.uni 	BB6_54;

BB6_53:
	mov.f32 	%f762, 0f3C08839E;
	mov.f32 	%f763, 0fB94CA1F9;
	fma.rn.f32 	%f1656, %f763, %f52, %f762;

BB6_54:
	@%p37 bra 	BB6_56;

	mul.rn.f32 	%f1616, %f1655, %f1655;
	mov.f32 	%f764, 0f3D2AAAA5;
	fma.rn.f32 	%f765, %f1656, %f1616, %f764;
	mov.f32 	%f766, 0fBF000000;
	fma.rn.f32 	%f1657, %f765, %f1616, %f766;
	bra.uni 	BB6_57;

BB6_56:
	mul.rn.f32 	%f1618, %f1655, %f1655;
	mov.f32 	%f767, 0fBE2AAAA3;
	fma.rn.f32 	%f768, %f1656, %f1618, %f767;
	mov.f32 	%f769, 0f00000000;
	fma.rn.f32 	%f1657, %f768, %f1618, %f769;

BB6_57:
	fma.rn.f32 	%f1658, %f1657, %f1655, %f1655;
	@%p37 bra 	BB6_59;

	mul.rn.f32 	%f1617, %f1655, %f1655;
	mov.f32 	%f770, 0f3F800000;
	fma.rn.f32 	%f1658, %f1657, %f1617, %f770;

BB6_59:
	add.s32 	%r3010, %r3056, 1;
	and.b32  	%r1244, %r3010, 2;
	setp.eq.s32	%p40, %r1244, 0;
	@%p40 bra 	BB6_61;

	mov.f32 	%f771, 0f00000000;
	mov.f32 	%f772, 0fBF800000;
	fma.rn.f32 	%f1658, %f1658, %f772, %f771;

BB6_61:
	ld.global.f32 	%f64, [%rd4+12];
	mov.f32 	%f1729, %f6;
	@%p2 bra 	BB6_63;

	mov.f32 	%f773, 0f00000000;
	mul.rn.f32 	%f1729, %f6, %f773;

BB6_63:
	mul.f32 	%f774, %f1729, 0f3F22F983;
	cvt.rni.s32.f32	%r3064, %f774;
	cvt.rn.f32.s32	%f775, %r3064;
	neg.f32 	%f776, %f775;
	fma.rn.f32 	%f778, %f776, %f707, %f1729;
	fma.rn.f32 	%f780, %f776, %f709, %f778;
	fma.rn.f32 	%f1659, %f776, %f711, %f780;
	abs.f32 	%f782, %f1729;
	setp.leu.f32	%p42, %f782, 0f47CE4780;
	@%p42 bra 	BB6_71;

	mov.b32 	 %r94, %f1729;
	bfe.u32 	%r1247, %r94, 23, 8;
	add.s32 	%r1248, %r1247, -128;
	shl.b32 	%r1249, %r94, 8;
	or.b32  	%r96, %r1249, -2147483648;
	shr.u32 	%r1250, %r1248, 5;
	mov.u32 	%r1251, 4;
	sub.s32 	%r97, %r1251, %r1250;
	mov.u32 	%r3058, 0;
	mov.u32 	%r3057, %r3058;
	mov.u64 	%rd296, __cudart_i2opi_f;
	mov.u64 	%rd396, %rd201;

BB6_65:
	.pragma "nounroll";
	ld.const.u32 	%r1254, [%rd296];
	// inline asm
	{
	mad.lo.cc.u32   %r1252, %r1254, %r96, %r3058;
	madc.hi.u32     %r1253, %r1254, %r96,  0;
	}
	// inline asm
	st.local.u32 	[%rd396], %r1252;
	add.s64 	%rd396, %rd396, 4;
	add.s64 	%rd296, %rd296, 4;
	add.s32 	%r3057, %r3057, 1;
	setp.ne.s32	%p43, %r3057, 6;
	mov.u32 	%r3058, %r1253;
	@%p43 bra 	BB6_65;

	mov.b32 	 %r3012, %f1729;
	shr.u32 	%r3011, %r3012, 23;
	and.b32  	%r102, %r3012, -2147483648;
	st.local.u32 	[%rd5], %r1253;
	add.s32 	%r1257, %r97, 2;
	mul.wide.s32 	%rd211, %r1257, 4;
	add.s64 	%rd29, %rd201, %rd211;
	ld.local.u32 	%r3059, [%rd29];
	ld.local.u32 	%r3060, [%rd29+-4];
	and.b32  	%r105, %r3011, 31;
	setp.eq.s32	%p44, %r105, 0;
	@%p44 bra 	BB6_68;

	mov.u32 	%r1258, 32;
	sub.s32 	%r1259, %r1258, %r105;
	shr.u32 	%r1260, %r3060, %r1259;
	shl.b32 	%r1261, %r3059, %r105;
	add.s32 	%r3059, %r1260, %r1261;
	ld.local.u32 	%r1262, [%rd29+-8];
	shr.u32 	%r1263, %r1262, %r1259;
	shl.b32 	%r1264, %r3060, %r105;
	add.s32 	%r3060, %r1263, %r1264;

BB6_68:
	shr.u32 	%r1265, %r3060, 30;
	shl.b32 	%r1266, %r3059, 2;
	add.s32 	%r3061, %r1265, %r1266;
	shl.b32 	%r111, %r3060, 2;
	shr.u32 	%r1267, %r3061, 31;
	shr.u32 	%r1268, %r3059, 30;
	add.s32 	%r112, %r1267, %r1268;
	setp.eq.s32	%p45, %r1267, 0;
	mov.u32 	%r3062, %r102;
	mov.u32 	%r3063, %r111;
	@%p45 bra 	BB6_70;

	not.b32 	%r1269, %r3061;
	neg.s32 	%r113, %r111;
	setp.eq.s32	%p46, %r111, 0;
	selp.u32	%r1270, 1, 0, %p46;
	add.s32 	%r3061, %r1270, %r1269;
	xor.b32  	%r115, %r102, -2147483648;
	mov.u32 	%r3062, %r115;
	mov.u32 	%r3063, %r113;

BB6_70:
	mov.u32 	%r117, %r3062;
	neg.s32 	%r1271, %r112;
	setp.eq.s32	%p47, %r102, 0;
	selp.b32	%r3064, %r112, %r1271, %p47;
	clz.b32 	%r1272, %r3061;
	setp.eq.s32	%p48, %r1272, 0;
	shl.b32 	%r1273, %r3061, %r1272;
	mov.u32 	%r1274, 32;
	sub.s32 	%r1275, %r1274, %r1272;
	shr.u32 	%r1276, %r3063, %r1275;
	add.s32 	%r1277, %r1276, %r1273;
	selp.b32	%r1278, %r3061, %r1277, %p48;
	mul.lo.s32 	%r1279, %r1278, -921707870;
	mov.u32 	%r1280, -921707870;
	mul.hi.u32 	%r1281, %r1278, %r1280;
	setp.gt.s32	%p49, %r1281, 0;
	shl.b32 	%r1282, %r1281, 1;
	shr.u32 	%r1283, %r1279, 31;
	add.s32 	%r1284, %r1283, %r1282;
	selp.b32	%r1285, %r1284, %r1281, %p49;
	selp.b32	%r1286, -1, 0, %p49;
	mov.u32 	%r1287, 126;
	sub.s32 	%r1288, %r1287, %r1272;
	add.s32 	%r1289, %r1288, %r1286;
	shl.b32 	%r1290, %r1289, 23;
	add.s32 	%r1291, %r1285, 1;
	shr.u32 	%r1292, %r1291, 7;
	add.s32 	%r1293, %r1292, 1;
	shr.u32 	%r1294, %r1293, 1;
	add.s32 	%r1295, %r1294, %r1290;
	or.b32  	%r1296, %r1295, %r117;
	mov.b32 	 %f1659, %r1296;

BB6_71:
	mul.f32 	%f70, %f45, %f1658;
	mul.rn.f32 	%f71, %f1659, %f1659;
	and.b32  	%r121, %r3064, 1;
	setp.eq.s32	%p50, %r121, 0;
	@%p50 bra 	BB6_73;

	mov.f32 	%f783, 0fBAB6061A;
	mov.f32 	%f784, 0f37CCF5CE;
	fma.rn.f32 	%f1660, %f784, %f71, %f783;
	bra.uni 	BB6_74;

BB6_73:
	mov.f32 	%f785, 0f3C08839E;
	mov.f32 	%f786, 0fB94CA1F9;
	fma.rn.f32 	%f1660, %f786, %f71, %f785;

BB6_74:
	@%p50 bra 	BB6_76;

	mul.rn.f32 	%f1619, %f1659, %f1659;
	mov.f32 	%f787, 0f3D2AAAA5;
	fma.rn.f32 	%f788, %f1660, %f1619, %f787;
	mov.f32 	%f789, 0fBF000000;
	fma.rn.f32 	%f1661, %f788, %f1619, %f789;
	bra.uni 	BB6_77;

BB6_76:
	mul.rn.f32 	%f1621, %f1659, %f1659;
	mov.f32 	%f790, 0fBE2AAAA3;
	fma.rn.f32 	%f791, %f1660, %f1621, %f790;
	mov.f32 	%f792, 0f00000000;
	fma.rn.f32 	%f1661, %f791, %f1621, %f792;

BB6_77:
	fma.rn.f32 	%f1662, %f1661, %f1659, %f1659;
	@%p50 bra 	BB6_79;

	mul.rn.f32 	%f1620, %f1659, %f1659;
	mov.f32 	%f793, 0f3F800000;
	fma.rn.f32 	%f1662, %f1661, %f1620, %f793;

BB6_79:
	and.b32  	%r1297, %r3064, 2;
	setp.eq.s32	%p53, %r1297, 0;
	@%p53 bra 	BB6_81;

	mov.f32 	%f794, 0f00000000;
	mov.f32 	%f795, 0fBF800000;
	fma.rn.f32 	%f1662, %f1662, %f795, %f794;

BB6_81:
	mul.f32 	%f796, %f64, %f1662;
	sub.f32 	%f797, %f70, %f796;
	fma.rn.f32 	%f83, %f4, %f797, %f51;
	ld.global.f32 	%f84, [%rd4+16];
	mov.f32 	%f1728, %f6;
	@%p2 bra 	BB6_83;

	mov.f32 	%f798, 0f00000000;
	mul.rn.f32 	%f1728, %f6, %f798;

BB6_83:
	mul.f32 	%f799, %f1728, 0f3F22F983;
	cvt.rni.s32.f32	%r3072, %f799;
	cvt.rn.f32.s32	%f800, %r3072;
	neg.f32 	%f801, %f800;
	fma.rn.f32 	%f803, %f801, %f707, %f1728;
	fma.rn.f32 	%f805, %f801, %f709, %f803;
	fma.rn.f32 	%f1663, %f801, %f711, %f805;
	abs.f32 	%f807, %f1728;
	setp.leu.f32	%p55, %f807, 0f47CE4780;
	@%p55 bra 	BB6_91;

	mov.b32 	 %r123, %f1728;
	bfe.u32 	%r1300, %r123, 23, 8;
	add.s32 	%r1301, %r1300, -128;
	shl.b32 	%r1302, %r123, 8;
	or.b32  	%r125, %r1302, -2147483648;
	shr.u32 	%r1303, %r1301, 5;
	mov.u32 	%r1304, 4;
	sub.s32 	%r126, %r1304, %r1303;
	mov.u32 	%r3066, 0;
	mov.u32 	%r3065, %r3066;
	mov.u64 	%rd297, __cudart_i2opi_f;
	mov.u64 	%rd395, %rd201;

BB6_85:
	.pragma "nounroll";
	ld.const.u32 	%r1307, [%rd297];
	// inline asm
	{
	mad.lo.cc.u32   %r1305, %r1307, %r125, %r3066;
	madc.hi.u32     %r1306, %r1307, %r125,  0;
	}
	// inline asm
	st.local.u32 	[%rd395], %r1305;
	add.s64 	%rd395, %rd395, 4;
	add.s64 	%rd297, %rd297, 4;
	add.s32 	%r3065, %r3065, 1;
	setp.ne.s32	%p56, %r3065, 6;
	mov.u32 	%r3066, %r1306;
	@%p56 bra 	BB6_85;

	mov.b32 	 %r3014, %f1728;
	shr.u32 	%r3013, %r3014, 23;
	and.b32  	%r131, %r3014, -2147483648;
	st.local.u32 	[%rd5], %r1306;
	add.s32 	%r1310, %r126, 2;
	mul.wide.s32 	%rd213, %r1310, 4;
	add.s64 	%rd34, %rd201, %rd213;
	ld.local.u32 	%r3067, [%rd34];
	ld.local.u32 	%r3068, [%rd34+-4];
	and.b32  	%r134, %r3013, 31;
	setp.eq.s32	%p57, %r134, 0;
	@%p57 bra 	BB6_88;

	mov.u32 	%r1311, 32;
	sub.s32 	%r1312, %r1311, %r134;
	shr.u32 	%r1313, %r3068, %r1312;
	shl.b32 	%r1314, %r3067, %r134;
	add.s32 	%r3067, %r1313, %r1314;
	ld.local.u32 	%r1315, [%rd34+-8];
	shr.u32 	%r1316, %r1315, %r1312;
	shl.b32 	%r1317, %r3068, %r134;
	add.s32 	%r3068, %r1316, %r1317;

BB6_88:
	shr.u32 	%r1318, %r3068, 30;
	shl.b32 	%r1319, %r3067, 2;
	add.s32 	%r3069, %r1318, %r1319;
	shl.b32 	%r140, %r3068, 2;
	shr.u32 	%r1320, %r3069, 31;
	shr.u32 	%r1321, %r3067, 30;
	add.s32 	%r141, %r1320, %r1321;
	setp.eq.s32	%p58, %r1320, 0;
	mov.u32 	%r3070, %r131;
	mov.u32 	%r3071, %r140;
	@%p58 bra 	BB6_90;

	not.b32 	%r1322, %r3069;
	neg.s32 	%r142, %r140;
	setp.eq.s32	%p59, %r140, 0;
	selp.u32	%r1323, 1, 0, %p59;
	add.s32 	%r3069, %r1323, %r1322;
	xor.b32  	%r144, %r131, -2147483648;
	mov.u32 	%r3070, %r144;
	mov.u32 	%r3071, %r142;

BB6_90:
	mov.u32 	%r146, %r3070;
	neg.s32 	%r1324, %r141;
	setp.eq.s32	%p60, %r131, 0;
	selp.b32	%r3072, %r141, %r1324, %p60;
	clz.b32 	%r1325, %r3069;
	setp.eq.s32	%p61, %r1325, 0;
	shl.b32 	%r1326, %r3069, %r1325;
	mov.u32 	%r1327, 32;
	sub.s32 	%r1328, %r1327, %r1325;
	shr.u32 	%r1329, %r3071, %r1328;
	add.s32 	%r1330, %r1329, %r1326;
	selp.b32	%r1331, %r3069, %r1330, %p61;
	mul.lo.s32 	%r1332, %r1331, -921707870;
	mov.u32 	%r1333, -921707870;
	mul.hi.u32 	%r1334, %r1331, %r1333;
	setp.gt.s32	%p62, %r1334, 0;
	shl.b32 	%r1335, %r1334, 1;
	shr.u32 	%r1336, %r1332, 31;
	add.s32 	%r1337, %r1336, %r1335;
	selp.b32	%r1338, %r1337, %r1334, %p62;
	selp.b32	%r1339, -1, 0, %p62;
	mov.u32 	%r1340, 126;
	sub.s32 	%r1341, %r1340, %r1325;
	add.s32 	%r1342, %r1341, %r1339;
	shl.b32 	%r1343, %r1342, 23;
	add.s32 	%r1344, %r1338, 1;
	shr.u32 	%r1345, %r1344, 7;
	add.s32 	%r1346, %r1345, 1;
	shr.u32 	%r1347, %r1346, 1;
	add.s32 	%r1348, %r1347, %r1343;
	or.b32  	%r1349, %r1348, %r146;
	mov.b32 	 %f1663, %r1349;

BB6_91:
	mul.rn.f32 	%f90, %f1663, %f1663;
	add.s32 	%r150, %r3072, 1;
	and.b32  	%r151, %r150, 1;
	setp.eq.s32	%p63, %r151, 0;
	@%p63 bra 	BB6_93;

	mov.f32 	%f808, 0fBAB6061A;
	mov.f32 	%f809, 0f37CCF5CE;
	fma.rn.f32 	%f1664, %f809, %f90, %f808;
	bra.uni 	BB6_94;

BB6_93:
	mov.f32 	%f810, 0f3C08839E;
	mov.f32 	%f811, 0fB94CA1F9;
	fma.rn.f32 	%f1664, %f811, %f90, %f810;

BB6_94:
	@%p63 bra 	BB6_96;

	mul.rn.f32 	%f1622, %f1663, %f1663;
	mov.f32 	%f812, 0f3D2AAAA5;
	fma.rn.f32 	%f813, %f1664, %f1622, %f812;
	mov.f32 	%f814, 0fBF000000;
	fma.rn.f32 	%f1665, %f813, %f1622, %f814;
	bra.uni 	BB6_97;

BB6_96:
	mul.rn.f32 	%f1624, %f1663, %f1663;
	mov.f32 	%f815, 0fBE2AAAA3;
	fma.rn.f32 	%f816, %f1664, %f1624, %f815;
	mov.f32 	%f817, 0f00000000;
	fma.rn.f32 	%f1665, %f816, %f1624, %f817;

BB6_97:
	fma.rn.f32 	%f1666, %f1665, %f1663, %f1663;
	@%p63 bra 	BB6_99;

	mul.rn.f32 	%f1623, %f1663, %f1663;
	mov.f32 	%f818, 0f3F800000;
	fma.rn.f32 	%f1666, %f1665, %f1623, %f818;

BB6_99:
	add.s32 	%r3015, %r3072, 1;
	and.b32  	%r1350, %r3015, 2;
	setp.eq.s32	%p66, %r1350, 0;
	@%p66 bra 	BB6_101;

	mov.f32 	%f819, 0f00000000;
	mov.f32 	%f820, 0fBF800000;
	fma.rn.f32 	%f1666, %f1666, %f820, %f819;

BB6_101:
	ld.global.f32 	%f102, [%rd4+20];
	mov.f32 	%f1727, %f6;
	@%p2 bra 	BB6_103;

	mov.f32 	%f821, 0f00000000;
	mul.rn.f32 	%f1727, %f6, %f821;

BB6_103:
	mul.f32 	%f822, %f1727, 0f3F22F983;
	cvt.rni.s32.f32	%r3080, %f822;
	cvt.rn.f32.s32	%f823, %r3080;
	neg.f32 	%f824, %f823;
	fma.rn.f32 	%f826, %f824, %f707, %f1727;
	fma.rn.f32 	%f828, %f824, %f709, %f826;
	fma.rn.f32 	%f1667, %f824, %f711, %f828;
	abs.f32 	%f830, %f1727;
	setp.leu.f32	%p68, %f830, 0f47CE4780;
	@%p68 bra 	BB6_111;

	mov.b32 	 %r153, %f1727;
	bfe.u32 	%r1353, %r153, 23, 8;
	add.s32 	%r1354, %r1353, -128;
	shl.b32 	%r1355, %r153, 8;
	or.b32  	%r155, %r1355, -2147483648;
	shr.u32 	%r1356, %r1354, 5;
	mov.u32 	%r1357, 4;
	sub.s32 	%r156, %r1357, %r1356;
	mov.u32 	%r3074, 0;
	mov.u32 	%r3073, %r3074;
	mov.u64 	%rd298, __cudart_i2opi_f;
	mov.u64 	%rd394, %rd201;

BB6_105:
	.pragma "nounroll";
	ld.const.u32 	%r1360, [%rd298];
	// inline asm
	{
	mad.lo.cc.u32   %r1358, %r1360, %r155, %r3074;
	madc.hi.u32     %r1359, %r1360, %r155,  0;
	}
	// inline asm
	st.local.u32 	[%rd394], %r1358;
	add.s64 	%rd394, %rd394, 4;
	add.s64 	%rd298, %rd298, 4;
	add.s32 	%r3073, %r3073, 1;
	setp.ne.s32	%p69, %r3073, 6;
	mov.u32 	%r3074, %r1359;
	@%p69 bra 	BB6_105;

	mov.b32 	 %r3017, %f1727;
	shr.u32 	%r3016, %r3017, 23;
	and.b32  	%r161, %r3017, -2147483648;
	st.local.u32 	[%rd5], %r1359;
	add.s32 	%r1363, %r156, 2;
	mul.wide.s32 	%rd215, %r1363, 4;
	add.s64 	%rd39, %rd201, %rd215;
	ld.local.u32 	%r3075, [%rd39];
	ld.local.u32 	%r3076, [%rd39+-4];
	and.b32  	%r164, %r3016, 31;
	setp.eq.s32	%p70, %r164, 0;
	@%p70 bra 	BB6_108;

	mov.u32 	%r1364, 32;
	sub.s32 	%r1365, %r1364, %r164;
	shr.u32 	%r1366, %r3076, %r1365;
	shl.b32 	%r1367, %r3075, %r164;
	add.s32 	%r3075, %r1366, %r1367;
	ld.local.u32 	%r1368, [%rd39+-8];
	shr.u32 	%r1369, %r1368, %r1365;
	shl.b32 	%r1370, %r3076, %r164;
	add.s32 	%r3076, %r1369, %r1370;

BB6_108:
	shr.u32 	%r1371, %r3076, 30;
	shl.b32 	%r1372, %r3075, 2;
	add.s32 	%r3077, %r1371, %r1372;
	shl.b32 	%r170, %r3076, 2;
	shr.u32 	%r1373, %r3077, 31;
	shr.u32 	%r1374, %r3075, 30;
	add.s32 	%r171, %r1373, %r1374;
	setp.eq.s32	%p71, %r1373, 0;
	mov.u32 	%r3078, %r161;
	mov.u32 	%r3079, %r170;
	@%p71 bra 	BB6_110;

	not.b32 	%r1375, %r3077;
	neg.s32 	%r172, %r170;
	setp.eq.s32	%p72, %r170, 0;
	selp.u32	%r1376, 1, 0, %p72;
	add.s32 	%r3077, %r1376, %r1375;
	xor.b32  	%r174, %r161, -2147483648;
	mov.u32 	%r3078, %r174;
	mov.u32 	%r3079, %r172;

BB6_110:
	mov.u32 	%r176, %r3078;
	neg.s32 	%r1377, %r171;
	setp.eq.s32	%p73, %r161, 0;
	selp.b32	%r3080, %r171, %r1377, %p73;
	clz.b32 	%r1378, %r3077;
	setp.eq.s32	%p74, %r1378, 0;
	shl.b32 	%r1379, %r3077, %r1378;
	mov.u32 	%r1380, 32;
	sub.s32 	%r1381, %r1380, %r1378;
	shr.u32 	%r1382, %r3079, %r1381;
	add.s32 	%r1383, %r1382, %r1379;
	selp.b32	%r1384, %r3077, %r1383, %p74;
	mul.lo.s32 	%r1385, %r1384, -921707870;
	mov.u32 	%r1386, -921707870;
	mul.hi.u32 	%r1387, %r1384, %r1386;
	setp.gt.s32	%p75, %r1387, 0;
	shl.b32 	%r1388, %r1387, 1;
	shr.u32 	%r1389, %r1385, 31;
	add.s32 	%r1390, %r1389, %r1388;
	selp.b32	%r1391, %r1390, %r1387, %p75;
	selp.b32	%r1392, -1, 0, %p75;
	mov.u32 	%r1393, 126;
	sub.s32 	%r1394, %r1393, %r1378;
	add.s32 	%r1395, %r1394, %r1392;
	shl.b32 	%r1396, %r1395, 23;
	add.s32 	%r1397, %r1391, 1;
	shr.u32 	%r1398, %r1397, 7;
	add.s32 	%r1399, %r1398, 1;
	shr.u32 	%r1400, %r1399, 1;
	add.s32 	%r1401, %r1400, %r1396;
	or.b32  	%r1402, %r1401, %r176;
	mov.b32 	 %f1667, %r1402;

BB6_111:
	mul.f32 	%f108, %f84, %f1666;
	mul.rn.f32 	%f109, %f1667, %f1667;
	and.b32  	%r180, %r3080, 1;
	setp.eq.s32	%p76, %r180, 0;
	@%p76 bra 	BB6_113;

	mov.f32 	%f831, 0fBAB6061A;
	mov.f32 	%f832, 0f37CCF5CE;
	fma.rn.f32 	%f1668, %f832, %f109, %f831;
	bra.uni 	BB6_114;

BB6_113:
	mov.f32 	%f833, 0f3C08839E;
	mov.f32 	%f834, 0fB94CA1F9;
	fma.rn.f32 	%f1668, %f834, %f109, %f833;

BB6_114:
	@%p76 bra 	BB6_116;

	mul.rn.f32 	%f1625, %f1667, %f1667;
	mov.f32 	%f835, 0f3D2AAAA5;
	fma.rn.f32 	%f836, %f1668, %f1625, %f835;
	mov.f32 	%f837, 0fBF000000;
	fma.rn.f32 	%f1669, %f836, %f1625, %f837;
	bra.uni 	BB6_117;

BB6_116:
	mul.rn.f32 	%f1627, %f1667, %f1667;
	mov.f32 	%f838, 0fBE2AAAA3;
	fma.rn.f32 	%f839, %f1668, %f1627, %f838;
	mov.f32 	%f840, 0f00000000;
	fma.rn.f32 	%f1669, %f839, %f1627, %f840;

BB6_117:
	fma.rn.f32 	%f1670, %f1669, %f1667, %f1667;
	@%p76 bra 	BB6_119;

	mul.rn.f32 	%f1626, %f1667, %f1667;
	mov.f32 	%f841, 0f3F800000;
	fma.rn.f32 	%f1670, %f1669, %f1626, %f841;

BB6_119:
	and.b32  	%r1403, %r3080, 2;
	setp.eq.s32	%p79, %r1403, 0;
	@%p79 bra 	BB6_121;

	mov.f32 	%f842, 0f00000000;
	mov.f32 	%f843, 0fBF800000;
	fma.rn.f32 	%f1670, %f1670, %f843, %f842;

BB6_121:
	mul.f32 	%f844, %f102, %f1670;
	sub.f32 	%f845, %f108, %f844;
	add.f32 	%f121, %f83, %f845;
	mov.f32 	%f1726, %f6;
	@%p2 bra 	BB6_123;

	mov.f32 	%f846, 0f00000000;
	mul.rn.f32 	%f1726, %f6, %f846;

BB6_123:
	mul.f32 	%f847, %f1726, 0f3F22F983;
	cvt.rni.s32.f32	%r3088, %f847;
	cvt.rn.f32.s32	%f848, %r3088;
	neg.f32 	%f849, %f848;
	fma.rn.f32 	%f851, %f849, %f707, %f1726;
	fma.rn.f32 	%f853, %f849, %f709, %f851;
	fma.rn.f32 	%f1671, %f849, %f711, %f853;
	abs.f32 	%f855, %f1726;
	setp.leu.f32	%p81, %f855, 0f47CE4780;
	@%p81 bra 	BB6_131;

	mov.b32 	 %r182, %f1726;
	bfe.u32 	%r1406, %r182, 23, 8;
	add.s32 	%r1407, %r1406, -128;
	shl.b32 	%r1408, %r182, 8;
	or.b32  	%r184, %r1408, -2147483648;
	shr.u32 	%r1409, %r1407, 5;
	mov.u32 	%r1410, 4;
	sub.s32 	%r185, %r1410, %r1409;
	mov.u32 	%r3082, 0;
	mov.u32 	%r3081, %r3082;
	mov.u64 	%rd299, __cudart_i2opi_f;
	mov.u64 	%rd393, %rd201;

BB6_125:
	.pragma "nounroll";
	ld.const.u32 	%r1413, [%rd299];
	// inline asm
	{
	mad.lo.cc.u32   %r1411, %r1413, %r184, %r3082;
	madc.hi.u32     %r1412, %r1413, %r184,  0;
	}
	// inline asm
	st.local.u32 	[%rd393], %r1411;
	add.s64 	%rd393, %rd393, 4;
	add.s64 	%rd299, %rd299, 4;
	add.s32 	%r3081, %r3081, 1;
	setp.ne.s32	%p82, %r3081, 6;
	mov.u32 	%r3082, %r1412;
	@%p82 bra 	BB6_125;

	mov.b32 	 %r3019, %f1726;
	shr.u32 	%r3018, %r3019, 23;
	and.b32  	%r190, %r3019, -2147483648;
	st.local.u32 	[%rd5], %r1412;
	add.s32 	%r1416, %r185, 2;
	mul.wide.s32 	%rd217, %r1416, 4;
	add.s64 	%rd44, %rd201, %rd217;
	ld.local.u32 	%r3083, [%rd44];
	ld.local.u32 	%r3084, [%rd44+-4];
	and.b32  	%r193, %r3018, 31;
	setp.eq.s32	%p83, %r193, 0;
	@%p83 bra 	BB6_128;

	mov.u32 	%r1417, 32;
	sub.s32 	%r1418, %r1417, %r193;
	shr.u32 	%r1419, %r3084, %r1418;
	shl.b32 	%r1420, %r3083, %r193;
	add.s32 	%r3083, %r1419, %r1420;
	ld.local.u32 	%r1421, [%rd44+-8];
	shr.u32 	%r1422, %r1421, %r1418;
	shl.b32 	%r1423, %r3084, %r193;
	add.s32 	%r3084, %r1422, %r1423;

BB6_128:
	shr.u32 	%r1424, %r3084, 30;
	shl.b32 	%r1425, %r3083, 2;
	add.s32 	%r3085, %r1424, %r1425;
	shl.b32 	%r199, %r3084, 2;
	shr.u32 	%r1426, %r3085, 31;
	shr.u32 	%r1427, %r3083, 30;
	add.s32 	%r200, %r1426, %r1427;
	setp.eq.s32	%p84, %r1426, 0;
	mov.u32 	%r3086, %r190;
	mov.u32 	%r3087, %r199;
	@%p84 bra 	BB6_130;

	not.b32 	%r1428, %r3085;
	neg.s32 	%r201, %r199;
	setp.eq.s32	%p85, %r199, 0;
	selp.u32	%r1429, 1, 0, %p85;
	add.s32 	%r3085, %r1429, %r1428;
	xor.b32  	%r203, %r190, -2147483648;
	mov.u32 	%r3086, %r203;
	mov.u32 	%r3087, %r201;

BB6_130:
	mov.u32 	%r205, %r3086;
	neg.s32 	%r1430, %r200;
	setp.eq.s32	%p86, %r190, 0;
	selp.b32	%r3088, %r200, %r1430, %p86;
	clz.b32 	%r1431, %r3085;
	setp.eq.s32	%p87, %r1431, 0;
	shl.b32 	%r1432, %r3085, %r1431;
	mov.u32 	%r1433, 32;
	sub.s32 	%r1434, %r1433, %r1431;
	shr.u32 	%r1435, %r3087, %r1434;
	add.s32 	%r1436, %r1435, %r1432;
	selp.b32	%r1437, %r3085, %r1436, %p87;
	mul.lo.s32 	%r1438, %r1437, -921707870;
	mov.u32 	%r1439, -921707870;
	mul.hi.u32 	%r1440, %r1437, %r1439;
	setp.gt.s32	%p88, %r1440, 0;
	shl.b32 	%r1441, %r1440, 1;
	shr.u32 	%r1442, %r1438, 31;
	add.s32 	%r1443, %r1442, %r1441;
	selp.b32	%r1444, %r1443, %r1440, %p88;
	selp.b32	%r1445, -1, 0, %p88;
	mov.u32 	%r1446, 126;
	sub.s32 	%r1447, %r1446, %r1431;
	add.s32 	%r1448, %r1447, %r1445;
	shl.b32 	%r1449, %r1448, 23;
	add.s32 	%r1450, %r1444, 1;
	shr.u32 	%r1451, %r1450, 7;
	add.s32 	%r1452, %r1451, 1;
	shr.u32 	%r1453, %r1452, 1;
	add.s32 	%r1454, %r1453, %r1449;
	or.b32  	%r1455, %r1454, %r205;
	mov.b32 	 %f1671, %r1455;

BB6_131:
	mul.rn.f32 	%f127, %f1671, %f1671;
	and.b32  	%r209, %r3088, 1;
	setp.eq.s32	%p89, %r209, 0;
	@%p89 bra 	BB6_133;

	mov.f32 	%f856, 0fBAB6061A;
	mov.f32 	%f857, 0f37CCF5CE;
	fma.rn.f32 	%f1672, %f857, %f127, %f856;
	bra.uni 	BB6_134;

BB6_133:
	mov.f32 	%f858, 0f3C08839E;
	mov.f32 	%f859, 0fB94CA1F9;
	fma.rn.f32 	%f1672, %f859, %f127, %f858;

BB6_134:
	@%p89 bra 	BB6_136;

	mul.rn.f32 	%f1628, %f1671, %f1671;
	mov.f32 	%f860, 0f3D2AAAA5;
	fma.rn.f32 	%f861, %f1672, %f1628, %f860;
	mov.f32 	%f862, 0fBF000000;
	fma.rn.f32 	%f1673, %f861, %f1628, %f862;
	bra.uni 	BB6_137;

BB6_136:
	mul.rn.f32 	%f1630, %f1671, %f1671;
	mov.f32 	%f863, 0fBE2AAAA3;
	fma.rn.f32 	%f864, %f1672, %f1630, %f863;
	mov.f32 	%f865, 0f00000000;
	fma.rn.f32 	%f1673, %f864, %f1630, %f865;

BB6_137:
	fma.rn.f32 	%f1674, %f1673, %f1671, %f1671;
	@%p89 bra 	BB6_139;

	mul.rn.f32 	%f1629, %f1671, %f1671;
	mov.f32 	%f866, 0f3F800000;
	fma.rn.f32 	%f1674, %f1673, %f1629, %f866;

BB6_139:
	and.b32  	%r1456, %r3088, 2;
	setp.eq.s32	%p92, %r1456, 0;
	@%p92 bra 	BB6_141;

	mov.f32 	%f867, 0f00000000;
	mov.f32 	%f868, 0fBF800000;
	fma.rn.f32 	%f1674, %f1674, %f868, %f867;

BB6_141:
	mul.f32 	%f139, %f5, %f1674;
	mov.f32 	%f1725, %f6;
	@%p2 bra 	BB6_143;

	mov.f32 	%f869, 0f00000000;
	mul.rn.f32 	%f1725, %f6, %f869;

BB6_143:
	mul.f32 	%f870, %f1725, 0f3F22F983;
	cvt.rni.s32.f32	%r3096, %f870;
	cvt.rn.f32.s32	%f871, %r3096;
	neg.f32 	%f872, %f871;
	fma.rn.f32 	%f874, %f872, %f707, %f1725;
	fma.rn.f32 	%f876, %f872, %f709, %f874;
	fma.rn.f32 	%f1675, %f872, %f711, %f876;
	abs.f32 	%f878, %f1725;
	setp.leu.f32	%p94, %f878, 0f47CE4780;
	@%p94 bra 	BB6_151;

	mov.b32 	 %r211, %f1725;
	bfe.u32 	%r1459, %r211, 23, 8;
	add.s32 	%r1460, %r1459, -128;
	shl.b32 	%r1461, %r211, 8;
	or.b32  	%r213, %r1461, -2147483648;
	shr.u32 	%r1462, %r1460, 5;
	mov.u32 	%r1463, 4;
	sub.s32 	%r214, %r1463, %r1462;
	mov.u32 	%r3090, 0;
	mov.u32 	%r3089, %r3090;
	mov.u64 	%rd300, __cudart_i2opi_f;
	mov.u64 	%rd392, %rd201;

BB6_145:
	.pragma "nounroll";
	ld.const.u32 	%r1466, [%rd300];
	// inline asm
	{
	mad.lo.cc.u32   %r1464, %r1466, %r213, %r3090;
	madc.hi.u32     %r1465, %r1466, %r213,  0;
	}
	// inline asm
	st.local.u32 	[%rd392], %r1464;
	add.s64 	%rd392, %rd392, 4;
	add.s64 	%rd300, %rd300, 4;
	add.s32 	%r3089, %r3089, 1;
	setp.ne.s32	%p95, %r3089, 6;
	mov.u32 	%r3090, %r1465;
	@%p95 bra 	BB6_145;

	mov.b32 	 %r3021, %f1725;
	shr.u32 	%r3020, %r3021, 23;
	and.b32  	%r219, %r3021, -2147483648;
	st.local.u32 	[%rd5], %r1465;
	add.s32 	%r1469, %r214, 2;
	mul.wide.s32 	%rd219, %r1469, 4;
	add.s64 	%rd49, %rd201, %rd219;
	ld.local.u32 	%r3091, [%rd49];
	ld.local.u32 	%r3092, [%rd49+-4];
	and.b32  	%r222, %r3020, 31;
	setp.eq.s32	%p96, %r222, 0;
	@%p96 bra 	BB6_148;

	mov.u32 	%r1470, 32;
	sub.s32 	%r1471, %r1470, %r222;
	shr.u32 	%r1472, %r3092, %r1471;
	shl.b32 	%r1473, %r3091, %r222;
	add.s32 	%r3091, %r1472, %r1473;
	ld.local.u32 	%r1474, [%rd49+-8];
	shr.u32 	%r1475, %r1474, %r1471;
	shl.b32 	%r1476, %r3092, %r222;
	add.s32 	%r3092, %r1475, %r1476;

BB6_148:
	shr.u32 	%r1477, %r3092, 30;
	shl.b32 	%r1478, %r3091, 2;
	add.s32 	%r3093, %r1477, %r1478;
	shl.b32 	%r228, %r3092, 2;
	shr.u32 	%r1479, %r3093, 31;
	shr.u32 	%r1480, %r3091, 30;
	add.s32 	%r229, %r1479, %r1480;
	setp.eq.s32	%p97, %r1479, 0;
	mov.u32 	%r3094, %r219;
	mov.u32 	%r3095, %r228;
	@%p97 bra 	BB6_150;

	not.b32 	%r1481, %r3093;
	neg.s32 	%r230, %r228;
	setp.eq.s32	%p98, %r228, 0;
	selp.u32	%r1482, 1, 0, %p98;
	add.s32 	%r3093, %r1482, %r1481;
	xor.b32  	%r232, %r219, -2147483648;
	mov.u32 	%r3094, %r232;
	mov.u32 	%r3095, %r230;

BB6_150:
	mov.u32 	%r234, %r3094;
	neg.s32 	%r1483, %r229;
	setp.eq.s32	%p99, %r219, 0;
	selp.b32	%r3096, %r229, %r1483, %p99;
	clz.b32 	%r1484, %r3093;
	setp.eq.s32	%p100, %r1484, 0;
	shl.b32 	%r1485, %r3093, %r1484;
	mov.u32 	%r1486, 32;
	sub.s32 	%r1487, %r1486, %r1484;
	shr.u32 	%r1488, %r3095, %r1487;
	add.s32 	%r1489, %r1488, %r1485;
	selp.b32	%r1490, %r3093, %r1489, %p100;
	mul.lo.s32 	%r1491, %r1490, -921707870;
	mov.u32 	%r1492, -921707870;
	mul.hi.u32 	%r1493, %r1490, %r1492;
	setp.gt.s32	%p101, %r1493, 0;
	shl.b32 	%r1494, %r1493, 1;
	shr.u32 	%r1495, %r1491, 31;
	add.s32 	%r1496, %r1495, %r1494;
	selp.b32	%r1497, %r1496, %r1493, %p101;
	selp.b32	%r1498, -1, 0, %p101;
	mov.u32 	%r1499, 126;
	sub.s32 	%r1500, %r1499, %r1484;
	add.s32 	%r1501, %r1500, %r1498;
	shl.b32 	%r1502, %r1501, 23;
	add.s32 	%r1503, %r1497, 1;
	shr.u32 	%r1504, %r1503, 7;
	add.s32 	%r1505, %r1504, 1;
	shr.u32 	%r1506, %r1505, 1;
	add.s32 	%r1507, %r1506, %r1502;
	or.b32  	%r1508, %r1507, %r234;
	mov.b32 	 %f1675, %r1508;

BB6_151:
	mul.rn.f32 	%f145, %f1675, %f1675;
	add.s32 	%r238, %r3096, 1;
	and.b32  	%r239, %r238, 1;
	setp.eq.s32	%p102, %r239, 0;
	@%p102 bra 	BB6_153;

	mov.f32 	%f879, 0fBAB6061A;
	mov.f32 	%f880, 0f37CCF5CE;
	fma.rn.f32 	%f1676, %f880, %f145, %f879;
	bra.uni 	BB6_154;

BB6_153:
	mov.f32 	%f881, 0f3C08839E;
	mov.f32 	%f882, 0fB94CA1F9;
	fma.rn.f32 	%f1676, %f882, %f145, %f881;

BB6_154:
	@%p102 bra 	BB6_156;

	mul.rn.f32 	%f1631, %f1675, %f1675;
	mov.f32 	%f883, 0f3D2AAAA5;
	fma.rn.f32 	%f884, %f1676, %f1631, %f883;
	mov.f32 	%f885, 0fBF000000;
	fma.rn.f32 	%f1677, %f884, %f1631, %f885;
	bra.uni 	BB6_157;

BB6_156:
	mul.rn.f32 	%f1633, %f1675, %f1675;
	mov.f32 	%f886, 0fBE2AAAA3;
	fma.rn.f32 	%f887, %f1676, %f1633, %f886;
	mov.f32 	%f888, 0f00000000;
	fma.rn.f32 	%f1677, %f887, %f1633, %f888;

BB6_157:
	fma.rn.f32 	%f1678, %f1677, %f1675, %f1675;
	@%p102 bra 	BB6_159;

	mul.rn.f32 	%f1632, %f1675, %f1675;
	mov.f32 	%f889, 0f3F800000;
	fma.rn.f32 	%f1678, %f1677, %f1632, %f889;

BB6_159:
	add.s32 	%r3022, %r3096, 1;
	and.b32  	%r1509, %r3022, 2;
	setp.eq.s32	%p105, %r1509, 0;
	@%p105 bra 	BB6_161;

	mov.f32 	%f890, 0f00000000;
	mov.f32 	%f891, 0fBF800000;
	fma.rn.f32 	%f1678, %f1678, %f891, %f890;

BB6_161:
	fma.rn.f32 	%f157, %f25, %f1678, %f139;
	mov.f32 	%f1724, %f6;
	@%p2 bra 	BB6_163;

	mov.f32 	%f892, 0f00000000;
	mul.rn.f32 	%f1724, %f6, %f892;

BB6_163:
	mul.f32 	%f893, %f1724, 0f3F22F983;
	cvt.rni.s32.f32	%r3104, %f893;
	cvt.rn.f32.s32	%f894, %r3104;
	neg.f32 	%f895, %f894;
	fma.rn.f32 	%f897, %f895, %f707, %f1724;
	fma.rn.f32 	%f899, %f895, %f709, %f897;
	fma.rn.f32 	%f1679, %f895, %f711, %f899;
	abs.f32 	%f901, %f1724;
	setp.leu.f32	%p107, %f901, 0f47CE4780;
	@%p107 bra 	BB6_171;

	mov.b32 	 %r241, %f1724;
	bfe.u32 	%r1512, %r241, 23, 8;
	add.s32 	%r1513, %r1512, -128;
	shl.b32 	%r1514, %r241, 8;
	or.b32  	%r243, %r1514, -2147483648;
	shr.u32 	%r1515, %r1513, 5;
	mov.u32 	%r1516, 4;
	sub.s32 	%r244, %r1516, %r1515;
	mov.u32 	%r3098, 0;
	mov.u32 	%r3097, %r3098;
	mov.u64 	%rd301, __cudart_i2opi_f;
	mov.u64 	%rd391, %rd201;

BB6_165:
	.pragma "nounroll";
	ld.const.u32 	%r1519, [%rd301];
	// inline asm
	{
	mad.lo.cc.u32   %r1517, %r1519, %r243, %r3098;
	madc.hi.u32     %r1518, %r1519, %r243,  0;
	}
	// inline asm
	st.local.u32 	[%rd391], %r1517;
	add.s64 	%rd391, %rd391, 4;
	add.s64 	%rd301, %rd301, 4;
	add.s32 	%r3097, %r3097, 1;
	setp.ne.s32	%p108, %r3097, 6;
	mov.u32 	%r3098, %r1518;
	@%p108 bra 	BB6_165;

	mov.b32 	 %r3024, %f1724;
	shr.u32 	%r3023, %r3024, 23;
	and.b32  	%r249, %r3024, -2147483648;
	st.local.u32 	[%rd5], %r1518;
	add.s32 	%r1522, %r244, 2;
	mul.wide.s32 	%rd221, %r1522, 4;
	add.s64 	%rd54, %rd201, %rd221;
	ld.local.u32 	%r3099, [%rd54];
	ld.local.u32 	%r3100, [%rd54+-4];
	and.b32  	%r252, %r3023, 31;
	setp.eq.s32	%p109, %r252, 0;
	@%p109 bra 	BB6_168;

	mov.u32 	%r1523, 32;
	sub.s32 	%r1524, %r1523, %r252;
	shr.u32 	%r1525, %r3100, %r1524;
	shl.b32 	%r1526, %r3099, %r252;
	add.s32 	%r3099, %r1525, %r1526;
	ld.local.u32 	%r1527, [%rd54+-8];
	shr.u32 	%r1528, %r1527, %r1524;
	shl.b32 	%r1529, %r3100, %r252;
	add.s32 	%r3100, %r1528, %r1529;

BB6_168:
	shr.u32 	%r1530, %r3100, 30;
	shl.b32 	%r1531, %r3099, 2;
	add.s32 	%r3101, %r1530, %r1531;
	shl.b32 	%r258, %r3100, 2;
	shr.u32 	%r1532, %r3101, 31;
	shr.u32 	%r1533, %r3099, 30;
	add.s32 	%r259, %r1532, %r1533;
	setp.eq.s32	%p110, %r1532, 0;
	mov.u32 	%r3102, %r249;
	mov.u32 	%r3103, %r258;
	@%p110 bra 	BB6_170;

	not.b32 	%r1534, %r3101;
	neg.s32 	%r260, %r258;
	setp.eq.s32	%p111, %r258, 0;
	selp.u32	%r1535, 1, 0, %p111;
	add.s32 	%r3101, %r1535, %r1534;
	xor.b32  	%r262, %r249, -2147483648;
	mov.u32 	%r3102, %r262;
	mov.u32 	%r3103, %r260;

BB6_170:
	mov.u32 	%r264, %r3102;
	neg.s32 	%r1536, %r259;
	setp.eq.s32	%p112, %r249, 0;
	selp.b32	%r3104, %r259, %r1536, %p112;
	clz.b32 	%r1537, %r3101;
	setp.eq.s32	%p113, %r1537, 0;
	shl.b32 	%r1538, %r3101, %r1537;
	mov.u32 	%r1539, 32;
	sub.s32 	%r1540, %r1539, %r1537;
	shr.u32 	%r1541, %r3103, %r1540;
	add.s32 	%r1542, %r1541, %r1538;
	selp.b32	%r1543, %r3101, %r1542, %p113;
	mul.lo.s32 	%r1544, %r1543, -921707870;
	mov.u32 	%r1545, -921707870;
	mul.hi.u32 	%r1546, %r1543, %r1545;
	setp.gt.s32	%p114, %r1546, 0;
	shl.b32 	%r1547, %r1546, 1;
	shr.u32 	%r1548, %r1544, 31;
	add.s32 	%r1549, %r1548, %r1547;
	selp.b32	%r1550, %r1549, %r1546, %p114;
	selp.b32	%r1551, -1, 0, %p114;
	mov.u32 	%r1552, 126;
	sub.s32 	%r1553, %r1552, %r1537;
	add.s32 	%r1554, %r1553, %r1551;
	shl.b32 	%r1555, %r1554, 23;
	add.s32 	%r1556, %r1550, 1;
	shr.u32 	%r1557, %r1556, 7;
	add.s32 	%r1558, %r1557, 1;
	shr.u32 	%r1559, %r1558, 1;
	add.s32 	%r1560, %r1559, %r1555;
	or.b32  	%r1561, %r1560, %r264;
	mov.b32 	 %f1679, %r1561;

BB6_171:
	mul.f32 	%f163, %f2, %f157;
	mul.rn.f32 	%f164, %f1679, %f1679;
	and.b32  	%r268, %r3104, 1;
	setp.eq.s32	%p115, %r268, 0;
	@%p115 bra 	BB6_173;

	mov.f32 	%f902, 0fBAB6061A;
	mov.f32 	%f903, 0f37CCF5CE;
	fma.rn.f32 	%f1680, %f903, %f164, %f902;
	bra.uni 	BB6_174;

BB6_173:
	mov.f32 	%f904, 0f3C08839E;
	mov.f32 	%f905, 0fB94CA1F9;
	fma.rn.f32 	%f1680, %f905, %f164, %f904;

BB6_174:
	@%p115 bra 	BB6_176;

	mul.rn.f32 	%f1634, %f1679, %f1679;
	mov.f32 	%f906, 0f3D2AAAA5;
	fma.rn.f32 	%f907, %f1680, %f1634, %f906;
	mov.f32 	%f908, 0fBF000000;
	fma.rn.f32 	%f1681, %f907, %f1634, %f908;
	bra.uni 	BB6_177;

BB6_176:
	mul.rn.f32 	%f1636, %f1679, %f1679;
	mov.f32 	%f909, 0fBE2AAAA3;
	fma.rn.f32 	%f910, %f1680, %f1636, %f909;
	mov.f32 	%f911, 0f00000000;
	fma.rn.f32 	%f1681, %f910, %f1636, %f911;

BB6_177:
	fma.rn.f32 	%f1682, %f1681, %f1679, %f1679;
	@%p115 bra 	BB6_179;

	mul.rn.f32 	%f1635, %f1679, %f1679;
	mov.f32 	%f912, 0f3F800000;
	fma.rn.f32 	%f1682, %f1681, %f1635, %f912;

BB6_179:
	and.b32  	%r1562, %r3104, 2;
	setp.eq.s32	%p118, %r1562, 0;
	@%p118 bra 	BB6_181;

	mov.f32 	%f913, 0f00000000;
	mov.f32 	%f914, 0fBF800000;
	fma.rn.f32 	%f1682, %f1682, %f914, %f913;

BB6_181:
	mul.f32 	%f176, %f45, %f1682;
	mov.f32 	%f1723, %f6;
	@%p2 bra 	BB6_183;

	mov.f32 	%f915, 0f00000000;
	mul.rn.f32 	%f1723, %f6, %f915;

BB6_183:
	mul.f32 	%f916, %f1723, 0f3F22F983;
	cvt.rni.s32.f32	%r3112, %f916;
	cvt.rn.f32.s32	%f917, %r3112;
	neg.f32 	%f918, %f917;
	fma.rn.f32 	%f920, %f918, %f707, %f1723;
	fma.rn.f32 	%f922, %f918, %f709, %f920;
	fma.rn.f32 	%f1683, %f918, %f711, %f922;
	abs.f32 	%f924, %f1723;
	setp.leu.f32	%p120, %f924, 0f47CE4780;
	@%p120 bra 	BB6_191;

	mov.b32 	 %r270, %f1723;
	bfe.u32 	%r1565, %r270, 23, 8;
	add.s32 	%r1566, %r1565, -128;
	shl.b32 	%r1567, %r270, 8;
	or.b32  	%r272, %r1567, -2147483648;
	shr.u32 	%r1568, %r1566, 5;
	mov.u32 	%r1569, 4;
	sub.s32 	%r273, %r1569, %r1568;
	mov.u32 	%r3106, 0;
	mov.u32 	%r3105, %r3106;
	mov.u64 	%rd302, __cudart_i2opi_f;
	mov.u64 	%rd390, %rd201;

BB6_185:
	.pragma "nounroll";
	ld.const.u32 	%r1572, [%rd302];
	// inline asm
	{
	mad.lo.cc.u32   %r1570, %r1572, %r272, %r3106;
	madc.hi.u32     %r1571, %r1572, %r272,  0;
	}
	// inline asm
	st.local.u32 	[%rd390], %r1570;
	add.s64 	%rd390, %rd390, 4;
	add.s64 	%rd302, %rd302, 4;
	add.s32 	%r3105, %r3105, 1;
	setp.ne.s32	%p121, %r3105, 6;
	mov.u32 	%r3106, %r1571;
	@%p121 bra 	BB6_185;

	mov.b32 	 %r3026, %f1723;
	shr.u32 	%r3025, %r3026, 23;
	and.b32  	%r278, %r3026, -2147483648;
	st.local.u32 	[%rd5], %r1571;
	add.s32 	%r1575, %r273, 2;
	mul.wide.s32 	%rd223, %r1575, 4;
	add.s64 	%rd59, %rd201, %rd223;
	ld.local.u32 	%r3107, [%rd59];
	ld.local.u32 	%r3108, [%rd59+-4];
	and.b32  	%r281, %r3025, 31;
	setp.eq.s32	%p122, %r281, 0;
	@%p122 bra 	BB6_188;

	mov.u32 	%r1576, 32;
	sub.s32 	%r1577, %r1576, %r281;
	shr.u32 	%r1578, %r3108, %r1577;
	shl.b32 	%r1579, %r3107, %r281;
	add.s32 	%r3107, %r1578, %r1579;
	ld.local.u32 	%r1580, [%rd59+-8];
	shr.u32 	%r1581, %r1580, %r1577;
	shl.b32 	%r1582, %r3108, %r281;
	add.s32 	%r3108, %r1581, %r1582;

BB6_188:
	shr.u32 	%r1583, %r3108, 30;
	shl.b32 	%r1584, %r3107, 2;
	add.s32 	%r3109, %r1583, %r1584;
	shl.b32 	%r287, %r3108, 2;
	shr.u32 	%r1585, %r3109, 31;
	shr.u32 	%r1586, %r3107, 30;
	add.s32 	%r288, %r1585, %r1586;
	setp.eq.s32	%p123, %r1585, 0;
	mov.u32 	%r3110, %r278;
	mov.u32 	%r3111, %r287;
	@%p123 bra 	BB6_190;

	not.b32 	%r1587, %r3109;
	neg.s32 	%r289, %r287;
	setp.eq.s32	%p124, %r287, 0;
	selp.u32	%r1588, 1, 0, %p124;
	add.s32 	%r3109, %r1588, %r1587;
	xor.b32  	%r291, %r278, -2147483648;
	mov.u32 	%r3110, %r291;
	mov.u32 	%r3111, %r289;

BB6_190:
	mov.u32 	%r293, %r3110;
	neg.s32 	%r1589, %r288;
	setp.eq.s32	%p125, %r278, 0;
	selp.b32	%r3112, %r288, %r1589, %p125;
	clz.b32 	%r1590, %r3109;
	setp.eq.s32	%p126, %r1590, 0;
	shl.b32 	%r1591, %r3109, %r1590;
	mov.u32 	%r1592, 32;
	sub.s32 	%r1593, %r1592, %r1590;
	shr.u32 	%r1594, %r3111, %r1593;
	add.s32 	%r1595, %r1594, %r1591;
	selp.b32	%r1596, %r3109, %r1595, %p126;
	mul.lo.s32 	%r1597, %r1596, -921707870;
	mov.u32 	%r1598, -921707870;
	mul.hi.u32 	%r1599, %r1596, %r1598;
	setp.gt.s32	%p127, %r1599, 0;
	shl.b32 	%r1600, %r1599, 1;
	shr.u32 	%r1601, %r1597, 31;
	add.s32 	%r1602, %r1601, %r1600;
	selp.b32	%r1603, %r1602, %r1599, %p127;
	selp.b32	%r1604, -1, 0, %p127;
	mov.u32 	%r1605, 126;
	sub.s32 	%r1606, %r1605, %r1590;
	add.s32 	%r1607, %r1606, %r1604;
	shl.b32 	%r1608, %r1607, 23;
	add.s32 	%r1609, %r1603, 1;
	shr.u32 	%r1610, %r1609, 7;
	add.s32 	%r1611, %r1610, 1;
	shr.u32 	%r1612, %r1611, 1;
	add.s32 	%r1613, %r1612, %r1608;
	or.b32  	%r1614, %r1613, %r293;
	mov.b32 	 %f1683, %r1614;

BB6_191:
	mul.rn.f32 	%f182, %f1683, %f1683;
	add.s32 	%r297, %r3112, 1;
	and.b32  	%r298, %r297, 1;
	setp.eq.s32	%p128, %r298, 0;
	@%p128 bra 	BB6_193;

	mov.f32 	%f925, 0fBAB6061A;
	mov.f32 	%f926, 0f37CCF5CE;
	fma.rn.f32 	%f1684, %f926, %f182, %f925;
	bra.uni 	BB6_194;

BB6_193:
	mov.f32 	%f927, 0f3C08839E;
	mov.f32 	%f928, 0fB94CA1F9;
	fma.rn.f32 	%f1684, %f928, %f182, %f927;

BB6_194:
	@%p128 bra 	BB6_196;

	mul.rn.f32 	%f1637, %f1683, %f1683;
	mov.f32 	%f929, 0f3D2AAAA5;
	fma.rn.f32 	%f930, %f1684, %f1637, %f929;
	mov.f32 	%f931, 0fBF000000;
	fma.rn.f32 	%f1685, %f930, %f1637, %f931;
	bra.uni 	BB6_197;

BB6_196:
	mul.rn.f32 	%f1639, %f1683, %f1683;
	mov.f32 	%f932, 0fBE2AAAA3;
	fma.rn.f32 	%f933, %f1684, %f1639, %f932;
	mov.f32 	%f934, 0f00000000;
	fma.rn.f32 	%f1685, %f933, %f1639, %f934;

BB6_197:
	fma.rn.f32 	%f1686, %f1685, %f1683, %f1683;
	@%p128 bra 	BB6_199;

	mul.rn.f32 	%f1638, %f1683, %f1683;
	mov.f32 	%f935, 0f3F800000;
	fma.rn.f32 	%f1686, %f1685, %f1638, %f935;

BB6_199:
	add.s32 	%r3027, %r3112, 1;
	and.b32  	%r1615, %r3027, 2;
	setp.eq.s32	%p131, %r1615, 0;
	@%p131 bra 	BB6_201;

	mov.f32 	%f936, 0f00000000;
	mov.f32 	%f937, 0fBF800000;
	fma.rn.f32 	%f1686, %f1686, %f937, %f936;

BB6_201:
	fma.rn.f32 	%f938, %f64, %f1686, %f176;
	fma.rn.f32 	%f194, %f4, %f938, %f163;
	mov.f32 	%f1722, %f6;
	@%p2 bra 	BB6_203;

	mov.f32 	%f939, 0f00000000;
	mul.rn.f32 	%f1722, %f6, %f939;

BB6_203:
	mul.f32 	%f940, %f1722, 0f3F22F983;
	cvt.rni.s32.f32	%r3120, %f940;
	cvt.rn.f32.s32	%f941, %r3120;
	neg.f32 	%f942, %f941;
	fma.rn.f32 	%f944, %f942, %f707, %f1722;
	fma.rn.f32 	%f946, %f942, %f709, %f944;
	fma.rn.f32 	%f1687, %f942, %f711, %f946;
	abs.f32 	%f948, %f1722;
	setp.leu.f32	%p133, %f948, 0f47CE4780;
	@%p133 bra 	BB6_211;

	mov.b32 	 %r300, %f1722;
	bfe.u32 	%r1618, %r300, 23, 8;
	add.s32 	%r1619, %r1618, -128;
	shl.b32 	%r1620, %r300, 8;
	or.b32  	%r302, %r1620, -2147483648;
	shr.u32 	%r1621, %r1619, 5;
	mov.u32 	%r1622, 4;
	sub.s32 	%r303, %r1622, %r1621;
	mov.u32 	%r3114, 0;
	mov.u32 	%r3113, %r3114;
	mov.u64 	%rd303, __cudart_i2opi_f;
	mov.u64 	%rd389, %rd201;

BB6_205:
	.pragma "nounroll";
	ld.const.u32 	%r1625, [%rd303];
	// inline asm
	{
	mad.lo.cc.u32   %r1623, %r1625, %r302, %r3114;
	madc.hi.u32     %r1624, %r1625, %r302,  0;
	}
	// inline asm
	st.local.u32 	[%rd389], %r1623;
	add.s64 	%rd389, %rd389, 4;
	add.s64 	%rd303, %rd303, 4;
	add.s32 	%r3113, %r3113, 1;
	setp.ne.s32	%p134, %r3113, 6;
	mov.u32 	%r3114, %r1624;
	@%p134 bra 	BB6_205;

	mov.b32 	 %r3030, %f1722;
	shr.u32 	%r3029, %r3030, 23;
	mov.b32 	 %r3028, %f1722;
	and.b32  	%r308, %r3028, -2147483648;
	st.local.u32 	[%rd5], %r1624;
	add.s32 	%r1628, %r303, 2;
	mul.wide.s32 	%rd225, %r1628, 4;
	add.s64 	%rd64, %rd201, %rd225;
	ld.local.u32 	%r3115, [%rd64];
	ld.local.u32 	%r3116, [%rd64+-4];
	and.b32  	%r311, %r3029, 31;
	setp.eq.s32	%p135, %r311, 0;
	@%p135 bra 	BB6_208;

	mov.u32 	%r1629, 32;
	sub.s32 	%r1630, %r1629, %r311;
	shr.u32 	%r1631, %r3116, %r1630;
	shl.b32 	%r1632, %r3115, %r311;
	add.s32 	%r3115, %r1631, %r1632;
	ld.local.u32 	%r1633, [%rd64+-8];
	shr.u32 	%r1634, %r1633, %r1630;
	shl.b32 	%r1635, %r3116, %r311;
	add.s32 	%r3116, %r1634, %r1635;

BB6_208:
	shr.u32 	%r1636, %r3116, 30;
	shl.b32 	%r1637, %r3115, 2;
	add.s32 	%r3117, %r1636, %r1637;
	shl.b32 	%r317, %r3116, 2;
	shr.u32 	%r1638, %r3117, 31;
	shr.u32 	%r1639, %r3115, 30;
	add.s32 	%r318, %r1638, %r1639;
	setp.eq.s32	%p136, %r1638, 0;
	mov.u32 	%r3118, %r308;
	mov.u32 	%r3119, %r317;
	@%p136 bra 	BB6_210;

	not.b32 	%r1640, %r3117;
	neg.s32 	%r319, %r317;
	setp.eq.s32	%p137, %r317, 0;
	selp.u32	%r1641, 1, 0, %p137;
	add.s32 	%r3117, %r1641, %r1640;
	xor.b32  	%r321, %r308, -2147483648;
	mov.u32 	%r3118, %r321;
	mov.u32 	%r3119, %r319;

BB6_210:
	mov.u32 	%r323, %r3118;
	neg.s32 	%r1642, %r318;
	setp.eq.s32	%p138, %r308, 0;
	selp.b32	%r3120, %r318, %r1642, %p138;
	clz.b32 	%r1643, %r3117;
	setp.eq.s32	%p139, %r1643, 0;
	shl.b32 	%r1644, %r3117, %r1643;
	mov.u32 	%r1645, 32;
	sub.s32 	%r1646, %r1645, %r1643;
	shr.u32 	%r1647, %r3119, %r1646;
	add.s32 	%r1648, %r1647, %r1644;
	selp.b32	%r1649, %r3117, %r1648, %p139;
	mul.lo.s32 	%r1650, %r1649, -921707870;
	mov.u32 	%r1651, -921707870;
	mul.hi.u32 	%r1652, %r1649, %r1651;
	setp.gt.s32	%p140, %r1652, 0;
	shl.b32 	%r1653, %r1652, 1;
	shr.u32 	%r1654, %r1650, 31;
	add.s32 	%r1655, %r1654, %r1653;
	selp.b32	%r1656, %r1655, %r1652, %p140;
	selp.b32	%r1657, -1, 0, %p140;
	mov.u32 	%r1658, 126;
	sub.s32 	%r1659, %r1658, %r1643;
	add.s32 	%r1660, %r1659, %r1657;
	shl.b32 	%r1661, %r1660, 23;
	add.s32 	%r1662, %r1656, 1;
	shr.u32 	%r1663, %r1662, 7;
	add.s32 	%r1664, %r1663, 1;
	shr.u32 	%r1665, %r1664, 1;
	add.s32 	%r1666, %r1665, %r1661;
	or.b32  	%r1667, %r1666, %r323;
	mov.b32 	 %f1687, %r1667;

BB6_211:
	mul.rn.f32 	%f200, %f1687, %f1687;
	and.b32  	%r327, %r3120, 1;
	setp.eq.s32	%p141, %r327, 0;
	@%p141 bra 	BB6_213;

	mov.f32 	%f949, 0fBAB6061A;
	mov.f32 	%f950, 0f37CCF5CE;
	fma.rn.f32 	%f1688, %f950, %f200, %f949;
	bra.uni 	BB6_214;

BB6_213:
	mov.f32 	%f951, 0f3C08839E;
	mov.f32 	%f952, 0fB94CA1F9;
	fma.rn.f32 	%f1688, %f952, %f200, %f951;

BB6_214:
	@%p141 bra 	BB6_216;

	mul.rn.f32 	%f1640, %f1687, %f1687;
	mov.f32 	%f953, 0f3D2AAAA5;
	fma.rn.f32 	%f954, %f1688, %f1640, %f953;
	mov.f32 	%f955, 0fBF000000;
	fma.rn.f32 	%f1689, %f954, %f1640, %f955;
	bra.uni 	BB6_217;

BB6_216:
	mul.rn.f32 	%f1642, %f1687, %f1687;
	mov.f32 	%f956, 0fBE2AAAA3;
	fma.rn.f32 	%f957, %f1688, %f1642, %f956;
	mov.f32 	%f958, 0f00000000;
	fma.rn.f32 	%f1689, %f957, %f1642, %f958;

BB6_217:
	fma.rn.f32 	%f1690, %f1689, %f1687, %f1687;
	@%p141 bra 	BB6_219;

	mul.rn.f32 	%f1641, %f1687, %f1687;
	mov.f32 	%f959, 0f3F800000;
	fma.rn.f32 	%f1690, %f1689, %f1641, %f959;

BB6_219:
	and.b32  	%r1668, %r3120, 2;
	setp.eq.s32	%p144, %r1668, 0;
	@%p144 bra 	BB6_221;

	mov.f32 	%f960, 0f00000000;
	mov.f32 	%f961, 0fBF800000;
	fma.rn.f32 	%f1690, %f1690, %f961, %f960;

BB6_221:
	mul.f32 	%f212, %f84, %f1690;
	mov.f32 	%f1721, %f6;
	@%p2 bra 	BB6_223;

	mov.f32 	%f962, 0f00000000;
	mul.rn.f32 	%f1721, %f6, %f962;

BB6_223:
	mul.f32 	%f963, %f1721, 0f3F22F983;
	cvt.rni.s32.f32	%r3128, %f963;
	cvt.rn.f32.s32	%f964, %r3128;
	neg.f32 	%f965, %f964;
	fma.rn.f32 	%f967, %f965, %f707, %f1721;
	fma.rn.f32 	%f969, %f965, %f709, %f967;
	fma.rn.f32 	%f1691, %f965, %f711, %f969;
	abs.f32 	%f971, %f1721;
	setp.leu.f32	%p146, %f971, 0f47CE4780;
	@%p146 bra 	BB6_231;

	mov.b32 	 %r329, %f1721;
	shr.u32 	%r330, %r329, 23;
	bfe.u32 	%r1671, %r329, 23, 8;
	add.s32 	%r1672, %r1671, -128;
	shl.b32 	%r1673, %r329, 8;
	or.b32  	%r331, %r1673, -2147483648;
	shr.u32 	%r1674, %r1672, 5;
	mov.u32 	%r1675, 4;
	sub.s32 	%r332, %r1675, %r1674;
	mov.u32 	%r3122, 0;
	mov.u32 	%r3121, %r3122;
	mov.u64 	%rd304, __cudart_i2opi_f;
	mov.u64 	%rd388, %rd201;

BB6_225:
	.pragma "nounroll";
	ld.const.u32 	%r1678, [%rd304];
	// inline asm
	{
	mad.lo.cc.u32   %r1676, %r1678, %r331, %r3122;
	madc.hi.u32     %r1677, %r1678, %r331,  0;
	}
	// inline asm
	st.local.u32 	[%rd388], %r1676;
	add.s64 	%rd388, %rd388, 4;
	add.s64 	%rd304, %rd304, 4;
	add.s32 	%r3121, %r3121, 1;
	setp.ne.s32	%p147, %r3121, 6;
	mov.u32 	%r3122, %r1677;
	@%p147 bra 	BB6_225;

	mov.b32 	 %r3031, %f1721;
	and.b32  	%r337, %r3031, -2147483648;
	st.local.u32 	[%rd5], %r1677;
	add.s32 	%r1681, %r332, 2;
	mul.wide.s32 	%rd227, %r1681, 4;
	add.s64 	%rd69, %rd201, %rd227;
	ld.local.u32 	%r3123, [%rd69];
	ld.local.u32 	%r3124, [%rd69+-4];
	and.b32  	%r340, %r330, 31;
	setp.eq.s32	%p148, %r340, 0;
	@%p148 bra 	BB6_228;

	mov.u32 	%r1682, 32;
	sub.s32 	%r1683, %r1682, %r340;
	shr.u32 	%r1684, %r3124, %r1683;
	shl.b32 	%r1685, %r3123, %r340;
	add.s32 	%r3123, %r1684, %r1685;
	ld.local.u32 	%r1686, [%rd69+-8];
	shr.u32 	%r1687, %r1686, %r1683;
	shl.b32 	%r1688, %r3124, %r340;
	add.s32 	%r3124, %r1687, %r1688;

BB6_228:
	shr.u32 	%r1689, %r3124, 30;
	shl.b32 	%r1690, %r3123, 2;
	add.s32 	%r3125, %r1689, %r1690;
	shl.b32 	%r346, %r3124, 2;
	shr.u32 	%r1691, %r3125, 31;
	shr.u32 	%r1692, %r3123, 30;
	add.s32 	%r347, %r1691, %r1692;
	setp.eq.s32	%p149, %r1691, 0;
	mov.u32 	%r3126, %r337;
	mov.u32 	%r3127, %r346;
	@%p149 bra 	BB6_230;

	not.b32 	%r1693, %r3125;
	neg.s32 	%r348, %r346;
	setp.eq.s32	%p150, %r346, 0;
	selp.u32	%r1694, 1, 0, %p150;
	add.s32 	%r3125, %r1694, %r1693;
	xor.b32  	%r350, %r337, -2147483648;
	mov.u32 	%r3126, %r350;
	mov.u32 	%r3127, %r348;

BB6_230:
	mov.u32 	%r352, %r3126;
	neg.s32 	%r1695, %r347;
	setp.eq.s32	%p151, %r337, 0;
	selp.b32	%r3128, %r347, %r1695, %p151;
	clz.b32 	%r1696, %r3125;
	setp.eq.s32	%p152, %r1696, 0;
	shl.b32 	%r1697, %r3125, %r1696;
	mov.u32 	%r1698, 32;
	sub.s32 	%r1699, %r1698, %r1696;
	shr.u32 	%r1700, %r3127, %r1699;
	add.s32 	%r1701, %r1700, %r1697;
	selp.b32	%r1702, %r3125, %r1701, %p152;
	mul.lo.s32 	%r1703, %r1702, -921707870;
	mov.u32 	%r1704, -921707870;
	mul.hi.u32 	%r1705, %r1702, %r1704;
	setp.gt.s32	%p153, %r1705, 0;
	shl.b32 	%r1706, %r1705, 1;
	shr.u32 	%r1707, %r1703, 31;
	add.s32 	%r1708, %r1707, %r1706;
	selp.b32	%r1709, %r1708, %r1705, %p153;
	selp.b32	%r1710, -1, 0, %p153;
	mov.u32 	%r1711, 126;
	sub.s32 	%r1712, %r1711, %r1696;
	add.s32 	%r1713, %r1712, %r1710;
	shl.b32 	%r1714, %r1713, 23;
	add.s32 	%r1715, %r1709, 1;
	shr.u32 	%r1716, %r1715, 7;
	add.s32 	%r1717, %r1716, 1;
	shr.u32 	%r1718, %r1717, 1;
	add.s32 	%r1719, %r1718, %r1714;
	or.b32  	%r1720, %r1719, %r352;
	mov.b32 	 %f1691, %r1720;

BB6_231:
	mul.rn.f32 	%f218, %f1691, %f1691;
	add.s32 	%r356, %r3128, 1;
	and.b32  	%r357, %r356, 1;
	setp.eq.s32	%p154, %r357, 0;
	@%p154 bra 	BB6_233;

	mov.f32 	%f972, 0fBAB6061A;
	mov.f32 	%f973, 0f37CCF5CE;
	fma.rn.f32 	%f1692, %f973, %f218, %f972;
	bra.uni 	BB6_234;

BB6_233:
	mov.f32 	%f974, 0f3C08839E;
	mov.f32 	%f975, 0fB94CA1F9;
	fma.rn.f32 	%f1692, %f975, %f218, %f974;

BB6_234:
	@%p154 bra 	BB6_236;

	mov.f32 	%f976, 0f3D2AAAA5;
	fma.rn.f32 	%f977, %f1692, %f218, %f976;
	mov.f32 	%f978, 0fBF000000;
	fma.rn.f32 	%f1693, %f977, %f218, %f978;
	bra.uni 	BB6_237;

BB6_236:
	mov.f32 	%f979, 0fBE2AAAA3;
	fma.rn.f32 	%f980, %f1692, %f218, %f979;
	mov.f32 	%f981, 0f00000000;
	fma.rn.f32 	%f1693, %f980, %f218, %f981;

BB6_237:
	fma.rn.f32 	%f1694, %f1693, %f1691, %f1691;
	@%p154 bra 	BB6_239;

	mov.f32 	%f982, 0f3F800000;
	fma.rn.f32 	%f1694, %f1693, %f218, %f982;

BB6_239:
	add.s32 	%r3032, %r3128, 1;
	and.b32  	%r1721, %r3032, 2;
	setp.eq.s32	%p157, %r1721, 0;
	@%p157 bra 	BB6_241;

	mov.f32 	%f983, 0f00000000;
	mov.f32 	%f984, 0fBF800000;
	fma.rn.f32 	%f1694, %f1694, %f984, %f983;

BB6_241:
	ld.param.u64 	%rd286, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_5];
	cvta.to.global.u64 	%rd285, %rd286;
	fma.rn.f32 	%f985, %f102, %f1694, %f212;
	add.f32 	%f986, %f194, %f985;
	cvt.f64.f32	%fd8, %f121;
	fma.rn.f64 	%fd9, %fd8, 0d3FE0000000000000, 0d3FE0000000000000;
	cvt.f64.f32	%fd10, %f1;
	mul.f64 	%fd11, %fd9, %fd10;
	cvt.rn.f32.f64	%f230, %fd11;
	cvt.f64.f32	%fd12, %f986;
	fma.rn.f64 	%fd13, %fd12, 0d3FE0000000000000, 0d3FE0000000000000;
	cvt.f64.f32	%fd14, %f3;
	mul.f64 	%fd15, %fd13, %fd14;
	cvt.rn.f32.f64	%f231, %fd15;
	cvt.rmi.f32.f32	%f987, %f230;
	cvt.rzi.s32.f32	%r3129, %f987;
	cvt.rn.f32.s32	%f1695, %r3129;
	cvt.rpi.f32.f32	%f233, %f230;
	mul.wide.s32 	%rd228, %r1, 4;
	add.s64 	%rd70, %rd285, %rd228;
	setp.le.f32	%p158, %f1695, %f233;
	@%p158 bra 	BB6_243;

	mov.f32 	%f1699, 0f00000000;
	mov.f32 	%f1698, %f1699;
	mov.f32 	%f1720, %f6;
	bra.uni 	BB6_256;

BB6_243:
	cvt.rmi.f32.f32	%f990, %f231;
	cvt.rzi.s32.f32	%r359, %f990;
	cvt.rn.f32.s32	%f234, %r359;
	cvt.rpi.f32.f32	%f235, %f231;
	mov.f32 	%f1699, 0f00000000;
	mov.f32 	%f1698, %f1699;

BB6_244:
	setp.gtu.f32	%p159, %f234, %f235;
	@%p159 bra 	BB6_254;

	sub.f32 	%f991, %f230, %f1695;
	abs.f32 	%f992, %f991;
	mov.f32 	%f993, 0f3F800000;
	sub.f32 	%f239, %f993, %f992;
	setp.gt.f32	%p160, %f1695, %f230;
	selp.f64	%fd1, 0d3FF0000000000000, 0dBFF0000000000000, %p160;
	mov.f32 	%f1696, %f234;
	mov.u32 	%r3130, %r359;

BB6_246:
	mov.u32 	%r361, %r3130;
	mov.f32 	%f240, %f1696;
	ld.global.u32 	%r362, [%rd1+4];
	setp.gt.s32	%p161, %r3129, -1;
	@%p161 bra 	BB6_248;

	mov.f32 	%f1697, 0f00000000;
	bra.uni 	BB6_253;

BB6_248:
	setp.ge.s32	%p162, %r3129, %r362;
	setp.lt.s32	%p163, %r361, 0;
	or.pred  	%p164, %p162, %p163;
	@!%p164 bra 	BB6_250;
	bra.uni 	BB6_249;

BB6_249:
	mov.f32 	%f1697, 0f00000000;
	bra.uni 	BB6_253;

BB6_250:
	ld.global.u32 	%r363, [%rd1];
	setp.lt.s32	%p165, %r361, %r363;
	@%p165 bra 	BB6_252;

	mov.f32 	%f1697, 0f00000000;
	bra.uni 	BB6_253;

BB6_252:
	ld.global.u32 	%r1722, [%rd1+8];
	mad.lo.s32 	%r1723, %r1722, %r3, %r2;
	mad.lo.s32 	%r1724, %r1723, %r362, %r3129;
	mad.lo.s32 	%r1725, %r1724, %r363, %r361;
	mul.wide.s32 	%rd229, %r1725, 4;
	add.s64 	%rd230, %rd14, %rd229;
	ld.global.f32 	%f1697, [%rd230];

BB6_253:
	mov.f32 	%f1644, 0f3F800000;
	ld.global.f32 	%f997, [%rd70];
	mul.f32 	%f998, %f997, %f239;
	sub.f32 	%f999, %f231, %f240;
	abs.f32 	%f1000, %f999;
	sub.f32 	%f1002, %f1644, %f1000;
	ld.global.u32 	%r1726, [%rd1+8];
	mad.lo.s32 	%r1727, %r1726, %r3, %r2;
	mad.lo.s32 	%r1728, %r1727, %r362, %r3129;
	ld.global.u32 	%r1729, [%rd1];
	mad.lo.s32 	%r1730, %r1728, %r1729, %r361;
	mul.wide.s32 	%rd231, %r1730, 4;
	add.s64 	%rd232, %rd12, %rd231;
	ld.global.f32 	%f1003, [%rd232];
	fma.rn.f32 	%f1004, %f998, %f1002, %f1003;
	st.global.f32 	[%rd232], %f1004;
	mul.f32 	%f1005, %f1697, %f1002;
	cvt.f64.f32	%fd16, %f1005;
	cvt.f64.f32	%fd17, %f1699;
	fma.rn.f64 	%fd18, %fd16, %fd1, %fd17;
	cvt.rn.f32.f64	%f1699, %fd18;
	mul.f32 	%f1006, %f1697, %f239;
	cvt.f64.f32	%fd19, %f1006;
	setp.gt.f32	%p166, %f240, %f231;
	selp.f64	%fd20, 0d3FF0000000000000, 0dBFF0000000000000, %p166;
	cvt.f64.f32	%fd21, %f1698;
	fma.rn.f64 	%fd22, %fd19, %fd20, %fd21;
	cvt.rn.f32.f64	%f1698, %fd22;
	add.s32 	%r364, %r361, 1;
	cvt.rn.f32.s32	%f247, %r364;
	setp.le.f32	%p167, %f247, %f235;
	mov.f32 	%f1696, %f247;
	mov.u32 	%r3130, %r364;
	@%p167 bra 	BB6_246;

BB6_254:
	add.s32 	%r3129, %r3129, 1;
	cvt.rn.f32.s32	%f1695, %r3129;
	setp.le.f32	%p168, %f1695, %f233;
	@%p168 bra 	BB6_244;

	ld.global.f32 	%f1720, [%rd4+24];

BB6_256:
	mov.f32 	%f252, %f1720;
	ld.param.u64 	%rd288, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_7];
	cvta.to.global.u64 	%rd287, %rd288;
	shl.b64 	%rd233, %rd3, 2;
	add.s64 	%rd71, %rd287, %rd233;
	abs.f32 	%f255, %f252;
	setp.neu.f32	%p169, %f255, 0f7F800000;
	mov.f32 	%f1719, %f252;
	@%p169 bra 	BB6_258;

	mov.f32 	%f1009, 0f00000000;
	mul.rn.f32 	%f256, %f252, %f1009;
	mov.f32 	%f1719, %f256;

BB6_258:
	mov.f32 	%f257, %f1719;
	mul.f32 	%f1010, %f257, 0f3F22F983;
	cvt.rni.s32.f32	%r3138, %f1010;
	cvt.rn.f32.s32	%f1011, %r3138;
	neg.f32 	%f1012, %f1011;
	fma.rn.f32 	%f1014, %f1012, %f707, %f257;
	fma.rn.f32 	%f1016, %f1012, %f709, %f1014;
	fma.rn.f32 	%f1700, %f1012, %f711, %f1016;
	abs.f32 	%f1018, %f257;
	setp.leu.f32	%p170, %f1018, 0f47CE4780;
	@%p170 bra 	BB6_266;

	mov.b32 	 %r367, %f257;
	shr.u32 	%r368, %r367, 23;
	bfe.u32 	%r1733, %r367, 23, 8;
	add.s32 	%r1734, %r1733, -128;
	shl.b32 	%r1735, %r367, 8;
	or.b32  	%r369, %r1735, -2147483648;
	shr.u32 	%r1736, %r1734, 5;
	mov.u32 	%r1737, 4;
	sub.s32 	%r370, %r1737, %r1736;
	mov.u32 	%r3132, 0;
	mov.u32 	%r3131, %r3132;
	mov.u64 	%rd305, __cudart_i2opi_f;
	mov.u64 	%rd387, %rd201;

BB6_260:
	.pragma "nounroll";
	ld.const.u32 	%r1740, [%rd305];
	// inline asm
	{
	mad.lo.cc.u32   %r1738, %r1740, %r369, %r3132;
	madc.hi.u32     %r1739, %r1740, %r369,  0;
	}
	// inline asm
	st.local.u32 	[%rd387], %r1738;
	add.s64 	%rd387, %rd387, 4;
	add.s64 	%rd305, %rd305, 4;
	add.s32 	%r3131, %r3131, 1;
	setp.ne.s32	%p171, %r3131, 6;
	mov.u32 	%r3132, %r1739;
	@%p171 bra 	BB6_260;

	and.b32  	%r375, %r367, -2147483648;
	st.local.u32 	[%rd5], %r1739;
	add.s32 	%r1743, %r370, 2;
	mul.wide.s32 	%rd235, %r1743, 4;
	add.s64 	%rd76, %rd201, %rd235;
	ld.local.u32 	%r3133, [%rd76];
	ld.local.u32 	%r3134, [%rd76+-4];
	and.b32  	%r378, %r368, 31;
	setp.eq.s32	%p172, %r378, 0;
	@%p172 bra 	BB6_263;

	mov.u32 	%r1744, 32;
	sub.s32 	%r1745, %r1744, %r378;
	shr.u32 	%r1746, %r3134, %r1745;
	shl.b32 	%r1747, %r3133, %r378;
	add.s32 	%r3133, %r1746, %r1747;
	ld.local.u32 	%r1748, [%rd76+-8];
	shr.u32 	%r1749, %r1748, %r1745;
	shl.b32 	%r1750, %r3134, %r378;
	add.s32 	%r3134, %r1749, %r1750;

BB6_263:
	shr.u32 	%r1751, %r3134, 30;
	shl.b32 	%r1752, %r3133, 2;
	add.s32 	%r3135, %r1751, %r1752;
	shl.b32 	%r384, %r3134, 2;
	shr.u32 	%r1753, %r3135, 31;
	shr.u32 	%r1754, %r3133, 30;
	add.s32 	%r385, %r1753, %r1754;
	setp.eq.s32	%p173, %r1753, 0;
	mov.u32 	%r3136, %r375;
	mov.u32 	%r3137, %r384;
	@%p173 bra 	BB6_265;

	not.b32 	%r1755, %r3135;
	neg.s32 	%r386, %r384;
	setp.eq.s32	%p174, %r384, 0;
	selp.u32	%r1756, 1, 0, %p174;
	add.s32 	%r3135, %r1756, %r1755;
	xor.b32  	%r388, %r375, -2147483648;
	mov.u32 	%r3136, %r388;
	mov.u32 	%r3137, %r386;

BB6_265:
	mov.u32 	%r390, %r3136;
	neg.s32 	%r1757, %r385;
	setp.eq.s32	%p175, %r375, 0;
	selp.b32	%r3138, %r385, %r1757, %p175;
	clz.b32 	%r1758, %r3135;
	setp.eq.s32	%p176, %r1758, 0;
	shl.b32 	%r1759, %r3135, %r1758;
	mov.u32 	%r1760, 32;
	sub.s32 	%r1761, %r1760, %r1758;
	shr.u32 	%r1762, %r3137, %r1761;
	add.s32 	%r1763, %r1762, %r1759;
	selp.b32	%r1764, %r3135, %r1763, %p176;
	mul.lo.s32 	%r1765, %r1764, -921707870;
	mov.u32 	%r1766, -921707870;
	mul.hi.u32 	%r1767, %r1764, %r1766;
	setp.gt.s32	%p177, %r1767, 0;
	shl.b32 	%r1768, %r1767, 1;
	shr.u32 	%r1769, %r1765, 31;
	add.s32 	%r1770, %r1769, %r1768;
	selp.b32	%r1771, %r1770, %r1767, %p177;
	selp.b32	%r1772, -1, 0, %p177;
	mov.u32 	%r1773, 126;
	sub.s32 	%r1774, %r1773, %r1758;
	add.s32 	%r1775, %r1774, %r1772;
	shl.b32 	%r1776, %r1775, 23;
	add.s32 	%r1777, %r1771, 1;
	shr.u32 	%r1778, %r1777, 7;
	add.s32 	%r1779, %r1778, 1;
	shr.u32 	%r1780, %r1779, 1;
	add.s32 	%r1781, %r1780, %r1776;
	or.b32  	%r1782, %r1781, %r390;
	mov.b32 	 %f1700, %r1782;

BB6_266:
	mul.rn.f32 	%f261, %f1700, %f1700;
	add.s32 	%r394, %r3138, 1;
	and.b32  	%r395, %r394, 1;
	setp.eq.s32	%p178, %r395, 0;
	@%p178 bra 	BB6_268;

	mov.f32 	%f1019, 0fBAB6061A;
	mov.f32 	%f1020, 0f37CCF5CE;
	fma.rn.f32 	%f1701, %f1020, %f261, %f1019;
	bra.uni 	BB6_269;

BB6_268:
	mov.f32 	%f1021, 0f3C08839E;
	mov.f32 	%f1022, 0fB94CA1F9;
	fma.rn.f32 	%f1701, %f1022, %f261, %f1021;

BB6_269:
	@%p178 bra 	BB6_271;

	mov.f32 	%f1023, 0f3D2AAAA5;
	fma.rn.f32 	%f1024, %f1701, %f261, %f1023;
	mov.f32 	%f1025, 0fBF000000;
	fma.rn.f32 	%f1702, %f1024, %f261, %f1025;
	bra.uni 	BB6_272;

BB6_271:
	mov.f32 	%f1026, 0fBE2AAAA3;
	fma.rn.f32 	%f1027, %f1701, %f261, %f1026;
	mov.f32 	%f1028, 0f00000000;
	fma.rn.f32 	%f1702, %f1027, %f261, %f1028;

BB6_272:
	fma.rn.f32 	%f1703, %f1702, %f1700, %f1700;
	@%p178 bra 	BB6_274;

	mov.f32 	%f1029, 0f3F800000;
	fma.rn.f32 	%f1703, %f1702, %f261, %f1029;

BB6_274:
	and.b32  	%r1783, %r394, 2;
	setp.eq.s32	%p181, %r1783, 0;
	@%p181 bra 	BB6_276;

	mov.f32 	%f1030, 0f00000000;
	mov.f32 	%f1031, 0fBF800000;
	fma.rn.f32 	%f1703, %f1703, %f1031, %f1030;

BB6_276:
	mov.f32 	%f1718, %f252;
	@%p169 bra 	BB6_278;

	mov.f32 	%f1032, 0f00000000;
	mul.rn.f32 	%f1718, %f252, %f1032;

BB6_278:
	mul.f32 	%f1033, %f1718, 0f3F22F983;
	cvt.rni.s32.f32	%r3146, %f1033;
	cvt.rn.f32.s32	%f1034, %r3146;
	neg.f32 	%f1035, %f1034;
	fma.rn.f32 	%f1037, %f1035, %f707, %f1718;
	fma.rn.f32 	%f1039, %f1035, %f709, %f1037;
	fma.rn.f32 	%f1733, %f1035, %f711, %f1039;
	abs.f32 	%f1041, %f1718;
	setp.leu.f32	%p183, %f1041, 0f47CE4780;
	@%p183 bra 	BB6_286;

	mov.b32 	 %r397, %f1718;
	shr.u32 	%r398, %r397, 23;
	bfe.u32 	%r1786, %r397, 23, 8;
	add.s32 	%r1787, %r1786, -128;
	shl.b32 	%r1788, %r397, 8;
	or.b32  	%r399, %r1788, -2147483648;
	shr.u32 	%r1789, %r1787, 5;
	mov.u32 	%r1790, 4;
	sub.s32 	%r400, %r1790, %r1789;
	mov.u32 	%r3140, 0;
	mov.u32 	%r3139, %r3140;
	mov.u64 	%rd306, __cudart_i2opi_f;
	mov.u64 	%rd386, %rd201;

BB6_280:
	.pragma "nounroll";
	ld.const.u32 	%r1793, [%rd306];
	// inline asm
	{
	mad.lo.cc.u32   %r1791, %r1793, %r399, %r3140;
	madc.hi.u32     %r1792, %r1793, %r399,  0;
	}
	// inline asm
	st.local.u32 	[%rd386], %r1791;
	add.s64 	%rd386, %rd386, 4;
	add.s64 	%rd306, %rd306, 4;
	add.s32 	%r3139, %r3139, 1;
	setp.ne.s32	%p184, %r3139, 6;
	mov.u32 	%r3140, %r1792;
	@%p184 bra 	BB6_280;

	and.b32  	%r405, %r397, -2147483648;
	st.local.u32 	[%rd5], %r1792;
	add.s32 	%r1796, %r400, 2;
	mul.wide.s32 	%rd237, %r1796, 4;
	add.s64 	%rd81, %rd201, %rd237;
	ld.local.u32 	%r3141, [%rd81];
	ld.local.u32 	%r3142, [%rd81+-4];
	and.b32  	%r408, %r398, 31;
	setp.eq.s32	%p185, %r408, 0;
	@%p185 bra 	BB6_283;

	mov.u32 	%r1797, 32;
	sub.s32 	%r1798, %r1797, %r408;
	shr.u32 	%r1799, %r3142, %r1798;
	shl.b32 	%r1800, %r3141, %r408;
	add.s32 	%r3141, %r1799, %r1800;
	ld.local.u32 	%r1801, [%rd81+-8];
	shr.u32 	%r1802, %r1801, %r1798;
	shl.b32 	%r1803, %r3142, %r408;
	add.s32 	%r3142, %r1802, %r1803;

BB6_283:
	shr.u32 	%r1804, %r3142, 30;
	shl.b32 	%r1805, %r3141, 2;
	add.s32 	%r3143, %r1804, %r1805;
	shl.b32 	%r414, %r3142, 2;
	shr.u32 	%r1806, %r3143, 31;
	shr.u32 	%r1807, %r3141, 30;
	add.s32 	%r415, %r1806, %r1807;
	setp.eq.s32	%p186, %r1806, 0;
	mov.u32 	%r3144, %r405;
	mov.u32 	%r3145, %r414;
	@%p186 bra 	BB6_285;

	not.b32 	%r1808, %r3143;
	neg.s32 	%r416, %r414;
	setp.eq.s32	%p187, %r414, 0;
	selp.u32	%r1809, 1, 0, %p187;
	add.s32 	%r3143, %r1809, %r1808;
	xor.b32  	%r418, %r405, -2147483648;
	mov.u32 	%r3144, %r418;
	mov.u32 	%r3145, %r416;

BB6_285:
	mov.u32 	%r420, %r3144;
	neg.s32 	%r1810, %r415;
	setp.eq.s32	%p188, %r405, 0;
	selp.b32	%r3146, %r415, %r1810, %p188;
	clz.b32 	%r1811, %r3143;
	setp.eq.s32	%p189, %r1811, 0;
	shl.b32 	%r1812, %r3143, %r1811;
	mov.u32 	%r1813, 32;
	sub.s32 	%r1814, %r1813, %r1811;
	shr.u32 	%r1815, %r3145, %r1814;
	add.s32 	%r1816, %r1815, %r1812;
	selp.b32	%r1817, %r3143, %r1816, %p189;
	mul.lo.s32 	%r1818, %r1817, -921707870;
	mov.u32 	%r1819, -921707870;
	mul.hi.u32 	%r1820, %r1817, %r1819;
	setp.gt.s32	%p190, %r1820, 0;
	shl.b32 	%r1821, %r1820, 1;
	shr.u32 	%r1822, %r1818, 31;
	add.s32 	%r1823, %r1822, %r1821;
	selp.b32	%r1824, %r1823, %r1820, %p190;
	selp.b32	%r1825, -1, 0, %p190;
	mov.u32 	%r1826, 126;
	sub.s32 	%r1827, %r1826, %r1811;
	add.s32 	%r1828, %r1827, %r1825;
	shl.b32 	%r1829, %r1828, 23;
	add.s32 	%r1830, %r1824, 1;
	shr.u32 	%r1831, %r1830, 7;
	add.s32 	%r1832, %r1831, 1;
	shr.u32 	%r1833, %r1832, 1;
	add.s32 	%r1834, %r1833, %r1829;
	or.b32  	%r1835, %r1834, %r420;
	mov.b32 	 %f1733, %r1835;

BB6_286:
	mul.rn.f32 	%f278, %f1733, %f1733;
	and.b32  	%r424, %r3146, 1;
	setp.eq.s32	%p191, %r424, 0;
	@%p191 bra 	BB6_288;

	mov.f32 	%f1042, 0fBAB6061A;
	mov.f32 	%f1043, 0f37CCF5CE;
	fma.rn.f32 	%f1734, %f1043, %f278, %f1042;
	bra.uni 	BB6_289;

BB6_288:
	mov.f32 	%f1044, 0f3C08839E;
	mov.f32 	%f1045, 0fB94CA1F9;
	fma.rn.f32 	%f1734, %f1045, %f278, %f1044;

BB6_289:
	@%p191 bra 	BB6_291;

	mov.f32 	%f1046, 0f3D2AAAA5;
	fma.rn.f32 	%f1047, %f1734, %f278, %f1046;
	mov.f32 	%f1048, 0fBF000000;
	fma.rn.f32 	%f1735, %f1047, %f278, %f1048;
	bra.uni 	BB6_292;

BB6_291:
	mov.f32 	%f1049, 0fBE2AAAA3;
	fma.rn.f32 	%f1050, %f1734, %f278, %f1049;
	mov.f32 	%f1051, 0f00000000;
	fma.rn.f32 	%f1735, %f1050, %f278, %f1051;

BB6_292:
	fma.rn.f32 	%f1736, %f1735, %f1733, %f1733;
	@%p191 bra 	BB6_294;

	mov.f32 	%f1052, 0f3F800000;
	fma.rn.f32 	%f1736, %f1735, %f278, %f1052;

BB6_294:
	and.b32  	%r1836, %r3146, 2;
	setp.eq.s32	%p194, %r1836, 0;
	@%p194 bra 	BB6_296;

	mov.f32 	%f1053, 0f00000000;
	mov.f32 	%f1054, 0fBF800000;
	fma.rn.f32 	%f1736, %f1736, %f1054, %f1053;

BB6_296:
	add.f32 	%f1055, %f1703, %f1736;
	mul.f32 	%f1056, %f2, %f1055;
	mul.f32 	%f1057, %f1056, %f1699;
	ld.global.f32 	%f1058, [%rd70];
	mul.f32 	%f1059, %f1057, %f1058;
	atom.global.add.f32 	%f1060, [%rd71], %f1059;
	ld.global.f32 	%f290, [%rd4+24];
	abs.f32 	%f291, %f290;
	setp.neu.f32	%p195, %f291, 0f7F800000;
	mov.f32 	%f1743, %f290;
	@%p195 bra 	BB6_298;

	mov.f32 	%f1061, 0f00000000;
	mul.rn.f32 	%f292, %f290, %f1061;
	mov.f32 	%f1743, %f292;

BB6_298:
	mov.f32 	%f293, %f1743;
	mul.f32 	%f1062, %f293, 0f3F22F983;
	cvt.rni.s32.f32	%r3154, %f1062;
	cvt.rn.f32.s32	%f1063, %r3154;
	neg.f32 	%f1064, %f1063;
	fma.rn.f32 	%f1066, %f1064, %f707, %f293;
	fma.rn.f32 	%f1068, %f1064, %f709, %f1066;
	fma.rn.f32 	%f1737, %f1064, %f711, %f1068;
	abs.f32 	%f1070, %f293;
	setp.leu.f32	%p196, %f1070, 0f47CE4780;
	@%p196 bra 	BB6_306;

	mov.b32 	 %r426, %f293;
	shr.u32 	%r427, %r426, 23;
	bfe.u32 	%r1839, %r426, 23, 8;
	add.s32 	%r1840, %r1839, -128;
	shl.b32 	%r1841, %r426, 8;
	or.b32  	%r428, %r1841, -2147483648;
	shr.u32 	%r1842, %r1840, 5;
	mov.u32 	%r1843, 4;
	sub.s32 	%r429, %r1843, %r1842;
	mov.u32 	%r3148, 0;
	mov.u32 	%r3147, %r3148;
	mov.u64 	%rd307, __cudart_i2opi_f;
	mov.u64 	%rd385, %rd201;

BB6_300:
	.pragma "nounroll";
	ld.const.u32 	%r1846, [%rd307];
	// inline asm
	{
	mad.lo.cc.u32   %r1844, %r1846, %r428, %r3148;
	madc.hi.u32     %r1845, %r1846, %r428,  0;
	}
	// inline asm
	st.local.u32 	[%rd385], %r1844;
	add.s64 	%rd385, %rd385, 4;
	add.s64 	%rd307, %rd307, 4;
	add.s32 	%r3147, %r3147, 1;
	setp.ne.s32	%p197, %r3147, 6;
	mov.u32 	%r3148, %r1845;
	@%p197 bra 	BB6_300;

	and.b32  	%r434, %r426, -2147483648;
	st.local.u32 	[%rd5], %r1845;
	add.s32 	%r1849, %r429, 2;
	mul.wide.s32 	%rd239, %r1849, 4;
	add.s64 	%rd86, %rd201, %rd239;
	ld.local.u32 	%r3149, [%rd86];
	ld.local.u32 	%r3150, [%rd86+-4];
	and.b32  	%r437, %r427, 31;
	setp.eq.s32	%p198, %r437, 0;
	@%p198 bra 	BB6_303;

	mov.u32 	%r1850, 32;
	sub.s32 	%r1851, %r1850, %r437;
	shr.u32 	%r1852, %r3150, %r1851;
	shl.b32 	%r1853, %r3149, %r437;
	add.s32 	%r3149, %r1852, %r1853;
	ld.local.u32 	%r1854, [%rd86+-8];
	shr.u32 	%r1855, %r1854, %r1851;
	shl.b32 	%r1856, %r3150, %r437;
	add.s32 	%r3150, %r1855, %r1856;

BB6_303:
	shr.u32 	%r1857, %r3150, 30;
	shl.b32 	%r1858, %r3149, 2;
	add.s32 	%r3151, %r1857, %r1858;
	shl.b32 	%r443, %r3150, 2;
	shr.u32 	%r1859, %r3151, 31;
	shr.u32 	%r1860, %r3149, 30;
	add.s32 	%r444, %r1859, %r1860;
	setp.eq.s32	%p199, %r1859, 0;
	mov.u32 	%r3152, %r434;
	mov.u32 	%r3153, %r443;
	@%p199 bra 	BB6_305;

	not.b32 	%r1861, %r3151;
	neg.s32 	%r445, %r443;
	setp.eq.s32	%p200, %r443, 0;
	selp.u32	%r1862, 1, 0, %p200;
	add.s32 	%r3151, %r1862, %r1861;
	xor.b32  	%r447, %r434, -2147483648;
	mov.u32 	%r3152, %r447;
	mov.u32 	%r3153, %r445;

BB6_305:
	mov.u32 	%r449, %r3152;
	neg.s32 	%r1863, %r444;
	setp.eq.s32	%p201, %r434, 0;
	selp.b32	%r3154, %r444, %r1863, %p201;
	clz.b32 	%r1864, %r3151;
	setp.eq.s32	%p202, %r1864, 0;
	shl.b32 	%r1865, %r3151, %r1864;
	mov.u32 	%r1866, 32;
	sub.s32 	%r1867, %r1866, %r1864;
	shr.u32 	%r1868, %r3153, %r1867;
	add.s32 	%r1869, %r1868, %r1865;
	selp.b32	%r1870, %r3151, %r1869, %p202;
	mul.lo.s32 	%r1871, %r1870, -921707870;
	mov.u32 	%r1872, -921707870;
	mul.hi.u32 	%r1873, %r1870, %r1872;
	setp.gt.s32	%p203, %r1873, 0;
	shl.b32 	%r1874, %r1873, 1;
	shr.u32 	%r1875, %r1871, 31;
	add.s32 	%r1876, %r1875, %r1874;
	selp.b32	%r1877, %r1876, %r1873, %p203;
	selp.b32	%r1878, -1, 0, %p203;
	mov.u32 	%r1879, 126;
	sub.s32 	%r1880, %r1879, %r1864;
	add.s32 	%r1881, %r1880, %r1878;
	shl.b32 	%r1882, %r1881, 23;
	add.s32 	%r1883, %r1877, 1;
	shr.u32 	%r1884, %r1883, 7;
	add.s32 	%r1885, %r1884, 1;
	shr.u32 	%r1886, %r1885, 1;
	add.s32 	%r1887, %r1886, %r1882;
	or.b32  	%r1888, %r1887, %r449;
	mov.b32 	 %f1737, %r1888;

BB6_306:
	mul.rn.f32 	%f297, %f1737, %f1737;
	add.s32 	%r453, %r3154, 1;
	and.b32  	%r454, %r453, 1;
	setp.eq.s32	%p204, %r454, 0;
	@%p204 bra 	BB6_308;

	mov.f32 	%f1071, 0fBAB6061A;
	mov.f32 	%f1072, 0f37CCF5CE;
	fma.rn.f32 	%f1738, %f1072, %f297, %f1071;
	bra.uni 	BB6_309;

BB6_308:
	mov.f32 	%f1073, 0f3C08839E;
	mov.f32 	%f1074, 0fB94CA1F9;
	fma.rn.f32 	%f1738, %f1074, %f297, %f1073;

BB6_309:
	@%p204 bra 	BB6_311;

	mov.f32 	%f1075, 0f3D2AAAA5;
	fma.rn.f32 	%f1076, %f1738, %f297, %f1075;
	mov.f32 	%f1077, 0fBF000000;
	fma.rn.f32 	%f1739, %f1076, %f297, %f1077;
	bra.uni 	BB6_312;

BB6_311:
	mov.f32 	%f1078, 0fBE2AAAA3;
	fma.rn.f32 	%f1079, %f1738, %f297, %f1078;
	mov.f32 	%f1080, 0f00000000;
	fma.rn.f32 	%f1739, %f1079, %f297, %f1080;

BB6_312:
	fma.rn.f32 	%f1740, %f1739, %f1737, %f1737;
	@%p204 bra 	BB6_314;

	mov.f32 	%f1081, 0f3F800000;
	fma.rn.f32 	%f1740, %f1739, %f297, %f1081;

BB6_314:
	and.b32  	%r1889, %r453, 2;
	setp.eq.s32	%p207, %r1889, 0;
	@%p207 bra 	BB6_316;

	mov.f32 	%f1082, 0f00000000;
	mov.f32 	%f1083, 0fBF800000;
	fma.rn.f32 	%f1740, %f1740, %f1083, %f1082;

BB6_316:
	mov.f32 	%f1742, %f290;
	@%p195 bra 	BB6_318;

	mov.f32 	%f1084, 0f00000000;
	mul.rn.f32 	%f1742, %f290, %f1084;

BB6_318:
	mul.f32 	%f1085, %f1742, 0f3F22F983;
	cvt.rni.s32.f32	%r3162, %f1085;
	cvt.rn.f32.s32	%f1086, %r3162;
	neg.f32 	%f1087, %f1086;
	fma.rn.f32 	%f1089, %f1087, %f707, %f1742;
	fma.rn.f32 	%f1091, %f1087, %f709, %f1089;
	fma.rn.f32 	%f1744, %f1087, %f711, %f1091;
	abs.f32 	%f1093, %f1742;
	setp.leu.f32	%p209, %f1093, 0f47CE4780;
	@%p209 bra 	BB6_326;

	mov.b32 	 %r456, %f1742;
	shr.u32 	%r457, %r456, 23;
	bfe.u32 	%r1892, %r456, 23, 8;
	add.s32 	%r1893, %r1892, -128;
	shl.b32 	%r1894, %r456, 8;
	or.b32  	%r458, %r1894, -2147483648;
	shr.u32 	%r1895, %r1893, 5;
	mov.u32 	%r1896, 4;
	sub.s32 	%r459, %r1896, %r1895;
	mov.u32 	%r3156, 0;
	mov.u32 	%r3155, %r3156;
	mov.u64 	%rd308, __cudart_i2opi_f;
	mov.u64 	%rd384, %rd201;

BB6_320:
	.pragma "nounroll";
	ld.const.u32 	%r1899, [%rd308];
	// inline asm
	{
	mad.lo.cc.u32   %r1897, %r1899, %r458, %r3156;
	madc.hi.u32     %r1898, %r1899, %r458,  0;
	}
	// inline asm
	st.local.u32 	[%rd384], %r1897;
	add.s64 	%rd384, %rd384, 4;
	add.s64 	%rd308, %rd308, 4;
	add.s32 	%r3155, %r3155, 1;
	setp.ne.s32	%p210, %r3155, 6;
	mov.u32 	%r3156, %r1898;
	@%p210 bra 	BB6_320;

	and.b32  	%r464, %r456, -2147483648;
	st.local.u32 	[%rd5], %r1898;
	add.s32 	%r1902, %r459, 2;
	mul.wide.s32 	%rd241, %r1902, 4;
	add.s64 	%rd91, %rd201, %rd241;
	ld.local.u32 	%r3157, [%rd91];
	ld.local.u32 	%r3158, [%rd91+-4];
	and.b32  	%r467, %r457, 31;
	setp.eq.s32	%p211, %r467, 0;
	@%p211 bra 	BB6_323;

	mov.u32 	%r1903, 32;
	sub.s32 	%r1904, %r1903, %r467;
	shr.u32 	%r1905, %r3158, %r1904;
	shl.b32 	%r1906, %r3157, %r467;
	add.s32 	%r3157, %r1905, %r1906;
	ld.local.u32 	%r1907, [%rd91+-8];
	shr.u32 	%r1908, %r1907, %r1904;
	shl.b32 	%r1909, %r3158, %r467;
	add.s32 	%r3158, %r1908, %r1909;

BB6_323:
	shr.u32 	%r1910, %r3158, 30;
	shl.b32 	%r1911, %r3157, 2;
	add.s32 	%r3159, %r1910, %r1911;
	shl.b32 	%r473, %r3158, 2;
	shr.u32 	%r1912, %r3159, 31;
	shr.u32 	%r1913, %r3157, 30;
	add.s32 	%r474, %r1912, %r1913;
	setp.eq.s32	%p212, %r1912, 0;
	mov.u32 	%r3160, %r464;
	mov.u32 	%r3161, %r473;
	@%p212 bra 	BB6_325;

	not.b32 	%r1914, %r3159;
	neg.s32 	%r475, %r473;
	setp.eq.s32	%p213, %r473, 0;
	selp.u32	%r1915, 1, 0, %p213;
	add.s32 	%r3159, %r1915, %r1914;
	xor.b32  	%r477, %r464, -2147483648;
	mov.u32 	%r3160, %r477;
	mov.u32 	%r3161, %r475;

BB6_325:
	mov.u32 	%r479, %r3160;
	neg.s32 	%r1916, %r474;
	setp.eq.s32	%p214, %r464, 0;
	selp.b32	%r3162, %r474, %r1916, %p214;
	clz.b32 	%r1917, %r3159;
	setp.eq.s32	%p215, %r1917, 0;
	shl.b32 	%r1918, %r3159, %r1917;
	mov.u32 	%r1919, 32;
	sub.s32 	%r1920, %r1919, %r1917;
	shr.u32 	%r1921, %r3161, %r1920;
	add.s32 	%r1922, %r1921, %r1918;
	selp.b32	%r1923, %r3159, %r1922, %p215;
	mul.lo.s32 	%r1924, %r1923, -921707870;
	mov.u32 	%r1925, -921707870;
	mul.hi.u32 	%r1926, %r1923, %r1925;
	setp.gt.s32	%p216, %r1926, 0;
	shl.b32 	%r1927, %r1926, 1;
	shr.u32 	%r1928, %r1924, 31;
	add.s32 	%r1929, %r1928, %r1927;
	selp.b32	%r1930, %r1929, %r1926, %p216;
	selp.b32	%r1931, -1, 0, %p216;
	mov.u32 	%r1932, 126;
	sub.s32 	%r1933, %r1932, %r1917;
	add.s32 	%r1934, %r1933, %r1931;
	shl.b32 	%r1935, %r1934, 23;
	add.s32 	%r1936, %r1930, 1;
	shr.u32 	%r1937, %r1936, 7;
	add.s32 	%r1938, %r1937, 1;
	shr.u32 	%r1939, %r1938, 1;
	add.s32 	%r1940, %r1939, %r1935;
	or.b32  	%r1941, %r1940, %r479;
	mov.b32 	 %f1744, %r1941;

BB6_326:
	mul.rn.f32 	%f314, %f1744, %f1744;
	and.b32  	%r483, %r3162, 1;
	setp.eq.s32	%p217, %r483, 0;
	@%p217 bra 	BB6_328;

	mov.f32 	%f1094, 0fBAB6061A;
	mov.f32 	%f1095, 0f37CCF5CE;
	fma.rn.f32 	%f1745, %f1095, %f314, %f1094;
	bra.uni 	BB6_329;

BB6_328:
	mov.f32 	%f1096, 0f3C08839E;
	mov.f32 	%f1097, 0fB94CA1F9;
	fma.rn.f32 	%f1745, %f1097, %f314, %f1096;

BB6_329:
	@%p217 bra 	BB6_331;

	mov.f32 	%f1098, 0f3D2AAAA5;
	fma.rn.f32 	%f1099, %f1745, %f314, %f1098;
	mov.f32 	%f1100, 0fBF000000;
	fma.rn.f32 	%f1746, %f1099, %f314, %f1100;
	bra.uni 	BB6_332;

BB6_331:
	mov.f32 	%f1101, 0fBE2AAAA3;
	fma.rn.f32 	%f1102, %f1745, %f314, %f1101;
	mov.f32 	%f1103, 0f00000000;
	fma.rn.f32 	%f1746, %f1102, %f314, %f1103;

BB6_332:
	fma.rn.f32 	%f1747, %f1746, %f1744, %f1744;
	@%p217 bra 	BB6_334;

	mov.f32 	%f1104, 0f3F800000;
	fma.rn.f32 	%f1747, %f1746, %f314, %f1104;

BB6_334:
	and.b32  	%r1942, %r3162, 2;
	setp.eq.s32	%p220, %r1942, 0;
	@%p220 bra 	BB6_336;

	mov.f32 	%f1105, 0f00000000;
	mov.f32 	%f1106, 0fBF800000;
	fma.rn.f32 	%f1747, %f1747, %f1106, %f1105;

BB6_336:
	add.f32 	%f1107, %f1740, %f1747;
	mul.f32 	%f1108, %f4, %f1107;
	mul.f32 	%f1109, %f1108, %f1699;
	ld.global.f32 	%f1110, [%rd70];
	mul.f32 	%f1111, %f1109, %f1110;
	add.s64 	%rd92, %rd71, 8;
	atom.global.add.f32 	%f1112, [%rd92], %f1111;
	ld.global.f32 	%f326, [%rd4+24];
	abs.f32 	%f327, %f326;
	setp.neu.f32	%p221, %f327, 0f7F800000;
	mov.f32 	%f1754, %f326;
	@%p221 bra 	BB6_338;

	mov.f32 	%f1113, 0f00000000;
	mul.rn.f32 	%f328, %f326, %f1113;
	mov.f32 	%f1754, %f328;

BB6_338:
	mov.f32 	%f329, %f1754;
	mul.f32 	%f1114, %f329, 0f3F22F983;
	cvt.rni.s32.f32	%r3170, %f1114;
	cvt.rn.f32.s32	%f1115, %r3170;
	neg.f32 	%f1116, %f1115;
	fma.rn.f32 	%f1118, %f1116, %f707, %f329;
	fma.rn.f32 	%f1120, %f1116, %f709, %f1118;
	fma.rn.f32 	%f1748, %f1116, %f711, %f1120;
	abs.f32 	%f1122, %f329;
	setp.leu.f32	%p222, %f1122, 0f47CE4780;
	@%p222 bra 	BB6_346;

	mov.b32 	 %r485, %f329;
	shr.u32 	%r486, %r485, 23;
	bfe.u32 	%r1945, %r485, 23, 8;
	add.s32 	%r1946, %r1945, -128;
	shl.b32 	%r1947, %r485, 8;
	or.b32  	%r487, %r1947, -2147483648;
	shr.u32 	%r1948, %r1946, 5;
	mov.u32 	%r1949, 4;
	sub.s32 	%r488, %r1949, %r1948;
	mov.u32 	%r3164, 0;
	mov.u32 	%r3163, %r3164;
	mov.u64 	%rd309, __cudart_i2opi_f;
	mov.u64 	%rd383, %rd201;

BB6_340:
	.pragma "nounroll";
	ld.const.u32 	%r1952, [%rd309];
	// inline asm
	{
	mad.lo.cc.u32   %r1950, %r1952, %r487, %r3164;
	madc.hi.u32     %r1951, %r1952, %r487,  0;
	}
	// inline asm
	st.local.u32 	[%rd383], %r1950;
	add.s64 	%rd383, %rd383, 4;
	add.s64 	%rd309, %rd309, 4;
	add.s32 	%r3163, %r3163, 1;
	setp.ne.s32	%p223, %r3163, 6;
	mov.u32 	%r3164, %r1951;
	@%p223 bra 	BB6_340;

	and.b32  	%r493, %r485, -2147483648;
	st.local.u32 	[%rd5], %r1951;
	add.s32 	%r1955, %r488, 2;
	mul.wide.s32 	%rd243, %r1955, 4;
	add.s64 	%rd97, %rd201, %rd243;
	ld.local.u32 	%r3165, [%rd97];
	ld.local.u32 	%r3166, [%rd97+-4];
	and.b32  	%r496, %r486, 31;
	setp.eq.s32	%p224, %r496, 0;
	@%p224 bra 	BB6_343;

	mov.u32 	%r1956, 32;
	sub.s32 	%r1957, %r1956, %r496;
	shr.u32 	%r1958, %r3166, %r1957;
	shl.b32 	%r1959, %r3165, %r496;
	add.s32 	%r3165, %r1958, %r1959;
	ld.local.u32 	%r1960, [%rd97+-8];
	shr.u32 	%r1961, %r1960, %r1957;
	shl.b32 	%r1962, %r3166, %r496;
	add.s32 	%r3166, %r1961, %r1962;

BB6_343:
	shr.u32 	%r1963, %r3166, 30;
	shl.b32 	%r1964, %r3165, 2;
	add.s32 	%r3167, %r1963, %r1964;
	shl.b32 	%r502, %r3166, 2;
	shr.u32 	%r1965, %r3167, 31;
	shr.u32 	%r1966, %r3165, 30;
	add.s32 	%r503, %r1965, %r1966;
	setp.eq.s32	%p225, %r1965, 0;
	mov.u32 	%r3168, %r493;
	mov.u32 	%r3169, %r502;
	@%p225 bra 	BB6_345;

	not.b32 	%r1967, %r3167;
	neg.s32 	%r504, %r502;
	setp.eq.s32	%p226, %r502, 0;
	selp.u32	%r1968, 1, 0, %p226;
	add.s32 	%r3167, %r1968, %r1967;
	xor.b32  	%r506, %r493, -2147483648;
	mov.u32 	%r3168, %r506;
	mov.u32 	%r3169, %r504;

BB6_345:
	mov.u32 	%r508, %r3168;
	neg.s32 	%r1969, %r503;
	setp.eq.s32	%p227, %r493, 0;
	selp.b32	%r3170, %r503, %r1969, %p227;
	clz.b32 	%r1970, %r3167;
	setp.eq.s32	%p228, %r1970, 0;
	shl.b32 	%r1971, %r3167, %r1970;
	mov.u32 	%r1972, 32;
	sub.s32 	%r1973, %r1972, %r1970;
	shr.u32 	%r1974, %r3169, %r1973;
	add.s32 	%r1975, %r1974, %r1971;
	selp.b32	%r1976, %r3167, %r1975, %p228;
	mul.lo.s32 	%r1977, %r1976, -921707870;
	mov.u32 	%r1978, -921707870;
	mul.hi.u32 	%r1979, %r1976, %r1978;
	setp.gt.s32	%p229, %r1979, 0;
	shl.b32 	%r1980, %r1979, 1;
	shr.u32 	%r1981, %r1977, 31;
	add.s32 	%r1982, %r1981, %r1980;
	selp.b32	%r1983, %r1982, %r1979, %p229;
	selp.b32	%r1984, -1, 0, %p229;
	mov.u32 	%r1985, 126;
	sub.s32 	%r1986, %r1985, %r1970;
	add.s32 	%r1987, %r1986, %r1984;
	shl.b32 	%r1988, %r1987, 23;
	add.s32 	%r1989, %r1983, 1;
	shr.u32 	%r1990, %r1989, 7;
	add.s32 	%r1991, %r1990, 1;
	shr.u32 	%r1992, %r1991, 1;
	add.s32 	%r1993, %r1992, %r1988;
	or.b32  	%r1994, %r1993, %r508;
	mov.b32 	 %f1748, %r1994;

BB6_346:
	mul.rn.f32 	%f333, %f1748, %f1748;
	add.s32 	%r512, %r3170, 1;
	and.b32  	%r513, %r512, 1;
	setp.eq.s32	%p230, %r513, 0;
	@%p230 bra 	BB6_348;

	mov.f32 	%f1123, 0fBAB6061A;
	mov.f32 	%f1124, 0f37CCF5CE;
	fma.rn.f32 	%f1749, %f1124, %f333, %f1123;
	bra.uni 	BB6_349;

BB6_348:
	mov.f32 	%f1125, 0f3C08839E;
	mov.f32 	%f1126, 0fB94CA1F9;
	fma.rn.f32 	%f1749, %f1126, %f333, %f1125;

BB6_349:
	@%p230 bra 	BB6_351;

	mov.f32 	%f1127, 0f3D2AAAA5;
	fma.rn.f32 	%f1128, %f1749, %f333, %f1127;
	mov.f32 	%f1129, 0fBF000000;
	fma.rn.f32 	%f1750, %f1128, %f333, %f1129;
	bra.uni 	BB6_352;

BB6_351:
	mov.f32 	%f1130, 0fBE2AAAA3;
	fma.rn.f32 	%f1131, %f1749, %f333, %f1130;
	mov.f32 	%f1132, 0f00000000;
	fma.rn.f32 	%f1750, %f1131, %f333, %f1132;

BB6_352:
	fma.rn.f32 	%f1751, %f1750, %f1748, %f1748;
	@%p230 bra 	BB6_354;

	mov.f32 	%f1133, 0f3F800000;
	fma.rn.f32 	%f1751, %f1750, %f333, %f1133;

BB6_354:
	and.b32  	%r1995, %r512, 2;
	setp.eq.s32	%p233, %r1995, 0;
	@%p233 bra 	BB6_356;

	mov.f32 	%f1134, 0f00000000;
	mov.f32 	%f1135, 0fBF800000;
	fma.rn.f32 	%f1751, %f1751, %f1135, %f1134;

BB6_356:
	mov.f32 	%f1753, %f326;
	@%p221 bra 	BB6_358;

	mov.f32 	%f1136, 0f00000000;
	mul.rn.f32 	%f1753, %f326, %f1136;

BB6_358:
	mul.f32 	%f1137, %f1753, 0f3F22F983;
	cvt.rni.s32.f32	%r3178, %f1137;
	cvt.rn.f32.s32	%f1138, %r3178;
	neg.f32 	%f1139, %f1138;
	fma.rn.f32 	%f1141, %f1139, %f707, %f1753;
	fma.rn.f32 	%f1143, %f1139, %f709, %f1141;
	fma.rn.f32 	%f1755, %f1139, %f711, %f1143;
	abs.f32 	%f1145, %f1753;
	setp.leu.f32	%p235, %f1145, 0f47CE4780;
	@%p235 bra 	BB6_366;

	mov.b32 	 %r515, %f1753;
	shr.u32 	%r516, %r515, 23;
	bfe.u32 	%r1998, %r515, 23, 8;
	add.s32 	%r1999, %r1998, -128;
	shl.b32 	%r2000, %r515, 8;
	or.b32  	%r517, %r2000, -2147483648;
	shr.u32 	%r2001, %r1999, 5;
	mov.u32 	%r2002, 4;
	sub.s32 	%r518, %r2002, %r2001;
	mov.u32 	%r3172, 0;
	mov.u32 	%r3171, %r3172;
	mov.u64 	%rd310, __cudart_i2opi_f;
	mov.u64 	%rd382, %rd201;

BB6_360:
	.pragma "nounroll";
	ld.const.u32 	%r2005, [%rd310];
	// inline asm
	{
	mad.lo.cc.u32   %r2003, %r2005, %r517, %r3172;
	madc.hi.u32     %r2004, %r2005, %r517,  0;
	}
	// inline asm
	st.local.u32 	[%rd382], %r2003;
	add.s64 	%rd382, %rd382, 4;
	add.s64 	%rd310, %rd310, 4;
	add.s32 	%r3171, %r3171, 1;
	setp.ne.s32	%p236, %r3171, 6;
	mov.u32 	%r3172, %r2004;
	@%p236 bra 	BB6_360;

	and.b32  	%r523, %r515, -2147483648;
	st.local.u32 	[%rd5], %r2004;
	add.s32 	%r2008, %r518, 2;
	mul.wide.s32 	%rd245, %r2008, 4;
	add.s64 	%rd102, %rd201, %rd245;
	ld.local.u32 	%r3173, [%rd102];
	ld.local.u32 	%r3174, [%rd102+-4];
	and.b32  	%r526, %r516, 31;
	setp.eq.s32	%p237, %r526, 0;
	@%p237 bra 	BB6_363;

	mov.u32 	%r2009, 32;
	sub.s32 	%r2010, %r2009, %r526;
	shr.u32 	%r2011, %r3174, %r2010;
	shl.b32 	%r2012, %r3173, %r526;
	add.s32 	%r3173, %r2011, %r2012;
	ld.local.u32 	%r2013, [%rd102+-8];
	shr.u32 	%r2014, %r2013, %r2010;
	shl.b32 	%r2015, %r3174, %r526;
	add.s32 	%r3174, %r2014, %r2015;

BB6_363:
	shr.u32 	%r2016, %r3174, 30;
	shl.b32 	%r2017, %r3173, 2;
	add.s32 	%r3175, %r2016, %r2017;
	shl.b32 	%r532, %r3174, 2;
	shr.u32 	%r2018, %r3175, 31;
	shr.u32 	%r2019, %r3173, 30;
	add.s32 	%r533, %r2018, %r2019;
	setp.eq.s32	%p238, %r2018, 0;
	mov.u32 	%r3176, %r523;
	mov.u32 	%r3177, %r532;
	@%p238 bra 	BB6_365;

	not.b32 	%r2020, %r3175;
	neg.s32 	%r534, %r532;
	setp.eq.s32	%p239, %r532, 0;
	selp.u32	%r2021, 1, 0, %p239;
	add.s32 	%r3175, %r2021, %r2020;
	xor.b32  	%r536, %r523, -2147483648;
	mov.u32 	%r3176, %r536;
	mov.u32 	%r3177, %r534;

BB6_365:
	mov.u32 	%r538, %r3176;
	neg.s32 	%r2022, %r533;
	setp.eq.s32	%p240, %r523, 0;
	selp.b32	%r3178, %r533, %r2022, %p240;
	clz.b32 	%r2023, %r3175;
	setp.eq.s32	%p241, %r2023, 0;
	shl.b32 	%r2024, %r3175, %r2023;
	mov.u32 	%r2025, 32;
	sub.s32 	%r2026, %r2025, %r2023;
	shr.u32 	%r2027, %r3177, %r2026;
	add.s32 	%r2028, %r2027, %r2024;
	selp.b32	%r2029, %r3175, %r2028, %p241;
	mul.lo.s32 	%r2030, %r2029, -921707870;
	mov.u32 	%r2031, -921707870;
	mul.hi.u32 	%r2032, %r2029, %r2031;
	setp.gt.s32	%p242, %r2032, 0;
	shl.b32 	%r2033, %r2032, 1;
	shr.u32 	%r2034, %r2030, 31;
	add.s32 	%r2035, %r2034, %r2033;
	selp.b32	%r2036, %r2035, %r2032, %p242;
	selp.b32	%r2037, -1, 0, %p242;
	mov.u32 	%r2038, 126;
	sub.s32 	%r2039, %r2038, %r2023;
	add.s32 	%r2040, %r2039, %r2037;
	shl.b32 	%r2041, %r2040, 23;
	add.s32 	%r2042, %r2036, 1;
	shr.u32 	%r2043, %r2042, 7;
	add.s32 	%r2044, %r2043, 1;
	shr.u32 	%r2045, %r2044, 1;
	add.s32 	%r2046, %r2045, %r2041;
	or.b32  	%r2047, %r2046, %r538;
	mov.b32 	 %f1755, %r2047;

BB6_366:
	mul.rn.f32 	%f350, %f1755, %f1755;
	and.b32  	%r542, %r3178, 1;
	setp.eq.s32	%p243, %r542, 0;
	@%p243 bra 	BB6_368;

	mov.f32 	%f1146, 0fBAB6061A;
	mov.f32 	%f1147, 0f37CCF5CE;
	fma.rn.f32 	%f1756, %f1147, %f350, %f1146;
	bra.uni 	BB6_369;

BB6_368:
	mov.f32 	%f1148, 0f3C08839E;
	mov.f32 	%f1149, 0fB94CA1F9;
	fma.rn.f32 	%f1756, %f1149, %f350, %f1148;

BB6_369:
	@%p243 bra 	BB6_371;

	mov.f32 	%f1150, 0f3D2AAAA5;
	fma.rn.f32 	%f1151, %f1756, %f350, %f1150;
	mov.f32 	%f1152, 0fBF000000;
	fma.rn.f32 	%f1757, %f1151, %f350, %f1152;
	bra.uni 	BB6_372;

BB6_371:
	mov.f32 	%f1153, 0fBE2AAAA3;
	fma.rn.f32 	%f1154, %f1756, %f350, %f1153;
	mov.f32 	%f1155, 0f00000000;
	fma.rn.f32 	%f1757, %f1154, %f350, %f1155;

BB6_372:
	fma.rn.f32 	%f1758, %f1757, %f1755, %f1755;
	@%p243 bra 	BB6_374;

	mov.f32 	%f1156, 0f3F800000;
	fma.rn.f32 	%f1758, %f1757, %f350, %f1156;

BB6_374:
	and.b32  	%r2048, %r3178, 2;
	setp.eq.s32	%p246, %r2048, 0;
	@%p246 bra 	BB6_376;

	mov.f32 	%f1157, 0f00000000;
	mov.f32 	%f1158, 0fBF800000;
	fma.rn.f32 	%f1758, %f1758, %f1158, %f1157;

BB6_376:
	add.f32 	%f1159, %f1751, %f1758;
	cvt.f64.f32	%fd23, %f1159;
	mul.f64 	%fd24, %fd23, 0d3FF0000000000000;
	cvt.f64.f32	%fd25, %f1699;
	mul.f64 	%fd26, %fd24, %fd25;
	ld.global.f32 	%f1160, [%rd70];
	cvt.f64.f32	%fd27, %f1160;
	mul.f64 	%fd28, %fd26, %fd27;
	cvt.rn.f32.f64	%f1161, %fd28;
	add.s64 	%rd103, %rd92, 8;
	atom.global.add.f32 	%f1162, [%rd103], %f1161;
	ld.global.f32 	%f362, [%rd4+24];
	abs.f32 	%f363, %f362;
	setp.neu.f32	%p247, %f363, 0f7F800000;
	mov.f32 	%f1765, %f362;
	@%p247 bra 	BB6_378;

	mov.f32 	%f1163, 0f00000000;
	mul.rn.f32 	%f364, %f362, %f1163;
	mov.f32 	%f1765, %f364;

BB6_378:
	mov.f32 	%f365, %f1765;
	mul.f32 	%f1164, %f365, 0f3F22F983;
	cvt.rni.s32.f32	%r3186, %f1164;
	cvt.rn.f32.s32	%f1165, %r3186;
	neg.f32 	%f1166, %f1165;
	fma.rn.f32 	%f1168, %f1166, %f707, %f365;
	fma.rn.f32 	%f1170, %f1166, %f709, %f1168;
	fma.rn.f32 	%f1759, %f1166, %f711, %f1170;
	abs.f32 	%f1172, %f365;
	setp.leu.f32	%p248, %f1172, 0f47CE4780;
	@%p248 bra 	BB6_386;

	mov.b32 	 %r544, %f365;
	shr.u32 	%r545, %r544, 23;
	bfe.u32 	%r2051, %r544, 23, 8;
	add.s32 	%r2052, %r2051, -128;
	shl.b32 	%r2053, %r544, 8;
	or.b32  	%r546, %r2053, -2147483648;
	shr.u32 	%r2054, %r2052, 5;
	mov.u32 	%r2055, 4;
	sub.s32 	%r547, %r2055, %r2054;
	mov.u32 	%r3180, 0;
	mov.u32 	%r3179, %r3180;
	mov.u64 	%rd311, __cudart_i2opi_f;
	mov.u64 	%rd381, %rd201;

BB6_380:
	.pragma "nounroll";
	ld.const.u32 	%r2058, [%rd311];
	// inline asm
	{
	mad.lo.cc.u32   %r2056, %r2058, %r546, %r3180;
	madc.hi.u32     %r2057, %r2058, %r546,  0;
	}
	// inline asm
	st.local.u32 	[%rd381], %r2056;
	add.s64 	%rd381, %rd381, 4;
	add.s64 	%rd311, %rd311, 4;
	add.s32 	%r3179, %r3179, 1;
	setp.ne.s32	%p249, %r3179, 6;
	mov.u32 	%r3180, %r2057;
	@%p249 bra 	BB6_380;

	and.b32  	%r552, %r544, -2147483648;
	st.local.u32 	[%rd5], %r2057;
	add.s32 	%r2061, %r547, 2;
	mul.wide.s32 	%rd247, %r2061, 4;
	add.s64 	%rd108, %rd201, %rd247;
	ld.local.u32 	%r3181, [%rd108];
	ld.local.u32 	%r3182, [%rd108+-4];
	and.b32  	%r555, %r545, 31;
	setp.eq.s32	%p250, %r555, 0;
	@%p250 bra 	BB6_383;

	mov.u32 	%r2062, 32;
	sub.s32 	%r2063, %r2062, %r555;
	shr.u32 	%r2064, %r3182, %r2063;
	shl.b32 	%r2065, %r3181, %r555;
	add.s32 	%r3181, %r2064, %r2065;
	ld.local.u32 	%r2066, [%rd108+-8];
	shr.u32 	%r2067, %r2066, %r2063;
	shl.b32 	%r2068, %r3182, %r555;
	add.s32 	%r3182, %r2067, %r2068;

BB6_383:
	shr.u32 	%r2069, %r3182, 30;
	shl.b32 	%r2070, %r3181, 2;
	add.s32 	%r3183, %r2069, %r2070;
	shl.b32 	%r561, %r3182, 2;
	shr.u32 	%r2071, %r3183, 31;
	shr.u32 	%r2072, %r3181, 30;
	add.s32 	%r562, %r2071, %r2072;
	setp.eq.s32	%p251, %r2071, 0;
	mov.u32 	%r3184, %r552;
	mov.u32 	%r3185, %r561;
	@%p251 bra 	BB6_385;

	not.b32 	%r2073, %r3183;
	neg.s32 	%r563, %r561;
	setp.eq.s32	%p252, %r561, 0;
	selp.u32	%r2074, 1, 0, %p252;
	add.s32 	%r3183, %r2074, %r2073;
	xor.b32  	%r565, %r552, -2147483648;
	mov.u32 	%r3184, %r565;
	mov.u32 	%r3185, %r563;

BB6_385:
	mov.u32 	%r567, %r3184;
	neg.s32 	%r2075, %r562;
	setp.eq.s32	%p253, %r552, 0;
	selp.b32	%r3186, %r562, %r2075, %p253;
	clz.b32 	%r2076, %r3183;
	setp.eq.s32	%p254, %r2076, 0;
	shl.b32 	%r2077, %r3183, %r2076;
	mov.u32 	%r2078, 32;
	sub.s32 	%r2079, %r2078, %r2076;
	shr.u32 	%r2080, %r3185, %r2079;
	add.s32 	%r2081, %r2080, %r2077;
	selp.b32	%r2082, %r3183, %r2081, %p254;
	mul.lo.s32 	%r2083, %r2082, -921707870;
	mov.u32 	%r2084, -921707870;
	mul.hi.u32 	%r2085, %r2082, %r2084;
	setp.gt.s32	%p255, %r2085, 0;
	shl.b32 	%r2086, %r2085, 1;
	shr.u32 	%r2087, %r2083, 31;
	add.s32 	%r2088, %r2087, %r2086;
	selp.b32	%r2089, %r2088, %r2085, %p255;
	selp.b32	%r2090, -1, 0, %p255;
	mov.u32 	%r2091, 126;
	sub.s32 	%r2092, %r2091, %r2076;
	add.s32 	%r2093, %r2092, %r2090;
	shl.b32 	%r2094, %r2093, 23;
	add.s32 	%r2095, %r2089, 1;
	shr.u32 	%r2096, %r2095, 7;
	add.s32 	%r2097, %r2096, 1;
	shr.u32 	%r2098, %r2097, 1;
	add.s32 	%r2099, %r2098, %r2094;
	or.b32  	%r2100, %r2099, %r567;
	mov.b32 	 %f1759, %r2100;

BB6_386:
	mul.rn.f32 	%f369, %f1759, %f1759;
	add.s32 	%r571, %r3186, 1;
	and.b32  	%r572, %r571, 1;
	setp.eq.s32	%p256, %r572, 0;
	@%p256 bra 	BB6_388;

	mov.f32 	%f1173, 0fBAB6061A;
	mov.f32 	%f1174, 0f37CCF5CE;
	fma.rn.f32 	%f1760, %f1174, %f369, %f1173;
	bra.uni 	BB6_389;

BB6_388:
	mov.f32 	%f1175, 0f3C08839E;
	mov.f32 	%f1176, 0fB94CA1F9;
	fma.rn.f32 	%f1760, %f1176, %f369, %f1175;

BB6_389:
	@%p256 bra 	BB6_391;

	mov.f32 	%f1177, 0f3D2AAAA5;
	fma.rn.f32 	%f1178, %f1760, %f369, %f1177;
	mov.f32 	%f1179, 0fBF000000;
	fma.rn.f32 	%f1761, %f1178, %f369, %f1179;
	bra.uni 	BB6_392;

BB6_391:
	mov.f32 	%f1180, 0fBE2AAAA3;
	fma.rn.f32 	%f1181, %f1760, %f369, %f1180;
	mov.f32 	%f1182, 0f00000000;
	fma.rn.f32 	%f1761, %f1181, %f369, %f1182;

BB6_392:
	fma.rn.f32 	%f1762, %f1761, %f1759, %f1759;
	@%p256 bra 	BB6_394;

	mov.f32 	%f1183, 0f3F800000;
	fma.rn.f32 	%f1762, %f1761, %f369, %f1183;

BB6_394:
	and.b32  	%r2101, %r571, 2;
	setp.eq.s32	%p259, %r2101, 0;
	@%p259 bra 	BB6_396;

	mov.f32 	%f1184, 0f00000000;
	mov.f32 	%f1185, 0fBF800000;
	fma.rn.f32 	%f1762, %f1762, %f1185, %f1184;

BB6_396:
	mov.f32 	%f1764, %f362;
	@%p247 bra 	BB6_398;

	mov.f32 	%f1186, 0f00000000;
	mul.rn.f32 	%f1764, %f362, %f1186;

BB6_398:
	mul.f32 	%f1187, %f1764, 0f3F22F983;
	cvt.rni.s32.f32	%r3194, %f1187;
	cvt.rn.f32.s32	%f1188, %r3194;
	neg.f32 	%f1189, %f1188;
	fma.rn.f32 	%f1191, %f1189, %f707, %f1764;
	fma.rn.f32 	%f1193, %f1189, %f709, %f1191;
	fma.rn.f32 	%f1766, %f1189, %f711, %f1193;
	abs.f32 	%f1195, %f1764;
	setp.leu.f32	%p261, %f1195, 0f47CE4780;
	@%p261 bra 	BB6_406;

	mov.b32 	 %r574, %f1764;
	shr.u32 	%r575, %r574, 23;
	bfe.u32 	%r2104, %r574, 23, 8;
	add.s32 	%r2105, %r2104, -128;
	shl.b32 	%r2106, %r574, 8;
	or.b32  	%r576, %r2106, -2147483648;
	shr.u32 	%r2107, %r2105, 5;
	mov.u32 	%r2108, 4;
	sub.s32 	%r577, %r2108, %r2107;
	mov.u32 	%r3188, 0;
	mov.u32 	%r3187, %r3188;
	mov.u64 	%rd312, __cudart_i2opi_f;
	mov.u64 	%rd380, %rd201;

BB6_400:
	.pragma "nounroll";
	ld.const.u32 	%r2111, [%rd312];
	// inline asm
	{
	mad.lo.cc.u32   %r2109, %r2111, %r576, %r3188;
	madc.hi.u32     %r2110, %r2111, %r576,  0;
	}
	// inline asm
	st.local.u32 	[%rd380], %r2109;
	add.s64 	%rd380, %rd380, 4;
	add.s64 	%rd312, %rd312, 4;
	add.s32 	%r3187, %r3187, 1;
	setp.ne.s32	%p262, %r3187, 6;
	mov.u32 	%r3188, %r2110;
	@%p262 bra 	BB6_400;

	and.b32  	%r582, %r574, -2147483648;
	st.local.u32 	[%rd5], %r2110;
	add.s32 	%r2114, %r577, 2;
	mul.wide.s32 	%rd249, %r2114, 4;
	add.s64 	%rd113, %rd201, %rd249;
	ld.local.u32 	%r3189, [%rd113];
	ld.local.u32 	%r3190, [%rd113+-4];
	and.b32  	%r585, %r575, 31;
	setp.eq.s32	%p263, %r585, 0;
	@%p263 bra 	BB6_403;

	mov.u32 	%r2115, 32;
	sub.s32 	%r2116, %r2115, %r585;
	shr.u32 	%r2117, %r3190, %r2116;
	shl.b32 	%r2118, %r3189, %r585;
	add.s32 	%r3189, %r2117, %r2118;
	ld.local.u32 	%r2119, [%rd113+-8];
	shr.u32 	%r2120, %r2119, %r2116;
	shl.b32 	%r2121, %r3190, %r585;
	add.s32 	%r3190, %r2120, %r2121;

BB6_403:
	shr.u32 	%r2122, %r3190, 30;
	shl.b32 	%r2123, %r3189, 2;
	add.s32 	%r3191, %r2122, %r2123;
	shl.b32 	%r591, %r3190, 2;
	shr.u32 	%r2124, %r3191, 31;
	shr.u32 	%r2125, %r3189, 30;
	add.s32 	%r592, %r2124, %r2125;
	setp.eq.s32	%p264, %r2124, 0;
	mov.u32 	%r3192, %r582;
	mov.u32 	%r3193, %r591;
	@%p264 bra 	BB6_405;

	not.b32 	%r2126, %r3191;
	neg.s32 	%r593, %r591;
	setp.eq.s32	%p265, %r591, 0;
	selp.u32	%r2127, 1, 0, %p265;
	add.s32 	%r3191, %r2127, %r2126;
	xor.b32  	%r595, %r582, -2147483648;
	mov.u32 	%r3192, %r595;
	mov.u32 	%r3193, %r593;

BB6_405:
	mov.u32 	%r597, %r3192;
	neg.s32 	%r2128, %r592;
	setp.eq.s32	%p266, %r582, 0;
	selp.b32	%r3194, %r592, %r2128, %p266;
	clz.b32 	%r2129, %r3191;
	setp.eq.s32	%p267, %r2129, 0;
	shl.b32 	%r2130, %r3191, %r2129;
	mov.u32 	%r2131, 32;
	sub.s32 	%r2132, %r2131, %r2129;
	shr.u32 	%r2133, %r3193, %r2132;
	add.s32 	%r2134, %r2133, %r2130;
	selp.b32	%r2135, %r3191, %r2134, %p267;
	mul.lo.s32 	%r2136, %r2135, -921707870;
	mov.u32 	%r2137, -921707870;
	mul.hi.u32 	%r2138, %r2135, %r2137;
	setp.gt.s32	%p268, %r2138, 0;
	shl.b32 	%r2139, %r2138, 1;
	shr.u32 	%r2140, %r2136, 31;
	add.s32 	%r2141, %r2140, %r2139;
	selp.b32	%r2142, %r2141, %r2138, %p268;
	selp.b32	%r2143, -1, 0, %p268;
	mov.u32 	%r2144, 126;
	sub.s32 	%r2145, %r2144, %r2129;
	add.s32 	%r2146, %r2145, %r2143;
	shl.b32 	%r2147, %r2146, 23;
	add.s32 	%r2148, %r2142, 1;
	shr.u32 	%r2149, %r2148, 7;
	add.s32 	%r2150, %r2149, 1;
	shr.u32 	%r2151, %r2150, 1;
	add.s32 	%r2152, %r2151, %r2147;
	or.b32  	%r2153, %r2152, %r597;
	mov.b32 	 %f1766, %r2153;

BB6_406:
	mul.rn.f32 	%f386, %f1766, %f1766;
	and.b32  	%r601, %r3194, 1;
	setp.eq.s32	%p269, %r601, 0;
	@%p269 bra 	BB6_408;

	mov.f32 	%f1196, 0fBAB6061A;
	mov.f32 	%f1197, 0f37CCF5CE;
	fma.rn.f32 	%f1767, %f1197, %f386, %f1196;
	bra.uni 	BB6_409;

BB6_408:
	mov.f32 	%f1198, 0f3C08839E;
	mov.f32 	%f1199, 0fB94CA1F9;
	fma.rn.f32 	%f1767, %f1199, %f386, %f1198;

BB6_409:
	@%p269 bra 	BB6_411;

	mov.f32 	%f1200, 0f3D2AAAA5;
	fma.rn.f32 	%f1201, %f1767, %f386, %f1200;
	mov.f32 	%f1202, 0fBF000000;
	fma.rn.f32 	%f1768, %f1201, %f386, %f1202;
	bra.uni 	BB6_412;

BB6_411:
	mov.f32 	%f1203, 0fBE2AAAA3;
	fma.rn.f32 	%f1204, %f1767, %f386, %f1203;
	mov.f32 	%f1205, 0f00000000;
	fma.rn.f32 	%f1768, %f1204, %f386, %f1205;

BB6_412:
	fma.rn.f32 	%f1769, %f1768, %f1766, %f1766;
	@%p269 bra 	BB6_414;

	mov.f32 	%f1206, 0f3F800000;
	fma.rn.f32 	%f1769, %f1768, %f386, %f1206;

BB6_414:
	and.b32  	%r2154, %r3194, 2;
	setp.eq.s32	%p272, %r2154, 0;
	@%p272 bra 	BB6_416;

	mov.f32 	%f1207, 0f00000000;
	mov.f32 	%f1208, 0fBF800000;
	fma.rn.f32 	%f1769, %f1769, %f1208, %f1207;

BB6_416:
	sub.f32 	%f1209, %f1762, %f1769;
	mul.f32 	%f1210, %f2, %f1209;
	mul.f32 	%f1211, %f1210, %f1698;
	ld.global.f32 	%f1212, [%rd70];
	mul.f32 	%f1213, %f1211, %f1212;
	add.s64 	%rd250, %rd103, -12;
	atom.global.add.f32 	%f1214, [%rd250], %f1213;
	ld.global.f32 	%f398, [%rd4+24];
	abs.f32 	%f399, %f398;
	setp.neu.f32	%p273, %f399, 0f7F800000;
	mov.f32 	%f1776, %f398;
	@%p273 bra 	BB6_418;

	mov.f32 	%f1215, 0f00000000;
	mul.rn.f32 	%f400, %f398, %f1215;
	mov.f32 	%f1776, %f400;

BB6_418:
	mov.f32 	%f401, %f1776;
	mul.f32 	%f1216, %f401, 0f3F22F983;
	cvt.rni.s32.f32	%r3202, %f1216;
	cvt.rn.f32.s32	%f1217, %r3202;
	neg.f32 	%f1218, %f1217;
	fma.rn.f32 	%f1220, %f1218, %f707, %f401;
	fma.rn.f32 	%f1222, %f1218, %f709, %f1220;
	fma.rn.f32 	%f1770, %f1218, %f711, %f1222;
	abs.f32 	%f1224, %f401;
	setp.leu.f32	%p274, %f1224, 0f47CE4780;
	@%p274 bra 	BB6_426;

	mov.b32 	 %r603, %f401;
	shr.u32 	%r604, %r603, 23;
	bfe.u32 	%r2157, %r603, 23, 8;
	add.s32 	%r2158, %r2157, -128;
	shl.b32 	%r2159, %r603, 8;
	or.b32  	%r605, %r2159, -2147483648;
	shr.u32 	%r2160, %r2158, 5;
	mov.u32 	%r2161, 4;
	sub.s32 	%r606, %r2161, %r2160;
	mov.u32 	%r3196, 0;
	mov.u32 	%r3195, %r3196;
	mov.u64 	%rd313, __cudart_i2opi_f;
	mov.u64 	%rd379, %rd201;

BB6_420:
	.pragma "nounroll";
	ld.const.u32 	%r2164, [%rd313];
	// inline asm
	{
	mad.lo.cc.u32   %r2162, %r2164, %r605, %r3196;
	madc.hi.u32     %r2163, %r2164, %r605,  0;
	}
	// inline asm
	st.local.u32 	[%rd379], %r2162;
	add.s64 	%rd379, %rd379, 4;
	add.s64 	%rd313, %rd313, 4;
	add.s32 	%r3195, %r3195, 1;
	setp.ne.s32	%p275, %r3195, 6;
	mov.u32 	%r3196, %r2163;
	@%p275 bra 	BB6_420;

	and.b32  	%r611, %r603, -2147483648;
	st.local.u32 	[%rd5], %r2163;
	add.s32 	%r2167, %r606, 2;
	mul.wide.s32 	%rd252, %r2167, 4;
	add.s64 	%rd118, %rd201, %rd252;
	ld.local.u32 	%r3197, [%rd118];
	ld.local.u32 	%r3198, [%rd118+-4];
	and.b32  	%r614, %r604, 31;
	setp.eq.s32	%p276, %r614, 0;
	@%p276 bra 	BB6_423;

	mov.u32 	%r2168, 32;
	sub.s32 	%r2169, %r2168, %r614;
	shr.u32 	%r2170, %r3198, %r2169;
	shl.b32 	%r2171, %r3197, %r614;
	add.s32 	%r3197, %r2170, %r2171;
	ld.local.u32 	%r2172, [%rd118+-8];
	shr.u32 	%r2173, %r2172, %r2169;
	shl.b32 	%r2174, %r3198, %r614;
	add.s32 	%r3198, %r2173, %r2174;

BB6_423:
	shr.u32 	%r2175, %r3198, 30;
	shl.b32 	%r2176, %r3197, 2;
	add.s32 	%r3199, %r2175, %r2176;
	shl.b32 	%r620, %r3198, 2;
	shr.u32 	%r2177, %r3199, 31;
	shr.u32 	%r2178, %r3197, 30;
	add.s32 	%r621, %r2177, %r2178;
	setp.eq.s32	%p277, %r2177, 0;
	mov.u32 	%r3200, %r611;
	mov.u32 	%r3201, %r620;
	@%p277 bra 	BB6_425;

	not.b32 	%r2179, %r3199;
	neg.s32 	%r622, %r620;
	setp.eq.s32	%p278, %r620, 0;
	selp.u32	%r2180, 1, 0, %p278;
	add.s32 	%r3199, %r2180, %r2179;
	xor.b32  	%r624, %r611, -2147483648;
	mov.u32 	%r3200, %r624;
	mov.u32 	%r3201, %r622;

BB6_425:
	mov.u32 	%r626, %r3200;
	neg.s32 	%r2181, %r621;
	setp.eq.s32	%p279, %r611, 0;
	selp.b32	%r3202, %r621, %r2181, %p279;
	clz.b32 	%r2182, %r3199;
	setp.eq.s32	%p280, %r2182, 0;
	shl.b32 	%r2183, %r3199, %r2182;
	mov.u32 	%r2184, 32;
	sub.s32 	%r2185, %r2184, %r2182;
	shr.u32 	%r2186, %r3201, %r2185;
	add.s32 	%r2187, %r2186, %r2183;
	selp.b32	%r2188, %r3199, %r2187, %p280;
	mul.lo.s32 	%r2189, %r2188, -921707870;
	mov.u32 	%r2190, -921707870;
	mul.hi.u32 	%r2191, %r2188, %r2190;
	setp.gt.s32	%p281, %r2191, 0;
	shl.b32 	%r2192, %r2191, 1;
	shr.u32 	%r2193, %r2189, 31;
	add.s32 	%r2194, %r2193, %r2192;
	selp.b32	%r2195, %r2194, %r2191, %p281;
	selp.b32	%r2196, -1, 0, %p281;
	mov.u32 	%r2197, 126;
	sub.s32 	%r2198, %r2197, %r2182;
	add.s32 	%r2199, %r2198, %r2196;
	shl.b32 	%r2200, %r2199, 23;
	add.s32 	%r2201, %r2195, 1;
	shr.u32 	%r2202, %r2201, 7;
	add.s32 	%r2203, %r2202, 1;
	shr.u32 	%r2204, %r2203, 1;
	add.s32 	%r2205, %r2204, %r2200;
	or.b32  	%r2206, %r2205, %r626;
	mov.b32 	 %f1770, %r2206;

BB6_426:
	mul.rn.f32 	%f405, %f1770, %f1770;
	add.s32 	%r630, %r3202, 1;
	and.b32  	%r631, %r630, 1;
	setp.eq.s32	%p282, %r631, 0;
	@%p282 bra 	BB6_428;

	mov.f32 	%f1225, 0fBAB6061A;
	mov.f32 	%f1226, 0f37CCF5CE;
	fma.rn.f32 	%f1771, %f1226, %f405, %f1225;
	bra.uni 	BB6_429;

BB6_428:
	mov.f32 	%f1227, 0f3C08839E;
	mov.f32 	%f1228, 0fB94CA1F9;
	fma.rn.f32 	%f1771, %f1228, %f405, %f1227;

BB6_429:
	@%p282 bra 	BB6_431;

	mov.f32 	%f1229, 0f3D2AAAA5;
	fma.rn.f32 	%f1230, %f1771, %f405, %f1229;
	mov.f32 	%f1231, 0fBF000000;
	fma.rn.f32 	%f1772, %f1230, %f405, %f1231;
	bra.uni 	BB6_432;

BB6_431:
	mov.f32 	%f1232, 0fBE2AAAA3;
	fma.rn.f32 	%f1233, %f1771, %f405, %f1232;
	mov.f32 	%f1234, 0f00000000;
	fma.rn.f32 	%f1772, %f1233, %f405, %f1234;

BB6_432:
	fma.rn.f32 	%f1773, %f1772, %f1770, %f1770;
	@%p282 bra 	BB6_434;

	mov.f32 	%f1235, 0f3F800000;
	fma.rn.f32 	%f1773, %f1772, %f405, %f1235;

BB6_434:
	and.b32  	%r2207, %r630, 2;
	setp.eq.s32	%p285, %r2207, 0;
	@%p285 bra 	BB6_436;

	mov.f32 	%f1236, 0f00000000;
	mov.f32 	%f1237, 0fBF800000;
	fma.rn.f32 	%f1773, %f1773, %f1237, %f1236;

BB6_436:
	mov.f32 	%f1775, %f398;
	@%p273 bra 	BB6_438;

	mov.f32 	%f1238, 0f00000000;
	mul.rn.f32 	%f1775, %f398, %f1238;

BB6_438:
	mul.f32 	%f1239, %f1775, 0f3F22F983;
	cvt.rni.s32.f32	%r3210, %f1239;
	cvt.rn.f32.s32	%f1240, %r3210;
	neg.f32 	%f1241, %f1240;
	fma.rn.f32 	%f1243, %f1241, %f707, %f1775;
	fma.rn.f32 	%f1245, %f1241, %f709, %f1243;
	fma.rn.f32 	%f1777, %f1241, %f711, %f1245;
	abs.f32 	%f1247, %f1775;
	setp.leu.f32	%p287, %f1247, 0f47CE4780;
	@%p287 bra 	BB6_446;

	mov.b32 	 %r633, %f1775;
	shr.u32 	%r634, %r633, 23;
	bfe.u32 	%r2210, %r633, 23, 8;
	add.s32 	%r2211, %r2210, -128;
	shl.b32 	%r2212, %r633, 8;
	or.b32  	%r635, %r2212, -2147483648;
	shr.u32 	%r2213, %r2211, 5;
	mov.u32 	%r2214, 4;
	sub.s32 	%r636, %r2214, %r2213;
	mov.u32 	%r3204, 0;
	mov.u32 	%r3203, %r3204;
	mov.u64 	%rd314, __cudart_i2opi_f;
	mov.u64 	%rd378, %rd201;

BB6_440:
	.pragma "nounroll";
	ld.const.u32 	%r2217, [%rd314];
	// inline asm
	{
	mad.lo.cc.u32   %r2215, %r2217, %r635, %r3204;
	madc.hi.u32     %r2216, %r2217, %r635,  0;
	}
	// inline asm
	st.local.u32 	[%rd378], %r2215;
	add.s64 	%rd378, %rd378, 4;
	add.s64 	%rd314, %rd314, 4;
	add.s32 	%r3203, %r3203, 1;
	setp.ne.s32	%p288, %r3203, 6;
	mov.u32 	%r3204, %r2216;
	@%p288 bra 	BB6_440;

	and.b32  	%r641, %r633, -2147483648;
	st.local.u32 	[%rd5], %r2216;
	add.s32 	%r2220, %r636, 2;
	mul.wide.s32 	%rd254, %r2220, 4;
	add.s64 	%rd123, %rd201, %rd254;
	ld.local.u32 	%r3205, [%rd123];
	ld.local.u32 	%r3206, [%rd123+-4];
	and.b32  	%r644, %r634, 31;
	setp.eq.s32	%p289, %r644, 0;
	@%p289 bra 	BB6_443;

	mov.u32 	%r2221, 32;
	sub.s32 	%r2222, %r2221, %r644;
	shr.u32 	%r2223, %r3206, %r2222;
	shl.b32 	%r2224, %r3205, %r644;
	add.s32 	%r3205, %r2223, %r2224;
	ld.local.u32 	%r2225, [%rd123+-8];
	shr.u32 	%r2226, %r2225, %r2222;
	shl.b32 	%r2227, %r3206, %r644;
	add.s32 	%r3206, %r2226, %r2227;

BB6_443:
	shr.u32 	%r2228, %r3206, 30;
	shl.b32 	%r2229, %r3205, 2;
	add.s32 	%r3207, %r2228, %r2229;
	shl.b32 	%r650, %r3206, 2;
	shr.u32 	%r2230, %r3207, 31;
	shr.u32 	%r2231, %r3205, 30;
	add.s32 	%r651, %r2230, %r2231;
	setp.eq.s32	%p290, %r2230, 0;
	mov.u32 	%r3208, %r641;
	mov.u32 	%r3209, %r650;
	@%p290 bra 	BB6_445;

	not.b32 	%r2232, %r3207;
	neg.s32 	%r652, %r650;
	setp.eq.s32	%p291, %r650, 0;
	selp.u32	%r2233, 1, 0, %p291;
	add.s32 	%r3207, %r2233, %r2232;
	xor.b32  	%r654, %r641, -2147483648;
	mov.u32 	%r3208, %r654;
	mov.u32 	%r3209, %r652;

BB6_445:
	mov.u32 	%r656, %r3208;
	neg.s32 	%r2234, %r651;
	setp.eq.s32	%p292, %r641, 0;
	selp.b32	%r3210, %r651, %r2234, %p292;
	clz.b32 	%r2235, %r3207;
	setp.eq.s32	%p293, %r2235, 0;
	shl.b32 	%r2236, %r3207, %r2235;
	mov.u32 	%r2237, 32;
	sub.s32 	%r2238, %r2237, %r2235;
	shr.u32 	%r2239, %r3209, %r2238;
	add.s32 	%r2240, %r2239, %r2236;
	selp.b32	%r2241, %r3207, %r2240, %p293;
	mul.lo.s32 	%r2242, %r2241, -921707870;
	mov.u32 	%r2243, -921707870;
	mul.hi.u32 	%r2244, %r2241, %r2243;
	setp.gt.s32	%p294, %r2244, 0;
	shl.b32 	%r2245, %r2244, 1;
	shr.u32 	%r2246, %r2242, 31;
	add.s32 	%r2247, %r2246, %r2245;
	selp.b32	%r2248, %r2247, %r2244, %p294;
	selp.b32	%r2249, -1, 0, %p294;
	mov.u32 	%r2250, 126;
	sub.s32 	%r2251, %r2250, %r2235;
	add.s32 	%r2252, %r2251, %r2249;
	shl.b32 	%r2253, %r2252, 23;
	add.s32 	%r2254, %r2248, 1;
	shr.u32 	%r2255, %r2254, 7;
	add.s32 	%r2256, %r2255, 1;
	shr.u32 	%r2257, %r2256, 1;
	add.s32 	%r2258, %r2257, %r2253;
	or.b32  	%r2259, %r2258, %r656;
	mov.b32 	 %f1777, %r2259;

BB6_446:
	mul.rn.f32 	%f422, %f1777, %f1777;
	and.b32  	%r660, %r3210, 1;
	setp.eq.s32	%p295, %r660, 0;
	@%p295 bra 	BB6_448;

	mov.f32 	%f1248, 0fBAB6061A;
	mov.f32 	%f1249, 0f37CCF5CE;
	fma.rn.f32 	%f1778, %f1249, %f422, %f1248;
	bra.uni 	BB6_449;

BB6_448:
	mov.f32 	%f1250, 0f3C08839E;
	mov.f32 	%f1251, 0fB94CA1F9;
	fma.rn.f32 	%f1778, %f1251, %f422, %f1250;

BB6_449:
	@%p295 bra 	BB6_451;

	mov.f32 	%f1252, 0f3D2AAAA5;
	fma.rn.f32 	%f1253, %f1778, %f422, %f1252;
	mov.f32 	%f1254, 0fBF000000;
	fma.rn.f32 	%f1779, %f1253, %f422, %f1254;
	bra.uni 	BB6_452;

BB6_451:
	mov.f32 	%f1255, 0fBE2AAAA3;
	fma.rn.f32 	%f1256, %f1778, %f422, %f1255;
	mov.f32 	%f1257, 0f00000000;
	fma.rn.f32 	%f1779, %f1256, %f422, %f1257;

BB6_452:
	fma.rn.f32 	%f1780, %f1779, %f1777, %f1777;
	@%p295 bra 	BB6_454;

	mov.f32 	%f1258, 0f3F800000;
	fma.rn.f32 	%f1780, %f1779, %f422, %f1258;

BB6_454:
	and.b32  	%r2260, %r3210, 2;
	setp.eq.s32	%p298, %r2260, 0;
	@%p298 bra 	BB6_456;

	mov.f32 	%f1259, 0f00000000;
	mov.f32 	%f1260, 0fBF800000;
	fma.rn.f32 	%f1780, %f1780, %f1260, %f1259;

BB6_456:
	sub.f32 	%f1261, %f1773, %f1780;
	mul.f32 	%f1262, %f4, %f1261;
	mul.f32 	%f1263, %f1262, %f1698;
	ld.global.f32 	%f1264, [%rd70];
	mul.f32 	%f1265, %f1263, %f1264;
	add.s64 	%rd124, %rd103, -4;
	atom.global.add.f32 	%f1266, [%rd124], %f1265;
	ld.global.f32 	%f434, [%rd4+24];
	abs.f32 	%f435, %f434;
	setp.neu.f32	%p299, %f435, 0f7F800000;
	mov.f32 	%f1787, %f434;
	@%p299 bra 	BB6_458;

	mov.f32 	%f1267, 0f00000000;
	mul.rn.f32 	%f436, %f434, %f1267;
	mov.f32 	%f1787, %f436;

BB6_458:
	mov.f32 	%f437, %f1787;
	mul.f32 	%f1268, %f437, 0f3F22F983;
	cvt.rni.s32.f32	%r3218, %f1268;
	cvt.rn.f32.s32	%f1269, %r3218;
	neg.f32 	%f1270, %f1269;
	fma.rn.f32 	%f1272, %f1270, %f707, %f437;
	fma.rn.f32 	%f1274, %f1270, %f709, %f1272;
	fma.rn.f32 	%f1781, %f1270, %f711, %f1274;
	abs.f32 	%f1276, %f437;
	setp.leu.f32	%p300, %f1276, 0f47CE4780;
	@%p300 bra 	BB6_466;

	mov.b32 	 %r662, %f437;
	shr.u32 	%r663, %r662, 23;
	bfe.u32 	%r2263, %r662, 23, 8;
	add.s32 	%r2264, %r2263, -128;
	shl.b32 	%r2265, %r662, 8;
	or.b32  	%r664, %r2265, -2147483648;
	shr.u32 	%r2266, %r2264, 5;
	mov.u32 	%r2267, 4;
	sub.s32 	%r665, %r2267, %r2266;
	mov.u32 	%r3212, 0;
	mov.u32 	%r3211, %r3212;
	mov.u64 	%rd315, __cudart_i2opi_f;
	mov.u64 	%rd377, %rd201;

BB6_460:
	.pragma "nounroll";
	ld.const.u32 	%r2270, [%rd315];
	// inline asm
	{
	mad.lo.cc.u32   %r2268, %r2270, %r664, %r3212;
	madc.hi.u32     %r2269, %r2270, %r664,  0;
	}
	// inline asm
	st.local.u32 	[%rd377], %r2268;
	add.s64 	%rd377, %rd377, 4;
	add.s64 	%rd315, %rd315, 4;
	add.s32 	%r3211, %r3211, 1;
	setp.ne.s32	%p301, %r3211, 6;
	mov.u32 	%r3212, %r2269;
	@%p301 bra 	BB6_460;

	and.b32  	%r670, %r662, -2147483648;
	st.local.u32 	[%rd5], %r2269;
	add.s32 	%r2273, %r665, 2;
	mul.wide.s32 	%rd256, %r2273, 4;
	add.s64 	%rd129, %rd201, %rd256;
	ld.local.u32 	%r3213, [%rd129];
	ld.local.u32 	%r3214, [%rd129+-4];
	and.b32  	%r673, %r663, 31;
	setp.eq.s32	%p302, %r673, 0;
	@%p302 bra 	BB6_463;

	mov.u32 	%r2274, 32;
	sub.s32 	%r2275, %r2274, %r673;
	shr.u32 	%r2276, %r3214, %r2275;
	shl.b32 	%r2277, %r3213, %r673;
	add.s32 	%r3213, %r2276, %r2277;
	ld.local.u32 	%r2278, [%rd129+-8];
	shr.u32 	%r2279, %r2278, %r2275;
	shl.b32 	%r2280, %r3214, %r673;
	add.s32 	%r3214, %r2279, %r2280;

BB6_463:
	shr.u32 	%r2281, %r3214, 30;
	shl.b32 	%r2282, %r3213, 2;
	add.s32 	%r3215, %r2281, %r2282;
	shl.b32 	%r679, %r3214, 2;
	shr.u32 	%r2283, %r3215, 31;
	shr.u32 	%r2284, %r3213, 30;
	add.s32 	%r680, %r2283, %r2284;
	setp.eq.s32	%p303, %r2283, 0;
	mov.u32 	%r3216, %r670;
	mov.u32 	%r3217, %r679;
	@%p303 bra 	BB6_465;

	not.b32 	%r2285, %r3215;
	neg.s32 	%r681, %r679;
	setp.eq.s32	%p304, %r679, 0;
	selp.u32	%r2286, 1, 0, %p304;
	add.s32 	%r3215, %r2286, %r2285;
	xor.b32  	%r683, %r670, -2147483648;
	mov.u32 	%r3216, %r683;
	mov.u32 	%r3217, %r681;

BB6_465:
	mov.u32 	%r685, %r3216;
	neg.s32 	%r2287, %r680;
	setp.eq.s32	%p305, %r670, 0;
	selp.b32	%r3218, %r680, %r2287, %p305;
	clz.b32 	%r2288, %r3215;
	setp.eq.s32	%p306, %r2288, 0;
	shl.b32 	%r2289, %r3215, %r2288;
	mov.u32 	%r2290, 32;
	sub.s32 	%r2291, %r2290, %r2288;
	shr.u32 	%r2292, %r3217, %r2291;
	add.s32 	%r2293, %r2292, %r2289;
	selp.b32	%r2294, %r3215, %r2293, %p306;
	mul.lo.s32 	%r2295, %r2294, -921707870;
	mov.u32 	%r2296, -921707870;
	mul.hi.u32 	%r2297, %r2294, %r2296;
	setp.gt.s32	%p307, %r2297, 0;
	shl.b32 	%r2298, %r2297, 1;
	shr.u32 	%r2299, %r2295, 31;
	add.s32 	%r2300, %r2299, %r2298;
	selp.b32	%r2301, %r2300, %r2297, %p307;
	selp.b32	%r2302, -1, 0, %p307;
	mov.u32 	%r2303, 126;
	sub.s32 	%r2304, %r2303, %r2288;
	add.s32 	%r2305, %r2304, %r2302;
	shl.b32 	%r2306, %r2305, 23;
	add.s32 	%r2307, %r2301, 1;
	shr.u32 	%r2308, %r2307, 7;
	add.s32 	%r2309, %r2308, 1;
	shr.u32 	%r2310, %r2309, 1;
	add.s32 	%r2311, %r2310, %r2306;
	or.b32  	%r2312, %r2311, %r685;
	mov.b32 	 %f1781, %r2312;

BB6_466:
	mul.rn.f32 	%f441, %f1781, %f1781;
	add.s32 	%r689, %r3218, 1;
	and.b32  	%r690, %r689, 1;
	setp.eq.s32	%p308, %r690, 0;
	@%p308 bra 	BB6_468;

	mov.f32 	%f1277, 0fBAB6061A;
	mov.f32 	%f1278, 0f37CCF5CE;
	fma.rn.f32 	%f1782, %f1278, %f441, %f1277;
	bra.uni 	BB6_469;

BB6_468:
	mov.f32 	%f1279, 0f3C08839E;
	mov.f32 	%f1280, 0fB94CA1F9;
	fma.rn.f32 	%f1782, %f1280, %f441, %f1279;

BB6_469:
	@%p308 bra 	BB6_471;

	mov.f32 	%f1281, 0f3D2AAAA5;
	fma.rn.f32 	%f1282, %f1782, %f441, %f1281;
	mov.f32 	%f1283, 0fBF000000;
	fma.rn.f32 	%f1783, %f1282, %f441, %f1283;
	bra.uni 	BB6_472;

BB6_471:
	mov.f32 	%f1284, 0fBE2AAAA3;
	fma.rn.f32 	%f1285, %f1782, %f441, %f1284;
	mov.f32 	%f1286, 0f00000000;
	fma.rn.f32 	%f1783, %f1285, %f441, %f1286;

BB6_472:
	fma.rn.f32 	%f1784, %f1783, %f1781, %f1781;
	@%p308 bra 	BB6_474;

	mov.f32 	%f1287, 0f3F800000;
	fma.rn.f32 	%f1784, %f1783, %f441, %f1287;

BB6_474:
	and.b32  	%r2313, %r689, 2;
	setp.eq.s32	%p311, %r2313, 0;
	@%p311 bra 	BB6_476;

	mov.f32 	%f1288, 0f00000000;
	mov.f32 	%f1289, 0fBF800000;
	fma.rn.f32 	%f1784, %f1784, %f1289, %f1288;

BB6_476:
	mov.f32 	%f1786, %f434;
	@%p299 bra 	BB6_478;

	mov.f32 	%f1290, 0f00000000;
	mul.rn.f32 	%f1786, %f434, %f1290;

BB6_478:
	mul.f32 	%f1291, %f1786, 0f3F22F983;
	cvt.rni.s32.f32	%r3226, %f1291;
	cvt.rn.f32.s32	%f1292, %r3226;
	neg.f32 	%f1293, %f1292;
	fma.rn.f32 	%f1295, %f1293, %f707, %f1786;
	fma.rn.f32 	%f1297, %f1293, %f709, %f1295;
	fma.rn.f32 	%f1788, %f1293, %f711, %f1297;
	abs.f32 	%f1299, %f1786;
	setp.leu.f32	%p313, %f1299, 0f47CE4780;
	@%p313 bra 	BB6_486;

	mov.b32 	 %r692, %f1786;
	shr.u32 	%r693, %r692, 23;
	bfe.u32 	%r2316, %r692, 23, 8;
	add.s32 	%r2317, %r2316, -128;
	shl.b32 	%r2318, %r692, 8;
	or.b32  	%r694, %r2318, -2147483648;
	shr.u32 	%r2319, %r2317, 5;
	mov.u32 	%r2320, 4;
	sub.s32 	%r695, %r2320, %r2319;
	mov.u32 	%r3220, 0;
	mov.u32 	%r3219, %r3220;
	mov.u64 	%rd316, __cudart_i2opi_f;
	mov.u64 	%rd376, %rd201;

BB6_480:
	.pragma "nounroll";
	ld.const.u32 	%r2323, [%rd316];
	// inline asm
	{
	mad.lo.cc.u32   %r2321, %r2323, %r694, %r3220;
	madc.hi.u32     %r2322, %r2323, %r694,  0;
	}
	// inline asm
	st.local.u32 	[%rd376], %r2321;
	add.s64 	%rd376, %rd376, 4;
	add.s64 	%rd316, %rd316, 4;
	add.s32 	%r3219, %r3219, 1;
	setp.ne.s32	%p314, %r3219, 6;
	mov.u32 	%r3220, %r2322;
	@%p314 bra 	BB6_480;

	and.b32  	%r700, %r692, -2147483648;
	st.local.u32 	[%rd5], %r2322;
	add.s32 	%r2326, %r695, 2;
	mul.wide.s32 	%rd258, %r2326, 4;
	add.s64 	%rd134, %rd201, %rd258;
	ld.local.u32 	%r3221, [%rd134];
	ld.local.u32 	%r3222, [%rd134+-4];
	and.b32  	%r703, %r693, 31;
	setp.eq.s32	%p315, %r703, 0;
	@%p315 bra 	BB6_483;

	mov.u32 	%r2327, 32;
	sub.s32 	%r2328, %r2327, %r703;
	shr.u32 	%r2329, %r3222, %r2328;
	shl.b32 	%r2330, %r3221, %r703;
	add.s32 	%r3221, %r2329, %r2330;
	ld.local.u32 	%r2331, [%rd134+-8];
	shr.u32 	%r2332, %r2331, %r2328;
	shl.b32 	%r2333, %r3222, %r703;
	add.s32 	%r3222, %r2332, %r2333;

BB6_483:
	shr.u32 	%r2334, %r3222, 30;
	shl.b32 	%r2335, %r3221, 2;
	add.s32 	%r3223, %r2334, %r2335;
	shl.b32 	%r709, %r3222, 2;
	shr.u32 	%r2336, %r3223, 31;
	shr.u32 	%r2337, %r3221, 30;
	add.s32 	%r710, %r2336, %r2337;
	setp.eq.s32	%p316, %r2336, 0;
	mov.u32 	%r3224, %r700;
	mov.u32 	%r3225, %r709;
	@%p316 bra 	BB6_485;

	not.b32 	%r2338, %r3223;
	neg.s32 	%r711, %r709;
	setp.eq.s32	%p317, %r709, 0;
	selp.u32	%r2339, 1, 0, %p317;
	add.s32 	%r3223, %r2339, %r2338;
	xor.b32  	%r713, %r700, -2147483648;
	mov.u32 	%r3224, %r713;
	mov.u32 	%r3225, %r711;

BB6_485:
	mov.u32 	%r715, %r3224;
	neg.s32 	%r2340, %r710;
	setp.eq.s32	%p318, %r700, 0;
	selp.b32	%r3226, %r710, %r2340, %p318;
	clz.b32 	%r2341, %r3223;
	setp.eq.s32	%p319, %r2341, 0;
	shl.b32 	%r2342, %r3223, %r2341;
	mov.u32 	%r2343, 32;
	sub.s32 	%r2344, %r2343, %r2341;
	shr.u32 	%r2345, %r3225, %r2344;
	add.s32 	%r2346, %r2345, %r2342;
	selp.b32	%r2347, %r3223, %r2346, %p319;
	mul.lo.s32 	%r2348, %r2347, -921707870;
	mov.u32 	%r2349, -921707870;
	mul.hi.u32 	%r2350, %r2347, %r2349;
	setp.gt.s32	%p320, %r2350, 0;
	shl.b32 	%r2351, %r2350, 1;
	shr.u32 	%r2352, %r2348, 31;
	add.s32 	%r2353, %r2352, %r2351;
	selp.b32	%r2354, %r2353, %r2350, %p320;
	selp.b32	%r2355, -1, 0, %p320;
	mov.u32 	%r2356, 126;
	sub.s32 	%r2357, %r2356, %r2341;
	add.s32 	%r2358, %r2357, %r2355;
	shl.b32 	%r2359, %r2358, 23;
	add.s32 	%r2360, %r2354, 1;
	shr.u32 	%r2361, %r2360, 7;
	add.s32 	%r2362, %r2361, 1;
	shr.u32 	%r2363, %r2362, 1;
	add.s32 	%r2364, %r2363, %r2359;
	or.b32  	%r2365, %r2364, %r715;
	mov.b32 	 %f1788, %r2365;

BB6_486:
	mul.rn.f32 	%f458, %f1788, %f1788;
	and.b32  	%r719, %r3226, 1;
	setp.eq.s32	%p321, %r719, 0;
	@%p321 bra 	BB6_488;

	mov.f32 	%f1300, 0fBAB6061A;
	mov.f32 	%f1301, 0f37CCF5CE;
	fma.rn.f32 	%f1789, %f1301, %f458, %f1300;
	bra.uni 	BB6_489;

BB6_488:
	mov.f32 	%f1302, 0f3C08839E;
	mov.f32 	%f1303, 0fB94CA1F9;
	fma.rn.f32 	%f1789, %f1303, %f458, %f1302;

BB6_489:
	@%p321 bra 	BB6_491;

	mov.f32 	%f1304, 0f3D2AAAA5;
	fma.rn.f32 	%f1305, %f1789, %f458, %f1304;
	mov.f32 	%f1306, 0fBF000000;
	fma.rn.f32 	%f1790, %f1305, %f458, %f1306;
	bra.uni 	BB6_492;

BB6_491:
	mov.f32 	%f1307, 0fBE2AAAA3;
	fma.rn.f32 	%f1308, %f1789, %f458, %f1307;
	mov.f32 	%f1309, 0f00000000;
	fma.rn.f32 	%f1790, %f1308, %f458, %f1309;

BB6_492:
	fma.rn.f32 	%f1791, %f1790, %f1788, %f1788;
	@%p321 bra 	BB6_494;

	mov.f32 	%f1310, 0f3F800000;
	fma.rn.f32 	%f1791, %f1790, %f458, %f1310;

BB6_494:
	and.b32  	%r2366, %r3226, 2;
	setp.eq.s32	%p324, %r2366, 0;
	@%p324 bra 	BB6_496;

	mov.f32 	%f1311, 0f00000000;
	mov.f32 	%f1312, 0fBF800000;
	fma.rn.f32 	%f1791, %f1791, %f1312, %f1311;

BB6_496:
	sub.f32 	%f1313, %f1784, %f1791;
	cvt.f64.f32	%fd29, %f1313;
	mul.f64 	%fd30, %fd29, 0d3FF0000000000000;
	cvt.f64.f32	%fd31, %f1698;
	mul.f64 	%fd32, %fd30, %fd31;
	ld.global.f32 	%f1314, [%rd70];
	cvt.f64.f32	%fd33, %f1314;
	mul.f64 	%fd34, %fd32, %fd33;
	cvt.rn.f32.f64	%f1315, %fd34;
	add.s64 	%rd259, %rd124, 8;
	atom.global.add.f32 	%f1316, [%rd259], %f1315;
	ld.global.f32 	%f470, [%rd4];
	ld.global.f32 	%f471, [%rd4+24];
	abs.f32 	%f472, %f471;
	setp.neu.f32	%p325, %f472, 0f7F800000;
	mov.f32 	%f1858, %f471;
	@%p325 bra 	BB6_498;

	mov.f32 	%f1317, 0f00000000;
	mul.rn.f32 	%f473, %f471, %f1317;
	mov.f32 	%f1858, %f473;

BB6_498:
	mov.f32 	%f474, %f1858;
	mul.f32 	%f1318, %f474, 0f3F22F983;
	cvt.rni.s32.f32	%r3234, %f1318;
	cvt.rn.f32.s32	%f1319, %r3234;
	neg.f32 	%f1320, %f1319;
	fma.rn.f32 	%f1322, %f1320, %f707, %f474;
	fma.rn.f32 	%f1324, %f1320, %f709, %f1322;
	fma.rn.f32 	%f1792, %f1320, %f711, %f1324;
	abs.f32 	%f1326, %f474;
	setp.leu.f32	%p326, %f1326, 0f47CE4780;
	@%p326 bra 	BB6_506;

	mov.b32 	 %r721, %f474;
	shr.u32 	%r722, %r721, 23;
	bfe.u32 	%r2369, %r721, 23, 8;
	add.s32 	%r2370, %r2369, -128;
	shl.b32 	%r2371, %r721, 8;
	or.b32  	%r723, %r2371, -2147483648;
	shr.u32 	%r2372, %r2370, 5;
	mov.u32 	%r2373, 4;
	sub.s32 	%r724, %r2373, %r2372;
	mov.u32 	%r3228, 0;
	mov.u32 	%r3227, %r3228;
	mov.u64 	%rd317, __cudart_i2opi_f;
	mov.u64 	%rd375, %rd201;

BB6_500:
	.pragma "nounroll";
	ld.const.u32 	%r2376, [%rd317];
	// inline asm
	{
	mad.lo.cc.u32   %r2374, %r2376, %r723, %r3228;
	madc.hi.u32     %r2375, %r2376, %r723,  0;
	}
	// inline asm
	st.local.u32 	[%rd375], %r2374;
	add.s64 	%rd375, %rd375, 4;
	add.s64 	%rd317, %rd317, 4;
	add.s32 	%r3227, %r3227, 1;
	setp.ne.s32	%p327, %r3227, 6;
	mov.u32 	%r3228, %r2375;
	@%p327 bra 	BB6_500;

	and.b32  	%r729, %r721, -2147483648;
	st.local.u32 	[%rd5], %r2375;
	add.s32 	%r2379, %r724, 2;
	mul.wide.s32 	%rd261, %r2379, 4;
	add.s64 	%rd139, %rd201, %rd261;
	ld.local.u32 	%r3229, [%rd139];
	ld.local.u32 	%r3230, [%rd139+-4];
	and.b32  	%r732, %r722, 31;
	setp.eq.s32	%p328, %r732, 0;
	@%p328 bra 	BB6_503;

	mov.u32 	%r2380, 32;
	sub.s32 	%r2381, %r2380, %r732;
	shr.u32 	%r2382, %r3230, %r2381;
	shl.b32 	%r2383, %r3229, %r732;
	add.s32 	%r3229, %r2382, %r2383;
	ld.local.u32 	%r2384, [%rd139+-8];
	shr.u32 	%r2385, %r2384, %r2381;
	shl.b32 	%r2386, %r3230, %r732;
	add.s32 	%r3230, %r2385, %r2386;

BB6_503:
	shr.u32 	%r2387, %r3230, 30;
	shl.b32 	%r2388, %r3229, 2;
	add.s32 	%r3231, %r2387, %r2388;
	shl.b32 	%r738, %r3230, 2;
	shr.u32 	%r2389, %r3231, 31;
	shr.u32 	%r2390, %r3229, 30;
	add.s32 	%r739, %r2389, %r2390;
	setp.eq.s32	%p329, %r2389, 0;
	mov.u32 	%r3232, %r729;
	mov.u32 	%r3233, %r738;
	@%p329 bra 	BB6_505;

	not.b32 	%r2391, %r3231;
	neg.s32 	%r740, %r738;
	setp.eq.s32	%p330, %r738, 0;
	selp.u32	%r2392, 1, 0, %p330;
	add.s32 	%r3231, %r2392, %r2391;
	xor.b32  	%r742, %r729, -2147483648;
	mov.u32 	%r3232, %r742;
	mov.u32 	%r3233, %r740;

BB6_505:
	mov.u32 	%r744, %r3232;
	neg.s32 	%r2393, %r739;
	setp.eq.s32	%p331, %r729, 0;
	selp.b32	%r3234, %r739, %r2393, %p331;
	clz.b32 	%r2394, %r3231;
	setp.eq.s32	%p332, %r2394, 0;
	shl.b32 	%r2395, %r3231, %r2394;
	mov.u32 	%r2396, 32;
	sub.s32 	%r2397, %r2396, %r2394;
	shr.u32 	%r2398, %r3233, %r2397;
	add.s32 	%r2399, %r2398, %r2395;
	selp.b32	%r2400, %r3231, %r2399, %p332;
	mul.lo.s32 	%r2401, %r2400, -921707870;
	mov.u32 	%r2402, -921707870;
	mul.hi.u32 	%r2403, %r2400, %r2402;
	setp.gt.s32	%p333, %r2403, 0;
	shl.b32 	%r2404, %r2403, 1;
	shr.u32 	%r2405, %r2401, 31;
	add.s32 	%r2406, %r2405, %r2404;
	selp.b32	%r2407, %r2406, %r2403, %p333;
	selp.b32	%r2408, -1, 0, %p333;
	mov.u32 	%r2409, 126;
	sub.s32 	%r2410, %r2409, %r2394;
	add.s32 	%r2411, %r2410, %r2408;
	shl.b32 	%r2412, %r2411, 23;
	add.s32 	%r2413, %r2407, 1;
	shr.u32 	%r2414, %r2413, 7;
	add.s32 	%r2415, %r2414, 1;
	shr.u32 	%r2416, %r2415, 1;
	add.s32 	%r2417, %r2416, %r2412;
	or.b32  	%r2418, %r2417, %r744;
	mov.b32 	 %f1792, %r2418;

BB6_506:
	neg.f32 	%f478, %f470;
	mul.rn.f32 	%f479, %f1792, %f1792;
	and.b32  	%r748, %r3234, 1;
	setp.eq.s32	%p334, %r748, 0;
	@%p334 bra 	BB6_508;

	mov.f32 	%f1327, 0fBAB6061A;
	mov.f32 	%f1328, 0f37CCF5CE;
	fma.rn.f32 	%f1793, %f1328, %f479, %f1327;
	bra.uni 	BB6_509;

BB6_508:
	mov.f32 	%f1329, 0f3C08839E;
	mov.f32 	%f1330, 0fB94CA1F9;
	fma.rn.f32 	%f1793, %f1330, %f479, %f1329;

BB6_509:
	@%p334 bra 	BB6_511;

	mov.f32 	%f1331, 0f3D2AAAA5;
	fma.rn.f32 	%f1332, %f1793, %f479, %f1331;
	mov.f32 	%f1333, 0fBF000000;
	fma.rn.f32 	%f1794, %f1332, %f479, %f1333;
	bra.uni 	BB6_512;

BB6_511:
	mov.f32 	%f1334, 0fBE2AAAA3;
	fma.rn.f32 	%f1335, %f1793, %f479, %f1334;
	mov.f32 	%f1336, 0f00000000;
	fma.rn.f32 	%f1794, %f1335, %f479, %f1336;

BB6_512:
	fma.rn.f32 	%f1795, %f1794, %f1792, %f1792;
	@%p334 bra 	BB6_514;

	mov.f32 	%f1337, 0f3F800000;
	fma.rn.f32 	%f1795, %f1794, %f479, %f1337;

BB6_514:
	and.b32  	%r2419, %r3234, 2;
	setp.eq.s32	%p337, %r2419, 0;
	@%p337 bra 	BB6_516;

	mov.f32 	%f1338, 0f00000000;
	mov.f32 	%f1339, 0fBF800000;
	fma.rn.f32 	%f1795, %f1795, %f1339, %f1338;

BB6_516:
	mul.f32 	%f491, %f1795, %f478;
	ld.global.f32 	%f492, [%rd4+4];
	mov.f32 	%f1857, %f471;
	@%p325 bra 	BB6_518;

	mov.f32 	%f1340, 0f00000000;
	mul.rn.f32 	%f1857, %f471, %f1340;

BB6_518:
	mul.f32 	%f1341, %f1857, 0f3F22F983;
	cvt.rni.s32.f32	%r3242, %f1341;
	cvt.rn.f32.s32	%f1342, %r3242;
	neg.f32 	%f1343, %f1342;
	fma.rn.f32 	%f1345, %f1343, %f707, %f1857;
	fma.rn.f32 	%f1347, %f1343, %f709, %f1345;
	fma.rn.f32 	%f1796, %f1343, %f711, %f1347;
	abs.f32 	%f1349, %f1857;
	setp.leu.f32	%p339, %f1349, 0f47CE4780;
	@%p339 bra 	BB6_526;

	mov.b32 	 %r750, %f1857;
	shr.u32 	%r751, %r750, 23;
	bfe.u32 	%r2422, %r750, 23, 8;
	add.s32 	%r2423, %r2422, -128;
	shl.b32 	%r2424, %r750, 8;
	or.b32  	%r752, %r2424, -2147483648;
	shr.u32 	%r2425, %r2423, 5;
	mov.u32 	%r2426, 4;
	sub.s32 	%r753, %r2426, %r2425;
	mov.u32 	%r3236, 0;
	mov.u32 	%r3235, %r3236;
	mov.u64 	%rd318, __cudart_i2opi_f;
	mov.u64 	%rd374, %rd201;

BB6_520:
	.pragma "nounroll";
	ld.const.u32 	%r2429, [%rd318];
	// inline asm
	{
	mad.lo.cc.u32   %r2427, %r2429, %r752, %r3236;
	madc.hi.u32     %r2428, %r2429, %r752,  0;
	}
	// inline asm
	st.local.u32 	[%rd374], %r2427;
	add.s64 	%rd374, %rd374, 4;
	add.s64 	%rd318, %rd318, 4;
	add.s32 	%r3235, %r3235, 1;
	setp.ne.s32	%p340, %r3235, 6;
	mov.u32 	%r3236, %r2428;
	@%p340 bra 	BB6_520;

	and.b32  	%r758, %r750, -2147483648;
	st.local.u32 	[%rd5], %r2428;
	add.s32 	%r2432, %r753, 2;
	mul.wide.s32 	%rd263, %r2432, 4;
	add.s64 	%rd144, %rd201, %rd263;
	ld.local.u32 	%r3237, [%rd144];
	ld.local.u32 	%r3238, [%rd144+-4];
	and.b32  	%r761, %r751, 31;
	setp.eq.s32	%p341, %r761, 0;
	@%p341 bra 	BB6_523;

	mov.u32 	%r2433, 32;
	sub.s32 	%r2434, %r2433, %r761;
	shr.u32 	%r2435, %r3238, %r2434;
	shl.b32 	%r2436, %r3237, %r761;
	add.s32 	%r3237, %r2435, %r2436;
	ld.local.u32 	%r2437, [%rd144+-8];
	shr.u32 	%r2438, %r2437, %r2434;
	shl.b32 	%r2439, %r3238, %r761;
	add.s32 	%r3238, %r2438, %r2439;

BB6_523:
	shr.u32 	%r2440, %r3238, 30;
	shl.b32 	%r2441, %r3237, 2;
	add.s32 	%r3239, %r2440, %r2441;
	shl.b32 	%r767, %r3238, 2;
	shr.u32 	%r2442, %r3239, 31;
	shr.u32 	%r2443, %r3237, 30;
	add.s32 	%r768, %r2442, %r2443;
	setp.eq.s32	%p342, %r2442, 0;
	mov.u32 	%r3240, %r758;
	mov.u32 	%r3241, %r767;
	@%p342 bra 	BB6_525;

	not.b32 	%r2444, %r3239;
	neg.s32 	%r769, %r767;
	setp.eq.s32	%p343, %r767, 0;
	selp.u32	%r2445, 1, 0, %p343;
	add.s32 	%r3239, %r2445, %r2444;
	xor.b32  	%r771, %r758, -2147483648;
	mov.u32 	%r3240, %r771;
	mov.u32 	%r3241, %r769;

BB6_525:
	mov.u32 	%r773, %r3240;
	neg.s32 	%r2446, %r768;
	setp.eq.s32	%p344, %r758, 0;
	selp.b32	%r3242, %r768, %r2446, %p344;
	clz.b32 	%r2447, %r3239;
	setp.eq.s32	%p345, %r2447, 0;
	shl.b32 	%r2448, %r3239, %r2447;
	mov.u32 	%r2449, 32;
	sub.s32 	%r2450, %r2449, %r2447;
	shr.u32 	%r2451, %r3241, %r2450;
	add.s32 	%r2452, %r2451, %r2448;
	selp.b32	%r2453, %r3239, %r2452, %p345;
	mul.lo.s32 	%r2454, %r2453, -921707870;
	mov.u32 	%r2455, -921707870;
	mul.hi.u32 	%r2456, %r2453, %r2455;
	setp.gt.s32	%p346, %r2456, 0;
	shl.b32 	%r2457, %r2456, 1;
	shr.u32 	%r2458, %r2454, 31;
	add.s32 	%r2459, %r2458, %r2457;
	selp.b32	%r2460, %r2459, %r2456, %p346;
	selp.b32	%r2461, -1, 0, %p346;
	mov.u32 	%r2462, 126;
	sub.s32 	%r2463, %r2462, %r2447;
	add.s32 	%r2464, %r2463, %r2461;
	shl.b32 	%r2465, %r2464, 23;
	add.s32 	%r2466, %r2460, 1;
	shr.u32 	%r2467, %r2466, 7;
	add.s32 	%r2468, %r2467, 1;
	shr.u32 	%r2469, %r2468, 1;
	add.s32 	%r2470, %r2469, %r2465;
	or.b32  	%r2471, %r2470, %r773;
	mov.b32 	 %f1796, %r2471;

BB6_526:
	mul.rn.f32 	%f498, %f1796, %f1796;
	add.s32 	%r777, %r3242, 1;
	and.b32  	%r778, %r777, 1;
	setp.eq.s32	%p347, %r778, 0;
	@%p347 bra 	BB6_528;

	mov.f32 	%f1350, 0fBAB6061A;
	mov.f32 	%f1351, 0f37CCF5CE;
	fma.rn.f32 	%f1797, %f1351, %f498, %f1350;
	bra.uni 	BB6_529;

BB6_528:
	mov.f32 	%f1352, 0f3C08839E;
	mov.f32 	%f1353, 0fB94CA1F9;
	fma.rn.f32 	%f1797, %f1353, %f498, %f1352;

BB6_529:
	@%p347 bra 	BB6_531;

	mov.f32 	%f1354, 0f3D2AAAA5;
	fma.rn.f32 	%f1355, %f1797, %f498, %f1354;
	mov.f32 	%f1356, 0fBF000000;
	fma.rn.f32 	%f1798, %f1355, %f498, %f1356;
	bra.uni 	BB6_532;

BB6_531:
	mov.f32 	%f1357, 0fBE2AAAA3;
	fma.rn.f32 	%f1358, %f1797, %f498, %f1357;
	mov.f32 	%f1359, 0f00000000;
	fma.rn.f32 	%f1798, %f1358, %f498, %f1359;

BB6_532:
	fma.rn.f32 	%f1799, %f1798, %f1796, %f1796;
	@%p347 bra 	BB6_534;

	mov.f32 	%f1360, 0f3F800000;
	fma.rn.f32 	%f1799, %f1798, %f498, %f1360;

BB6_534:
	and.b32  	%r2472, %r777, 2;
	setp.eq.s32	%p350, %r2472, 0;
	@%p350 bra 	BB6_536;

	mov.f32 	%f1361, 0f00000000;
	mov.f32 	%f1362, 0fBF800000;
	fma.rn.f32 	%f1799, %f1799, %f1362, %f1361;

BB6_536:
	mul.f32 	%f1363, %f492, %f1799;
	sub.f32 	%f510, %f491, %f1363;
	ld.global.f32 	%f511, [%rd4+8];
	mov.f32 	%f1856, %f471;
	@%p325 bra 	BB6_538;

	mov.f32 	%f1364, 0f00000000;
	mul.rn.f32 	%f1856, %f471, %f1364;

BB6_538:
	mul.f32 	%f1365, %f1856, 0f3F22F983;
	cvt.rni.s32.f32	%r3250, %f1365;
	cvt.rn.f32.s32	%f1366, %r3250;
	neg.f32 	%f1367, %f1366;
	fma.rn.f32 	%f1369, %f1367, %f707, %f1856;
	fma.rn.f32 	%f1371, %f1367, %f709, %f1369;
	fma.rn.f32 	%f1800, %f1367, %f711, %f1371;
	abs.f32 	%f1373, %f1856;
	setp.leu.f32	%p352, %f1373, 0f47CE4780;
	@%p352 bra 	BB6_546;

	mov.b32 	 %r780, %f1856;
	shr.u32 	%r781, %r780, 23;
	bfe.u32 	%r2475, %r780, 23, 8;
	add.s32 	%r2476, %r2475, -128;
	shl.b32 	%r2477, %r780, 8;
	or.b32  	%r782, %r2477, -2147483648;
	shr.u32 	%r2478, %r2476, 5;
	mov.u32 	%r2479, 4;
	sub.s32 	%r783, %r2479, %r2478;
	mov.u32 	%r3244, 0;
	mov.u32 	%r3243, %r3244;
	mov.u64 	%rd319, __cudart_i2opi_f;
	mov.u64 	%rd373, %rd201;

BB6_540:
	.pragma "nounroll";
	ld.const.u32 	%r2482, [%rd319];
	// inline asm
	{
	mad.lo.cc.u32   %r2480, %r2482, %r782, %r3244;
	madc.hi.u32     %r2481, %r2482, %r782,  0;
	}
	// inline asm
	st.local.u32 	[%rd373], %r2480;
	add.s64 	%rd373, %rd373, 4;
	add.s64 	%rd319, %rd319, 4;
	add.s32 	%r3243, %r3243, 1;
	setp.ne.s32	%p353, %r3243, 6;
	mov.u32 	%r3244, %r2481;
	@%p353 bra 	BB6_540;

	and.b32  	%r788, %r780, -2147483648;
	st.local.u32 	[%rd5], %r2481;
	add.s32 	%r2485, %r783, 2;
	mul.wide.s32 	%rd265, %r2485, 4;
	add.s64 	%rd149, %rd201, %rd265;
	ld.local.u32 	%r3245, [%rd149];
	ld.local.u32 	%r3246, [%rd149+-4];
	and.b32  	%r791, %r781, 31;
	setp.eq.s32	%p354, %r791, 0;
	@%p354 bra 	BB6_543;

	mov.u32 	%r2486, 32;
	sub.s32 	%r2487, %r2486, %r791;
	shr.u32 	%r2488, %r3246, %r2487;
	shl.b32 	%r2489, %r3245, %r791;
	add.s32 	%r3245, %r2488, %r2489;
	ld.local.u32 	%r2490, [%rd149+-8];
	shr.u32 	%r2491, %r2490, %r2487;
	shl.b32 	%r2492, %r3246, %r791;
	add.s32 	%r3246, %r2491, %r2492;

BB6_543:
	shr.u32 	%r2493, %r3246, 30;
	shl.b32 	%r2494, %r3245, 2;
	add.s32 	%r3247, %r2493, %r2494;
	shl.b32 	%r797, %r3246, 2;
	shr.u32 	%r2495, %r3247, 31;
	shr.u32 	%r2496, %r3245, 30;
	add.s32 	%r798, %r2495, %r2496;
	setp.eq.s32	%p355, %r2495, 0;
	mov.u32 	%r3248, %r788;
	mov.u32 	%r3249, %r797;
	@%p355 bra 	BB6_545;

	not.b32 	%r2497, %r3247;
	neg.s32 	%r799, %r797;
	setp.eq.s32	%p356, %r797, 0;
	selp.u32	%r2498, 1, 0, %p356;
	add.s32 	%r3247, %r2498, %r2497;
	xor.b32  	%r801, %r788, -2147483648;
	mov.u32 	%r3248, %r801;
	mov.u32 	%r3249, %r799;

BB6_545:
	mov.u32 	%r803, %r3248;
	neg.s32 	%r2499, %r798;
	setp.eq.s32	%p357, %r788, 0;
	selp.b32	%r3250, %r798, %r2499, %p357;
	clz.b32 	%r2500, %r3247;
	setp.eq.s32	%p358, %r2500, 0;
	shl.b32 	%r2501, %r3247, %r2500;
	mov.u32 	%r2502, 32;
	sub.s32 	%r2503, %r2502, %r2500;
	shr.u32 	%r2504, %r3249, %r2503;
	add.s32 	%r2505, %r2504, %r2501;
	selp.b32	%r2506, %r3247, %r2505, %p358;
	mul.lo.s32 	%r2507, %r2506, -921707870;
	mov.u32 	%r2508, -921707870;
	mul.hi.u32 	%r2509, %r2506, %r2508;
	setp.gt.s32	%p359, %r2509, 0;
	shl.b32 	%r2510, %r2509, 1;
	shr.u32 	%r2511, %r2507, 31;
	add.s32 	%r2512, %r2511, %r2510;
	selp.b32	%r2513, %r2512, %r2509, %p359;
	selp.b32	%r2514, -1, 0, %p359;
	mov.u32 	%r2515, 126;
	sub.s32 	%r2516, %r2515, %r2500;
	add.s32 	%r2517, %r2516, %r2514;
	shl.b32 	%r2518, %r2517, 23;
	add.s32 	%r2519, %r2513, 1;
	shr.u32 	%r2520, %r2519, 7;
	add.s32 	%r2521, %r2520, 1;
	shr.u32 	%r2522, %r2521, 1;
	add.s32 	%r2523, %r2522, %r2518;
	or.b32  	%r2524, %r2523, %r803;
	mov.b32 	 %f1800, %r2524;

BB6_546:
	mul.f32 	%f517, %f2, %f510;
	neg.f32 	%f518, %f511;
	mul.rn.f32 	%f519, %f1800, %f1800;
	and.b32  	%r807, %r3250, 1;
	setp.eq.s32	%p360, %r807, 0;
	@%p360 bra 	BB6_548;

	mov.f32 	%f1374, 0fBAB6061A;
	mov.f32 	%f1375, 0f37CCF5CE;
	fma.rn.f32 	%f1801, %f1375, %f519, %f1374;
	bra.uni 	BB6_549;

BB6_548:
	mov.f32 	%f1376, 0f3C08839E;
	mov.f32 	%f1377, 0fB94CA1F9;
	fma.rn.f32 	%f1801, %f1377, %f519, %f1376;

BB6_549:
	@%p360 bra 	BB6_551;

	mov.f32 	%f1378, 0f3D2AAAA5;
	fma.rn.f32 	%f1379, %f1801, %f519, %f1378;
	mov.f32 	%f1380, 0fBF000000;
	fma.rn.f32 	%f1802, %f1379, %f519, %f1380;
	bra.uni 	BB6_552;

BB6_551:
	mov.f32 	%f1381, 0fBE2AAAA3;
	fma.rn.f32 	%f1382, %f1801, %f519, %f1381;
	mov.f32 	%f1383, 0f00000000;
	fma.rn.f32 	%f1802, %f1382, %f519, %f1383;

BB6_552:
	fma.rn.f32 	%f1803, %f1802, %f1800, %f1800;
	@%p360 bra 	BB6_554;

	mov.f32 	%f1384, 0f3F800000;
	fma.rn.f32 	%f1803, %f1802, %f519, %f1384;

BB6_554:
	and.b32  	%r2525, %r3250, 2;
	setp.eq.s32	%p363, %r2525, 0;
	@%p363 bra 	BB6_556;

	mov.f32 	%f1385, 0f00000000;
	mov.f32 	%f1386, 0fBF800000;
	fma.rn.f32 	%f1803, %f1803, %f1386, %f1385;

BB6_556:
	mul.f32 	%f531, %f1803, %f518;
	ld.global.f32 	%f532, [%rd4+12];
	mov.f32 	%f1855, %f471;
	@%p325 bra 	BB6_558;

	mov.f32 	%f1387, 0f00000000;
	mul.rn.f32 	%f1855, %f471, %f1387;

BB6_558:
	mul.f32 	%f1388, %f1855, 0f3F22F983;
	cvt.rni.s32.f32	%r3258, %f1388;
	cvt.rn.f32.s32	%f1389, %r3258;
	neg.f32 	%f1390, %f1389;
	fma.rn.f32 	%f1392, %f1390, %f707, %f1855;
	fma.rn.f32 	%f1394, %f1390, %f709, %f1392;
	fma.rn.f32 	%f1804, %f1390, %f711, %f1394;
	abs.f32 	%f1396, %f1855;
	setp.leu.f32	%p365, %f1396, 0f47CE4780;
	@%p365 bra 	BB6_566;

	mov.b32 	 %r809, %f1855;
	shr.u32 	%r810, %r809, 23;
	bfe.u32 	%r2528, %r809, 23, 8;
	add.s32 	%r2529, %r2528, -128;
	shl.b32 	%r2530, %r809, 8;
	or.b32  	%r811, %r2530, -2147483648;
	shr.u32 	%r2531, %r2529, 5;
	mov.u32 	%r2532, 4;
	sub.s32 	%r812, %r2532, %r2531;
	mov.u32 	%r3252, 0;
	mov.u32 	%r3251, %r3252;
	mov.u64 	%rd320, __cudart_i2opi_f;
	mov.u64 	%rd372, %rd201;

BB6_560:
	.pragma "nounroll";
	ld.const.u32 	%r2535, [%rd320];
	// inline asm
	{
	mad.lo.cc.u32   %r2533, %r2535, %r811, %r3252;
	madc.hi.u32     %r2534, %r2535, %r811,  0;
	}
	// inline asm
	st.local.u32 	[%rd372], %r2533;
	add.s64 	%rd372, %rd372, 4;
	add.s64 	%rd320, %rd320, 4;
	add.s32 	%r3251, %r3251, 1;
	setp.ne.s32	%p366, %r3251, 6;
	mov.u32 	%r3252, %r2534;
	@%p366 bra 	BB6_560;

	and.b32  	%r817, %r809, -2147483648;
	st.local.u32 	[%rd5], %r2534;
	add.s32 	%r2538, %r812, 2;
	mul.wide.s32 	%rd267, %r2538, 4;
	add.s64 	%rd154, %rd201, %rd267;
	ld.local.u32 	%r3253, [%rd154];
	ld.local.u32 	%r3254, [%rd154+-4];
	and.b32  	%r820, %r810, 31;
	setp.eq.s32	%p367, %r820, 0;
	@%p367 bra 	BB6_563;

	mov.u32 	%r2539, 32;
	sub.s32 	%r2540, %r2539, %r820;
	shr.u32 	%r2541, %r3254, %r2540;
	shl.b32 	%r2542, %r3253, %r820;
	add.s32 	%r3253, %r2541, %r2542;
	ld.local.u32 	%r2543, [%rd154+-8];
	shr.u32 	%r2544, %r2543, %r2540;
	shl.b32 	%r2545, %r3254, %r820;
	add.s32 	%r3254, %r2544, %r2545;

BB6_563:
	shr.u32 	%r2546, %r3254, 30;
	shl.b32 	%r2547, %r3253, 2;
	add.s32 	%r3255, %r2546, %r2547;
	shl.b32 	%r826, %r3254, 2;
	shr.u32 	%r2548, %r3255, 31;
	shr.u32 	%r2549, %r3253, 30;
	add.s32 	%r827, %r2548, %r2549;
	setp.eq.s32	%p368, %r2548, 0;
	mov.u32 	%r3256, %r817;
	mov.u32 	%r3257, %r826;
	@%p368 bra 	BB6_565;

	not.b32 	%r2550, %r3255;
	neg.s32 	%r828, %r826;
	setp.eq.s32	%p369, %r826, 0;
	selp.u32	%r2551, 1, 0, %p369;
	add.s32 	%r3255, %r2551, %r2550;
	xor.b32  	%r830, %r817, -2147483648;
	mov.u32 	%r3256, %r830;
	mov.u32 	%r3257, %r828;

BB6_565:
	mov.u32 	%r832, %r3256;
	neg.s32 	%r2552, %r827;
	setp.eq.s32	%p370, %r817, 0;
	selp.b32	%r3258, %r827, %r2552, %p370;
	clz.b32 	%r2553, %r3255;
	setp.eq.s32	%p371, %r2553, 0;
	shl.b32 	%r2554, %r3255, %r2553;
	mov.u32 	%r2555, 32;
	sub.s32 	%r2556, %r2555, %r2553;
	shr.u32 	%r2557, %r3257, %r2556;
	add.s32 	%r2558, %r2557, %r2554;
	selp.b32	%r2559, %r3255, %r2558, %p371;
	mul.lo.s32 	%r2560, %r2559, -921707870;
	mov.u32 	%r2561, -921707870;
	mul.hi.u32 	%r2562, %r2559, %r2561;
	setp.gt.s32	%p372, %r2562, 0;
	shl.b32 	%r2563, %r2562, 1;
	shr.u32 	%r2564, %r2560, 31;
	add.s32 	%r2565, %r2564, %r2563;
	selp.b32	%r2566, %r2565, %r2562, %p372;
	selp.b32	%r2567, -1, 0, %p372;
	mov.u32 	%r2568, 126;
	sub.s32 	%r2569, %r2568, %r2553;
	add.s32 	%r2570, %r2569, %r2567;
	shl.b32 	%r2571, %r2570, 23;
	add.s32 	%r2572, %r2566, 1;
	shr.u32 	%r2573, %r2572, 7;
	add.s32 	%r2574, %r2573, 1;
	shr.u32 	%r2575, %r2574, 1;
	add.s32 	%r2576, %r2575, %r2571;
	or.b32  	%r2577, %r2576, %r832;
	mov.b32 	 %f1804, %r2577;

BB6_566:
	mul.rn.f32 	%f538, %f1804, %f1804;
	add.s32 	%r836, %r3258, 1;
	and.b32  	%r837, %r836, 1;
	setp.eq.s32	%p373, %r837, 0;
	@%p373 bra 	BB6_568;

	mov.f32 	%f1397, 0fBAB6061A;
	mov.f32 	%f1398, 0f37CCF5CE;
	fma.rn.f32 	%f1805, %f1398, %f538, %f1397;
	bra.uni 	BB6_569;

BB6_568:
	mov.f32 	%f1399, 0f3C08839E;
	mov.f32 	%f1400, 0fB94CA1F9;
	fma.rn.f32 	%f1805, %f1400, %f538, %f1399;

BB6_569:
	@%p373 bra 	BB6_571;

	mov.f32 	%f1401, 0f3D2AAAA5;
	fma.rn.f32 	%f1402, %f1805, %f538, %f1401;
	mov.f32 	%f1403, 0fBF000000;
	fma.rn.f32 	%f1806, %f1402, %f538, %f1403;
	bra.uni 	BB6_572;

BB6_571:
	mov.f32 	%f1404, 0fBE2AAAA3;
	fma.rn.f32 	%f1405, %f1805, %f538, %f1404;
	mov.f32 	%f1406, 0f00000000;
	fma.rn.f32 	%f1806, %f1405, %f538, %f1406;

BB6_572:
	fma.rn.f32 	%f1807, %f1806, %f1804, %f1804;
	@%p373 bra 	BB6_574;

	mov.f32 	%f1407, 0f3F800000;
	fma.rn.f32 	%f1807, %f1806, %f538, %f1407;

BB6_574:
	and.b32  	%r2578, %r836, 2;
	setp.eq.s32	%p376, %r2578, 0;
	@%p376 bra 	BB6_576;

	mov.f32 	%f1408, 0f00000000;
	mov.f32 	%f1409, 0fBF800000;
	fma.rn.f32 	%f1807, %f1807, %f1409, %f1408;

BB6_576:
	mul.f32 	%f1410, %f532, %f1807;
	sub.f32 	%f1411, %f531, %f1410;
	fma.rn.f32 	%f550, %f4, %f1411, %f517;
	ld.global.f32 	%f551, [%rd4+16];
	mov.f32 	%f1854, %f471;
	@%p325 bra 	BB6_578;

	mov.f32 	%f1412, 0f00000000;
	mul.rn.f32 	%f1854, %f471, %f1412;

BB6_578:
	mul.f32 	%f1413, %f1854, 0f3F22F983;
	cvt.rni.s32.f32	%r3266, %f1413;
	cvt.rn.f32.s32	%f1414, %r3266;
	neg.f32 	%f1415, %f1414;
	fma.rn.f32 	%f1417, %f1415, %f707, %f1854;
	fma.rn.f32 	%f1419, %f1415, %f709, %f1417;
	fma.rn.f32 	%f1808, %f1415, %f711, %f1419;
	abs.f32 	%f1421, %f1854;
	setp.leu.f32	%p378, %f1421, 0f47CE4780;
	@%p378 bra 	BB6_586;

	mov.b32 	 %r839, %f1854;
	shr.u32 	%r840, %r839, 23;
	bfe.u32 	%r2581, %r839, 23, 8;
	add.s32 	%r2582, %r2581, -128;
	shl.b32 	%r2583, %r839, 8;
	or.b32  	%r841, %r2583, -2147483648;
	shr.u32 	%r2584, %r2582, 5;
	mov.u32 	%r2585, 4;
	sub.s32 	%r842, %r2585, %r2584;
	mov.u32 	%r3260, 0;
	mov.u32 	%r3259, %r3260;
	mov.u64 	%rd321, __cudart_i2opi_f;
	mov.u64 	%rd371, %rd201;

BB6_580:
	.pragma "nounroll";
	ld.const.u32 	%r2588, [%rd321];
	// inline asm
	{
	mad.lo.cc.u32   %r2586, %r2588, %r841, %r3260;
	madc.hi.u32     %r2587, %r2588, %r841,  0;
	}
	// inline asm
	st.local.u32 	[%rd371], %r2586;
	add.s64 	%rd371, %rd371, 4;
	add.s64 	%rd321, %rd321, 4;
	add.s32 	%r3259, %r3259, 1;
	setp.ne.s32	%p379, %r3259, 6;
	mov.u32 	%r3260, %r2587;
	@%p379 bra 	BB6_580;

	and.b32  	%r847, %r839, -2147483648;
	st.local.u32 	[%rd5], %r2587;
	add.s32 	%r2591, %r842, 2;
	mul.wide.s32 	%rd269, %r2591, 4;
	add.s64 	%rd159, %rd201, %rd269;
	ld.local.u32 	%r3261, [%rd159];
	ld.local.u32 	%r3262, [%rd159+-4];
	and.b32  	%r850, %r840, 31;
	setp.eq.s32	%p380, %r850, 0;
	@%p380 bra 	BB6_583;

	mov.u32 	%r2592, 32;
	sub.s32 	%r2593, %r2592, %r850;
	shr.u32 	%r2594, %r3262, %r2593;
	shl.b32 	%r2595, %r3261, %r850;
	add.s32 	%r3261, %r2594, %r2595;
	ld.local.u32 	%r2596, [%rd159+-8];
	shr.u32 	%r2597, %r2596, %r2593;
	shl.b32 	%r2598, %r3262, %r850;
	add.s32 	%r3262, %r2597, %r2598;

BB6_583:
	shr.u32 	%r2599, %r3262, 30;
	shl.b32 	%r2600, %r3261, 2;
	add.s32 	%r3263, %r2599, %r2600;
	shl.b32 	%r856, %r3262, 2;
	shr.u32 	%r2601, %r3263, 31;
	shr.u32 	%r2602, %r3261, 30;
	add.s32 	%r857, %r2601, %r2602;
	setp.eq.s32	%p381, %r2601, 0;
	mov.u32 	%r3264, %r847;
	mov.u32 	%r3265, %r856;
	@%p381 bra 	BB6_585;

	not.b32 	%r2603, %r3263;
	neg.s32 	%r858, %r856;
	setp.eq.s32	%p382, %r856, 0;
	selp.u32	%r2604, 1, 0, %p382;
	add.s32 	%r3263, %r2604, %r2603;
	xor.b32  	%r860, %r847, -2147483648;
	mov.u32 	%r3264, %r860;
	mov.u32 	%r3265, %r858;

BB6_585:
	mov.u32 	%r862, %r3264;
	neg.s32 	%r2605, %r857;
	setp.eq.s32	%p383, %r847, 0;
	selp.b32	%r3266, %r857, %r2605, %p383;
	clz.b32 	%r2606, %r3263;
	setp.eq.s32	%p384, %r2606, 0;
	shl.b32 	%r2607, %r3263, %r2606;
	mov.u32 	%r2608, 32;
	sub.s32 	%r2609, %r2608, %r2606;
	shr.u32 	%r2610, %r3265, %r2609;
	add.s32 	%r2611, %r2610, %r2607;
	selp.b32	%r2612, %r3263, %r2611, %p384;
	mul.lo.s32 	%r2613, %r2612, -921707870;
	mov.u32 	%r2614, -921707870;
	mul.hi.u32 	%r2615, %r2612, %r2614;
	setp.gt.s32	%p385, %r2615, 0;
	shl.b32 	%r2616, %r2615, 1;
	shr.u32 	%r2617, %r2613, 31;
	add.s32 	%r2618, %r2617, %r2616;
	selp.b32	%r2619, %r2618, %r2615, %p385;
	selp.b32	%r2620, -1, 0, %p385;
	mov.u32 	%r2621, 126;
	sub.s32 	%r2622, %r2621, %r2606;
	add.s32 	%r2623, %r2622, %r2620;
	shl.b32 	%r2624, %r2623, 23;
	add.s32 	%r2625, %r2619, 1;
	shr.u32 	%r2626, %r2625, 7;
	add.s32 	%r2627, %r2626, 1;
	shr.u32 	%r2628, %r2627, 1;
	add.s32 	%r2629, %r2628, %r2624;
	or.b32  	%r2630, %r2629, %r862;
	mov.b32 	 %f1808, %r2630;

BB6_586:
	neg.f32 	%f557, %f551;
	mul.rn.f32 	%f558, %f1808, %f1808;
	and.b32  	%r866, %r3266, 1;
	setp.eq.s32	%p386, %r866, 0;
	@%p386 bra 	BB6_588;

	mov.f32 	%f1422, 0fBAB6061A;
	mov.f32 	%f1423, 0f37CCF5CE;
	fma.rn.f32 	%f1809, %f1423, %f558, %f1422;
	bra.uni 	BB6_589;

BB6_588:
	mov.f32 	%f1424, 0f3C08839E;
	mov.f32 	%f1425, 0fB94CA1F9;
	fma.rn.f32 	%f1809, %f1425, %f558, %f1424;

BB6_589:
	@%p386 bra 	BB6_591;

	mov.f32 	%f1426, 0f3D2AAAA5;
	fma.rn.f32 	%f1427, %f1809, %f558, %f1426;
	mov.f32 	%f1428, 0fBF000000;
	fma.rn.f32 	%f1810, %f1427, %f558, %f1428;
	bra.uni 	BB6_592;

BB6_591:
	mov.f32 	%f1429, 0fBE2AAAA3;
	fma.rn.f32 	%f1430, %f1809, %f558, %f1429;
	mov.f32 	%f1431, 0f00000000;
	fma.rn.f32 	%f1810, %f1430, %f558, %f1431;

BB6_592:
	fma.rn.f32 	%f1811, %f1810, %f1808, %f1808;
	@%p386 bra 	BB6_594;

	mov.f32 	%f1432, 0f3F800000;
	fma.rn.f32 	%f1811, %f1810, %f558, %f1432;

BB6_594:
	and.b32  	%r2631, %r3266, 2;
	setp.eq.s32	%p389, %r2631, 0;
	@%p389 bra 	BB6_596;

	mov.f32 	%f1433, 0f00000000;
	mov.f32 	%f1434, 0fBF800000;
	fma.rn.f32 	%f1811, %f1811, %f1434, %f1433;

BB6_596:
	mul.f32 	%f570, %f1811, %f557;
	ld.global.f32 	%f571, [%rd4+20];
	mov.f32 	%f1853, %f471;
	@%p325 bra 	BB6_598;

	mov.f32 	%f1435, 0f00000000;
	mul.rn.f32 	%f1853, %f471, %f1435;

BB6_598:
	mul.f32 	%f1436, %f1853, 0f3F22F983;
	cvt.rni.s32.f32	%r3274, %f1436;
	cvt.rn.f32.s32	%f1437, %r3274;
	neg.f32 	%f1438, %f1437;
	fma.rn.f32 	%f1440, %f1438, %f707, %f1853;
	fma.rn.f32 	%f1442, %f1438, %f709, %f1440;
	fma.rn.f32 	%f1812, %f1438, %f711, %f1442;
	abs.f32 	%f1444, %f1853;
	setp.leu.f32	%p391, %f1444, 0f47CE4780;
	@%p391 bra 	BB6_606;

	mov.b32 	 %r868, %f1853;
	shr.u32 	%r869, %r868, 23;
	bfe.u32 	%r2634, %r868, 23, 8;
	add.s32 	%r2635, %r2634, -128;
	shl.b32 	%r2636, %r868, 8;
	or.b32  	%r870, %r2636, -2147483648;
	shr.u32 	%r2637, %r2635, 5;
	mov.u32 	%r2638, 4;
	sub.s32 	%r871, %r2638, %r2637;
	mov.u32 	%r3268, 0;
	mov.u32 	%r3267, %r3268;
	mov.u64 	%rd322, __cudart_i2opi_f;
	mov.u64 	%rd370, %rd201;

BB6_600:
	.pragma "nounroll";
	ld.const.u32 	%r2641, [%rd322];
	// inline asm
	{
	mad.lo.cc.u32   %r2639, %r2641, %r870, %r3268;
	madc.hi.u32     %r2640, %r2641, %r870,  0;
	}
	// inline asm
	st.local.u32 	[%rd370], %r2639;
	add.s64 	%rd370, %rd370, 4;
	add.s64 	%rd322, %rd322, 4;
	add.s32 	%r3267, %r3267, 1;
	setp.ne.s32	%p392, %r3267, 6;
	mov.u32 	%r3268, %r2640;
	@%p392 bra 	BB6_600;

	and.b32  	%r876, %r868, -2147483648;
	st.local.u32 	[%rd5], %r2640;
	add.s32 	%r2644, %r871, 2;
	mul.wide.s32 	%rd271, %r2644, 4;
	add.s64 	%rd164, %rd201, %rd271;
	ld.local.u32 	%r3269, [%rd164];
	ld.local.u32 	%r3270, [%rd164+-4];
	and.b32  	%r879, %r869, 31;
	setp.eq.s32	%p393, %r879, 0;
	@%p393 bra 	BB6_603;

	mov.u32 	%r2645, 32;
	sub.s32 	%r2646, %r2645, %r879;
	shr.u32 	%r2647, %r3270, %r2646;
	shl.b32 	%r2648, %r3269, %r879;
	add.s32 	%r3269, %r2647, %r2648;
	ld.local.u32 	%r2649, [%rd164+-8];
	shr.u32 	%r2650, %r2649, %r2646;
	shl.b32 	%r2651, %r3270, %r879;
	add.s32 	%r3270, %r2650, %r2651;

BB6_603:
	shr.u32 	%r2652, %r3270, 30;
	shl.b32 	%r2653, %r3269, 2;
	add.s32 	%r3271, %r2652, %r2653;
	shl.b32 	%r885, %r3270, 2;
	shr.u32 	%r2654, %r3271, 31;
	shr.u32 	%r2655, %r3269, 30;
	add.s32 	%r886, %r2654, %r2655;
	setp.eq.s32	%p394, %r2654, 0;
	mov.u32 	%r3272, %r876;
	mov.u32 	%r3273, %r885;
	@%p394 bra 	BB6_605;

	not.b32 	%r2656, %r3271;
	neg.s32 	%r887, %r885;
	setp.eq.s32	%p395, %r885, 0;
	selp.u32	%r2657, 1, 0, %p395;
	add.s32 	%r3271, %r2657, %r2656;
	xor.b32  	%r889, %r876, -2147483648;
	mov.u32 	%r3272, %r889;
	mov.u32 	%r3273, %r887;

BB6_605:
	mov.u32 	%r891, %r3272;
	neg.s32 	%r2658, %r886;
	setp.eq.s32	%p396, %r876, 0;
	selp.b32	%r3274, %r886, %r2658, %p396;
	clz.b32 	%r2659, %r3271;
	setp.eq.s32	%p397, %r2659, 0;
	shl.b32 	%r2660, %r3271, %r2659;
	mov.u32 	%r2661, 32;
	sub.s32 	%r2662, %r2661, %r2659;
	shr.u32 	%r2663, %r3273, %r2662;
	add.s32 	%r2664, %r2663, %r2660;
	selp.b32	%r2665, %r3271, %r2664, %p397;
	mul.lo.s32 	%r2666, %r2665, -921707870;
	mov.u32 	%r2667, -921707870;
	mul.hi.u32 	%r2668, %r2665, %r2667;
	setp.gt.s32	%p398, %r2668, 0;
	shl.b32 	%r2669, %r2668, 1;
	shr.u32 	%r2670, %r2666, 31;
	add.s32 	%r2671, %r2670, %r2669;
	selp.b32	%r2672, %r2671, %r2668, %p398;
	selp.b32	%r2673, -1, 0, %p398;
	mov.u32 	%r2674, 126;
	sub.s32 	%r2675, %r2674, %r2659;
	add.s32 	%r2676, %r2675, %r2673;
	shl.b32 	%r2677, %r2676, 23;
	add.s32 	%r2678, %r2672, 1;
	shr.u32 	%r2679, %r2678, 7;
	add.s32 	%r2680, %r2679, 1;
	shr.u32 	%r2681, %r2680, 1;
	add.s32 	%r2682, %r2681, %r2677;
	or.b32  	%r2683, %r2682, %r891;
	mov.b32 	 %f1812, %r2683;

BB6_606:
	mul.rn.f32 	%f577, %f1812, %f1812;
	add.s32 	%r895, %r3274, 1;
	and.b32  	%r896, %r895, 1;
	setp.eq.s32	%p399, %r896, 0;
	@%p399 bra 	BB6_608;

	mov.f32 	%f1445, 0fBAB6061A;
	mov.f32 	%f1446, 0f37CCF5CE;
	fma.rn.f32 	%f1813, %f1446, %f577, %f1445;
	bra.uni 	BB6_609;

BB6_608:
	mov.f32 	%f1447, 0f3C08839E;
	mov.f32 	%f1448, 0fB94CA1F9;
	fma.rn.f32 	%f1813, %f1448, %f577, %f1447;

BB6_609:
	@%p399 bra 	BB6_611;

	mov.f32 	%f1449, 0f3D2AAAA5;
	fma.rn.f32 	%f1450, %f1813, %f577, %f1449;
	mov.f32 	%f1451, 0fBF000000;
	fma.rn.f32 	%f1814, %f1450, %f577, %f1451;
	bra.uni 	BB6_612;

BB6_611:
	mov.f32 	%f1452, 0fBE2AAAA3;
	fma.rn.f32 	%f1453, %f1813, %f577, %f1452;
	mov.f32 	%f1454, 0f00000000;
	fma.rn.f32 	%f1814, %f1453, %f577, %f1454;

BB6_612:
	fma.rn.f32 	%f1815, %f1814, %f1812, %f1812;
	@%p399 bra 	BB6_614;

	mov.f32 	%f1455, 0f3F800000;
	fma.rn.f32 	%f1815, %f1814, %f577, %f1455;

BB6_614:
	and.b32  	%r2684, %r895, 2;
	setp.eq.s32	%p402, %r2684, 0;
	@%p402 bra 	BB6_616;

	mov.f32 	%f1456, 0f00000000;
	mov.f32 	%f1457, 0fBF800000;
	fma.rn.f32 	%f1815, %f1815, %f1457, %f1456;

BB6_616:
	mul.f32 	%f1458, %f571, %f1815;
	sub.f32 	%f1459, %f570, %f1458;
	add.f32 	%f1460, %f550, %f1459;
	mul.f32 	%f589, %f1460, %f1699;
	ld.global.f32 	%f590, [%rd70];
	mov.f32 	%f1852, %f471;
	@%p325 bra 	BB6_618;

	mov.f32 	%f1461, 0f00000000;
	mul.rn.f32 	%f1852, %f471, %f1461;

BB6_618:
	mul.f32 	%f1462, %f1852, 0f3F22F983;
	cvt.rni.s32.f32	%r3282, %f1462;
	cvt.rn.f32.s32	%f1463, %r3282;
	neg.f32 	%f1464, %f1463;
	fma.rn.f32 	%f1466, %f1464, %f707, %f1852;
	fma.rn.f32 	%f1468, %f1464, %f709, %f1466;
	fma.rn.f32 	%f1816, %f1464, %f711, %f1468;
	abs.f32 	%f1470, %f1852;
	setp.leu.f32	%p404, %f1470, 0f47CE4780;
	@%p404 bra 	BB6_626;

	mov.b32 	 %r898, %f1852;
	shr.u32 	%r899, %r898, 23;
	bfe.u32 	%r2687, %r898, 23, 8;
	add.s32 	%r2688, %r2687, -128;
	shl.b32 	%r2689, %r898, 8;
	or.b32  	%r900, %r2689, -2147483648;
	shr.u32 	%r2690, %r2688, 5;
	mov.u32 	%r2691, 4;
	sub.s32 	%r901, %r2691, %r2690;
	mov.u32 	%r3276, 0;
	mov.u32 	%r3275, %r3276;
	mov.u64 	%rd323, __cudart_i2opi_f;
	mov.u64 	%rd369, %rd201;

BB6_620:
	.pragma "nounroll";
	ld.const.u32 	%r2694, [%rd323];
	// inline asm
	{
	mad.lo.cc.u32   %r2692, %r2694, %r900, %r3276;
	madc.hi.u32     %r2693, %r2694, %r900,  0;
	}
	// inline asm
	st.local.u32 	[%rd369], %r2692;
	add.s64 	%rd369, %rd369, 4;
	add.s64 	%rd323, %rd323, 4;
	add.s32 	%r3275, %r3275, 1;
	setp.ne.s32	%p405, %r3275, 6;
	mov.u32 	%r3276, %r2693;
	@%p405 bra 	BB6_620;

	and.b32  	%r906, %r898, -2147483648;
	st.local.u32 	[%rd5], %r2693;
	add.s32 	%r2697, %r901, 2;
	mul.wide.s32 	%rd273, %r2697, 4;
	add.s64 	%rd169, %rd201, %rd273;
	ld.local.u32 	%r3277, [%rd169];
	ld.local.u32 	%r3278, [%rd169+-4];
	and.b32  	%r909, %r899, 31;
	setp.eq.s32	%p406, %r909, 0;
	@%p406 bra 	BB6_623;

	mov.u32 	%r2698, 32;
	sub.s32 	%r2699, %r2698, %r909;
	shr.u32 	%r2700, %r3278, %r2699;
	shl.b32 	%r2701, %r3277, %r909;
	add.s32 	%r3277, %r2700, %r2701;
	ld.local.u32 	%r2702, [%rd169+-8];
	shr.u32 	%r2703, %r2702, %r2699;
	shl.b32 	%r2704, %r3278, %r909;
	add.s32 	%r3278, %r2703, %r2704;

BB6_623:
	shr.u32 	%r2705, %r3278, 30;
	shl.b32 	%r2706, %r3277, 2;
	add.s32 	%r3279, %r2705, %r2706;
	shl.b32 	%r915, %r3278, 2;
	shr.u32 	%r2707, %r3279, 31;
	shr.u32 	%r2708, %r3277, 30;
	add.s32 	%r916, %r2707, %r2708;
	setp.eq.s32	%p407, %r2707, 0;
	mov.u32 	%r3280, %r906;
	mov.u32 	%r3281, %r915;
	@%p407 bra 	BB6_625;

	not.b32 	%r2709, %r3279;
	neg.s32 	%r917, %r915;
	setp.eq.s32	%p408, %r915, 0;
	selp.u32	%r2710, 1, 0, %p408;
	add.s32 	%r3279, %r2710, %r2709;
	xor.b32  	%r919, %r906, -2147483648;
	mov.u32 	%r3280, %r919;
	mov.u32 	%r3281, %r917;

BB6_625:
	mov.u32 	%r921, %r3280;
	neg.s32 	%r2711, %r916;
	setp.eq.s32	%p409, %r906, 0;
	selp.b32	%r3282, %r916, %r2711, %p409;
	clz.b32 	%r2712, %r3279;
	setp.eq.s32	%p410, %r2712, 0;
	shl.b32 	%r2713, %r3279, %r2712;
	mov.u32 	%r2714, 32;
	sub.s32 	%r2715, %r2714, %r2712;
	shr.u32 	%r2716, %r3281, %r2715;
	add.s32 	%r2717, %r2716, %r2713;
	selp.b32	%r2718, %r3279, %r2717, %p410;
	mul.lo.s32 	%r2719, %r2718, -921707870;
	mov.u32 	%r2720, -921707870;
	mul.hi.u32 	%r2721, %r2718, %r2720;
	setp.gt.s32	%p411, %r2721, 0;
	shl.b32 	%r2722, %r2721, 1;
	shr.u32 	%r2723, %r2719, 31;
	add.s32 	%r2724, %r2723, %r2722;
	selp.b32	%r2725, %r2724, %r2721, %p411;
	selp.b32	%r2726, -1, 0, %p411;
	mov.u32 	%r2727, 126;
	sub.s32 	%r2728, %r2727, %r2712;
	add.s32 	%r2729, %r2728, %r2726;
	shl.b32 	%r2730, %r2729, 23;
	add.s32 	%r2731, %r2725, 1;
	shr.u32 	%r2732, %r2731, 7;
	add.s32 	%r2733, %r2732, 1;
	shr.u32 	%r2734, %r2733, 1;
	add.s32 	%r2735, %r2734, %r2730;
	or.b32  	%r2736, %r2735, %r921;
	mov.b32 	 %f1816, %r2736;

BB6_626:
	mul.f32 	%f596, %f589, %f590;
	mul.rn.f32 	%f597, %f1816, %f1816;
	add.s32 	%r925, %r3282, 1;
	and.b32  	%r926, %r925, 1;
	setp.eq.s32	%p412, %r926, 0;
	@%p412 bra 	BB6_628;

	mov.f32 	%f1471, 0fBAB6061A;
	mov.f32 	%f1472, 0f37CCF5CE;
	fma.rn.f32 	%f1817, %f1472, %f597, %f1471;
	bra.uni 	BB6_629;

BB6_628:
	mov.f32 	%f1473, 0f3C08839E;
	mov.f32 	%f1474, 0fB94CA1F9;
	fma.rn.f32 	%f1817, %f1474, %f597, %f1473;

BB6_629:
	@%p412 bra 	BB6_631;

	mov.f32 	%f1475, 0f3D2AAAA5;
	fma.rn.f32 	%f1476, %f1817, %f597, %f1475;
	mov.f32 	%f1477, 0fBF000000;
	fma.rn.f32 	%f1818, %f1476, %f597, %f1477;
	bra.uni 	BB6_632;

BB6_631:
	mov.f32 	%f1478, 0fBE2AAAA3;
	fma.rn.f32 	%f1479, %f1817, %f597, %f1478;
	mov.f32 	%f1480, 0f00000000;
	fma.rn.f32 	%f1818, %f1479, %f597, %f1480;

BB6_632:
	fma.rn.f32 	%f1819, %f1818, %f1816, %f1816;
	@%p412 bra 	BB6_634;

	mov.f32 	%f1481, 0f3F800000;
	fma.rn.f32 	%f1819, %f1818, %f597, %f1481;

BB6_634:
	and.b32  	%r2737, %r925, 2;
	setp.eq.s32	%p415, %r2737, 0;
	@%p415 bra 	BB6_636;

	mov.f32 	%f1482, 0f00000000;
	mov.f32 	%f1483, 0fBF800000;
	fma.rn.f32 	%f1819, %f1819, %f1483, %f1482;

BB6_636:
	mul.f32 	%f609, %f470, %f1819;
	mov.f32 	%f1851, %f471;
	@%p325 bra 	BB6_638;

	mov.f32 	%f1484, 0f00000000;
	mul.rn.f32 	%f1851, %f471, %f1484;

BB6_638:
	mul.f32 	%f1485, %f1851, 0f3F22F983;
	cvt.rni.s32.f32	%r3290, %f1485;
	cvt.rn.f32.s32	%f1486, %r3290;
	neg.f32 	%f1487, %f1486;
	fma.rn.f32 	%f1489, %f1487, %f707, %f1851;
	fma.rn.f32 	%f1491, %f1487, %f709, %f1489;
	fma.rn.f32 	%f1820, %f1487, %f711, %f1491;
	abs.f32 	%f1493, %f1851;
	setp.leu.f32	%p417, %f1493, 0f47CE4780;
	@%p417 bra 	BB6_646;

	mov.b32 	 %r928, %f1851;
	shr.u32 	%r929, %r928, 23;
	bfe.u32 	%r2740, %r928, 23, 8;
	add.s32 	%r2741, %r2740, -128;
	shl.b32 	%r2742, %r928, 8;
	or.b32  	%r930, %r2742, -2147483648;
	shr.u32 	%r2743, %r2741, 5;
	mov.u32 	%r2744, 4;
	sub.s32 	%r931, %r2744, %r2743;
	mov.u32 	%r3284, 0;
	mov.u32 	%r3283, %r3284;
	mov.u64 	%rd324, __cudart_i2opi_f;
	mov.u64 	%rd368, %rd201;

BB6_640:
	.pragma "nounroll";
	ld.const.u32 	%r2747, [%rd324];
	// inline asm
	{
	mad.lo.cc.u32   %r2745, %r2747, %r930, %r3284;
	madc.hi.u32     %r2746, %r2747, %r930,  0;
	}
	// inline asm
	st.local.u32 	[%rd368], %r2745;
	add.s64 	%rd368, %rd368, 4;
	add.s64 	%rd324, %rd324, 4;
	add.s32 	%r3283, %r3283, 1;
	setp.ne.s32	%p418, %r3283, 6;
	mov.u32 	%r3284, %r2746;
	@%p418 bra 	BB6_640;

	and.b32  	%r936, %r928, -2147483648;
	st.local.u32 	[%rd5], %r2746;
	add.s32 	%r2750, %r931, 2;
	mul.wide.s32 	%rd275, %r2750, 4;
	add.s64 	%rd174, %rd201, %rd275;
	ld.local.u32 	%r3285, [%rd174];
	ld.local.u32 	%r3286, [%rd174+-4];
	and.b32  	%r939, %r929, 31;
	setp.eq.s32	%p419, %r939, 0;
	@%p419 bra 	BB6_643;

	mov.u32 	%r2751, 32;
	sub.s32 	%r2752, %r2751, %r939;
	shr.u32 	%r2753, %r3286, %r2752;
	shl.b32 	%r2754, %r3285, %r939;
	add.s32 	%r3285, %r2753, %r2754;
	ld.local.u32 	%r2755, [%rd174+-8];
	shr.u32 	%r2756, %r2755, %r2752;
	shl.b32 	%r2757, %r3286, %r939;
	add.s32 	%r3286, %r2756, %r2757;

BB6_643:
	shr.u32 	%r2758, %r3286, 30;
	shl.b32 	%r2759, %r3285, 2;
	add.s32 	%r3287, %r2758, %r2759;
	shl.b32 	%r945, %r3286, 2;
	shr.u32 	%r2760, %r3287, 31;
	shr.u32 	%r2761, %r3285, 30;
	add.s32 	%r946, %r2760, %r2761;
	setp.eq.s32	%p420, %r2760, 0;
	mov.u32 	%r3288, %r936;
	mov.u32 	%r3289, %r945;
	@%p420 bra 	BB6_645;

	not.b32 	%r2762, %r3287;
	neg.s32 	%r947, %r945;
	setp.eq.s32	%p421, %r945, 0;
	selp.u32	%r2763, 1, 0, %p421;
	add.s32 	%r3287, %r2763, %r2762;
	xor.b32  	%r949, %r936, -2147483648;
	mov.u32 	%r3288, %r949;
	mov.u32 	%r3289, %r947;

BB6_645:
	mov.u32 	%r951, %r3288;
	neg.s32 	%r2764, %r946;
	setp.eq.s32	%p422, %r936, 0;
	selp.b32	%r3290, %r946, %r2764, %p422;
	clz.b32 	%r2765, %r3287;
	setp.eq.s32	%p423, %r2765, 0;
	shl.b32 	%r2766, %r3287, %r2765;
	mov.u32 	%r2767, 32;
	sub.s32 	%r2768, %r2767, %r2765;
	shr.u32 	%r2769, %r3289, %r2768;
	add.s32 	%r2770, %r2769, %r2766;
	selp.b32	%r2771, %r3287, %r2770, %p423;
	mul.lo.s32 	%r2772, %r2771, -921707870;
	mov.u32 	%r2773, -921707870;
	mul.hi.u32 	%r2774, %r2771, %r2773;
	setp.gt.s32	%p424, %r2774, 0;
	shl.b32 	%r2775, %r2774, 1;
	shr.u32 	%r2776, %r2772, 31;
	add.s32 	%r2777, %r2776, %r2775;
	selp.b32	%r2778, %r2777, %r2774, %p424;
	selp.b32	%r2779, -1, 0, %p424;
	mov.u32 	%r2780, 126;
	sub.s32 	%r2781, %r2780, %r2765;
	add.s32 	%r2782, %r2781, %r2779;
	shl.b32 	%r2783, %r2782, 23;
	add.s32 	%r2784, %r2778, 1;
	shr.u32 	%r2785, %r2784, 7;
	add.s32 	%r2786, %r2785, 1;
	shr.u32 	%r2787, %r2786, 1;
	add.s32 	%r2788, %r2787, %r2783;
	or.b32  	%r2789, %r2788, %r951;
	mov.b32 	 %f1820, %r2789;

BB6_646:
	mul.rn.f32 	%f615, %f1820, %f1820;
	and.b32  	%r955, %r3290, 1;
	setp.eq.s32	%p425, %r955, 0;
	@%p425 bra 	BB6_648;

	mov.f32 	%f1494, 0fBAB6061A;
	mov.f32 	%f1495, 0f37CCF5CE;
	fma.rn.f32 	%f1821, %f1495, %f615, %f1494;
	bra.uni 	BB6_649;

BB6_648:
	mov.f32 	%f1496, 0f3C08839E;
	mov.f32 	%f1497, 0fB94CA1F9;
	fma.rn.f32 	%f1821, %f1497, %f615, %f1496;

BB6_649:
	@%p425 bra 	BB6_651;

	mov.f32 	%f1498, 0f3D2AAAA5;
	fma.rn.f32 	%f1499, %f1821, %f615, %f1498;
	mov.f32 	%f1500, 0fBF000000;
	fma.rn.f32 	%f1822, %f1499, %f615, %f1500;
	bra.uni 	BB6_652;

BB6_651:
	mov.f32 	%f1501, 0fBE2AAAA3;
	fma.rn.f32 	%f1502, %f1821, %f615, %f1501;
	mov.f32 	%f1503, 0f00000000;
	fma.rn.f32 	%f1822, %f1502, %f615, %f1503;

BB6_652:
	fma.rn.f32 	%f1823, %f1822, %f1820, %f1820;
	@%p425 bra 	BB6_654;

	mov.f32 	%f1504, 0f3F800000;
	fma.rn.f32 	%f1823, %f1822, %f615, %f1504;

BB6_654:
	and.b32  	%r2790, %r3290, 2;
	setp.eq.s32	%p428, %r2790, 0;
	@%p428 bra 	BB6_656;

	mov.f32 	%f1505, 0f00000000;
	mov.f32 	%f1506, 0fBF800000;
	fma.rn.f32 	%f1823, %f1823, %f1506, %f1505;

BB6_656:
	mul.f32 	%f1507, %f492, %f1823;
	sub.f32 	%f1508, %f609, %f1507;
	mul.f32 	%f627, %f2, %f1508;
	mov.f32 	%f1850, %f471;
	@%p325 bra 	BB6_658;

	mov.f32 	%f1509, 0f00000000;
	mul.rn.f32 	%f1850, %f471, %f1509;

BB6_658:
	mul.f32 	%f1510, %f1850, 0f3F22F983;
	cvt.rni.s32.f32	%r3298, %f1510;
	cvt.rn.f32.s32	%f1511, %r3298;
	neg.f32 	%f1512, %f1511;
	fma.rn.f32 	%f1514, %f1512, %f707, %f1850;
	fma.rn.f32 	%f1516, %f1512, %f709, %f1514;
	fma.rn.f32 	%f1824, %f1512, %f711, %f1516;
	abs.f32 	%f1518, %f1850;
	setp.leu.f32	%p430, %f1518, 0f47CE4780;
	@%p430 bra 	BB6_666;

	mov.b32 	 %r957, %f1850;
	shr.u32 	%r958, %r957, 23;
	bfe.u32 	%r2793, %r957, 23, 8;
	add.s32 	%r2794, %r2793, -128;
	shl.b32 	%r2795, %r957, 8;
	or.b32  	%r959, %r2795, -2147483648;
	shr.u32 	%r2796, %r2794, 5;
	mov.u32 	%r2797, 4;
	sub.s32 	%r960, %r2797, %r2796;
	mov.u32 	%r3292, 0;
	mov.u32 	%r3291, %r3292;
	mov.u64 	%rd325, __cudart_i2opi_f;
	mov.u64 	%rd367, %rd201;

BB6_660:
	.pragma "nounroll";
	ld.const.u32 	%r2800, [%rd325];
	// inline asm
	{
	mad.lo.cc.u32   %r2798, %r2800, %r959, %r3292;
	madc.hi.u32     %r2799, %r2800, %r959,  0;
	}
	// inline asm
	st.local.u32 	[%rd367], %r2798;
	add.s64 	%rd367, %rd367, 4;
	add.s64 	%rd325, %rd325, 4;
	add.s32 	%r3291, %r3291, 1;
	setp.ne.s32	%p431, %r3291, 6;
	mov.u32 	%r3292, %r2799;
	@%p431 bra 	BB6_660;

	and.b32  	%r965, %r957, -2147483648;
	st.local.u32 	[%rd5], %r2799;
	add.s32 	%r2803, %r960, 2;
	mul.wide.s32 	%rd277, %r2803, 4;
	add.s64 	%rd179, %rd201, %rd277;
	ld.local.u32 	%r3293, [%rd179];
	ld.local.u32 	%r3294, [%rd179+-4];
	and.b32  	%r968, %r958, 31;
	setp.eq.s32	%p432, %r968, 0;
	@%p432 bra 	BB6_663;

	mov.u32 	%r2804, 32;
	sub.s32 	%r2805, %r2804, %r968;
	shr.u32 	%r2806, %r3294, %r2805;
	shl.b32 	%r2807, %r3293, %r968;
	add.s32 	%r3293, %r2806, %r2807;
	ld.local.u32 	%r2808, [%rd179+-8];
	shr.u32 	%r2809, %r2808, %r2805;
	shl.b32 	%r2810, %r3294, %r968;
	add.s32 	%r3294, %r2809, %r2810;

BB6_663:
	shr.u32 	%r2811, %r3294, 30;
	shl.b32 	%r2812, %r3293, 2;
	add.s32 	%r3295, %r2811, %r2812;
	shl.b32 	%r974, %r3294, 2;
	shr.u32 	%r2813, %r3295, 31;
	shr.u32 	%r2814, %r3293, 30;
	add.s32 	%r975, %r2813, %r2814;
	setp.eq.s32	%p433, %r2813, 0;
	mov.u32 	%r3296, %r965;
	mov.u32 	%r3297, %r974;
	@%p433 bra 	BB6_665;

	not.b32 	%r2815, %r3295;
	neg.s32 	%r976, %r974;
	setp.eq.s32	%p434, %r974, 0;
	selp.u32	%r2816, 1, 0, %p434;
	add.s32 	%r3295, %r2816, %r2815;
	xor.b32  	%r978, %r965, -2147483648;
	mov.u32 	%r3296, %r978;
	mov.u32 	%r3297, %r976;

BB6_665:
	mov.u32 	%r980, %r3296;
	neg.s32 	%r2817, %r975;
	setp.eq.s32	%p435, %r965, 0;
	selp.b32	%r3298, %r975, %r2817, %p435;
	clz.b32 	%r2818, %r3295;
	setp.eq.s32	%p436, %r2818, 0;
	shl.b32 	%r2819, %r3295, %r2818;
	mov.u32 	%r2820, 32;
	sub.s32 	%r2821, %r2820, %r2818;
	shr.u32 	%r2822, %r3297, %r2821;
	add.s32 	%r2823, %r2822, %r2819;
	selp.b32	%r2824, %r3295, %r2823, %p436;
	mul.lo.s32 	%r2825, %r2824, -921707870;
	mov.u32 	%r2826, -921707870;
	mul.hi.u32 	%r2827, %r2824, %r2826;
	setp.gt.s32	%p437, %r2827, 0;
	shl.b32 	%r2828, %r2827, 1;
	shr.u32 	%r2829, %r2825, 31;
	add.s32 	%r2830, %r2829, %r2828;
	selp.b32	%r2831, %r2830, %r2827, %p437;
	selp.b32	%r2832, -1, 0, %p437;
	mov.u32 	%r2833, 126;
	sub.s32 	%r2834, %r2833, %r2818;
	add.s32 	%r2835, %r2834, %r2832;
	shl.b32 	%r2836, %r2835, 23;
	add.s32 	%r2837, %r2831, 1;
	shr.u32 	%r2838, %r2837, 7;
	add.s32 	%r2839, %r2838, 1;
	shr.u32 	%r2840, %r2839, 1;
	add.s32 	%r2841, %r2840, %r2836;
	or.b32  	%r2842, %r2841, %r980;
	mov.b32 	 %f1824, %r2842;

BB6_666:
	mul.rn.f32 	%f633, %f1824, %f1824;
	add.s32 	%r984, %r3298, 1;
	and.b32  	%r985, %r984, 1;
	setp.eq.s32	%p438, %r985, 0;
	@%p438 bra 	BB6_668;

	mov.f32 	%f1519, 0fBAB6061A;
	mov.f32 	%f1520, 0f37CCF5CE;
	fma.rn.f32 	%f1825, %f1520, %f633, %f1519;
	bra.uni 	BB6_669;

BB6_668:
	mov.f32 	%f1521, 0f3C08839E;
	mov.f32 	%f1522, 0fB94CA1F9;
	fma.rn.f32 	%f1825, %f1522, %f633, %f1521;

BB6_669:
	@%p438 bra 	BB6_671;

	mov.f32 	%f1523, 0f3D2AAAA5;
	fma.rn.f32 	%f1524, %f1825, %f633, %f1523;
	mov.f32 	%f1525, 0fBF000000;
	fma.rn.f32 	%f1826, %f1524, %f633, %f1525;
	bra.uni 	BB6_672;

BB6_671:
	mov.f32 	%f1526, 0fBE2AAAA3;
	fma.rn.f32 	%f1527, %f1825, %f633, %f1526;
	mov.f32 	%f1528, 0f00000000;
	fma.rn.f32 	%f1826, %f1527, %f633, %f1528;

BB6_672:
	fma.rn.f32 	%f1827, %f1826, %f1824, %f1824;
	@%p438 bra 	BB6_674;

	mov.f32 	%f1529, 0f3F800000;
	fma.rn.f32 	%f1827, %f1826, %f633, %f1529;

BB6_674:
	and.b32  	%r2843, %r984, 2;
	setp.eq.s32	%p441, %r2843, 0;
	@%p441 bra 	BB6_676;

	mov.f32 	%f1530, 0f00000000;
	mov.f32 	%f1531, 0fBF800000;
	fma.rn.f32 	%f1827, %f1827, %f1531, %f1530;

BB6_676:
	mul.f32 	%f645, %f511, %f1827;
	mov.f32 	%f1849, %f471;
	@%p325 bra 	BB6_678;

	mov.f32 	%f1532, 0f00000000;
	mul.rn.f32 	%f1849, %f471, %f1532;

BB6_678:
	mul.f32 	%f1533, %f1849, 0f3F22F983;
	cvt.rni.s32.f32	%r3306, %f1533;
	cvt.rn.f32.s32	%f1534, %r3306;
	neg.f32 	%f1535, %f1534;
	fma.rn.f32 	%f1537, %f1535, %f707, %f1849;
	fma.rn.f32 	%f1539, %f1535, %f709, %f1537;
	fma.rn.f32 	%f1828, %f1535, %f711, %f1539;
	abs.f32 	%f1541, %f1849;
	setp.leu.f32	%p443, %f1541, 0f47CE4780;
	@%p443 bra 	BB6_686;

	mov.b32 	 %r987, %f1849;
	shr.u32 	%r988, %r987, 23;
	bfe.u32 	%r2846, %r987, 23, 8;
	add.s32 	%r2847, %r2846, -128;
	shl.b32 	%r2848, %r987, 8;
	or.b32  	%r989, %r2848, -2147483648;
	shr.u32 	%r2849, %r2847, 5;
	mov.u32 	%r2850, 4;
	sub.s32 	%r990, %r2850, %r2849;
	mov.u32 	%r3300, 0;
	mov.u32 	%r3299, %r3300;
	mov.u64 	%rd326, __cudart_i2opi_f;
	mov.u64 	%rd366, %rd201;

BB6_680:
	.pragma "nounroll";
	ld.const.u32 	%r2853, [%rd326];
	// inline asm
	{
	mad.lo.cc.u32   %r2851, %r2853, %r989, %r3300;
	madc.hi.u32     %r2852, %r2853, %r989,  0;
	}
	// inline asm
	st.local.u32 	[%rd366], %r2851;
	add.s64 	%rd366, %rd366, 4;
	add.s64 	%rd326, %rd326, 4;
	add.s32 	%r3299, %r3299, 1;
	setp.ne.s32	%p444, %r3299, 6;
	mov.u32 	%r3300, %r2852;
	@%p444 bra 	BB6_680;

	and.b32  	%r995, %r987, -2147483648;
	st.local.u32 	[%rd5], %r2852;
	add.s32 	%r2856, %r990, 2;
	mul.wide.s32 	%rd279, %r2856, 4;
	add.s64 	%rd184, %rd201, %rd279;
	ld.local.u32 	%r3301, [%rd184];
	ld.local.u32 	%r3302, [%rd184+-4];
	and.b32  	%r998, %r988, 31;
	setp.eq.s32	%p445, %r998, 0;
	@%p445 bra 	BB6_683;

	mov.u32 	%r2857, 32;
	sub.s32 	%r2858, %r2857, %r998;
	shr.u32 	%r2859, %r3302, %r2858;
	shl.b32 	%r2860, %r3301, %r998;
	add.s32 	%r3301, %r2859, %r2860;
	ld.local.u32 	%r2861, [%rd184+-8];
	shr.u32 	%r2862, %r2861, %r2858;
	shl.b32 	%r2863, %r3302, %r998;
	add.s32 	%r3302, %r2862, %r2863;

BB6_683:
	shr.u32 	%r2864, %r3302, 30;
	shl.b32 	%r2865, %r3301, 2;
	add.s32 	%r3303, %r2864, %r2865;
	shl.b32 	%r1004, %r3302, 2;
	shr.u32 	%r2866, %r3303, 31;
	shr.u32 	%r2867, %r3301, 30;
	add.s32 	%r1005, %r2866, %r2867;
	setp.eq.s32	%p446, %r2866, 0;
	mov.u32 	%r3304, %r995;
	mov.u32 	%r3305, %r1004;
	@%p446 bra 	BB6_685;

	not.b32 	%r2868, %r3303;
	neg.s32 	%r1006, %r1004;
	setp.eq.s32	%p447, %r1004, 0;
	selp.u32	%r2869, 1, 0, %p447;
	add.s32 	%r3303, %r2869, %r2868;
	xor.b32  	%r1008, %r995, -2147483648;
	mov.u32 	%r3304, %r1008;
	mov.u32 	%r3305, %r1006;

BB6_685:
	mov.u32 	%r1010, %r3304;
	neg.s32 	%r2870, %r1005;
	setp.eq.s32	%p448, %r995, 0;
	selp.b32	%r3306, %r1005, %r2870, %p448;
	clz.b32 	%r2871, %r3303;
	setp.eq.s32	%p449, %r2871, 0;
	shl.b32 	%r2872, %r3303, %r2871;
	mov.u32 	%r2873, 32;
	sub.s32 	%r2874, %r2873, %r2871;
	shr.u32 	%r2875, %r3305, %r2874;
	add.s32 	%r2876, %r2875, %r2872;
	selp.b32	%r2877, %r3303, %r2876, %p449;
	mul.lo.s32 	%r2878, %r2877, -921707870;
	mov.u32 	%r2879, -921707870;
	mul.hi.u32 	%r2880, %r2877, %r2879;
	setp.gt.s32	%p450, %r2880, 0;
	shl.b32 	%r2881, %r2880, 1;
	shr.u32 	%r2882, %r2878, 31;
	add.s32 	%r2883, %r2882, %r2881;
	selp.b32	%r2884, %r2883, %r2880, %p450;
	selp.b32	%r2885, -1, 0, %p450;
	mov.u32 	%r2886, 126;
	sub.s32 	%r2887, %r2886, %r2871;
	add.s32 	%r2888, %r2887, %r2885;
	shl.b32 	%r2889, %r2888, 23;
	add.s32 	%r2890, %r2884, 1;
	shr.u32 	%r2891, %r2890, 7;
	add.s32 	%r2892, %r2891, 1;
	shr.u32 	%r2893, %r2892, 1;
	add.s32 	%r2894, %r2893, %r2889;
	or.b32  	%r2895, %r2894, %r1010;
	mov.b32 	 %f1828, %r2895;

BB6_686:
	mul.rn.f32 	%f651, %f1828, %f1828;
	and.b32  	%r1014, %r3306, 1;
	setp.eq.s32	%p451, %r1014, 0;
	@%p451 bra 	BB6_688;

	mov.f32 	%f1542, 0fBAB6061A;
	mov.f32 	%f1543, 0f37CCF5CE;
	fma.rn.f32 	%f1829, %f1543, %f651, %f1542;
	bra.uni 	BB6_689;

BB6_688:
	mov.f32 	%f1544, 0f3C08839E;
	mov.f32 	%f1545, 0fB94CA1F9;
	fma.rn.f32 	%f1829, %f1545, %f651, %f1544;

BB6_689:
	@%p451 bra 	BB6_691;

	mov.f32 	%f1546, 0f3D2AAAA5;
	fma.rn.f32 	%f1547, %f1829, %f651, %f1546;
	mov.f32 	%f1548, 0fBF000000;
	fma.rn.f32 	%f1830, %f1547, %f651, %f1548;
	bra.uni 	BB6_692;

BB6_691:
	mov.f32 	%f1549, 0fBE2AAAA3;
	fma.rn.f32 	%f1550, %f1829, %f651, %f1549;
	mov.f32 	%f1551, 0f00000000;
	fma.rn.f32 	%f1830, %f1550, %f651, %f1551;

BB6_692:
	fma.rn.f32 	%f1831, %f1830, %f1828, %f1828;
	@%p451 bra 	BB6_694;

	mov.f32 	%f1552, 0f3F800000;
	fma.rn.f32 	%f1831, %f1830, %f651, %f1552;

BB6_694:
	and.b32  	%r2896, %r3306, 2;
	setp.eq.s32	%p454, %r2896, 0;
	@%p454 bra 	BB6_696;

	mov.f32 	%f1553, 0f00000000;
	mov.f32 	%f1554, 0fBF800000;
	fma.rn.f32 	%f1831, %f1831, %f1554, %f1553;

BB6_696:
	mul.f32 	%f1555, %f532, %f1831;
	sub.f32 	%f1556, %f645, %f1555;
	fma.rn.f32 	%f663, %f4, %f1556, %f627;
	mov.f32 	%f1848, %f471;
	@%p325 bra 	BB6_698;

	mov.f32 	%f1557, 0f00000000;
	mul.rn.f32 	%f1848, %f471, %f1557;

BB6_698:
	mul.f32 	%f1558, %f1848, 0f3F22F983;
	cvt.rni.s32.f32	%r3314, %f1558;
	cvt.rn.f32.s32	%f1559, %r3314;
	neg.f32 	%f1560, %f1559;
	fma.rn.f32 	%f1562, %f1560, %f707, %f1848;
	fma.rn.f32 	%f1564, %f1560, %f709, %f1562;
	fma.rn.f32 	%f1832, %f1560, %f711, %f1564;
	abs.f32 	%f1566, %f1848;
	setp.leu.f32	%p456, %f1566, 0f47CE4780;
	@%p456 bra 	BB6_706;

	mov.b32 	 %r1016, %f1848;
	shr.u32 	%r1017, %r1016, 23;
	bfe.u32 	%r2899, %r1016, 23, 8;
	add.s32 	%r2900, %r2899, -128;
	shl.b32 	%r2901, %r1016, 8;
	or.b32  	%r1018, %r2901, -2147483648;
	shr.u32 	%r2902, %r2900, 5;
	mov.u32 	%r2903, 4;
	sub.s32 	%r1019, %r2903, %r2902;
	mov.u32 	%r3308, 0;
	mov.u32 	%r3307, %r3308;
	mov.u64 	%rd327, __cudart_i2opi_f;
	mov.u64 	%rd365, %rd201;

BB6_700:
	.pragma "nounroll";
	ld.const.u32 	%r2906, [%rd327];
	// inline asm
	{
	mad.lo.cc.u32   %r2904, %r2906, %r1018, %r3308;
	madc.hi.u32     %r2905, %r2906, %r1018,  0;
	}
	// inline asm
	st.local.u32 	[%rd365], %r2904;
	add.s64 	%rd365, %rd365, 4;
	add.s64 	%rd327, %rd327, 4;
	add.s32 	%r3307, %r3307, 1;
	setp.ne.s32	%p457, %r3307, 6;
	mov.u32 	%r3308, %r2905;
	@%p457 bra 	BB6_700;

	and.b32  	%r1024, %r1016, -2147483648;
	st.local.u32 	[%rd5], %r2905;
	add.s32 	%r2909, %r1019, 2;
	mul.wide.s32 	%rd281, %r2909, 4;
	add.s64 	%rd189, %rd201, %rd281;
	ld.local.u32 	%r3309, [%rd189];
	ld.local.u32 	%r3310, [%rd189+-4];
	and.b32  	%r1027, %r1017, 31;
	setp.eq.s32	%p458, %r1027, 0;
	@%p458 bra 	BB6_703;

	mov.u32 	%r2910, 32;
	sub.s32 	%r2911, %r2910, %r1027;
	shr.u32 	%r2912, %r3310, %r2911;
	shl.b32 	%r2913, %r3309, %r1027;
	add.s32 	%r3309, %r2912, %r2913;
	ld.local.u32 	%r2914, [%rd189+-8];
	shr.u32 	%r2915, %r2914, %r2911;
	shl.b32 	%r2916, %r3310, %r1027;
	add.s32 	%r3310, %r2915, %r2916;

BB6_703:
	shr.u32 	%r2917, %r3310, 30;
	shl.b32 	%r2918, %r3309, 2;
	add.s32 	%r3311, %r2917, %r2918;
	shl.b32 	%r1033, %r3310, 2;
	shr.u32 	%r2919, %r3311, 31;
	shr.u32 	%r2920, %r3309, 30;
	add.s32 	%r1034, %r2919, %r2920;
	setp.eq.s32	%p459, %r2919, 0;
	mov.u32 	%r3312, %r1024;
	mov.u32 	%r3313, %r1033;
	@%p459 bra 	BB6_705;

	not.b32 	%r2921, %r3311;
	neg.s32 	%r1035, %r1033;
	setp.eq.s32	%p460, %r1033, 0;
	selp.u32	%r2922, 1, 0, %p460;
	add.s32 	%r3311, %r2922, %r2921;
	xor.b32  	%r1037, %r1024, -2147483648;
	mov.u32 	%r3312, %r1037;
	mov.u32 	%r3313, %r1035;

BB6_705:
	mov.u32 	%r1039, %r3312;
	neg.s32 	%r2923, %r1034;
	setp.eq.s32	%p461, %r1024, 0;
	selp.b32	%r3314, %r1034, %r2923, %p461;
	clz.b32 	%r2924, %r3311;
	setp.eq.s32	%p462, %r2924, 0;
	shl.b32 	%r2925, %r3311, %r2924;
	mov.u32 	%r2926, 32;
	sub.s32 	%r2927, %r2926, %r2924;
	shr.u32 	%r2928, %r3313, %r2927;
	add.s32 	%r2929, %r2928, %r2925;
	selp.b32	%r2930, %r3311, %r2929, %p462;
	mul.lo.s32 	%r2931, %r2930, -921707870;
	mov.u32 	%r2932, -921707870;
	mul.hi.u32 	%r2933, %r2930, %r2932;
	setp.gt.s32	%p463, %r2933, 0;
	shl.b32 	%r2934, %r2933, 1;
	shr.u32 	%r2935, %r2931, 31;
	add.s32 	%r2936, %r2935, %r2934;
	selp.b32	%r2937, %r2936, %r2933, %p463;
	selp.b32	%r2938, -1, 0, %p463;
	mov.u32 	%r2939, 126;
	sub.s32 	%r2940, %r2939, %r2924;
	add.s32 	%r2941, %r2940, %r2938;
	shl.b32 	%r2942, %r2941, 23;
	add.s32 	%r2943, %r2937, 1;
	shr.u32 	%r2944, %r2943, 7;
	add.s32 	%r2945, %r2944, 1;
	shr.u32 	%r2946, %r2945, 1;
	add.s32 	%r2947, %r2946, %r2942;
	or.b32  	%r2948, %r2947, %r1039;
	mov.b32 	 %f1832, %r2948;

BB6_706:
	mul.rn.f32 	%f669, %f1832, %f1832;
	add.s32 	%r1043, %r3314, 1;
	and.b32  	%r1044, %r1043, 1;
	setp.eq.s32	%p464, %r1044, 0;
	@%p464 bra 	BB6_708;

	mov.f32 	%f1567, 0fBAB6061A;
	mov.f32 	%f1568, 0f37CCF5CE;
	fma.rn.f32 	%f1833, %f1568, %f669, %f1567;
	bra.uni 	BB6_709;

BB6_708:
	mov.f32 	%f1569, 0f3C08839E;
	mov.f32 	%f1570, 0fB94CA1F9;
	fma.rn.f32 	%f1833, %f1570, %f669, %f1569;

BB6_709:
	@%p464 bra 	BB6_711;

	mov.f32 	%f1571, 0f3D2AAAA5;
	fma.rn.f32 	%f1572, %f1833, %f669, %f1571;
	mov.f32 	%f1573, 0fBF000000;
	fma.rn.f32 	%f1834, %f1572, %f669, %f1573;
	bra.uni 	BB6_712;

BB6_711:
	mov.f32 	%f1574, 0fBE2AAAA3;
	fma.rn.f32 	%f1575, %f1833, %f669, %f1574;
	mov.f32 	%f1576, 0f00000000;
	fma.rn.f32 	%f1834, %f1575, %f669, %f1576;

BB6_712:
	fma.rn.f32 	%f1835, %f1834, %f1832, %f1832;
	@%p464 bra 	BB6_714;

	mov.f32 	%f1577, 0f3F800000;
	fma.rn.f32 	%f1835, %f1834, %f669, %f1577;

BB6_714:
	and.b32  	%r2949, %r1043, 2;
	setp.eq.s32	%p467, %r2949, 0;
	@%p467 bra 	BB6_716;

	mov.f32 	%f1578, 0f00000000;
	mov.f32 	%f1579, 0fBF800000;
	fma.rn.f32 	%f1835, %f1835, %f1579, %f1578;

BB6_716:
	mul.f32 	%f681, %f551, %f1835;
	mov.f32 	%f1847, %f471;
	@%p325 bra 	BB6_718;

	mov.f32 	%f1580, 0f00000000;
	mul.rn.f32 	%f1847, %f471, %f1580;

BB6_718:
	mul.f32 	%f1581, %f1847, 0f3F22F983;
	cvt.rni.s32.f32	%r3322, %f1581;
	cvt.rn.f32.s32	%f1582, %r3322;
	neg.f32 	%f1583, %f1582;
	fma.rn.f32 	%f1585, %f1583, %f707, %f1847;
	fma.rn.f32 	%f1587, %f1583, %f709, %f1585;
	fma.rn.f32 	%f1859, %f1583, %f711, %f1587;
	abs.f32 	%f1589, %f1847;
	setp.leu.f32	%p469, %f1589, 0f47CE4780;
	@%p469 bra 	BB6_726;

	mov.b32 	 %r1046, %f1847;
	shr.u32 	%r1047, %r1046, 23;
	bfe.u32 	%r2952, %r1046, 23, 8;
	add.s32 	%r2953, %r2952, -128;
	shl.b32 	%r2954, %r1046, 8;
	or.b32  	%r1048, %r2954, -2147483648;
	shr.u32 	%r2955, %r2953, 5;
	mov.u32 	%r2956, 4;
	sub.s32 	%r1049, %r2956, %r2955;
	mov.u32 	%r3316, 0;
	mov.u32 	%r3315, %r3316;
	mov.u64 	%rd328, __cudart_i2opi_f;
	mov.u64 	%rd364, %rd201;

BB6_720:
	.pragma "nounroll";
	mov.u64 	%rd191, %rd364;
	ld.const.u32 	%r2959, [%rd328];
	// inline asm
	{
	mad.lo.cc.u32   %r2957, %r2959, %r1048, %r3316;
	madc.hi.u32     %r2958, %r2959, %r1048,  0;
	}
	// inline asm
	st.local.u32 	[%rd191], %r2957;
	add.s64 	%rd192, %rd191, 4;
	add.s64 	%rd328, %rd328, 4;
	add.s32 	%r3315, %r3315, 1;
	setp.ne.s32	%p470, %r3315, 6;
	mov.u32 	%r3316, %r2958;
	mov.u64 	%rd364, %rd192;
	@%p470 bra 	BB6_720;

	and.b32  	%r1054, %r1046, -2147483648;
	st.local.u32 	[%rd5], %r2958;
	add.s32 	%r2962, %r1049, 2;
	mul.wide.s32 	%rd283, %r2962, 4;
	add.s64 	%rd194, %rd201, %rd283;
	ld.local.u32 	%r3317, [%rd194];
	ld.local.u32 	%r3318, [%rd194+-4];
	and.b32  	%r1057, %r1047, 31;
	setp.eq.s32	%p471, %r1057, 0;
	@%p471 bra 	BB6_723;

	mov.u32 	%r2963, 32;
	sub.s32 	%r2964, %r2963, %r1057;
	shr.u32 	%r2965, %r3318, %r2964;
	shl.b32 	%r2966, %r3317, %r1057;
	add.s32 	%r3317, %r2965, %r2966;
	ld.local.u32 	%r2967, [%rd194+-8];
	shr.u32 	%r2968, %r2967, %r2964;
	shl.b32 	%r2969, %r3318, %r1057;
	add.s32 	%r3318, %r2968, %r2969;

BB6_723:
	shr.u32 	%r2970, %r3318, 30;
	shl.b32 	%r2971, %r3317, 2;
	add.s32 	%r3319, %r2970, %r2971;
	shl.b32 	%r1063, %r3318, 2;
	shr.u32 	%r2972, %r3319, 31;
	shr.u32 	%r2973, %r3317, 30;
	add.s32 	%r1064, %r2972, %r2973;
	setp.eq.s32	%p472, %r2972, 0;
	mov.u32 	%r3320, %r1054;
	mov.u32 	%r3321, %r1063;
	@%p472 bra 	BB6_725;

	not.b32 	%r2974, %r3319;
	neg.s32 	%r1065, %r1063;
	setp.eq.s32	%p473, %r1063, 0;
	selp.u32	%r2975, 1, 0, %p473;
	add.s32 	%r3319, %r2975, %r2974;
	xor.b32  	%r1067, %r1054, -2147483648;
	mov.u32 	%r3320, %r1067;
	mov.u32 	%r3321, %r1065;

BB6_725:
	mov.u32 	%r1069, %r3320;
	neg.s32 	%r2976, %r1064;
	setp.eq.s32	%p474, %r1054, 0;
	selp.b32	%r3322, %r1064, %r2976, %p474;
	clz.b32 	%r2977, %r3319;
	setp.eq.s32	%p475, %r2977, 0;
	shl.b32 	%r2978, %r3319, %r2977;
	mov.u32 	%r2979, 32;
	sub.s32 	%r2980, %r2979, %r2977;
	shr.u32 	%r2981, %r3321, %r2980;
	add.s32 	%r2982, %r2981, %r2978;
	selp.b32	%r2983, %r3319, %r2982, %p475;
	mul.lo.s32 	%r2984, %r2983, -921707870;
	mov.u32 	%r2985, -921707870;
	mul.hi.u32 	%r2986, %r2983, %r2985;
	setp.gt.s32	%p476, %r2986, 0;
	shl.b32 	%r2987, %r2986, 1;
	shr.u32 	%r2988, %r2984, 31;
	add.s32 	%r2989, %r2988, %r2987;
	selp.b32	%r2990, %r2989, %r2986, %p476;
	selp.b32	%r2991, -1, 0, %p476;
	mov.u32 	%r2992, 126;
	sub.s32 	%r2993, %r2992, %r2977;
	add.s32 	%r2994, %r2993, %r2991;
	shl.b32 	%r2995, %r2994, 23;
	add.s32 	%r2996, %r2990, 1;
	shr.u32 	%r2997, %r2996, 7;
	add.s32 	%r2998, %r2997, 1;
	shr.u32 	%r2999, %r2998, 1;
	add.s32 	%r3000, %r2999, %r2995;
	or.b32  	%r3001, %r3000, %r1069;
	mov.b32 	 %f1859, %r3001;

BB6_726:
	mul.rn.f32 	%f687, %f1859, %f1859;
	and.b32  	%r1073, %r3322, 1;
	setp.eq.s32	%p477, %r1073, 0;
	@%p477 bra 	BB6_728;

	mov.f32 	%f1590, 0fBAB6061A;
	mov.f32 	%f1591, 0f37CCF5CE;
	fma.rn.f32 	%f1860, %f1591, %f687, %f1590;
	bra.uni 	BB6_729;

BB6_728:
	mov.f32 	%f1592, 0f3C08839E;
	mov.f32 	%f1593, 0fB94CA1F9;
	fma.rn.f32 	%f1860, %f1593, %f687, %f1592;

BB6_729:
	@%p477 bra 	BB6_731;

	mov.f32 	%f1594, 0f3D2AAAA5;
	fma.rn.f32 	%f1595, %f1860, %f687, %f1594;
	mov.f32 	%f1596, 0fBF000000;
	fma.rn.f32 	%f1861, %f1595, %f687, %f1596;
	bra.uni 	BB6_732;

BB6_731:
	mov.f32 	%f1597, 0fBE2AAAA3;
	fma.rn.f32 	%f1598, %f1860, %f687, %f1597;
	mov.f32 	%f1599, 0f00000000;
	fma.rn.f32 	%f1861, %f1598, %f687, %f1599;

BB6_732:
	fma.rn.f32 	%f1862, %f1861, %f1859, %f1859;
	@%p477 bra 	BB6_734;

	mov.f32 	%f1600, 0f3F800000;
	fma.rn.f32 	%f1862, %f1861, %f687, %f1600;

BB6_734:
	and.b32  	%r3002, %r3322, 2;
	setp.eq.s32	%p480, %r3002, 0;
	@%p480 bra 	BB6_736;

	mov.f32 	%f1601, 0f00000000;
	mov.f32 	%f1602, 0fBF800000;
	fma.rn.f32 	%f1862, %f1862, %f1602, %f1601;

BB6_736:
	mul.f32 	%f1603, %f571, %f1862;
	sub.f32 	%f1604, %f681, %f1603;
	add.f32 	%f1605, %f663, %f1604;
	mul.f32 	%f1606, %f1605, %f1698;
	fma.rn.f32 	%f1607, %f1606, %f590, %f596;
	add.s64 	%rd284, %rd103, 8;
	atom.global.add.f32 	%f1608, [%rd284], %f1607;

BB6_737:
	ret;
}


