#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000090cfa0 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0000000000e83fd0_0 .net "DataAdr", 31 0, v0000000000e7b480_0;  1 drivers
v0000000000e84b10_0 .net "MemWrite", 0 0, L_0000000000908ce0;  1 drivers
v0000000000e84bb0_0 .net "WriteData", 31 0, L_0000000000ede640;  1 drivers
v0000000000e83170_0 .var "clk", 0 0;
v0000000000e849d0_0 .var "reset", 0 0;
E_00000000008fafb0 .event negedge, v00000000009015d0_0;
S_00000000008d9910 .scope module, "dut" "top" 2 8, 3 4 0, S_000000000090cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000000000e83df0_0 .net "DataAdr", 31 0, v0000000000e7b480_0;  alias, 1 drivers
v0000000000e84ed0_0 .net "Instr", 31 0, L_0000000000909450;  1 drivers
v0000000000e832b0_0 .net "MemWrite", 0 0, L_0000000000908ce0;  alias, 1 drivers
v0000000000e84c50_0 .net "PC", 31 0, v0000000000e7da30_0;  1 drivers
v0000000000e84a70_0 .net "ReadData", 31 0, L_00000000009097d0;  1 drivers
v0000000000e84930_0 .net "WriteData", 31 0, L_0000000000ede640;  alias, 1 drivers
v0000000000e84070_0 .net "clk", 0 0, v0000000000e83170_0;  1 drivers
v0000000000e844d0_0 .net "reset", 0 0, v0000000000e849d0_0;  1 drivers
S_00000000008d9aa0 .scope module, "arm" "arm" 3 19, 4 3 0, S_00000000008d9910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000000000e7fc90_0 .net "ALUControl", 1 0, v0000000000e79b50_0;  1 drivers
v0000000000e7fbf0_0 .net "ALUFlags", 3 0, L_0000000000edea00;  1 drivers
v0000000000e80550_0 .net "ALUResult", 31 0, v0000000000e7b480_0;  alias, 1 drivers
v0000000000e807d0_0 .net "ALUSrc", 0 0, L_0000000000e84570;  1 drivers
v0000000000e80b90_0 .net "ImmSrc", 1 0, L_0000000000e84750;  1 drivers
v0000000000e80af0_0 .net "Instr", 31 0, L_0000000000909450;  alias, 1 drivers
v0000000000e7f970_0 .net "MemWrite", 0 0, L_0000000000908ce0;  alias, 1 drivers
v0000000000e7f150_0 .net "MemtoReg", 0 0, L_0000000000e83ad0;  1 drivers
v0000000000e7fd30_0 .net "PC", 31 0, v0000000000e7da30_0;  alias, 1 drivers
v0000000000e80050_0 .net "PCSrc", 0 0, L_0000000000908ab0;  1 drivers
v0000000000e80730_0 .net "ReadData", 31 0, L_00000000009097d0;  alias, 1 drivers
v0000000000e805f0_0 .net "RegSrc", 1 0, L_0000000000e846b0;  1 drivers
v0000000000e7fdd0_0 .net "RegWrite", 0 0, L_0000000000909530;  1 drivers
v0000000000e7ff10_0 .net "WriteData", 31 0, L_0000000000ede640;  alias, 1 drivers
v0000000000e7ffb0_0 .net "clk", 0 0, v0000000000e83170_0;  alias, 1 drivers
v0000000000e80e10_0 .net "reset", 0 0, v0000000000e849d0_0;  alias, 1 drivers
L_0000000000e838f0 .part L_0000000000909450, 12, 20;
S_00000000008d9c30 .scope module, "c" "controller" 4 29, 5 3 0, S_00000000008d9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0000000000e78750_0 .net "ALUControl", 1 0, v0000000000e79b50_0;  alias, 1 drivers
v0000000000e78610_0 .net "ALUFlags", 3 0, L_0000000000edea00;  alias, 1 drivers
v0000000000e791f0_0 .net "ALUSrc", 0 0, L_0000000000e84570;  alias, 1 drivers
v0000000000e78a70_0 .net "FlagW", 1 0, v0000000000e79bf0_0;  1 drivers
v0000000000e78890_0 .net "ImmSrc", 1 0, L_0000000000e84750;  alias, 1 drivers
v0000000000e78930_0 .net "Instr", 31 12, L_0000000000e838f0;  1 drivers
v0000000000e78ed0_0 .net "MemW", 0 0, L_0000000000e84e30;  1 drivers
v0000000000e79470_0 .net "MemWrite", 0 0, L_0000000000908ce0;  alias, 1 drivers
v0000000000e795b0_0 .net "MemtoReg", 0 0, L_0000000000e83ad0;  alias, 1 drivers
v0000000000e79650_0 .net "PCS", 0 0, L_0000000000909680;  1 drivers
v0000000000e79830_0 .net "PCSrc", 0 0, L_0000000000908ab0;  alias, 1 drivers
v0000000000e79c90_0 .net "RegSrc", 1 0, L_0000000000e846b0;  alias, 1 drivers
v0000000000e782f0_0 .net "RegW", 0 0, L_0000000000e84d90;  1 drivers
v0000000000e7a300_0 .net "RegWrite", 0 0, L_0000000000909530;  alias, 1 drivers
v0000000000e7ab20_0 .net "clk", 0 0, v0000000000e83170_0;  alias, 1 drivers
v0000000000e7b160_0 .net "reset", 0 0, v0000000000e849d0_0;  alias, 1 drivers
L_0000000000e83670 .part L_0000000000e838f0, 14, 2;
L_0000000000e833f0 .part L_0000000000e838f0, 8, 6;
L_0000000000e83710 .part L_0000000000e838f0, 0, 4;
L_0000000000e83f30 .part L_0000000000e838f0, 16, 4;
S_00000000008dbeb0 .scope module, "cl" "condlogic" 5 47, 6 3 0, S_00000000008d9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_00000000009093e0 .functor AND 2, v0000000000e79bf0_0, L_0000000000e83350, C4<11>, C4<11>;
L_0000000000909530 .functor AND 1, L_0000000000e84d90, v0000000000900ef0_0, C4<1>, C4<1>;
L_0000000000908ce0 .functor AND 1, L_0000000000e84e30, v0000000000900ef0_0, C4<1>, C4<1>;
L_0000000000908ab0 .functor AND 1, L_0000000000909680, v0000000000900ef0_0, C4<1>, C4<1>;
v0000000000e78c50_0 .net "ALUFlags", 3 0, L_0000000000edea00;  alias, 1 drivers
v0000000000e79ab0_0 .net "Cond", 3 0, L_0000000000e83f30;  1 drivers
v0000000000e79970_0 .net "CondEx", 0 0, v0000000000900ef0_0;  1 drivers
v0000000000e79d30_0 .net "FlagW", 1 0, v0000000000e79bf0_0;  alias, 1 drivers
v0000000000e78bb0_0 .net "FlagWrite", 1 0, L_00000000009093e0;  1 drivers
v0000000000e796f0_0 .net "Flags", 3 0, L_0000000000e84890;  1 drivers
v0000000000e78cf0_0 .net "MemW", 0 0, L_0000000000e84e30;  alias, 1 drivers
v0000000000e787f0_0 .net "MemWrite", 0 0, L_0000000000908ce0;  alias, 1 drivers
v0000000000e781b0_0 .net "PCS", 0 0, L_0000000000909680;  alias, 1 drivers
v0000000000e798d0_0 .net "PCSrc", 0 0, L_0000000000908ab0;  alias, 1 drivers
v0000000000e78f70_0 .net "RegW", 0 0, L_0000000000e84d90;  alias, 1 drivers
v0000000000e79510_0 .net "RegWrite", 0 0, L_0000000000909530;  alias, 1 drivers
v0000000000e79f10_0 .net *"_ivl_13", 1 0, L_0000000000e83350;  1 drivers
v0000000000e789d0_0 .net "clk", 0 0, v0000000000e83170_0;  alias, 1 drivers
v0000000000e79290_0 .net "reset", 0 0, v0000000000e849d0_0;  alias, 1 drivers
L_0000000000e84cf0 .part L_00000000009093e0, 1, 1;
L_0000000000e83490 .part L_0000000000edea00, 2, 2;
L_0000000000e83210 .part L_00000000009093e0, 0, 1;
L_0000000000e830d0 .part L_0000000000edea00, 0, 2;
L_0000000000e84890 .concat8 [ 2 2 0 0], v00000000008ef600_0, v0000000000e78b10_0;
L_0000000000e83350 .concat [ 1 1 0 0], v0000000000900ef0_0, v0000000000900ef0_0;
S_00000000008dc100 .scope module, "cc" "condcheck" 6 44, 7 1 0, S_00000000008dbeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000000000908f80 .functor BUFZ 4, L_0000000000e84890, C4<0000>, C4<0000>, C4<0000>;
L_00000000009094c0 .functor XNOR 1, L_0000000000e837b0, L_0000000000e83850, C4<0>, C4<0>;
v0000000000900b30_0 .net "Cond", 3 0, L_0000000000e83f30;  alias, 1 drivers
v0000000000900ef0_0 .var "CondEx", 0 0;
v0000000000901170_0 .net "Flags", 3 0, L_0000000000e84890;  alias, 1 drivers
v0000000000901490_0 .net *"_ivl_6", 3 0, L_0000000000908f80;  1 drivers
v00000000009012b0_0 .net "carry", 0 0, L_0000000000e83c10;  1 drivers
v0000000000902390_0 .net "ge", 0 0, L_00000000009094c0;  1 drivers
v0000000000901670_0 .net "neg", 0 0, L_0000000000e837b0;  1 drivers
v00000000009013f0_0 .net "overflow", 0 0, L_0000000000e83850;  1 drivers
v0000000000901530_0 .net "zero", 0 0, L_0000000000e84430;  1 drivers
E_00000000008faaf0/0 .event edge, v0000000000900b30_0, v0000000000901530_0, v00000000009012b0_0, v0000000000901670_0;
E_00000000008faaf0/1 .event edge, v00000000009013f0_0, v0000000000902390_0;
E_00000000008faaf0 .event/or E_00000000008faaf0/0, E_00000000008faaf0/1;
L_0000000000e837b0 .part L_0000000000908f80, 3, 1;
L_0000000000e84430 .part L_0000000000908f80, 2, 1;
L_0000000000e83c10 .part L_0000000000908f80, 1, 1;
L_0000000000e83850 .part L_0000000000908f80, 0, 1;
S_00000000008be080 .scope module, "flagreg0" "flopenr" 6 37, 8 1 0, S_00000000008dbeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000000008fb2f0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v00000000009015d0_0 .net "clk", 0 0, v0000000000e83170_0;  alias, 1 drivers
v0000000000901710_0 .net "d", 1 0, L_0000000000e830d0;  1 drivers
v0000000000901850_0 .net "en", 0 0, L_0000000000e83210;  1 drivers
v00000000008ef600_0 .var "q", 1 0;
v00000000008ef6a0_0 .net "reset", 0 0, v0000000000e849d0_0;  alias, 1 drivers
E_00000000008fc1b0 .event posedge, v00000000008ef6a0_0, v00000000009015d0_0;
S_00000000008be210 .scope module, "flagreg1" "flopenr" 6 30, 8 1 0, S_00000000008dbeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000000008fbeb0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v00000000008f0140_0 .net "clk", 0 0, v0000000000e83170_0;  alias, 1 drivers
v00000000008f01e0_0 .net "d", 1 0, L_0000000000e83490;  1 drivers
v0000000000e79a10_0 .net "en", 0 0, L_0000000000e84cf0;  1 drivers
v0000000000e78b10_0 .var "q", 1 0;
v0000000000e79010_0 .net "reset", 0 0, v0000000000e849d0_0;  alias, 1 drivers
S_00000000008be3a0 .scope module, "dec" "decode" 5 33, 9 1 0, S_00000000008d9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_00000000009091b0 .functor AND 1, L_0000000000e835d0, L_0000000000e84d90, C4<1>, C4<1>;
L_0000000000909680 .functor OR 1, L_00000000009091b0, L_0000000000e847f0, C4<0>, C4<0>;
v0000000000e79b50_0 .var "ALUControl", 1 0;
v0000000000e78430_0 .net "ALUOp", 0 0, L_0000000000e84f70;  1 drivers
v0000000000e78390_0 .net "ALUSrc", 0 0, L_0000000000e84570;  alias, 1 drivers
v0000000000e79dd0_0 .net "Branch", 0 0, L_0000000000e847f0;  1 drivers
v0000000000e79bf0_0 .var "FlagW", 1 0;
v0000000000e793d0_0 .net "Funct", 5 0, L_0000000000e833f0;  1 drivers
v0000000000e78d90_0 .net "ImmSrc", 1 0, L_0000000000e84750;  alias, 1 drivers
v0000000000e79330_0 .net "MemW", 0 0, L_0000000000e84e30;  alias, 1 drivers
v0000000000e784d0_0 .net "MemtoReg", 0 0, L_0000000000e83ad0;  alias, 1 drivers
v0000000000e786b0_0 .net "Op", 1 0, L_0000000000e83670;  1 drivers
v0000000000e79790_0 .net "PCS", 0 0, L_0000000000909680;  alias, 1 drivers
v0000000000e790b0_0 .net "Rd", 3 0, L_0000000000e83710;  1 drivers
v0000000000e79150_0 .net "RegSrc", 1 0, L_0000000000e846b0;  alias, 1 drivers
v0000000000e78070_0 .net "RegW", 0 0, L_0000000000e84d90;  alias, 1 drivers
v0000000000e78e30_0 .net *"_ivl_10", 9 0, v0000000000e78570_0;  1 drivers
L_0000000000e85098 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000000000e78110_0 .net/2u *"_ivl_11", 3 0, L_0000000000e85098;  1 drivers
v0000000000e79e70_0 .net *"_ivl_13", 0 0, L_0000000000e835d0;  1 drivers
v0000000000e78250_0 .net *"_ivl_15", 0 0, L_00000000009091b0;  1 drivers
v0000000000e78570_0 .var "controls", 9 0;
E_00000000008fc5b0 .event edge, v0000000000e78430_0, v0000000000e793d0_0, v0000000000e79b50_0;
E_00000000008fc030 .event edge, v0000000000e786b0_0, v0000000000e793d0_0;
L_0000000000e846b0 .part v0000000000e78570_0, 8, 2;
L_0000000000e84750 .part v0000000000e78570_0, 6, 2;
L_0000000000e84570 .part v0000000000e78570_0, 5, 1;
L_0000000000e83ad0 .part v0000000000e78570_0, 4, 1;
L_0000000000e84d90 .part v0000000000e78570_0, 3, 1;
L_0000000000e84e30 .part v0000000000e78570_0, 2, 1;
L_0000000000e847f0 .part v0000000000e78570_0, 1, 1;
L_0000000000e84f70 .part v0000000000e78570_0, 0, 1;
L_0000000000e835d0 .cmp/eq 4, L_0000000000e83710, L_0000000000e85098;
S_00000000008b9a30 .scope module, "dp" "datapath" 4 43, 10 7 0, S_00000000008d9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0000000000e7dcb0_0 .net "ALUControl", 1 0, v0000000000e79b50_0;  alias, 1 drivers
v0000000000e7dd50_0 .net "ALUFlags", 3 0, L_0000000000edea00;  alias, 1 drivers
v0000000000e7fab0_0 .net "ALUResult", 31 0, v0000000000e7b480_0;  alias, 1 drivers
v0000000000e7f5b0_0 .net "ALUSrc", 0 0, L_0000000000e84570;  alias, 1 drivers
v0000000000e7fb50_0 .net "ExtImm", 31 0, v0000000000e7a800_0;  1 drivers
v0000000000e7f330_0 .net "ImmSrc", 1 0, L_0000000000e84750;  alias, 1 drivers
v0000000000e7fa10_0 .net "Instr", 31 0, L_0000000000909450;  alias, 1 drivers
v0000000000e7f8d0_0 .net "MemtoReg", 0 0, L_0000000000e83ad0;  alias, 1 drivers
v0000000000e7f290_0 .net "PC", 31 0, v0000000000e7da30_0;  alias, 1 drivers
v0000000000e7f510_0 .net "PCNext", 31 0, L_0000000000e83530;  1 drivers
v0000000000e80a50_0 .net "PCPlus4", 31 0, L_0000000000e83b70;  1 drivers
v0000000000e80910_0 .net "PCPlus8", 31 0, L_0000000000e84610;  1 drivers
v0000000000e80370_0 .net "PCSrc", 0 0, L_0000000000908ab0;  alias, 1 drivers
v0000000000e7fe70_0 .net "RA1", 3 0, L_0000000000e83990;  1 drivers
v0000000000e80870_0 .net "RA2", 3 0, L_0000000000e83d50;  1 drivers
v0000000000e804b0_0 .net "ReadData", 31 0, L_00000000009097d0;  alias, 1 drivers
v0000000000e7f3d0_0 .net "RegSrc", 1 0, L_0000000000e846b0;  alias, 1 drivers
v0000000000e80410_0 .net "RegWrite", 0 0, L_0000000000909530;  alias, 1 drivers
v0000000000e7f470_0 .net "Result", 31 0, L_0000000000ede1e0;  1 drivers
v0000000000e7f650_0 .net "SrcA", 31 0, L_0000000000ede3c0;  1 drivers
v0000000000e80190_0 .net "SrcB", 31 0, L_0000000000edd600;  1 drivers
v0000000000e7f6f0_0 .net "WriteData", 31 0, L_0000000000ede640;  alias, 1 drivers
v0000000000e7f790_0 .net "clk", 0 0, v0000000000e83170_0;  alias, 1 drivers
v0000000000e7f830_0 .net "reset", 0 0, v0000000000e849d0_0;  alias, 1 drivers
L_0000000000e83a30 .part L_0000000000909450, 16, 4;
L_0000000000e83cb0 .part L_0000000000e846b0, 0, 1;
L_0000000000e83e90 .part L_0000000000909450, 0, 4;
L_0000000000e84110 .part L_0000000000909450, 12, 4;
L_0000000000e841b0 .part L_0000000000e846b0, 1, 1;
L_0000000000edeb40 .part L_0000000000909450, 12, 4;
L_0000000000edde20 .part L_0000000000909450, 0, 24;
S_00000000008badc0 .scope module, "alu" "alu" 10 110, 11 1 0, S_00000000008b9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0000000000908dc0 .functor NOT 32, L_0000000000edd600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000e85440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000908ff0 .functor XNOR 1, L_0000000000eddf60, L_0000000000e85440, C4<0>, C4<0>;
L_00000000009096f0 .functor AND 1, L_0000000000908ff0, L_0000000000edd6a0, C4<1>, C4<1>;
L_0000000000e85488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000009095a0 .functor XNOR 1, L_0000000000ede780, L_0000000000e85488, C4<0>, C4<0>;
L_00000000009098b0 .functor XOR 1, L_0000000000edda60, L_0000000000ededc0, C4<0>, C4<0>;
L_0000000000909220 .functor XOR 1, L_00000000009098b0, L_0000000000ede0a0, C4<0>, C4<0>;
L_0000000000908e30 .functor NOT 1, L_0000000000909220, C4<0>, C4<0>, C4<0>;
L_0000000000909290 .functor AND 1, L_00000000009095a0, L_0000000000908e30, C4<1>, C4<1>;
L_0000000000909760 .functor XOR 1, L_0000000000ede960, L_0000000000ede140, C4<0>, C4<0>;
L_0000000000909300 .functor AND 1, L_0000000000909290, L_0000000000909760, C4<1>, C4<1>;
v0000000000e7ac60_0 .net "ALUControl", 1 0, v0000000000e79b50_0;  alias, 1 drivers
v0000000000e7abc0_0 .net "ALUFlags", 3 0, L_0000000000edea00;  alias, 1 drivers
v0000000000e7b480_0 .var "Result", 31 0;
L_0000000000e852d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000e7a260_0 .net/2u *"_ivl_0", 0 0, L_0000000000e852d8;  1 drivers
v0000000000e7ba20_0 .net *"_ivl_10", 32 0, L_0000000000edd920;  1 drivers
L_0000000000e85368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000e7aa80_0 .net/2u *"_ivl_12", 0 0, L_0000000000e85368;  1 drivers
v0000000000e7ada0_0 .net *"_ivl_14", 32 0, L_0000000000edd9c0;  1 drivers
v0000000000e7a440_0 .net *"_ivl_16", 32 0, L_0000000000edd1a0;  1 drivers
v0000000000e7bc00_0 .net *"_ivl_18", 32 0, L_0000000000edd4c0;  1 drivers
v0000000000e7bca0_0 .net *"_ivl_2", 32 0, L_0000000000edd380;  1 drivers
v0000000000e7ad00_0 .net *"_ivl_21", 0 0, L_0000000000edec80;  1 drivers
v0000000000e7bd40_0 .net *"_ivl_22", 32 0, L_0000000000ede460;  1 drivers
L_0000000000e853b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000e7a1c0_0 .net *"_ivl_25", 31 0, L_0000000000e853b0;  1 drivers
L_0000000000e853f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000e7b8e0_0 .net/2u *"_ivl_30", 31 0, L_0000000000e853f8;  1 drivers
v0000000000e7b200_0 .net *"_ivl_35", 0 0, L_0000000000eddf60;  1 drivers
v0000000000e7bac0_0 .net/2u *"_ivl_36", 0 0, L_0000000000e85440;  1 drivers
v0000000000e7bde0_0 .net *"_ivl_38", 0 0, L_0000000000908ff0;  1 drivers
v0000000000e7ae40_0 .net *"_ivl_41", 0 0, L_0000000000edd6a0;  1 drivers
v0000000000e7a9e0_0 .net *"_ivl_45", 0 0, L_0000000000ede780;  1 drivers
v0000000000e7b2a0_0 .net/2u *"_ivl_46", 0 0, L_0000000000e85488;  1 drivers
v0000000000e7b5c0_0 .net *"_ivl_48", 0 0, L_00000000009095a0;  1 drivers
v0000000000e7aee0_0 .net *"_ivl_5", 0 0, L_0000000000edd2e0;  1 drivers
v0000000000e7b700_0 .net *"_ivl_51", 0 0, L_0000000000edda60;  1 drivers
v0000000000e7a3a0_0 .net *"_ivl_53", 0 0, L_0000000000ededc0;  1 drivers
v0000000000e7a580_0 .net *"_ivl_54", 0 0, L_00000000009098b0;  1 drivers
v0000000000e7a6c0_0 .net *"_ivl_57", 0 0, L_0000000000ede0a0;  1 drivers
v0000000000e7bb60_0 .net *"_ivl_58", 0 0, L_0000000000909220;  1 drivers
L_0000000000e85320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000e7af80_0 .net/2u *"_ivl_6", 0 0, L_0000000000e85320;  1 drivers
v0000000000e7b0c0_0 .net *"_ivl_60", 0 0, L_0000000000908e30;  1 drivers
v0000000000e7be80_0 .net *"_ivl_62", 0 0, L_0000000000909290;  1 drivers
v0000000000e7a4e0_0 .net *"_ivl_65", 0 0, L_0000000000ede960;  1 drivers
v0000000000e7a620_0 .net *"_ivl_67", 0 0, L_0000000000ede140;  1 drivers
v0000000000e7b340_0 .net *"_ivl_68", 0 0, L_0000000000909760;  1 drivers
v0000000000e7a080_0 .net *"_ivl_8", 31 0, L_0000000000908dc0;  1 drivers
v0000000000e7a760_0 .net "a", 31 0, L_0000000000ede3c0;  alias, 1 drivers
v0000000000e7bf20_0 .net "b", 31 0, L_0000000000edd600;  alias, 1 drivers
v0000000000e7b020_0 .net "carry", 0 0, L_00000000009096f0;  1 drivers
v0000000000e7b3e0_0 .net "negative", 0 0, L_0000000000edd560;  1 drivers
v0000000000e7b520_0 .net "overflow", 0 0, L_0000000000909300;  1 drivers
v0000000000e7b660_0 .net "sum", 32 0, L_0000000000eddec0;  1 drivers
v0000000000e7a120_0 .net "zero", 0 0, L_0000000000ede6e0;  1 drivers
E_00000000008fc070 .event edge, v0000000000e79b50_0, v0000000000e7b660_0, v0000000000e7a760_0, v0000000000e7bf20_0;
L_0000000000edd380 .concat [ 32 1 0 0], L_0000000000ede3c0, L_0000000000e852d8;
L_0000000000edd2e0 .part v0000000000e79b50_0, 0, 1;
L_0000000000edd920 .concat [ 32 1 0 0], L_0000000000908dc0, L_0000000000e85320;
L_0000000000edd9c0 .concat [ 32 1 0 0], L_0000000000edd600, L_0000000000e85368;
L_0000000000edd1a0 .functor MUXZ 33, L_0000000000edd9c0, L_0000000000edd920, L_0000000000edd2e0, C4<>;
L_0000000000edd4c0 .arith/sum 33, L_0000000000edd380, L_0000000000edd1a0;
L_0000000000edec80 .part v0000000000e79b50_0, 0, 1;
L_0000000000ede460 .concat [ 1 32 0 0], L_0000000000edec80, L_0000000000e853b0;
L_0000000000eddec0 .arith/sum 33, L_0000000000edd4c0, L_0000000000ede460;
L_0000000000edd560 .part v0000000000e7b480_0, 31, 1;
L_0000000000ede6e0 .cmp/eq 32, v0000000000e7b480_0, L_0000000000e853f8;
L_0000000000eddf60 .part v0000000000e79b50_0, 1, 1;
L_0000000000edd6a0 .part L_0000000000eddec0, 32, 1;
L_0000000000ede780 .part v0000000000e79b50_0, 1, 1;
L_0000000000edda60 .part L_0000000000ede3c0, 31, 1;
L_0000000000ededc0 .part L_0000000000edd600, 31, 1;
L_0000000000ede0a0 .part v0000000000e79b50_0, 0, 1;
L_0000000000ede960 .part L_0000000000ede3c0, 31, 1;
L_0000000000ede140 .part L_0000000000eddec0, 31, 1;
L_0000000000edea00 .concat [ 1 1 1 1], L_0000000000909300, L_00000000009096f0, L_0000000000ede6e0, L_0000000000edd560;
S_0000000000899cf0 .scope module, "ext" "extend" 10 99, 12 1 0, S_00000000008b9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0000000000e7a800_0 .var "ExtImm", 31 0;
v0000000000e7b7a0_0 .net "ImmSrc", 1 0, L_0000000000e84750;  alias, 1 drivers
v0000000000e7b840_0 .net "Instr", 23 0, L_0000000000edde20;  1 drivers
E_00000000008fc7f0 .event edge, v0000000000e78d90_0, v0000000000e7b840_0;
S_0000000000899e80 .scope module, "pcadd1" "adder" 10 60, 13 1 0, S_00000000008b9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000000008fbbf0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0000000000e7b980_0 .net "a", 31 0, v0000000000e7da30_0;  alias, 1 drivers
L_0000000000e850e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000e7a8a0_0 .net "b", 31 0, L_0000000000e850e0;  1 drivers
v0000000000e7a940_0 .net "y", 31 0, L_0000000000e83b70;  alias, 1 drivers
L_0000000000e83b70 .arith/sum 32, v0000000000e7da30_0, L_0000000000e850e0;
S_000000000089a010 .scope module, "pcadd2" "adder" 10 65, 13 1 0, S_00000000008b9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000000008fbb30 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0000000000e7d530_0 .net "a", 31 0, L_0000000000e83b70;  alias, 1 drivers
L_0000000000e85128 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000e7cb30_0 .net "b", 31 0, L_0000000000e85128;  1 drivers
v0000000000e7c310_0 .net "y", 31 0, L_0000000000e84610;  alias, 1 drivers
L_0000000000e84610 .arith/sum 32, L_0000000000e83b70, L_0000000000e85128;
S_00000000008c2730 .scope module, "pcmux" "mux2" 10 48, 14 1 0, S_00000000008b9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000008fbdb0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0000000000e7d5d0_0 .net "d0", 31 0, L_0000000000e83b70;  alias, 1 drivers
v0000000000e7c6d0_0 .net "d1", 31 0, L_0000000000ede1e0;  alias, 1 drivers
v0000000000e7ca90_0 .net "s", 0 0, L_0000000000908ab0;  alias, 1 drivers
v0000000000e7c130_0 .net "y", 31 0, L_0000000000e83530;  alias, 1 drivers
L_0000000000e83530 .functor MUXZ 32, L_0000000000e83b70, L_0000000000ede1e0, L_0000000000908ab0, C4<>;
S_00000000008c28c0 .scope module, "pcreg" "flopr" 10 54, 15 1 0, S_00000000008b9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000000008fc130 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v0000000000e7c810_0 .net "clk", 0 0, v0000000000e83170_0;  alias, 1 drivers
v0000000000e7cbd0_0 .net "d", 31 0, L_0000000000e83530;  alias, 1 drivers
v0000000000e7da30_0 .var "q", 31 0;
v0000000000e7de90_0 .net "reset", 0 0, v0000000000e849d0_0;  alias, 1 drivers
S_00000000008c2a50 .scope module, "ra1mux" "mux2" 10 70, 14 1 0, S_00000000008b9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000000008fc870 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v0000000000e7d030_0 .net "d0", 3 0, L_0000000000e83a30;  1 drivers
L_0000000000e85170 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000000000e7d7b0_0 .net "d1", 3 0, L_0000000000e85170;  1 drivers
v0000000000e7dad0_0 .net "s", 0 0, L_0000000000e83cb0;  1 drivers
v0000000000e7d3f0_0 .net "y", 3 0, L_0000000000e83990;  alias, 1 drivers
L_0000000000e83990 .functor MUXZ 4, L_0000000000e83a30, L_0000000000e85170, L_0000000000e83cb0, C4<>;
S_0000000000e7ed20 .scope module, "ra2mux" "mux2" 10 76, 14 1 0, S_00000000008b9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000000008fc1f0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v0000000000e7cc70_0 .net "d0", 3 0, L_0000000000e83e90;  1 drivers
v0000000000e7c8b0_0 .net "d1", 3 0, L_0000000000e84110;  1 drivers
v0000000000e7d670_0 .net "s", 0 0, L_0000000000e841b0;  1 drivers
v0000000000e7cf90_0 .net "y", 3 0, L_0000000000e83d50;  alias, 1 drivers
L_0000000000e83d50 .functor MUXZ 4, L_0000000000e83e90, L_0000000000e84110, L_0000000000e841b0, C4<>;
S_0000000000e7e230 .scope module, "resmux" "mux2" 10 93, 14 1 0, S_00000000008b9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000008fc230 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0000000000e7c090_0 .net "d0", 31 0, v0000000000e7b480_0;  alias, 1 drivers
v0000000000e7d0d0_0 .net "d1", 31 0, L_00000000009097d0;  alias, 1 drivers
v0000000000e7cd10_0 .net "s", 0 0, L_0000000000e83ad0;  alias, 1 drivers
v0000000000e7c4f0_0 .net "y", 31 0, L_0000000000ede1e0;  alias, 1 drivers
L_0000000000ede1e0 .functor MUXZ 32, v0000000000e7b480_0, L_00000000009097d0, L_0000000000e83ad0, C4<>;
S_0000000000e7e0a0 .scope module, "rf" "regfile" 10 82, 16 1 0, S_00000000008b9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000000000e851b8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000000000e7c770_0 .net/2u *"_ivl_0", 3 0, L_0000000000e851b8;  1 drivers
L_0000000000e85248 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000000000e7c3b0_0 .net/2u *"_ivl_12", 3 0, L_0000000000e85248;  1 drivers
v0000000000e7c1d0_0 .net *"_ivl_14", 0 0, L_0000000000edd420;  1 drivers
v0000000000e7d710_0 .net *"_ivl_16", 31 0, L_0000000000ede000;  1 drivers
v0000000000e7d490_0 .net *"_ivl_18", 5 0, L_0000000000eded20;  1 drivers
v0000000000e7d850_0 .net *"_ivl_2", 0 0, L_0000000000e84250;  1 drivers
L_0000000000e85290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000e7d8f0_0 .net *"_ivl_21", 1 0, L_0000000000e85290;  1 drivers
v0000000000e7c270_0 .net *"_ivl_4", 31 0, L_0000000000e842f0;  1 drivers
v0000000000e7c630_0 .net *"_ivl_6", 5 0, L_0000000000edd880;  1 drivers
L_0000000000e85200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000e7df30_0 .net *"_ivl_9", 1 0, L_0000000000e85200;  1 drivers
v0000000000e7d170_0 .net "clk", 0 0, v0000000000e83170_0;  alias, 1 drivers
v0000000000e7cdb0_0 .net "r15", 31 0, L_0000000000e84610;  alias, 1 drivers
v0000000000e7c950_0 .net "ra1", 3 0, L_0000000000e83990;  alias, 1 drivers
v0000000000e7d990_0 .net "ra2", 3 0, L_0000000000e83d50;  alias, 1 drivers
v0000000000e7ddf0_0 .net "rd1", 31 0, L_0000000000ede3c0;  alias, 1 drivers
v0000000000e7db70_0 .net "rd2", 31 0, L_0000000000ede640;  alias, 1 drivers
v0000000000e7c9f0 .array "rf", 0 14, 31 0;
v0000000000e7c450_0 .net "wa3", 3 0, L_0000000000edeb40;  1 drivers
v0000000000e7d210_0 .net "wd3", 31 0, L_0000000000ede1e0;  alias, 1 drivers
v0000000000e7ce50_0 .net "we3", 0 0, L_0000000000909530;  alias, 1 drivers
E_00000000008fc6f0 .event posedge, v00000000009015d0_0;
L_0000000000e84250 .cmp/eq 4, L_0000000000e83990, L_0000000000e851b8;
L_0000000000e842f0 .array/port v0000000000e7c9f0, L_0000000000edd880;
L_0000000000edd880 .concat [ 4 2 0 0], L_0000000000e83990, L_0000000000e85200;
L_0000000000ede3c0 .functor MUXZ 32, L_0000000000e842f0, L_0000000000e84610, L_0000000000e84250, C4<>;
L_0000000000edd420 .cmp/eq 4, L_0000000000e83d50, L_0000000000e85248;
L_0000000000ede000 .array/port v0000000000e7c9f0, L_0000000000eded20;
L_0000000000eded20 .concat [ 4 2 0 0], L_0000000000e83d50, L_0000000000e85290;
L_0000000000ede640 .functor MUXZ 32, L_0000000000ede000, L_0000000000e84610, L_0000000000edd420, C4<>;
S_0000000000e7eeb0 .scope module, "srcbmux" "mux2" 10 104, 14 1 0, S_00000000008b9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000008fc730 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0000000000e7cef0_0 .net "d0", 31 0, L_0000000000ede640;  alias, 1 drivers
v0000000000e7d2b0_0 .net "d1", 31 0, v0000000000e7a800_0;  alias, 1 drivers
v0000000000e7d350_0 .net "s", 0 0, L_0000000000e84570;  alias, 1 drivers
v0000000000e7dc10_0 .net "y", 31 0, L_0000000000edd600;  alias, 1 drivers
L_0000000000edd600 .functor MUXZ 32, L_0000000000ede640, v0000000000e7a800_0, L_0000000000e84570, C4<>;
S_0000000000e7e3c0 .scope module, "dmem" "dmem" 3 33, 17 1 0, S_00000000008d9910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000000009097d0 .functor BUFZ 32, L_0000000000eddce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000e800f0 .array "RAM", 0 63, 31 0;
v0000000000e80230_0 .net *"_ivl_0", 31 0, L_0000000000eddce0;  1 drivers
v0000000000e809b0_0 .net *"_ivl_3", 29 0, L_0000000000ede500;  1 drivers
v0000000000e802d0_0 .net "a", 31 0, v0000000000e7b480_0;  alias, 1 drivers
v0000000000e80c30_0 .net "clk", 0 0, v0000000000e83170_0;  alias, 1 drivers
v0000000000e80690_0 .net "rd", 31 0, L_00000000009097d0;  alias, 1 drivers
v0000000000e80cd0_0 .net "wd", 31 0, L_0000000000ede640;  alias, 1 drivers
v0000000000e80d70_0 .net "we", 0 0, L_0000000000908ce0;  alias, 1 drivers
L_0000000000eddce0 .array/port v0000000000e800f0, L_0000000000ede500;
L_0000000000ede500 .part v0000000000e7b480_0, 2, 30;
S_0000000000e7e550 .scope module, "imem" "imem" 3 29, 18 1 0, S_00000000008d9910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000000000909450 .functor BUFZ 32, L_0000000000edd240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000e7f1f0 .array "RAM", 0 63, 31 0;
v0000000000e80eb0_0 .net *"_ivl_0", 31 0, L_0000000000edd240;  1 drivers
v0000000000e80f50_0 .net *"_ivl_3", 29 0, L_0000000000edeaa0;  1 drivers
v0000000000e7f0b0_0 .net "a", 31 0, v0000000000e7da30_0;  alias, 1 drivers
v0000000000e84390_0 .net "rd", 31 0, L_0000000000909450;  alias, 1 drivers
L_0000000000edd240 .array/port v0000000000e7f1f0, L_0000000000edeaa0;
L_0000000000edeaa0 .part v0000000000e7da30_0, 2, 30;
    .scope S_00000000008be3a0;
T_0 ;
    %wait E_00000000008fc030;
    %load/vec4 v0000000000e786b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0000000000e78570_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000000000e793d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0000000000e78570_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0000000000e78570_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000000000e793d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0000000000e78570_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0000000000e78570_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0000000000e78570_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008be3a0;
T_1 ;
    %wait E_00000000008fc5b0;
    %load/vec4 v0000000000e78430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000000e793d0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000000000e79b50_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000e79b50_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000e79b50_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000e79b50_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000e79b50_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0000000000e793d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000e79bf0_0, 4, 1;
    %load/vec4 v0000000000e793d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000e79b50_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000e79b50_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000e79bf0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000e79b50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000e79bf0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008be210;
T_2 ;
    %wait E_00000000008fc1b0;
    %load/vec4 v0000000000e79010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000e78b10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000e79a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000008f01e0_0;
    %assign/vec4 v0000000000e78b10_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008be080;
T_3 ;
    %wait E_00000000008fc1b0;
    %load/vec4 v00000000008ef6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008ef600_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000901850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000000901710_0;
    %assign/vec4 v00000000008ef600_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008dc100;
T_4 ;
    %wait E_00000000008faaf0;
    %load/vec4 v0000000000900b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0000000000901530_0;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0000000000901530_0;
    %inv;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v00000000009012b0_0;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v00000000009012b0_0;
    %inv;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0000000000901670_0;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0000000000901670_0;
    %inv;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v00000000009013f0_0;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v00000000009013f0_0;
    %inv;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v00000000009012b0_0;
    %load/vec4 v0000000000901530_0;
    %inv;
    %and;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v00000000009012b0_0;
    %load/vec4 v0000000000901530_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0000000000902390_0;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0000000000902390_0;
    %inv;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0000000000901530_0;
    %inv;
    %load/vec4 v0000000000902390_0;
    %and;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0000000000901530_0;
    %inv;
    %load/vec4 v0000000000902390_0;
    %and;
    %inv;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000900ef0_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000008c28c0;
T_5 ;
    %wait E_00000000008fc1b0;
    %load/vec4 v0000000000e7de90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000e7da30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000e7cbd0_0;
    %assign/vec4 v0000000000e7da30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000e7e0a0;
T_6 ;
    %wait E_00000000008fc6f0;
    %load/vec4 v0000000000e7ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000000e7d210_0;
    %load/vec4 v0000000000e7c450_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000e7c9f0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000899cf0;
T_7 ;
    %wait E_00000000008fc7f0;
    %load/vec4 v0000000000e7b7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000000e7a800_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000e7b840_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000e7a800_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000e7b840_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000e7a800_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000000000e7b840_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0000000000e7b840_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000e7a800_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008badc0;
T_8 ;
    %wait E_00000000008fc070;
    %load/vec4 v0000000000e7ac60_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0000000000e7b660_0;
    %pad/u 32;
    %store/vec4 v0000000000e7b480_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000000000e7a760_0;
    %load/vec4 v0000000000e7bf20_0;
    %and;
    %store/vec4 v0000000000e7b480_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000000000e7a760_0;
    %load/vec4 v0000000000e7bf20_0;
    %or;
    %store/vec4 v0000000000e7b480_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000e7e550;
T_9 ;
    %vpi_call 18 8 "$readmemh", "memfile.dat", v0000000000e7f1f0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000000e7e3c0;
T_10 ;
    %wait E_00000000008fc6f0;
    %load/vec4 v0000000000e80d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000000e80cd0_0;
    %load/vec4 v0000000000e802d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000e800f0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000090cfa0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e849d0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e849d0_0, 0;
    %end;
    .thread T_11;
    .scope S_000000000090cfa0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000e83170_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000e83170_0, 0;
    %delay 5, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000090cfa0;
T_13 ;
    %wait E_00000000008fafb0;
    %load/vec4 v0000000000e84b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000e83fd0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000000000e84bb0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call 2 32 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000000000e83fd0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_13.4, 6;
    %vpi_call 2 36 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_13.4 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000090cfa0;
T_14 ;
    %vpi_call 2 41 "$dumpfile", "arm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    ".\arm_tb.v";
    "./top.v";
    "./arm.v";
    "./control_unit.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./additional_hw.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./regfile.v";
    "./data_mem.v";
    "./instruction_mem.v";
