Analysis & Synthesis report for vga_digital_clock
Fri May 10 17:10:31 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |vga_digital_clock|key_filter:key_filter_add|c_state
 11. State Machine - |vga_digital_clock|key_filter:key_filter_adjust|c_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated
 18. Source assignments for altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated
 19. Source assignments for altsyncram:mem_1_rtl_0|altsyncram_cu81:auto_generated
 20. Source assignments for altsyncram:mem_2_rtl_0|altsyncram_du81:auto_generated
 21. Source assignments for altsyncram:mem_3_rtl_0|altsyncram_eu81:auto_generated
 22. Source assignments for altsyncram:mem_4_rtl_0|altsyncram_fu81:auto_generated
 23. Source assignments for altsyncram:mem_5_rtl_0|altsyncram_gu81:auto_generated
 24. Source assignments for altsyncram:mem_6_rtl_0|altsyncram_hu81:auto_generated
 25. Source assignments for altsyncram:mem_7_rtl_0|altsyncram_iu81:auto_generated
 26. Source assignments for altsyncram:mem_8_rtl_0|altsyncram_ju81:auto_generated
 27. Source assignments for altsyncram:mem_9_rtl_0|altsyncram_ku81:auto_generated
 28. Source assignments for altsyncram:mem_fuhao_rtl_0|altsyncram_sv81:auto_generated
 29. Source assignments for vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2
 30. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: key_filter:key_filter_adjust
 32. Parameter Settings for User Entity Instance: my_rom:my_rom_dut|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: key_filter:key_filter_add
 34. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst
 35. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec
 36. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[0].shift_adjust_inst
 37. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[1].shift_adjust_inst
 38. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[2].shift_adjust_inst
 39. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[3].shift_adjust_inst
 40. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[4].shift_adjust_inst
 41. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min
 42. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[0].shift_adjust_inst
 43. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[1].shift_adjust_inst
 44. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[2].shift_adjust_inst
 45. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[3].shift_adjust_inst
 46. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[4].shift_adjust_inst
 47. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour
 48. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[0].shift_adjust_inst
 49. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[1].shift_adjust_inst
 50. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[2].shift_adjust_inst
 51. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[3].shift_adjust_inst
 52. Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[4].shift_adjust_inst
 53. Parameter Settings for Inferred Entity Instance: altsyncram:mem_0_rtl_0
 54. Parameter Settings for Inferred Entity Instance: altsyncram:mem_1_rtl_0
 55. Parameter Settings for Inferred Entity Instance: altsyncram:mem_2_rtl_0
 56. Parameter Settings for Inferred Entity Instance: altsyncram:mem_3_rtl_0
 57. Parameter Settings for Inferred Entity Instance: altsyncram:mem_4_rtl_0
 58. Parameter Settings for Inferred Entity Instance: altsyncram:mem_5_rtl_0
 59. Parameter Settings for Inferred Entity Instance: altsyncram:mem_6_rtl_0
 60. Parameter Settings for Inferred Entity Instance: altsyncram:mem_7_rtl_0
 61. Parameter Settings for Inferred Entity Instance: altsyncram:mem_8_rtl_0
 62. Parameter Settings for Inferred Entity Instance: altsyncram:mem_9_rtl_0
 63. Parameter Settings for Inferred Entity Instance: altsyncram:mem_fuhao_rtl_0
 64. Parameter Settings for Inferred Entity Instance: vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0
 65. altpll Parameter Settings by Entity Instance
 66. altsyncram Parameter Settings by Entity Instance
 67. altshift_taps Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour"
 69. Port Connectivity Checks: "digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[4].shift_adjust_inst"
 70. Port Connectivity Checks: "digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[0].shift_adjust_inst"
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 10 17:10:31 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; vga_digital_clock                                ;
; Top-level Entity Name              ; vga_digital_clock                                ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 921                                              ;
;     Total combinational functions  ; 820                                              ;
;     Dedicated logic registers      ; 416                                              ;
; Total registers                    ; 416                                              ;
; Total pins                         ; 13                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 202,544                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; vga_digital_clock  ; vga_digital_clock  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                 ; Library ;
+---------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/vga_ctrl.v                                                               ; yes             ; User Verilog HDL File                                 ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/vga_ctrl.v                                                      ;         ;
; ../rtl/shift_adjust.v                                                           ; yes             ; User Verilog HDL File                                 ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/shift_adjust.v                                                  ;         ;
; ../rtl/bintobcd.v                                                               ; yes             ; User Verilog HDL File                                 ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/bintobcd.v                                                      ;         ;
; ../rtl/adjust.v                                                                 ; yes             ; User Verilog HDL File                                 ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/adjust.v                                                        ;         ;
; ../rtl/key_filter.v                                                             ; yes             ; User Verilog HDL File                                 ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/key_filter.v                                                    ;         ;
; ../rtl/vga_digital_clock.v                                                      ; yes             ; User Verilog HDL File                                 ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/vga_digital_clock.v                                             ;         ;
; ipcore/pll/pll.v                                                                ; yes             ; User Wizard-Generated File                            ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/ipcore/pll/pll.v                                              ;         ;
; ../rtl/digital_clock_ctrl.v                                                     ; yes             ; User Verilog HDL File                                 ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/digital_clock_ctrl.v                                            ;         ;
; aku.mif                                                                         ; yes             ; User Memory Initialization File                       ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/aku.mif                                                       ;         ;
; my_rom.v                                                                        ; yes             ; User Wizard-Generated File                            ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/my_rom.v                                                      ;         ;
; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_8.txt     ; yes             ; Auto-Found File                                       ; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_8.txt                                                  ;         ;
; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_6.txt     ; yes             ; Auto-Found File                                       ; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_6.txt                                                  ;         ;
; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_9.txt     ; yes             ; Auto-Found File                                       ; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_9.txt                                                  ;         ;
; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_2.txt     ; yes             ; Auto-Found File                                       ; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_2.txt                                                  ;         ;
; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_fuhao.txt ; yes             ; Auto-Found File                                       ; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_fuhao.txt                                              ;         ;
; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_4.txt     ; yes             ; Auto-Found File                                       ; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_4.txt                                                  ;         ;
; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_1.txt     ; yes             ; Auto-Found File                                       ; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_1.txt                                                  ;         ;
; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_3.txt     ; yes             ; Auto-Found File                                       ; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_3.txt                                                  ;         ;
; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_7.txt     ; yes             ; Auto-Found File                                       ; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_7.txt                                                  ;         ;
; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_0.txt     ; yes             ; Auto-Found File                                       ; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_0.txt                                                  ;         ;
; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_5.txt     ; yes             ; Auto-Found File                                       ; /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/zimo_data/zimo_5.txt                                                  ;         ;
; altpll.tdf                                                                      ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                                 ;         ;
; aglobal130.inc                                                                  ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                             ;         ;
; stratix_pll.inc                                                                 ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                            ;         ;
; stratixii_pll.inc                                                               ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                          ;         ;
; cycloneii_pll.inc                                                               ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                          ;         ;
; db/pll_altpll.v                                                                 ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/pll_altpll.v                                               ;         ;
; altsyncram.tdf                                                                  ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;         ;
; stratix_ram_block.inc                                                           ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;         ;
; lpm_mux.inc                                                                     ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;         ;
; lpm_decode.inc                                                                  ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;         ;
; a_rdenreg.inc                                                                   ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;         ;
; altrom.inc                                                                      ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                 ;         ;
; altram.inc                                                                      ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                 ;         ;
; altdpram.inc                                                                    ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                               ;         ;
; db/altsyncram_bt91.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_bt91.tdf                                        ;         ;
; db/decode_e8a.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/decode_e8a.tdf                                             ;         ;
; db/mux_5nb.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/mux_5nb.tdf                                                ;         ;
; db/altsyncram_bu81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_bu81.tdf                                        ;         ;
; db/vga_digital_clock.ram0_vga_digital_clock_55fd946b.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/vga_digital_clock.ram0_vga_digital_clock_55fd946b.hdl.mif  ;         ;
; db/altsyncram_cu81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_cu81.tdf                                        ;         ;
; db/vga_digital_clock.ram1_vga_digital_clock_55fd946b.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/vga_digital_clock.ram1_vga_digital_clock_55fd946b.hdl.mif  ;         ;
; db/altsyncram_du81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_du81.tdf                                        ;         ;
; db/vga_digital_clock.ram2_vga_digital_clock_55fd946b.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/vga_digital_clock.ram2_vga_digital_clock_55fd946b.hdl.mif  ;         ;
; db/altsyncram_eu81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_eu81.tdf                                        ;         ;
; db/vga_digital_clock.ram3_vga_digital_clock_55fd946b.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/vga_digital_clock.ram3_vga_digital_clock_55fd946b.hdl.mif  ;         ;
; db/altsyncram_fu81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_fu81.tdf                                        ;         ;
; db/vga_digital_clock.ram4_vga_digital_clock_55fd946b.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/vga_digital_clock.ram4_vga_digital_clock_55fd946b.hdl.mif  ;         ;
; db/altsyncram_gu81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_gu81.tdf                                        ;         ;
; db/vga_digital_clock.ram5_vga_digital_clock_55fd946b.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/vga_digital_clock.ram5_vga_digital_clock_55fd946b.hdl.mif  ;         ;
; db/altsyncram_hu81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_hu81.tdf                                        ;         ;
; db/vga_digital_clock.ram6_vga_digital_clock_55fd946b.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/vga_digital_clock.ram6_vga_digital_clock_55fd946b.hdl.mif  ;         ;
; db/altsyncram_iu81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_iu81.tdf                                        ;         ;
; db/vga_digital_clock.ram7_vga_digital_clock_55fd946b.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/vga_digital_clock.ram7_vga_digital_clock_55fd946b.hdl.mif  ;         ;
; db/altsyncram_ju81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_ju81.tdf                                        ;         ;
; db/vga_digital_clock.ram8_vga_digital_clock_55fd946b.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/vga_digital_clock.ram8_vga_digital_clock_55fd946b.hdl.mif  ;         ;
; db/altsyncram_ku81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_ku81.tdf                                        ;         ;
; db/vga_digital_clock.ram9_vga_digital_clock_55fd946b.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/vga_digital_clock.ram9_vga_digital_clock_55fd946b.hdl.mif  ;         ;
; db/altsyncram_sv81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_sv81.tdf                                        ;         ;
; db/vga_digital_clock.ram10_vga_digital_clock_55fd946b.hdl.mif                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/vga_digital_clock.ram10_vga_digital_clock_55fd946b.hdl.mif ;         ;
; altshift_taps.tdf                                                               ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf                                                          ;         ;
; lpm_counter.inc                                                                 ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                            ;         ;
; lpm_compare.inc                                                                 ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                            ;         ;
; lpm_constant.inc                                                                ; yes             ; Megafunction                                          ; e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                                           ;         ;
; db/shift_taps_u4m.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/shift_taps_u4m.tdf                                         ;         ;
; db/altsyncram_0b81.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/altsyncram_0b81.tdf                                        ;         ;
; db/cntr_4pf.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/db/cntr_4pf.tdf                                               ;         ;
+---------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 921                                                                             ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 820                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 439                                                                             ;
;     -- 3 input functions                    ; 67                                                                              ;
;     -- <=2 input functions                  ; 314                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 596                                                                             ;
;     -- arithmetic mode                      ; 224                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 416                                                                             ;
;     -- Dedicated logic registers            ; 416                                                                             ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 13                                                                              ;
; Total memory bits                           ; 202544                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 537                                                                             ;
; Total fan-out                               ; 5028                                                                            ;
; Average fan-out                             ; 3.64                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                  ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vga_digital_clock                               ; 820 (261)         ; 416 (100)    ; 202544      ; 0            ; 0       ; 0         ; 13   ; 0            ; |vga_digital_clock                                                                                                                                   ; work         ;
;    |altsyncram:mem_0_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_0_rtl_0                                                                                                            ; work         ;
;       |altsyncram_bu81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated                                                                             ; work         ;
;    |altsyncram:mem_1_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_1_rtl_0                                                                                                            ; work         ;
;       |altsyncram_cu81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_1_rtl_0|altsyncram_cu81:auto_generated                                                                             ; work         ;
;    |altsyncram:mem_2_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_2_rtl_0                                                                                                            ; work         ;
;       |altsyncram_du81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_2_rtl_0|altsyncram_du81:auto_generated                                                                             ; work         ;
;    |altsyncram:mem_3_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_3_rtl_0                                                                                                            ; work         ;
;       |altsyncram_eu81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_3_rtl_0|altsyncram_eu81:auto_generated                                                                             ; work         ;
;    |altsyncram:mem_4_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_4_rtl_0                                                                                                            ; work         ;
;       |altsyncram_fu81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_4_rtl_0|altsyncram_fu81:auto_generated                                                                             ; work         ;
;    |altsyncram:mem_5_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_5_rtl_0                                                                                                            ; work         ;
;       |altsyncram_gu81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_5_rtl_0|altsyncram_gu81:auto_generated                                                                             ; work         ;
;    |altsyncram:mem_6_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_6_rtl_0                                                                                                            ; work         ;
;       |altsyncram_hu81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_6_rtl_0|altsyncram_hu81:auto_generated                                                                             ; work         ;
;    |altsyncram:mem_7_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_7_rtl_0                                                                                                            ; work         ;
;       |altsyncram_iu81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_7_rtl_0|altsyncram_iu81:auto_generated                                                                             ; work         ;
;    |altsyncram:mem_8_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_8_rtl_0                                                                                                            ; work         ;
;       |altsyncram_ju81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_8_rtl_0|altsyncram_ju81:auto_generated                                                                             ; work         ;
;    |altsyncram:mem_9_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_9_rtl_0                                                                                                            ; work         ;
;       |altsyncram_ku81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_9_rtl_0|altsyncram_ku81:auto_generated                                                                             ; work         ;
;    |altsyncram:mem_fuhao_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_fuhao_rtl_0                                                                                                        ; work         ;
;       |altsyncram_sv81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|altsyncram:mem_fuhao_rtl_0|altsyncram_sv81:auto_generated                                                                         ; work         ;
;    |digital_clock_ctrl:digital_clock_ctrl_inst|  ; 146 (123)         ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst                                                                                        ; work         ;
;       |bintobcd:bintobcd_hour|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour                                                                 ; work         ;
;          |shift_adjust:kkk[3].shift_adjust_inst| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[3].shift_adjust_inst                           ; work         ;
;             |adjust:jjj[1].adjust_inst|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[3].shift_adjust_inst|adjust:jjj[1].adjust_inst ; work         ;
;          |shift_adjust:kkk[4].shift_adjust_inst| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[4].shift_adjust_inst                           ; work         ;
;             |adjust:jjj[1].adjust_inst|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[4].shift_adjust_inst|adjust:jjj[1].adjust_inst ; work         ;
;       |bintobcd:bintobcd_min|                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min                                                                  ; work         ;
;          |shift_adjust:kkk[2].shift_adjust_inst| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[2].shift_adjust_inst                            ; work         ;
;             |adjust:jjj[1].adjust_inst|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[2].shift_adjust_inst|adjust:jjj[1].adjust_inst  ; work         ;
;          |shift_adjust:kkk[3].shift_adjust_inst| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[3].shift_adjust_inst                            ; work         ;
;             |adjust:jjj[1].adjust_inst|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[3].shift_adjust_inst|adjust:jjj[1].adjust_inst  ; work         ;
;          |shift_adjust:kkk[4].shift_adjust_inst| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[4].shift_adjust_inst                            ; work         ;
;             |adjust:jjj[1].adjust_inst|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[4].shift_adjust_inst|adjust:jjj[1].adjust_inst  ; work         ;
;       |bintobcd:bintobcd_sec|                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec                                                                  ; work         ;
;          |shift_adjust:kkk[2].shift_adjust_inst| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[2].shift_adjust_inst                            ; work         ;
;             |adjust:jjj[1].adjust_inst|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[2].shift_adjust_inst|adjust:jjj[1].adjust_inst  ; work         ;
;          |shift_adjust:kkk[3].shift_adjust_inst| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[3].shift_adjust_inst                            ; work         ;
;             |adjust:jjj[1].adjust_inst|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[3].shift_adjust_inst|adjust:jjj[1].adjust_inst  ; work         ;
;          |shift_adjust:kkk[4].shift_adjust_inst| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[4].shift_adjust_inst                            ; work         ;
;             |adjust:jjj[1].adjust_inst|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[4].shift_adjust_inst|adjust:jjj[1].adjust_inst  ; work         ;
;    |key_filter:key_filter_add|                   ; 52 (52)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|key_filter:key_filter_add                                                                                                         ; work         ;
;    |key_filter:key_filter_adjust|                ; 53 (53)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|key_filter:key_filter_adjust                                                                                                      ; work         ;
;    |my_rom:my_rom_dut|                           ; 3 (0)             ; 2 (0)        ; 180000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|my_rom:my_rom_dut                                                                                                                 ; work         ;
;       |altsyncram:altsyncram_component|          ; 3 (0)             ; 2 (0)        ; 180000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|my_rom:my_rom_dut|altsyncram:altsyncram_component                                                                                 ; work         ;
;          |altsyncram_bt91:auto_generated|        ; 3 (0)             ; 2 (2)        ; 180000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated                                                  ; work         ;
;             |decode_e8a:rden_decode|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|decode_e8a:rden_decode                           ; work         ;
;    |pll:pll_inst|                                ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|pll:pll_inst                                                                                                                      ; work         ;
;       |altpll:altpll_component|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|pll:pll_inst|altpll:altpll_component                                                                                              ; work         ;
;          |pll_altpll:auto_generated|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                    ; work         ;
;    |vga_ctrl:vga_ctrl_inst|                      ; 304 (303)         ; 157 (156)    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst                                                                                                            ; work         ;
;       |altshift_taps:addr0_en_r_rtl_0|           ; 1 (0)             ; 1 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0                                                                             ; work         ;
;          |shift_taps_u4m:auto_generated|         ; 1 (0)             ; 1 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated                                               ; work         ;
;             |altsyncram_0b81:altsyncram2|        ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2                   ; work         ;
;             |cntr_4pf:cntr1|                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1                                ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------+
; altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; db/vga_digital_clock.ram0_vga_digital_clock_55fd946b.hdl.mif  ;
; altsyncram:mem_1_rtl_0|altsyncram_cu81:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; db/vga_digital_clock.ram1_vga_digital_clock_55fd946b.hdl.mif  ;
; altsyncram:mem_2_rtl_0|altsyncram_du81:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; db/vga_digital_clock.ram2_vga_digital_clock_55fd946b.hdl.mif  ;
; altsyncram:mem_3_rtl_0|altsyncram_eu81:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; db/vga_digital_clock.ram3_vga_digital_clock_55fd946b.hdl.mif  ;
; altsyncram:mem_4_rtl_0|altsyncram_fu81:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; db/vga_digital_clock.ram4_vga_digital_clock_55fd946b.hdl.mif  ;
; altsyncram:mem_5_rtl_0|altsyncram_gu81:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; db/vga_digital_clock.ram5_vga_digital_clock_55fd946b.hdl.mif  ;
; altsyncram:mem_6_rtl_0|altsyncram_hu81:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; db/vga_digital_clock.ram6_vga_digital_clock_55fd946b.hdl.mif  ;
; altsyncram:mem_7_rtl_0|altsyncram_iu81:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; db/vga_digital_clock.ram7_vga_digital_clock_55fd946b.hdl.mif  ;
; altsyncram:mem_8_rtl_0|altsyncram_ju81:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; db/vga_digital_clock.ram8_vga_digital_clock_55fd946b.hdl.mif  ;
; altsyncram:mem_9_rtl_0|altsyncram_ku81:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; db/vga_digital_clock.ram9_vga_digital_clock_55fd946b.hdl.mif  ;
; altsyncram:mem_fuhao_rtl_0|altsyncram_sv81:auto_generated|ALTSYNCRAM                                                       ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; db/vga_digital_clock.ram10_vga_digital_clock_55fd946b.hdl.mif ;
; my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ALTSYNCRAM                                ; AUTO ; ROM              ; 22500        ; 8            ; --           ; --           ; 180000 ; ../aku.mif                                                    ;
; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 8            ; 2            ; 8            ; 16     ; None                                                          ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |vga_digital_clock|my_rom:my_rom_dut ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/my_rom.v         ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |vga_digital_clock|pll:pll_inst      ; E:/develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/q_prj/ipcore/pll/pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |vga_digital_clock|key_filter:key_filter_add|c_state                        ;
+-------------------+-------------------+----------------+------------------+-----------------+
; Name              ; c_state.OFF_SHAKE ; c_state.KEY_ON ; c_state.ON_SHAKE ; c_state.KEY_OFF ;
+-------------------+-------------------+----------------+------------------+-----------------+
; c_state.KEY_OFF   ; 0                 ; 0              ; 0                ; 0               ;
; c_state.ON_SHAKE  ; 0                 ; 0              ; 1                ; 1               ;
; c_state.KEY_ON    ; 0                 ; 1              ; 0                ; 1               ;
; c_state.OFF_SHAKE ; 1                 ; 0              ; 0                ; 1               ;
+-------------------+-------------------+----------------+------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |vga_digital_clock|key_filter:key_filter_adjust|c_state                     ;
+-------------------+-------------------+----------------+------------------+-----------------+
; Name              ; c_state.OFF_SHAKE ; c_state.KEY_ON ; c_state.ON_SHAKE ; c_state.KEY_OFF ;
+-------------------+-------------------+----------------+------------------+-----------------+
; c_state.KEY_OFF   ; 0                 ; 0              ; 0                ; 0               ;
; c_state.ON_SHAKE  ; 0                 ; 0              ; 1                ; 1               ;
; c_state.KEY_ON    ; 0                 ; 1              ; 0                ; 1               ;
; c_state.OFF_SHAKE ; 1                 ; 0              ; 0                ; 1               ;
+-------------------+-------------------+----------------+------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+--------------------------------------------------------------------+----------------------------------------+
; Register name                                                      ; Reason for Removal                     ;
+--------------------------------------------------------------------+----------------------------------------+
; digital_clock_ctrl:digital_clock_ctrl_inst|digital_num[7,15,22,23] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4                              ;                                        ;
+--------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 416   ;
; Number of registers using Synchronous Clear  ; 261   ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 23    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 144   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_ctrl:vga_ctrl_inst|vga_hs          ; 1       ;
; vga_ctrl:vga_ctrl_inst|vga_vs          ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                               ;
+-------------------------------------+-----------------------------------------+------------+
; Register Name                       ; Megafunction                            ; Type       ;
+-------------------------------------+-----------------------------------------+------------+
; data_0[0..7]                        ; mem_0_rtl_0                             ; RAM        ;
; data_1[0..7]                        ; mem_1_rtl_0                             ; RAM        ;
; data_2[0..7]                        ; mem_2_rtl_0                             ; RAM        ;
; data_3[0..7]                        ; mem_3_rtl_0                             ; RAM        ;
; data_4[0..7]                        ; mem_4_rtl_0                             ; RAM        ;
; data_5[0..7]                        ; mem_5_rtl_0                             ; RAM        ;
; data_6[0..7]                        ; mem_6_rtl_0                             ; RAM        ;
; data_7[0..7]                        ; mem_7_rtl_0                             ; RAM        ;
; data_8[0..7]                        ; mem_8_rtl_0                             ; RAM        ;
; data_9[0..7]                        ; mem_9_rtl_0                             ; RAM        ;
; data_fuhao[0..7]                    ; mem_fuhao_rtl_0                         ; RAM        ;
; vga_ctrl:vga_ctrl_inst|data0_en     ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr0_en_rrr ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr0_en_rr  ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr0_en_r   ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|data1_en     ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr1_en_rrr ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr1_en_rr  ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr1_en_r   ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|data2_en     ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr2_en_rrr ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr2_en_rr  ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr2_en_r   ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|data3_en     ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr3_en_rrr ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr3_en_rr  ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr3_en_r   ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|data4_en     ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr4_en_rrr ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr4_en_rr  ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr4_en_r   ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|data5_en     ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr5_en_rrr ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr5_en_rr  ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr5_en_r   ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|data6_en     ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr6_en_rrr ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr6_en_rr  ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr6_en_r   ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|data7_en     ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr7_en_rrr ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr7_en_rr  ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
; vga_ctrl:vga_ctrl_inst|addr7_en_r   ; vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------+-----------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|cnt[17]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|cnt_half[6] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|cnt[2]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|hour[1]     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|sec[0]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga_digital_clock|digital_clock_ctrl:digital_clock_ctrl_inst|min[0]      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|addr_0[5]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|addr_1[2]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|addr_2[9]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|addr_3[2]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|addr_4[0]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|addr_5[1]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|addr_6[0]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|addr_7[3]                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|adrrp[6]                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|vga_rgb[1]                      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|vga_rgb[2]                      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|sel[0]                          ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 48 LEs               ; 1320 LEs               ; Yes        ; |vga_digital_clock|vga_ctrl:vga_ctrl_inst|addr[0]                         ;
; 30:1               ; 8 bits    ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |vga_digital_clock|data_r[0]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |vga_digital_clock|Mux1                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |vga_digital_clock|Mux16                                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |vga_digital_clock|Mux8                                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |vga_digital_clock|Mux30                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_0_rtl_0|altsyncram_bu81:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_1_rtl_0|altsyncram_cu81:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_2_rtl_0|altsyncram_du81:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_3_rtl_0|altsyncram_eu81:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_4_rtl_0|altsyncram_fu81:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_5_rtl_0|altsyncram_gu81:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_6_rtl_0|altsyncram_hu81:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_7_rtl_0|altsyncram_iu81:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_8_rtl_0|altsyncram_ju81:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_9_rtl_0|altsyncram_ku81:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_fuhao_rtl_0|altsyncram_sv81:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_filter:key_filter_adjust ;
+----------------+--------+-------------------------------------------------+
; Parameter Name ; Value  ; Type                                            ;
+----------------+--------+-------------------------------------------------+
; T_10ms         ; 500000 ; Signed Integer                                  ;
+----------------+--------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_rom:my_rom_dut|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 22500                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ../aku.mif           ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_bt91      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_filter:key_filter_add ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; T_10ms         ; 500000 ; Signed Integer                               ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; T_1s           ; 25000000 ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                       ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[0].shift_adjust_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                             ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[1].shift_adjust_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                             ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[2].shift_adjust_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                             ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[3].shift_adjust_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                             ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[4].shift_adjust_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                             ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                       ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[0].shift_adjust_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                             ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[1].shift_adjust_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                             ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[2].shift_adjust_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                             ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[3].shift_adjust_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                             ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_min|shift_adjust:kkk[4].shift_adjust_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                             ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                        ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[0].shift_adjust_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                              ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[1].shift_adjust_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                              ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[2].shift_adjust_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                              ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[3].shift_adjust_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                              ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour|shift_adjust:kkk[4].shift_adjust_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_bin      ; 6     ; Signed Integer                                                                                                              ;
; WIDTH_bcd      ; 8     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_0_rtl_0                                            ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                            ; Untyped        ;
; WIDTHAD_A                          ; 8                                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/vga_digital_clock.ram0_vga_digital_clock_55fd946b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_bu81                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_1_rtl_0                                            ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                            ; Untyped        ;
; WIDTHAD_A                          ; 8                                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/vga_digital_clock.ram1_vga_digital_clock_55fd946b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_cu81                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_2_rtl_0                                            ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                            ; Untyped        ;
; WIDTHAD_A                          ; 8                                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/vga_digital_clock.ram2_vga_digital_clock_55fd946b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_du81                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_3_rtl_0                                            ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                            ; Untyped        ;
; WIDTHAD_A                          ; 8                                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/vga_digital_clock.ram3_vga_digital_clock_55fd946b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_eu81                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_4_rtl_0                                            ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                            ; Untyped        ;
; WIDTHAD_A                          ; 8                                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/vga_digital_clock.ram4_vga_digital_clock_55fd946b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_fu81                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_5_rtl_0                                            ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                            ; Untyped        ;
; WIDTHAD_A                          ; 8                                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/vga_digital_clock.ram5_vga_digital_clock_55fd946b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_gu81                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_6_rtl_0                                            ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                            ; Untyped        ;
; WIDTHAD_A                          ; 8                                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/vga_digital_clock.ram6_vga_digital_clock_55fd946b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_hu81                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_7_rtl_0                                            ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                            ; Untyped        ;
; WIDTHAD_A                          ; 8                                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/vga_digital_clock.ram7_vga_digital_clock_55fd946b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_iu81                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_8_rtl_0                                            ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                            ; Untyped        ;
; WIDTHAD_A                          ; 8                                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/vga_digital_clock.ram8_vga_digital_clock_55fd946b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ju81                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_9_rtl_0                                            ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                            ; Untyped        ;
; WIDTHAD_A                          ; 8                                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/vga_digital_clock.ram9_vga_digital_clock_55fd946b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ku81                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_fuhao_rtl_0                                         ;
+------------------------------------+---------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                         ; Type           ;
+------------------------------------+---------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                           ; Untyped        ;
; WIDTH_A                            ; 8                                                             ; Untyped        ;
; WIDTHAD_A                          ; 8                                                             ; Untyped        ;
; NUMWORDS_A                         ; 256                                                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped        ;
; WIDTH_B                            ; 1                                                             ; Untyped        ;
; WIDTHAD_B                          ; 1                                                             ; Untyped        ;
; NUMWORDS_B                         ; 1                                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped        ;
; INIT_FILE                          ; db/vga_digital_clock.ram10_vga_digital_clock_55fd946b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_sv81                                               ; Untyped        ;
+------------------------------------+---------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                 ;
+----------------+----------------+----------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                              ;
; TAP_DISTANCE   ; 4              ; Untyped                                                              ;
; WIDTH          ; 8              ; Untyped                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                              ;
; CBXI_PARAMETER ; shift_taps_u4m ; Untyped                                                              ;
+----------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 12                                                ;
; Entity Instance                           ; my_rom:my_rom_dut|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 22500                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; altsyncram:mem_0_rtl_0                            ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; altsyncram:mem_1_rtl_0                            ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; altsyncram:mem_2_rtl_0                            ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; altsyncram:mem_3_rtl_0                            ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; altsyncram:mem_4_rtl_0                            ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; altsyncram:mem_5_rtl_0                            ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; altsyncram:mem_6_rtl_0                            ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; altsyncram:mem_7_rtl_0                            ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; altsyncram:mem_8_rtl_0                            ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; altsyncram:mem_9_rtl_0                            ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; altsyncram:mem_fuhao_rtl_0                        ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 4                                                     ;
;     -- WIDTH               ; 8                                                     ;
+----------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_hour"                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; bin  ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "bin[5..5]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[4].shift_adjust_inst" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                          ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+
; odata[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; odata[13]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[0].shift_adjust_inst" ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                          ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------+
; idata[13..6] ; Input ; Info     ; Stuck at GND                                                                                     ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri May 10 17:10:24 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_digital_clock -c vga_digital_clock
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/shift_adjust.v
    Info (12023): Found entity 1: shift_adjust
Info (12021): Found 1 design units, including 1 entities, in source file /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/bintobcd.v
    Info (12023): Found entity 1: bintobcd
Info (12021): Found 1 design units, including 1 entities, in source file /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/adjust.v
    Info (12023): Found entity 1: adjust
Info (12021): Found 1 design units, including 1 entities, in source file /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/key_filter.v
    Info (12023): Found entity 1: key_filter
Info (12021): Found 1 design units, including 1 entities, in source file /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/vga_digital_clock.v
    Info (12023): Found entity 1: vga_digital_clock
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file /develop/data/fpga_0426/3_1vga_clock/vga_digital_clock/rtl/digital_clock_ctrl.v
    Info (12023): Found entity 1: digital_clock_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file my_rom.v
    Info (12023): Found entity 1: my_rom
Info (12127): Elaborating entity "vga_digital_clock" for the top level hierarchy
Warning (10030): Net "mem_0.data_a" at vga_digital_clock.v(73) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_0.waddr_a" at vga_digital_clock.v(73) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_1.data_a" at vga_digital_clock.v(74) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_1.waddr_a" at vga_digital_clock.v(74) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_2.data_a" at vga_digital_clock.v(75) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_2.waddr_a" at vga_digital_clock.v(75) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_3.data_a" at vga_digital_clock.v(76) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_3.waddr_a" at vga_digital_clock.v(76) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_4.data_a" at vga_digital_clock.v(77) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_4.waddr_a" at vga_digital_clock.v(77) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_5.data_a" at vga_digital_clock.v(78) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_5.waddr_a" at vga_digital_clock.v(78) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_6.data_a" at vga_digital_clock.v(79) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_6.waddr_a" at vga_digital_clock.v(79) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_7.data_a" at vga_digital_clock.v(80) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_7.waddr_a" at vga_digital_clock.v(80) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_8.data_a" at vga_digital_clock.v(81) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_8.waddr_a" at vga_digital_clock.v(81) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_9.data_a" at vga_digital_clock.v(82) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_9.waddr_a" at vga_digital_clock.v(82) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_fuhao.data_a" at vga_digital_clock.v(83) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_fuhao.waddr_a" at vga_digital_clock.v(83) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_0.we_a" at vga_digital_clock.v(73) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_1.we_a" at vga_digital_clock.v(74) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_2.we_a" at vga_digital_clock.v(75) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_3.we_a" at vga_digital_clock.v(76) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_4.we_a" at vga_digital_clock.v(77) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_5.we_a" at vga_digital_clock.v(78) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_6.we_a" at vga_digital_clock.v(79) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_7.we_a" at vga_digital_clock.v(80) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_8.we_a" at vga_digital_clock.v(81) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_9.we_a" at vga_digital_clock.v(82) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem_fuhao.we_a" at vga_digital_clock.v(83) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "key_filter" for hierarchy "key_filter:key_filter_adjust"
Info (12128): Elaborating entity "my_rom" for hierarchy "my_rom:my_rom_dut"
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_rom:my_rom_dut|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "my_rom:my_rom_dut|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "my_rom:my_rom_dut|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../aku.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "22500"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bt91.tdf
    Info (12023): Found entity 1: altsyncram_bt91
Info (12128): Elaborating entity "altsyncram_bt91" for hierarchy "my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a
Info (12128): Elaborating entity "decode_e8a" for hierarchy "my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|decode_e8a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf
    Info (12023): Found entity 1: mux_5nb
Info (12128): Elaborating entity "mux_5nb" for hierarchy "my_rom:my_rom_dut|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|mux_5nb:mux2"
Info (12128): Elaborating entity "digital_clock_ctrl" for hierarchy "digital_clock_ctrl:digital_clock_ctrl_inst"
Info (12128): Elaborating entity "bintobcd" for hierarchy "digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec"
Info (12128): Elaborating entity "shift_adjust" for hierarchy "digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[0].shift_adjust_inst"
Info (12128): Elaborating entity "adjust" for hierarchy "digital_clock_ctrl:digital_clock_ctrl_inst|bintobcd:bintobcd_sec|shift_adjust:kkk[0].shift_adjust_inst|adjust:jjj[0].adjust_inst"
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:vga_ctrl_inst"
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.v(65): object "addr0_en_rrrr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.v(69): object "addr1_en_rrrr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.v(73): object "addr2_en_rrrr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.v(77): object "addr3_en_rrrr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.v(81): object "addr4_en_rrrr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.v(85): object "addr5_en_rrrr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.v(89): object "addr6_en_rrrr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.v(93): object "addr7_en_rrrr" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at vga_ctrl.v(418): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(538): truncated value with size 32 to match size of target (15)
Info (19000): Inferred 12 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_digital_clock.ram0_vga_digital_clock_55fd946b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_digital_clock.ram1_vga_digital_clock_55fd946b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_digital_clock.ram2_vga_digital_clock_55fd946b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_digital_clock.ram3_vga_digital_clock_55fd946b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_4_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_digital_clock.ram4_vga_digital_clock_55fd946b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_5_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_digital_clock.ram5_vga_digital_clock_55fd946b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_6_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_digital_clock.ram6_vga_digital_clock_55fd946b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_7_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_digital_clock.ram7_vga_digital_clock_55fd946b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_8_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_digital_clock.ram8_vga_digital_clock_55fd946b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_9_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_digital_clock.ram9_vga_digital_clock_55fd946b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_fuhao_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_digital_clock.ram10_vga_digital_clock_55fd946b.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "vga_ctrl:vga_ctrl_inst|addr0_en_r_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_0_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_digital_clock.ram0_vga_digital_clock_55fd946b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bu81.tdf
    Info (12023): Found entity 1: altsyncram_bu81
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_1_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_digital_clock.ram1_vga_digital_clock_55fd946b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cu81.tdf
    Info (12023): Found entity 1: altsyncram_cu81
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_2_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_digital_clock.ram2_vga_digital_clock_55fd946b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_du81.tdf
    Info (12023): Found entity 1: altsyncram_du81
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_3_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_digital_clock.ram3_vga_digital_clock_55fd946b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eu81.tdf
    Info (12023): Found entity 1: altsyncram_eu81
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_4_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_4_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_digital_clock.ram4_vga_digital_clock_55fd946b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fu81.tdf
    Info (12023): Found entity 1: altsyncram_fu81
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_5_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_5_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_digital_clock.ram5_vga_digital_clock_55fd946b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gu81.tdf
    Info (12023): Found entity 1: altsyncram_gu81
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_6_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_digital_clock.ram6_vga_digital_clock_55fd946b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hu81.tdf
    Info (12023): Found entity 1: altsyncram_hu81
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_7_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_digital_clock.ram7_vga_digital_clock_55fd946b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iu81.tdf
    Info (12023): Found entity 1: altsyncram_iu81
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_8_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_digital_clock.ram8_vga_digital_clock_55fd946b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ju81.tdf
    Info (12023): Found entity 1: altsyncram_ju81
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_9_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_9_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_digital_clock.ram9_vga_digital_clock_55fd946b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ku81.tdf
    Info (12023): Found entity 1: altsyncram_ku81
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_fuhao_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_fuhao_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_digital_clock.ram10_vga_digital_clock_55fd946b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sv81.tdf
    Info (12023): Found entity 1: altsyncram_sv81
Info (12130): Elaborated megafunction instantiation "vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0"
Info (12133): Instantiated megafunction "vga_ctrl:vga_ctrl_inst|altshift_taps:addr0_en_r_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_u4m.tdf
    Info (12023): Found entity 1: shift_taps_u4m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b81.tdf
    Info (12023): Found entity 1: altsyncram_0b81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1056 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 922 logic cells
    Info (21064): Implemented 120 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4648 megabytes
    Info: Processing ended: Fri May 10 17:10:31 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


