INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ID_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_stage_reg
INFO: [VRFC 10-2458] undeclared symbol freeze, assumed default net type wire [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ID_stage_reg.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/EXE_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_stage_reg
INFO: [VRFC 10-2458] undeclared symbol EXERegout1, assumed default net type wire [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/EXE_stage_reg.v:17]
INFO: [VRFC 10-2458] undeclared symbol EXERegout2, assumed default net type wire [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/EXE_stage_reg.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/MEM_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_stage_reg
INFO: [VRFC 10-2458] undeclared symbol MEMRegout1, assumed default net type wire [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/MEM_stage_reg.v:18]
INFO: [VRFC 10-2458] undeclared symbol MEMRegout2, assumed default net type wire [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/MEM_stage_reg.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/IF_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_stage_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_IF_stage_0_1/sim/design_1_IF_stage_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IF_stage_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ID_stage_reg_0_0/sim/design_1_ID_stage_reg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ID_stage_reg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_EXE_stage_reg_0_0/sim/design_1_EXE_stage_reg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_EXE_stage_reg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MEM_stage_reg_0_0/sim/design_1_MEM_stage_reg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MEM_stage_reg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_IF_stage_reg_0_8/sim/design_1_IF_stage_reg_0_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IF_stage_reg_0_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_Stage_imp_V4PB19
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_design_1_wrapper
