# Verilog Grammar

An ANTLR4 grammar for Verilog (IEEE Std 1364-2005)

Example files have been taken from [hdlConvertor](https://github.com/Nic30/hdlConvertor/tree/master/tests/verilog).
