//***********************************************************************
//*                                                                     *
//*   Copyright (c) 1985-2021, American Megatrends International LLC.   *
//*                                                                     *
//*      All rights reserved. Subject to AMI licensing agreement.       *
//*                                                                     *
//***********************************************************************
/** @file PeiOhciBoard.c
    This file contains routines that are board specific for
    initializing the OHCI controller in the USB Recovery module.

**/

#include <Ppi/Stall.h>
#include "PeiOhci.h"
#include "UsbPei.h"

//----------------------------------------------------------------------------
// Porting Steps:
//
// 1)  define/undefine the appropriate southbridge type
// 2)  define the OHCI_BASE register
// 3)  define registers and their set/clear bits for each register to be
//     modified in each controller's PCI configuration space
//
//----------------------------------------------------------------------------


#define OHCI_MMIO_SIZE       0x1000   // size of each MMIO region

extern USB_PEI_GLOBAL_DATA    *gUsbPeiData;

/**
    This is an array of type: PCI_BUS_DEV_FUNCTION

    This array is initialized from the PEI_OHCI_PCI_DEVICES SDL 
    token, which specifies a {bus,device,function} entry for each OHCI 
    controller.  If no OHCI controllers exist, there will be only one 
    NULL entry.

    This array is used for PCI initialization of OHCI controllers, 
    as well as access to PCI configuration registers.

    @note  
      gOhciControllerPciTable and gOhciControllerCount are accessed via 
      extern declarations by OHCI generic code to access PCI configuration 
      space registers.

**/

PCI_BUS_DEV_FUNCTION  *gOhciControllerPciTable;

    
/**
    This is an array of type: OHCI_PCI_PROGRAMMING_TABLE

    This array is initialized from the OHCI_CONTROLLER_PCI_REGISTER_VALUE
    SDL eLink, which specifies a { RegisterSize, Register, BitsToSet, 
    BitsToClear } entry for each register in the PCI configuration space
    that needs to be modified.

    This array is used for PCI initialization of OHCI controllers.

    @note  
      If no OHCI controllers exist, there will be only one 
      NULL entry.

      When this table is used, it is assumed that all OHCI controllers 
      are identically programmed for the platform.

      Other important notes are:

                  1)  do not include the BAR register (the first BAR is 
                      PEI_OHCI_IOBASE and subsequent BAR values are 
                      calculated from there),
                  2)  the command register should be last, as it enables
                      the devices MMIO access space.

**/

PCI_DEV_REGISTER_VALUE    *gOhciPciRegisterTable;

/**
    This function generically initializes the PCI configuration space 
    registers for all the OHCI controllers whose PCI addresses are 
    specified by the global PCI_BUS_DEV_FUNCTION array and whose PCI 
    register programming details are specified by the global 
    OHCI_PCI_PROGRAMMING_TABLE array.

               
    @param PeiServices 
        --  EFI_PEI_SERVICES pointer
    @param Pci 
        --  EFI_PEI_PCI_CFG2_PPI pointer
    @param StallPpi 
        --  EFI_PEI_STALL_PPI pointer

    @retval 
        EFI_STATUS (Return Value)
        = EFI_SUCCESS on successful completion
        or valid EFI error code

    @note  
      This function should not need porting.  All porting is accomplished
      in the global PCI_BUS_DEV_FUNCTION and OHCI_PCI_PROGRAMMING_TABLE
      arrays, where the former is defined by the 
      USBR_OHCI_CONTROLLER_PCI_ADDRESS SDL eLink and the latter is defined 
      by the USBR_OHCI_CONTROLLER_PCI_REGISTER_VALUE SDL eLink.

**/

EFI_STATUS DefaultInit (
    IN EFI_PEI_SERVICES             **PeiServices,
    IN EFI_PEI_PCI_CFG2_PPI         *Pci,
    IN EFI_PEI_STALL_PPI            *StallPpi )
{
    UINT32     OhciBaseAddress = gUsbPeiData->OhciIoBase;
    UINT16     ControllerIndex;
    UINT16     RegisterIndex;
    UINT8      ClassCode[4];

    //------------------------------------------------------------------------
    // PCI configuration space programming for all OHCI controllers
    //------------------------------------------------------------------------
    for (ControllerIndex = 0;
        ControllerIndex < gUsbPeiData->OhciHcCount;
        ControllerIndex++, OhciBaseAddress += OHCI_MMIO_SIZE){
        
        (*PeiServices)->PciCfg->Read(
                          (CONST EFI_PEI_SERVICES**)PeiServices,
                          (*PeiServices)->PciCfg,
                          EfiPeiPciCfgWidthUint32, 
                          OHCI_PCI_ADDRESS(ControllerIndex, PCI_REG_REVID), 
                          ClassCode
                          );

        if ((ClassCode[1] != PCI_CLASSC_PI_OHCI) || 
            (ClassCode[2] != PCI_CLASSC_SUBCLASS_SERIAL_USB) ||
            (ClassCode[3] != PCI_CLASSC_BASE_CLASS_SERIAL)) {
            continue;   //This is not an ohci controller.
        }

        // Program the BAR
        //~~~~~~~~~~~~~~~~
        ABORT_ON_ERROR(
            Pci->Write( (CONST EFI_PEI_SERVICES**)PeiServices, Pci,
                EfiPeiPciCfgWidthUint32,
                OHCI_PCI_ADDRESS( ControllerIndex, OHCI_BASE_ADDR_REG ),
                &OhciBaseAddress );
        )

        // Program all other registers using gOhciPciRegisterTable[]
        //~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        for (RegisterIndex = 0; RegisterIndex < gUsbPeiData->OhciRegInitCount; RegisterIndex++) {

            EFI_PEI_PCI_CFG_PPI_WIDTH Width;
            
            switch (gOhciPciRegisterTable[RegisterIndex].Size) {
            	case 8:	
                    Width = EfiPeiPciCfgWidthUint8; 
                    break;
            	case 16:	
                    Width = EfiPeiPciCfgWidthUint16; 
                    break;
            	case 32:	
                    Width = EfiPeiPciCfgWidthUint32; 
                    break;
            	case 64:	
                    Width = EfiPeiPciCfgWidthUint64; 
                    break;
            	default:
                    continue;
            }

            ABORT_ON_ERROR(
                (*PeiServices)->PciCfg->Modify(
                                 (CONST EFI_PEI_SERVICES**)PeiServices,
                                 (*PeiServices)->PciCfg,
                                 Width,
                                 OHCI_PCI_ADDRESS( ControllerIndex,
                                 gOhciPciRegisterTable[RegisterIndex].Register),
                                 &gOhciPciRegisterTable[RegisterIndex].SetBits,
                                 &gOhciPciRegisterTable[RegisterIndex].ClearBits);
            )
        }
    }

    return EFI_SUCCESS;
}

/**
    This is a porting hook for board-specific OHCI controller
    initialization

        
    @param PeiServices 
    @param Pci 
    @param StallPpi 

         
    @retval VOID

**/

EFI_STATUS OhciPeiBoardInit (
    IN EFI_PEI_SERVICES     **PeiServices,
    IN EFI_PEI_PCI_CFG2_PPI *Pci,
    IN EFI_PEI_STALL_PPI    *StallPpi )
{
    EFI_STATUS Status = EFI_SUCCESS;

    // Generic programming for all OHCI SB, should be called
    // for all types of southbridges after platform-specific
    // programming has been done.
    if (!EFI_ERROR(Status)){
        Status = DefaultInit( PeiServices, Pci, StallPpi );
    }

    // PCI root bridge programming is done.
    // At this stage the OHCI controller should be visible and
    // Memory mapped IO space should be visible

    return Status;

}

//***********************************************************************
//*                                                                     *
//*   Copyright (c) 1985-2021, American Megatrends International LLC.   *
//*                                                                     *
//*      All rights reserved. Subject to AMI licensing agreement.       *
//*                                                                     *
//***********************************************************************
