{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660082811663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660082811680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 10 01:06:51 2022 " "Processing started: Wed Aug 10 01:06:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660082811680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082811680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU32 -c ALU32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU32 -c ALU32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082811680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660082812304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660082812304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660082823207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082823207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660082823224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082823224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660082823226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082823226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660082823226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082823226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _1bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1bit_xor " "Found entity 1: _1bit_xor" {  } { { "_1bit_xor.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_1bit_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660082823226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082823226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660082823226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082823226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setless.v 1 1 " "Found 1 design units, including 1 entities, in source file setless.v" { { "Info" "ISGN_ENTITY_NAME" "1 setless " "Found entity 1: setless" {  } { { "setless.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/setless.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660082823241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082823241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4bit_4x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _4bit_4x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4bit_4x1MUX " "Found entity 1: _4bit_4x1MUX" {  } { { "_4bit_4x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660082823244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082823244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _4bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4bit_2x1MUX " "Found entity 1: _4bit_2x1MUX" {  } { { "_4bit_2x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660082823244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082823244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _1bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1bit_2x1MUX " "Found entity 1: _1bit_2x1MUX" {  } { { "_1bit_2x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_1bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660082823244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082823244 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C4 adder.v(12) " "Verilog HDL Implicit Net warning at adder.v(12): created implicit net for \"C4\"" {  } { { "adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823244 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second_sum_carry_out full_adder.v(8) " "Verilog HDL Implicit Net warning at full_adder.v(8): created implicit net for \"second_sum_carry_out\"" {  } { { "full_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823244 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second_carry_out full_adder.v(10) " "Verilog HDL Implicit Net warning at full_adder.v(10): created implicit net for \"second_carry_out\"" {  } { { "full_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823254 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_4bit_4x1MUX.v(8) " "Verilog HDL Instantiation warning at _4bit_4x1MUX.v(8): instance has no name" {  } { { "_4bit_4x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1660082823254 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_4bit_4x1MUX.v(9) " "Verilog HDL Instantiation warning at _4bit_4x1MUX.v(9): instance has no name" {  } { { "_4bit_4x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1660082823254 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_4bit_4x1MUX.v(10) " "Verilog HDL Instantiation warning at _4bit_4x1MUX.v(10): instance has no name" {  } { { "_4bit_4x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1660082823254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU32 " "Elaborating entity \"ALU32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660082823292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:ADD " "Elaborating entity \"adder\" for hierarchy \"adder:ADD\"" {  } { { "ALU32.v" "ADD" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823302 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C adder.v(5) " "Output port \"C\" at adder.v(5) has no driver" {  } { { "adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660082823305 "|ALU32|adder:ADD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder:ADD\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"adder:ADD\|full_adder:FA0\"" {  } { { "adder.v" "FA0" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823305 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "second_carry_out 0 full_adder.v(10) " "Net \"second_carry_out\" at full_adder.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "full_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1660082823306 "|ALU32|adder:ADD|full_adder:FA0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder adder:ADD\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"adder:ADD\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1bit_xor _1bit_xor:XOR " "Elaborating entity \"_1bit_xor\" for hierarchy \"_1bit_xor:XOR\"" {  } { { "ALU32.v" "XOR" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:SUB " "Elaborating entity \"sub\" for hierarchy \"sub:SUB\"" {  } { { "ALU32.v" "SUB" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823322 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 sub.v(10) " "Verilog HDL warning at sub.v(10): actual bit length 4 differs from formal bit length 1" {  } { { "sub.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/sub.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1660082823323 "|ALU32|sub:SUB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setless setless:SLT " "Elaborating entity \"setless\" for hierarchy \"setless:SLT\"" {  } { { "ALU32.v" "SLT" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bit_4x1MUX _4bit_4x1MUX:muxOperation " "Elaborating entity \"_4bit_4x1MUX\" for hierarchy \"_4bit_4x1MUX:muxOperation\"" {  } { { "ALU32.v" "muxOperation" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bit_2x1MUX _4bit_4x1MUX:muxOperation\|_4bit_2x1MUX:comb_3 " "Elaborating entity \"_4bit_2x1MUX\" for hierarchy \"_4bit_4x1MUX:muxOperation\|_4bit_2x1MUX:comb_3\"" {  } { { "_4bit_4x1MUX.v" "comb_3" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1bit_2x1MUX _4bit_4x1MUX:muxOperation\|_4bit_2x1MUX:comb_3\|_1bit_2x1MUX:xx " "Elaborating entity \"_1bit_2x1MUX\" for hierarchy \"_4bit_4x1MUX:muxOperation\|_4bit_2x1MUX:comb_3\|_1bit_2x1MUX:xx\"" {  } { { "_4bit_2x1MUX.v" "xx" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_2x1MUX.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660082823346 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "carry_out\[2\] " "Net \"carry_out\[2\]\" is missing source, defaulting to GND" {  } { { "ALU32.v" "carry_out\[2\]" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1660082823400 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "carry_out\[1\] " "Net \"carry_out\[1\]\" is missing source, defaulting to GND" {  } { { "ALU32.v" "carry_out\[1\]" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1660082823400 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1660082823400 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "carry_out\[0\] carry_out\[0\] " "Net \"carry_out\[0\]\", which fans out to \"carry_out\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "adder:ADD\|C " "Net is fed by \"adder:ADD\|C\"" {  } { { "adder.v" "C" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1660082823445 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "_1bit_2x1MUX:carrySelection\|result " "Net is fed by \"_1bit_2x1MUX:carrySelection\|result\"" {  } { { "_1bit_2x1MUX.v" "result" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_1bit_2x1MUX.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1660082823445 ""}  } { { "ALU32.v" "carry_out\[0\]" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1660082823445 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1660082823446 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660082823540 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 10 01:07:03 2022 " "Processing ended: Wed Aug 10 01:07:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660082823540 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660082823540 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660082823540 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660082823540 ""}
