
*** Running vivado
    with args -log design1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 293.355 ; gain = 83.223
INFO: [Synth 8-638] synthesizing module 'design1_blk_mem_gen_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_3/Ex6_3.srcs/sources_1/bd/design1/ip/design1_blk_mem_gen_0_0/synth/design1_blk_mem_gen_0_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design1_blk_mem_gen_0_0' (9#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_3/Ex6_3.srcs/sources_1/bd/design1/ip/design1_blk_mem_gen_0_0/synth/design1_blk_mem_gen_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 00:02:20 . Memory (MB): peak = 491.641 ; gain = 281.508
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:42 ; elapsed = 00:02:21 . Memory (MB): peak = 491.641 ; gain = 281.508
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 558.844 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:01 ; elapsed = 00:02:46 . Memory (MB): peak = 558.844 ; gain = 348.711
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:01 ; elapsed = 00:02:46 . Memory (MB): peak = 558.844 ; gain = 348.711
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:46 . Memory (MB): peak = 558.844 ; gain = 348.711
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:46 . Memory (MB): peak = 558.844 ; gain = 348.711
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:47 . Memory (MB): peak = 558.844 ; gain = 348.711
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:03:12 . Memory (MB): peak = 580.148 ; gain = 370.016
Finished Timing Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:03:12 . Memory (MB): peak = 580.148 ; gain = 370.016
Finished Technology Mapping : Time (s): cpu = 00:02:23 ; elapsed = 00:03:12 . Memory (MB): peak = 589.738 ; gain = 379.605
Finished IO Insertion : Time (s): cpu = 00:02:24 ; elapsed = 00:03:14 . Memory (MB): peak = 589.738 ; gain = 379.605
Finished Renaming Generated Instances : Time (s): cpu = 00:02:24 ; elapsed = 00:03:14 . Memory (MB): peak = 589.738 ; gain = 379.605
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:03:14 . Memory (MB): peak = 589.738 ; gain = 379.605
Finished Renaming Generated Ports : Time (s): cpu = 00:02:24 ; elapsed = 00:03:14 . Memory (MB): peak = 589.738 ; gain = 379.605
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:03:14 . Memory (MB): peak = 589.738 ; gain = 379.605
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:03:14 . Memory (MB): peak = 589.738 ; gain = 379.605

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:03:14 . Memory (MB): peak = 589.738 ; gain = 379.605
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:56 . Memory (MB): peak = 620.508 ; gain = 405.098
