<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="Processor" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/DC_Block D:|Study|SEM_3|CO|verilog|Processor|DC_Block.v</ClosedNode>
         <ClosedNode>/DM_Block D:|Study|SEM_3|CO|verilog|Processor|DM_Block.v</ClosedNode>
         <ClosedNode>/Execution_Block D:|Study|SEM_3|CO|verilog|Processor|Execution_Block.v</ClosedNode>
         <ClosedNode>/JC_Block D:|Study|SEM_3|CO|verilog|Processor|JC_Block.v</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v/DC - DC_Block</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v/EX - Execution_Block</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v/EX - Execution_Block/fa - add_sub_8bit</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v/JC - JC_Block</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v/SC - SC_Block</ClosedNode>
         <ClosedNode>/PC_IM_Block D:|Study|SEM_3|CO|verilog|Processor|PC_IM_Block.v</ClosedNode>
         <ClosedNode>/SC_Block D:|Study|SEM_3|CO|verilog|Processor|SC_Block.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Main_Block (D:/Study/SEM_3/CO/verilog/Processor/Main_Block.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000169000000020000000000000000000000000200000064ffffffff000000810000000300000002000001690000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>Main_Block (D:/Study/SEM_3/CO/verilog/Processor/Main_Block.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000fa000000010000000100000000000000000000000064ffffffff000000810000000000000001000000fa0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000000000000001000000000000000000000000000000000000027d000000040101000100000000000000000000000064ffffffff000000810000000000000004000000420000000100000000000000240000000100000000000000660000000100000000000001b10000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Execution_Block.v</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>CORE Generator</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Implement Design/Map</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route</ClosedNode>
         <ClosedNode>Implement Design/Translate</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Configure Target Device</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >6</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000e9000000010000000100000000000000000000000064ffffffff000000810000000000000001000000e90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Configure Target Device</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/DC_Block_tb D:|Study|SEM_3|CO|verilog|Processor|DC_Block_tb.v</ClosedNode>
         <ClosedNode>/DM_Block_tb D:|Study|SEM_3|CO|verilog|Processor|DM_Block_tb.v</ClosedNode>
         <ClosedNode>/Ececution_Block_tb D:|Study|SEM_3|CO|verilog|Processor|Ececution_Block_tb.v</ClosedNode>
         <ClosedNode>/Execution_Block D:|Study|SEM_3|CO|verilog|Processor|Execution_Block.v</ClosedNode>
         <ClosedNode>/Execution_Block_tb D:|Study|SEM_3|CO|verilog|Processor|Ececution_Block_tb.v</ClosedNode>
         <ClosedNode>/Execution_Block_tb D:|Study|SEM_3|CO|verilog|Processor|Execution_Block_tb.v</ClosedNode>
         <ClosedNode>/Execution_Block_tb D:|Study|SEM_3|CO|verilog|Processor|Execution_Block_tb.v/uut - Execution_Block</ClosedNode>
         <ClosedNode>/Execution_block_tb D:|Study|SEM_3|CO|verilog|Processor|Ececution_Block_tb.v</ClosedNode>
         <ClosedNode>/Execution_block_tb D:|Study|SEM_3|CO|verilog|Processor|Execution_Block_tb.v</ClosedNode>
         <ClosedNode>/JC_Block D:|Study|SEM_3|CO|verilog|Processor|JC_Block.v</ClosedNode>
         <ClosedNode>/JC_Block_tb D:|Study|SEM_3|CO|verilog|Processor|JC_Block_tb.v</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v/DC - DC_Block</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v/DM - DM_Block</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v/EX - Execution_Block</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v/JC - JC_Block</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v/PC_IM - PC_IM_Block</ClosedNode>
         <ClosedNode>/Main_Block D:|Study|SEM_3|CO|verilog|Processor|Main_Block.v/SC - SC_Block</ClosedNode>
         <ClosedNode>/Main_Block_tb D:|Study|SEM_3|CO|verilog|Processor|Main_Block_tb.v/uut - Main_Block/DC - DC_Block</ClosedNode>
         <ClosedNode>/Main_Block_tb D:|Study|SEM_3|CO|verilog|Processor|Main_Block_tb.v/uut - Main_Block/DM - DM_Block</ClosedNode>
         <ClosedNode>/Main_Block_tb D:|Study|SEM_3|CO|verilog|Processor|Main_Block_tb.v/uut - Main_Block/EX - Execution_Block</ClosedNode>
         <ClosedNode>/Main_Block_tb D:|Study|SEM_3|CO|verilog|Processor|Main_Block_tb.v/uut - Main_Block/JC - JC_Block</ClosedNode>
         <ClosedNode>/Main_Block_tb D:|Study|SEM_3|CO|verilog|Processor|Main_Block_tb.v/uut - Main_Block/SC - SC_Block</ClosedNode>
         <ClosedNode>/PC_IM_Block D:|Study|SEM_3|CO|verilog|Processor|PC_IM_Block.v</ClosedNode>
         <ClosedNode>/PC_IM_Block_tb D:|Study|SEM_3|CO|verilog|Processor|PC_IM_Block_tb.v</ClosedNode>
         <ClosedNode>/RB_Block_tb D:|Study|SEM_3|CO|verilog|Processor|RB_Block_tb.v</ClosedNode>
         <ClosedNode>/SC_Block_tb D:|Study|SEM_3|CO|verilog|Processor|SC_Block_tb.v</ClosedNode>
         <ClosedNode>/WB_Block_tb D:|Study|SEM_3|CO|verilog|Processor|WB_Block_tb.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Main_Block_tb (D:/Study/SEM_3/CO/verilog/Processor/Main_Block_tb.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >2</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000002020000000100000001000000640000017d000000020000000000000000000000000200000064ffffffff0000008100000003000000020000017d0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>Main_Block_tb (D:/Study/SEM_3/CO/verilog/Processor/Main_Block_tb.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000fa000000010000000100000000000000000000000064ffffffff000000810000000000000001000000fa0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Behavioral Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000fa000000010000000100000000000000000000000064ffffffff000000810000000000000001000000fa0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Behavioral Model</CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff0000000000000002000000f3000000f301000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_XCO" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>CORE Generator</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000fa000000010000000100000000000000000000000064ffffffff000000810000000000000001000000fa0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>CORE Generator</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_UCF" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>User Constraints</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000fa000000010000000100000000000000000000000064ffffffff000000810000000000000001000000fa0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>User Constraints</CurrentItem>
   </ItemView>
</Project>
