{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 05 13:20:22 2022 " "Info: Processing started: Wed Jan 05 13:20:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_clock EP2C8T144C8 " "Info: Selected device EP2C8T144C8 for design \"digital_clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock2 (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock2 (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock2 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock2" } } } } { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 1544 1792 1960 1560 "clock2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node clock (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_reg_bit1a\[18\] " "Info: Destination node cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_reg_bit1a\[18\]" {  } { { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 154 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[18] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_reg_bit1a\[15\] " "Info: Destination node cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_reg_bit1a\[15\]" {  } { { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 154 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_reg_bit1a\[14\] " "Info: Destination node cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_reg_bit1a\[14\]" {  } { { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 154 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 248 -1048 -880 264 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "push_bot1 (placed in PIN 8 (LVDS8p, DPCLK0/DQS0L/CQ1L)) " "Info: Automatically promoted node push_bot1 (placed in PIN 8 (LVDS8p, DPCLK0/DQS0L/CQ1L))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt24:inst90\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node cnt24:inst90\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 154 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt24:inst90|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { push_bot1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "push_bot1" } } } } { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 1528 32 200 1544 "push_bot1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { push_bot1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]  " "Info: Automatically promoted node cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_comb_bita15 " "Info: Destination node cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_comb_bita15" {  } { { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 109 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|counter_comb_bita15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst103 " "Info: Destination node inst103" {  } { { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 848 312 376 896 "inst103" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst103 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst109 " "Info: Destination node inst109" {  } { { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 1104 312 376 1152 "inst109" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst109 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 154 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt24:inst90\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[6\]  " "Info: Automatically promoted node cnt24:inst90\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt24:inst90\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_comb_bita6 " "Info: Destination node cnt24:inst90\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_comb_bita6" {  } { { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 64 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt24:inst90|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|counter_comb_bita6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 154 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt24:inst90|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst103  " "Info: Automatically promoted node inst103 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 848 312 376 896 "inst103" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst103 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt24:inst95\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[6\]  " "Info: Automatically promoted node cnt24:inst95\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt24:inst95\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_comb_bita6 " "Info: Destination node cnt24:inst95\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|counter_comb_bita6" {  } { { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 64 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt24:inst95|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|counter_comb_bita6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 154 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt24:inst95|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst109  " "Info: Automatically promoted node inst109 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 1104 312 376 1152 "inst109" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst109 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "En " "Warning: Node \"En\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "En" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_in " "Warning: Node \"test_in\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_in" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_out " "Warning: Node \"test_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\] register cnt10:inst2\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\] -5.843 ns " "Info: Slack time is -5.843 ns between source register \"cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\]\" and destination register \"cnt10:inst2\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.579 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 7.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 248 -1048 -880 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.970 ns) 3.482 ns cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\] 2 REG Unassigned 5 " "Info: 2: + IC(1.658 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clock cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(0.000 ns) 6.026 ns cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(2.544 ns) + CELL(0.000 ns) = 6.026 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 7.579 ns cnt10:inst2\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\] 4 REG Unassigned 4 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 7.579 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt10:inst2\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl cnt10:inst2|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 70 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 32.85 % ) " "Info: Total cell delay = 2.490 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 67.15 % ) " "Info: Total interconnect delay = 5.089 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 248 -1048 -880 264 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.579 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 7.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 248 -1048 -880 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.970 ns) 3.482 ns cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\] 2 REG Unassigned 5 " "Info: 2: + IC(1.658 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clock cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(0.000 ns) 6.026 ns cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(2.544 ns) + CELL(0.000 ns) = 6.026 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 7.579 ns cnt10:inst2\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\] 4 REG Unassigned 4 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 7.579 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt10:inst2\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl cnt10:inst2|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 70 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 32.85 % ) " "Info: Total cell delay = 2.490 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 67.15 % ) " "Info: Total interconnect delay = 5.089 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 248 -1048 -880 264 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.579 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 7.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 248 -1048 -880 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.970 ns) 3.482 ns cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\] 2 REG Unassigned 5 " "Info: 2: + IC(1.658 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clock cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(0.000 ns) 6.026 ns cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(2.544 ns) + CELL(0.000 ns) = 6.026 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 7.579 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\] 4 REG Unassigned 4 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 7.579 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 70 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 32.85 % ) " "Info: Total cell delay = 2.490 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 67.15 % ) " "Info: Total interconnect delay = 5.089 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 248 -1048 -880 264 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.579 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 7.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 248 -1048 -880 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.970 ns) 3.482 ns cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\] 2 REG Unassigned 5 " "Info: 2: + IC(1.658 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clock cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(0.000 ns) 6.026 ns cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl 3 COMB Unassigned 15 " "Info: 3: + IC(2.544 ns) + CELL(0.000 ns) = 6.026 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'cnt24:inst40\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[15\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15] cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 7.579 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\] 4 REG Unassigned 4 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 7.579 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { cnt24:inst40|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 70 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 32.85 % ) " "Info: Total cell delay = 2.490 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 67.15 % ) " "Info: Total interconnect delay = 5.089 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 248 -1048 -880 264 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 70 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 70 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.579 ns - Longest register register " "Info: - Longest register to register delay is 6.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 70 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.621 ns) 1.269 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita0~COUT 2 COMB Unassigned 2 " "Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.355 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita1~COUT 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.355 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita0~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.441 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita2~COUT 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.441 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita1~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.527 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita3~COUT 5 COMB Unassigned 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.527 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita2~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.033 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita3~0 6 COMB Unassigned 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.033 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~0 } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.651 ns) 3.560 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|cout_actual 7 COMB Unassigned 10 " "Info: 7: + IC(0.876 ns) + CELL(0.651 ns) = 3.560 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|cout_actual'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~0 cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 4.678 ns inst9 8 COMB Unassigned 4 " "Info: 8: + IC(0.494 ns) + CELL(0.624 ns) = 4.678 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|cout_actual inst9 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 608 560 624 656 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.855 ns) 6.579 ns cnt10:inst2\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\] 9 REG Unassigned 4 " "Info: 9: + IC(1.046 ns) + CELL(0.855 ns) = 6.579 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt10:inst2\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { inst9 cnt10:inst2|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 70 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.515 ns ( 53.43 % ) " "Info: Total cell delay = 3.515 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.064 ns ( 46.57 % ) " "Info: Total interconnect delay = 3.064 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita0~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita1~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita2~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~0 cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|cout_actual inst9 cnt10:inst2|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita0~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita1~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita2~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~0 cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|cout_actual inst9 cnt10:inst2|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.579 ns register register " "Info: Estimated most critical path is register to register delay of 6.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\] 1 REG LAB_X26_Y10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y10; Fanout = 4; REG Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 70 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.621 ns) 1.269 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X26_Y10 2 " "Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.355 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X26_Y10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.355 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita0~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.441 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X26_Y10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.441 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita1~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.527 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X26_Y10 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.527 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita2~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.033 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita3~0 6 COMB LAB_X26_Y10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.033 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|counter_comb_bita3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~0 } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.651 ns) 3.560 ns cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|cout_actual 7 COMB LAB_X25_Y9 10 " "Info: 7: + IC(0.876 ns) + CELL(0.651 ns) = 3.560 ns; Loc. = LAB_X25_Y9; Fanout = 10; COMB Node = 'cnt10:inst\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|cout_actual'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~0 cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 4.678 ns inst9 8 COMB LAB_X26_Y9 4 " "Info: 8: + IC(0.494 ns) + CELL(0.624 ns) = 4.678 ns; Loc. = LAB_X26_Y9; Fanout = 4; COMB Node = 'inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|cout_actual inst9 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/digital_clock.bdf" { { 608 560 624 656 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.855 ns) 6.579 ns cnt10:inst2\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\] 9 REG LAB_X28_Y9 4 " "Info: 9: + IC(1.046 ns) + CELL(0.855 ns) = 6.579 ns; Loc. = LAB_X28_Y9; Fanout = 4; REG Node = 'cnt10:inst2\|lpm_counter:lpm_counter_component\|cntr_enl:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { inst9 cnt10:inst2|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_enl.tdf" "" { Text "E:/mhyr/university/term 5/01 - Az madar manteghi (Rashtchi)/tamrin/quartus/digital_clock(with alarm)/digital_clock/db/cntr_enl.tdf" 70 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.515 ns ( 53.43 % ) " "Info: Total cell delay = 3.515 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.064 ns ( 46.57 % ) " "Info: Total interconnect delay = 3.064 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita0~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita1~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita2~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~COUT cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|counter_comb_bita3~0 cnt10:inst|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|cout_actual inst9 cnt10:inst2|lpm_counter:lpm_counter_component|cntr_enl:auto_generated|pre_hazard[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Warning: Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A 0 " "Info: Pin \"A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B 0 " "Info: Pin \"B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Info: Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Info: Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E 0 " "Info: Pin \"E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F 0 " "Info: Pin \"F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G 0 " "Info: Pin \"G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "k1 0 " "Info: Pin \"k1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "k2 0 " "Info: Pin \"k2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "k3 0 " "Info: Pin \"k3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "k4 0 " "Info: Pin \"k4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alarm_led 0 " "Info: Pin \"alarm_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 05 13:20:24 2022 " "Info: Processing ended: Wed Jan 05 13:20:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
