
*** Running vivado
    with args -log top_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_display.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_display.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/peter/adder/ip_two_four_decoder'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/peter/adder/ip_calculator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/peter/adder/ip_complement'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/peter/mux21/74LSXX_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/peter/adder/ip_full_adder_1_bit'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/peter/adder/ip_full_adder_4_bit'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/peter/mux21/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 218.262 ; gain = 8.398
Command: synth_design -top top_display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 303.617 ; gain = 93.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_display' [C:/Users/peter/adder/adder.srcs/sources_1/new/top_display.v:23]
INFO: [Synth 8-638] synthesizing module 'top_ver' [C:/Users/peter/adder/adder.srcs/sources_1/new/top_ver.v:23]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:13]
INFO: [Synth 8-638] synthesizing module 'top_xlconstant_1_1' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconstant_1_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'top_xlconstant_1_1' (1#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconstant_1_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'top_xup_4_to_1_mux_vector_0_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_4_to_1_mux_vector_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_xup_4_to_1_mux_vector_0_0' (2#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_4_to_1_mux_vector_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_xlconstant_0_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'top_xlconstant_0_0' (3#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'top_calculator_0_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_calculator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_calculator_0_0' (4#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_calculator_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_xup_clk_divider_0_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_clk_divider_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_xup_clk_divider_0_0' (5#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_clk_divider_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_xlconcat_2_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconcat_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_xlconcat_2_0' (6#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconcat_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_xlconcat_0_1' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconcat_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_xlconcat_0_1' (7#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconcat_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_xlconcat_0_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_xlconcat_0_0' (8#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_xlconcat_1_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconcat_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_xlconcat_1_0' (9#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xlconcat_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_c_counter_binary_0_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_c_counter_binary_0_0' (10#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_two_four_decoder_0_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_two_four_decoder_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_two_four_decoder_0_0' (11#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_two_four_decoder_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_xup_inv_0_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_xup_inv_0_0' (12#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_xup_inv_1_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_inv_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_xup_inv_1_0' (13#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_inv_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_xup_inv_2_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_inv_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_xup_inv_2_0' (14#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_inv_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_xup_inv_3_0' [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_inv_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_xup_inv_3_0' (15#1) [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/realtime/top_xup_inv_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (16#1) [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:13]
INFO: [Synth 8-256] done synthesizing module 'top_ver' (17#1) [C:/Users/peter/adder/adder.srcs/sources_1/new/top_ver.v:23]
INFO: [Synth 8-638] synthesizing module 'seven_seg' [C:/Users/peter/adder/adder.srcs/sources_1/new/seven_seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (18#1) [C:/Users/peter/adder/adder.srcs/sources_1/new/seven_seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'top_display' (19#1) [C:/Users/peter/adder/adder.srcs/sources_1/new/top_display.v:23]
WARNING: [Synth 8-3917] design top_display has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 340.160 ; gain = 130.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 340.160 ; gain = 130.297
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_c_counter_binary_0_0' instantiated as 'U1/U1/counter' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:135]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_calculator_0_0' instantiated as 'U1/U1/calculator' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:97]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_two_four_decoder_0_0' instantiated as 'U1/U1/two_four_decoder_0' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:138]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xlconcat_0_0' instantiated as 'U1/U1/concat_S' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:123]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xlconcat_0_1' instantiated as 'U1/U1/concat_N' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:117]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xlconcat_1_0' instantiated as 'U1/U1/concat_SGN_S' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xlconcat_2_0' instantiated as 'U1/U1/concat_M' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:111]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xlconstant_0_0' instantiated as 'U1/U1/Vcc' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:95]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xlconstant_1_1' instantiated as 'U1/U1/GND' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:86]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xup_4_to_1_mux_vector_0_0' instantiated as 'U1/U1/MUX' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:88]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xup_clk_divider_0_0' instantiated as 'U1/U1/clock_divider' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:108]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xup_inv_0_0' instantiated as 'U1/U1/xup_inv_0' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:144]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xup_inv_1_0' instantiated as 'U1/U1/xup_inv_1' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:147]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xup_inv_2_0' instantiated as 'U1/U1/xup_inv_2' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:150]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_xup_inv_3_0' instantiated as 'U1/U1/xup_inv_3' [C:/Users/peter/adder/adder.srcs/sources_1/bd/top/hdl/top.v:153]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp/top_calculator_0_0_in_context.xdc] for cell 'U1/U1/calculator'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp/top_calculator_0_0_in_context.xdc] for cell 'U1/U1/calculator'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_2/top_xup_4_to_1_mux_vector_0_0_in_context.xdc] for cell 'U1/U1/MUX'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_2/top_xup_4_to_1_mux_vector_0_0_in_context.xdc] for cell 'U1/U1/MUX'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_3/top_xlconcat_0_0_in_context.xdc] for cell 'U1/U1/concat_S'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_3/top_xlconcat_0_0_in_context.xdc] for cell 'U1/U1/concat_S'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_4/display_xlconstant_0_0_in_context.xdc] for cell 'U1/U1/Vcc'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_4/display_xlconstant_0_0_in_context.xdc] for cell 'U1/U1/Vcc'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_5/top_xlconcat_1_0_in_context.xdc] for cell 'U1/U1/concat_SGN_S'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_5/top_xlconcat_1_0_in_context.xdc] for cell 'U1/U1/concat_SGN_S'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_6/top_xlconcat_1_0_in_context.xdc] for cell 'U1/U1/concat_M'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_6/top_xlconcat_1_0_in_context.xdc] for cell 'U1/U1/concat_M'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_7/complement_xlconstant_1_0_in_context.xdc] for cell 'U1/U1/GND'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_7/complement_xlconstant_1_0_in_context.xdc] for cell 'U1/U1/GND'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_8/top_xlconcat_1_0_in_context.xdc] for cell 'U1/U1/concat_N'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_8/top_xlconcat_1_0_in_context.xdc] for cell 'U1/U1/concat_N'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_9/top_c_counter_binary_0_0_in_context.xdc] for cell 'U1/U1/counter'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_9/top_c_counter_binary_0_0_in_context.xdc] for cell 'U1/U1/counter'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_10/top_xup_clk_divider_0_0_in_context.xdc] for cell 'U1/U1/clock_divider'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_10/top_xup_clk_divider_0_0_in_context.xdc] for cell 'U1/U1/clock_divider'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_11/top_two_four_decoder_0_0_in_context.xdc] for cell 'U1/U1/two_four_decoder_0'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_11/top_two_four_decoder_0_0_in_context.xdc] for cell 'U1/U1/two_four_decoder_0'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_12/full_adder_1_bit_xup_inv_0_0_in_context.xdc] for cell 'U1/U1/xup_inv_0'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_12/full_adder_1_bit_xup_inv_0_0_in_context.xdc] for cell 'U1/U1/xup_inv_0'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_13/full_adder_1_bit_xup_inv_0_0_in_context.xdc] for cell 'U1/U1/xup_inv_1'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_13/full_adder_1_bit_xup_inv_0_0_in_context.xdc] for cell 'U1/U1/xup_inv_1'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_14/full_adder_1_bit_xup_inv_0_0_in_context.xdc] for cell 'U1/U1/xup_inv_2'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_14/full_adder_1_bit_xup_inv_0_0_in_context.xdc] for cell 'U1/U1/xup_inv_2'
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_15/full_adder_1_bit_xup_inv_0_0_in_context.xdc] for cell 'U1/U1/xup_inv_3'
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/.Xil/Vivado-9004-DESKTOP-82NDHVB/dcp_15/full_adder_1_bit_xup_inv_0_0_in_context.xdc] for cell 'U1/U1/xup_inv_3'
Parsing XDC File [C:/Users/peter/adder/adder.srcs/constrs_2/new/ports.xdc]
Finished Parsing XDC File [C:/Users/peter/adder/adder.srcs/constrs_2/new/ports.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/peter/adder/adder.srcs/constrs_2/new/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 594.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 594.754 ; gain = 384.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 594.754 ; gain = 384.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U1/U1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/MUX. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/Vcc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/calculator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/clock_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/concat_M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/concat_N. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/concat_S. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/concat_SGN_S. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/counter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/two_four_decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/U1/xup_inv_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 594.754 ; gain = 384.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 594.754 ; gain = 384.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_seg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top_display has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 594.754 ; gain = 384.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 594.754 ; gain = 384.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 594.754 ; gain = 384.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 600.008 ; gain = 390.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 600.008 ; gain = 390.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 600.008 ; gain = 390.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 600.008 ; gain = 390.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 600.008 ; gain = 390.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 600.008 ; gain = 390.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 600.008 ; gain = 390.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |top_xlconstant_1_1            |         1|
|2     |top_xup_4_to_1_mux_vector_0_0 |         1|
|3     |top_xlconstant_0_0            |         1|
|4     |top_calculator_0_0            |         1|
|5     |top_xup_clk_divider_0_0       |         1|
|6     |top_xlconcat_2_0              |         1|
|7     |top_xlconcat_0_1              |         1|
|8     |top_xlconcat_0_0              |         1|
|9     |top_xlconcat_1_0              |         1|
|10    |top_c_counter_binary_0_0      |         1|
|11    |top_two_four_decoder_0_0      |         1|
|12    |top_xup_inv_0_0               |         1|
|13    |top_xup_inv_1_0               |         1|
|14    |top_xup_inv_2_0               |         1|
|15    |top_xup_inv_3_0               |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |top_c_counter_binary_0_0      |     1|
|2     |top_calculator_0_0            |     1|
|3     |top_two_four_decoder_0_0      |     1|
|4     |top_xlconcat_0_0              |     1|
|5     |top_xlconcat_0_1              |     1|
|6     |top_xlconcat_1_0              |     1|
|7     |top_xlconcat_2_0              |     1|
|8     |top_xlconstant_0_0            |     1|
|9     |top_xlconstant_1_1            |     1|
|10    |top_xup_4_to_1_mux_vector_0_0 |     1|
|11    |top_xup_clk_divider_0_0       |     1|
|12    |top_xup_inv_0_0               |     1|
|13    |top_xup_inv_1_0               |     1|
|14    |top_xup_inv_2_0               |     1|
|15    |top_xup_inv_3_0               |     1|
|16    |LUT3                          |     1|
|17    |LUT4                          |     5|
|18    |IBUF                          |     7|
|19    |OBUF                          |    14|
+------+------------------------------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    64|
|2     |  U1     |top_ver |    43|
|3     |    U1   |top     |    37|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 600.008 ; gain = 390.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 600.008 ; gain = 115.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 600.008 ; gain = 390.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 613.375 ; gain = 395.098
INFO: [Common 17-1381] The checkpoint 'C:/Users/peter/adder/adder.runs/synth_1/top_display.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 613.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 20:55:56 2016...
