

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Wed Aug  1 04:33:13 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pwm
* Solution:       pwm
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.89|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 6, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [6 x i16]* %m_V, i64 0, i64 0" [pwm.cpp:57]
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 2> : 3.43ns
ST_2 : Operation 17 [1/1] (1.00ns)   --->   "%period_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %period_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 18 [1/1] (1.00ns)   --->   "%max_duty_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %max_duty_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%min_duty_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %min_duty_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %max_duty_V_read to i17" [pwm.cpp:57]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %min_duty_V_read to i17" [pwm.cpp:57]
ST_2 : Operation 22 [1/1] (2.07ns)   --->   "%r_V = sub i17 %lhs_V, %rhs_V" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [6 x i16]* %m_V, i64 0, i64 1" [pwm.cpp:57]
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%accumulator_V_load = load i16* @accumulator_V, align 2" [pwm.cpp:60]
ST_2 : Operation 27 [1/1] (2.42ns)   --->   "%tmp_6 = icmp ult i16 %accumulator_V_load, %max_duty_V_read" [pwm.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.42ns)   --->   "%tmp_1 = icmp ugt i16 %accumulator_V_load, %max_duty_V_read" [pwm.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.42ns)   --->   "%tmp_2 = icmp ult i16 %accumulator_V_load, %period_V_read" [pwm.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.42ns)   --->   "%tmp_3 = icmp ugt i16 %accumulator_V_load, %period_V_read" [pwm.cpp:73]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.89ns
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%OP1_V = sext i17 %r_V to i33" [pwm.cpp:57]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%OP2_V = sext i16 %m_V_load to i33" [pwm.cpp:57]
ST_3 : Operation 33 [3/3] (3.89ns)   --->   "%p_Val2_s = mul nsw i33 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [6 x i16]* %m_V, i64 0, i64 2" [pwm.cpp:57]
ST_3 : Operation 36 [2/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%or_cond1 = and i1 %tmp_1, %tmp_2" [pwm.cpp:68]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp2 = or i1 %or_cond1, %tmp_3" [pwm.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 3.89ns
ST_4 : Operation 39 [2/3] (3.89ns)   --->   "%p_Val2_s = mul nsw i33 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i16 %m_V_load_1 to i33" [pwm.cpp:57]
ST_4 : Operation 41 [3/3] (3.89ns)   --->   "%p_Val2_1 = mul nsw i33 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [6 x i16]* %m_V, i64 0, i64 3" [pwm.cpp:57]
ST_4 : Operation 44 [2/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 5> : 3.89ns
ST_5 : Operation 45 [1/3] (0.00ns)   --->   "%p_Val2_s = mul nsw i33 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i33 %p_Val2_s to i15" [pwm.cpp:57]
ST_5 : Operation 47 [2/3] (3.89ns)   --->   "%p_Val2_1 = mul nsw i33 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i16 %m_V_load_2 to i33" [pwm.cpp:57]
ST_5 : Operation 49 [3/3] (3.89ns)   --->   "%p_Val2_2 = mul nsw i33 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [6 x i16]* %m_V, i64 0, i64 4" [pwm.cpp:57]
ST_5 : Operation 52 [2/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 6> : 3.89ns
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %min_duty_V_read, i15 0)" [pwm.cpp:57]
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_cast = zext i31 %tmp_s to i33" [pwm.cpp:57]
ST_6 : Operation 55 [1/1] (2.59ns)   --->   "%r_V_1 = add i33 %p_Val2_s, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (2.31ns)   --->   "%tmp_5 = icmp eq i15 %tmp_34, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_9 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1, i32 15, i32 30)" [pwm.cpp:57]
ST_6 : Operation 58 [1/3] (0.00ns)   --->   "%p_Val2_1 = mul nsw i33 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i33 %p_Val2_1 to i15" [pwm.cpp:57]
ST_6 : Operation 60 [2/3] (3.89ns)   --->   "%p_Val2_2 = mul nsw i33 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i16 %m_V_load_3 to i33" [pwm.cpp:57]
ST_6 : Operation 62 [3/3] (3.89ns)   --->   "%p_Val2_3 = mul nsw i33 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [6 x i16]* %m_V, i64 0, i64 5" [pwm.cpp:57]
ST_6 : Operation 65 [2/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 66 [1/1] (2.42ns)   --->   "%tmp = icmp ult i16 %accumulator_V_load, %min_duty_V_read" [pwm.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (2.42ns)   --->   "%tmp_4 = icmp ugt i16 %accumulator_V_load, %min_duty_V_read" [pwm.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.93ns)   --->   "%or_cond = and i1 %tmp_4, %tmp_6" [pwm.cpp:63]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.89ns
ST_7 : Operation 69 [1/1] (2.07ns)   --->   "%tmp_8 = add i16 1, %tmp_9" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (2.59ns)   --->   "%r_V_1_1 = add i33 %p_Val2_1, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (2.31ns)   --->   "%tmp_5_1 = icmp eq i15 %tmp_36, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_1, i32 15, i32 30)" [pwm.cpp:57]
ST_7 : Operation 73 [1/3] (0.00ns)   --->   "%p_Val2_2 = mul nsw i33 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i33 %p_Val2_2 to i15" [pwm.cpp:57]
ST_7 : Operation 75 [2/3] (3.89ns)   --->   "%p_Val2_3 = mul nsw i33 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i16 %m_V_load_4 to i33" [pwm.cpp:57]
ST_7 : Operation 77 [3/3] (3.89ns)   --->   "%p_Val2_4 = mul nsw i33 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [1/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_7 : Operation 79 [1/1] (2.07ns)   --->   "%accumulator_V_load_o = add i16 1, %accumulator_V_load" [pwm.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (1.37ns)   --->   "%tmp_7 = select i1 %tmp_3, i16 1, i16 %accumulator_V_load_o" [pwm.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "store i16 %tmp_7, i16* @accumulator_V, align 2" [pwm.cpp:80]

 <State 8> : 3.89ns
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1, i32 32)" [pwm.cpp:57]
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_11 = select i1 %tmp_5, i16 %tmp_9, i16 %tmp_8" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_12 = select i1 %tmp_33, i16 %tmp_11, i16 %tmp_9" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (2.07ns)   --->   "%tmp_14 = add i16 1, %tmp_13" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (2.59ns)   --->   "%r_V_1_2 = add i33 %p_Val2_2, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (2.31ns)   --->   "%tmp_5_2 = icmp eq i15 %tmp_38, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_2, i32 15, i32 30)" [pwm.cpp:57]
ST_8 : Operation 89 [1/3] (0.00ns)   --->   "%p_Val2_3 = mul nsw i33 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i33 %p_Val2_3 to i15" [pwm.cpp:57]
ST_8 : Operation 91 [2/3] (3.89ns)   --->   "%p_Val2_4 = mul nsw i33 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i16 %m_V_load_5 to i33" [pwm.cpp:57]
ST_8 : Operation 93 [3/3] (3.89ns)   --->   "%p_Val2_5 = mul nsw i33 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 94 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10 = icmp ugt i16 %accumulator_V_load, %tmp_12" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.89ns
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_1)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_1, i32 32)" [pwm.cpp:57]
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_1)   --->   "%tmp_15 = select i1 %tmp_5_1, i16 %tmp_13, i16 %tmp_14" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_1)   --->   "%tmp_16 = select i1 %tmp_35, i16 %tmp_15, i16 %tmp_13" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (2.07ns)   --->   "%tmp_18 = add i16 1, %tmp_17" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (2.59ns)   --->   "%r_V_1_3 = add i33 %p_Val2_3, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (2.31ns)   --->   "%tmp_5_3 = icmp eq i15 %tmp_40, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_3, i32 15, i32 30)" [pwm.cpp:57]
ST_9 : Operation 102 [1/3] (0.00ns)   --->   "%p_Val2_4 = mul nsw i33 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i33 %p_Val2_4 to i15" [pwm.cpp:57]
ST_9 : Operation 104 [2/3] (3.89ns)   --->   "%p_Val2_5 = mul nsw i33 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 105 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10_1 = icmp ugt i16 %accumulator_V_load, %tmp_16" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 2.59ns
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_2)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_2, i32 32)" [pwm.cpp:57]
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_2)   --->   "%tmp_19 = select i1 %tmp_5_2, i16 %tmp_17, i16 %tmp_18" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_2)   --->   "%tmp_20 = select i1 %tmp_37, i16 %tmp_19, i16 %tmp_17" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (2.07ns)   --->   "%tmp_22 = add i16 1, %tmp_21" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (2.59ns)   --->   "%r_V_1_4 = add i33 %p_Val2_4, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (2.31ns)   --->   "%tmp_5_4 = icmp eq i15 %tmp_42, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_4, i32 15, i32 30)" [pwm.cpp:57]
ST_10 : Operation 113 [1/3] (0.00ns)   --->   "%p_Val2_5 = mul nsw i33 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i33 %p_Val2_5 to i15" [pwm.cpp:57]
ST_10 : Operation 115 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10_2 = icmp ugt i16 %accumulator_V_load, %tmp_20" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 2.59ns
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_3)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_3, i32 32)" [pwm.cpp:57]
ST_11 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_3)   --->   "%tmp_23 = select i1 %tmp_5_3, i16 %tmp_21, i16 %tmp_22" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_3)   --->   "%tmp_24 = select i1 %tmp_39, i16 %tmp_23, i16 %tmp_21" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (2.07ns)   --->   "%tmp_26 = add i16 1, %tmp_25" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (2.59ns)   --->   "%r_V_1_5 = add i33 %p_Val2_5, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (2.31ns)   --->   "%tmp_5_5 = icmp eq i15 %tmp_44, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_5, i32 15, i32 30)" [pwm.cpp:57]
ST_11 : Operation 123 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10_3 = icmp ugt i16 %accumulator_V_load, %tmp_24" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.43ns
ST_12 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_4)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_4, i32 32)" [pwm.cpp:57]
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_4)   --->   "%tmp_27 = select i1 %tmp_5_4, i16 %tmp_25, i16 %tmp_26" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_4)   --->   "%tmp_28 = select i1 %tmp_41, i16 %tmp_27, i16 %tmp_25" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (2.07ns)   --->   "%tmp_30 = add i16 1, %tmp_29" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10_4 = icmp ugt i16 %accumulator_V_load, %tmp_28" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 2.43ns
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_5)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_5, i32 32)" [pwm.cpp:57]
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_5)   --->   "%tmp_31 = select i1 %tmp_5_5, i16 %tmp_29, i16 %tmp_30" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_5)   --->   "%tmp_32 = select i1 %tmp_43, i16 %tmp_31, i16 %tmp_29" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%out_p_V_load = load i6* @out_p_V, align 1" [pwm.cpp:65]
ST_13 : Operation 133 [1/1] (1.37ns)   --->   "%p_out_p_V_load = select i1 %tmp, i6 -1, i6 %out_p_V_load" [pwm.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10_5 = icmp ugt i16 %accumulator_V_load, %tmp_32" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node p_out_p_V_flag_1)   --->   "%tmp1 = or i1 %or_cond, %tmp" [pwm.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_out_p_V_flag_1 = or i1 %tmp2, %tmp1" [pwm.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %p_out_p_V_flag_1, label %mergeST, label %._crit_edge172.new" [pwm.cpp:73]

 <State 14> : 2.74ns
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %min_duty_V), !map !103"
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %max_duty_V), !map !109"
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %period_V), !map !113"
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %m_V), !map !117"
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_V), !map !123"
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pwm_str) nounwind"
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %min_duty_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:44]
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %max_duty_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:45]
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %period_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:46]
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i16]* %m_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %m_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %out_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:48]
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:49]
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pwm.cpp:50]
ST_14 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_12_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_10_1, i1 false)" [pwm.cpp:65]
ST_14 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_12_1_cast = zext i2 %tmp_12_1 to i6" [pwm.cpp:65]
ST_14 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_14_1 = xor i6 %tmp_12_1_cast, -1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp5_demorgan = call i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i2(i1 %tmp_10_4, i1 %tmp_10_3, i1 %tmp_10_2, i2 0)" [pwm.cpp:65]
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp5_demorgan_cast = zext i5 %tmp5_demorgan to i6" [pwm.cpp:65]
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp5 = xor i6 %tmp5_demorgan_cast, -1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp8 = and i6 %p_out_p_V_load, %tmp_14_1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp9_demorgan = call i6 @_ssdm_op_BitConcatenate.i6.i1.i4.i1(i1 %tmp_10_5, i4 0, i1 %tmp_10)" [pwm.cpp:65]
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp9 = xor i6 %tmp9_demorgan, -1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp7 = and i6 %tmp8, %tmp9" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (1.09ns) (out node of the LUT)   --->   "%tmp_15_5 = and i6 %tmp7, %tmp5" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_out_p_V_new_1_4)   --->   "%out_p_V_new_1 = select i1 %or_cond, i6 %tmp_15_5, i6 -1" [pwm.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_out_p_V_loc_1)   --->   "%out_p_V_loc_1 = select i1 %or_cond, i6 %tmp_15_5, i6 %p_out_p_V_load" [pwm.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (1.37ns)   --->   "%p_out_p_V_new_1 = select i1 %tmp_3, i6 -1, i6 0" [pwm.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_out_p_V_new_1_4 = select i1 %tmp2, i6 %p_out_p_V_new_1, i6 %out_p_V_new_1" [pwm.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_out_p_V_loc_1 = select i1 %tmp2, i6 %p_out_p_V_new_1, i6 %out_p_V_loc_1" [pwm.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i6P(i6* %out_V, i6 %p_out_p_V_loc_1)" [pwm.cpp:82]
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "store i6 %p_out_p_V_new_1_4, i6* @out_p_V, align 1" [pwm.cpp:61]
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "br label %._crit_edge172.new"
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "ret void" [pwm.cpp:84]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('m_V_addr', pwm.cpp:57) [29]  (0 ns)
	'load' operation ('m_V_load', pwm.cpp:57) on array 'm_V' [30]  (2.32 ns)

 <State 2>: 3.43ns
The critical path consists of the following:
	s_axi read on port 'period_V' [14]  (1 ns)
	'icmp' operation ('tmp_2', pwm.cpp:68) [130]  (2.43 ns)

 <State 3>: 3.89ns
The critical path consists of the following:
	'mul' operation ('p_Val2_s', pwm.cpp:57) [32]  (3.89 ns)

 <State 4>: 3.89ns
The critical path consists of the following:
	'mul' operation ('p_Val2_s', pwm.cpp:57) [32]  (3.89 ns)

 <State 5>: 3.89ns
The critical path consists of the following:
	'mul' operation ('p_Val2_1', pwm.cpp:57) [46]  (3.89 ns)

 <State 6>: 3.89ns
The critical path consists of the following:
	'mul' operation ('p_Val2_2', pwm.cpp:57) [58]  (3.89 ns)

 <State 7>: 3.89ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3', pwm.cpp:57) [70]  (3.89 ns)

 <State 8>: 3.89ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4', pwm.cpp:57) [82]  (3.89 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation ('p_Val2_5', pwm.cpp:57) [94]  (3.89 ns)

 <State 10>: 2.59ns
The critical path consists of the following:
	'add' operation ('r_V_1_4', pwm.cpp:57) [83]  (2.59 ns)

 <State 11>: 2.59ns
The critical path consists of the following:
	'add' operation ('r_V_1_5', pwm.cpp:57) [95]  (2.59 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	'select' operation ('tmp_28', pwm.cpp:57) [90]  (0 ns)
	'icmp' operation ('tmp_10_4', pwm.cpp:65) [117]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	'select' operation ('tmp_32', pwm.cpp:57) [102]  (0 ns)
	'icmp' operation ('tmp_10_5', pwm.cpp:65) [118]  (2.43 ns)

 <State 14>: 2.74ns
The critical path consists of the following:
	'select' operation ('p_out_p_V_new_1', pwm.cpp:73) [136]  (1.37 ns)
	'select' operation ('p_out_p_V_new_1_4', pwm.cpp:73) [137]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
