// Seed: 2192252027
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd77,
    parameter id_2 = 32'd9,
    parameter id_3 = 32'd87,
    parameter id_6 = 32'd32
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  output wire _id_1;
  logic _id_3;
  ;
  wire id_4;
  logic [7:0] id_5;
  logic _id_6;
  wire [id_6 : id_2] id_7;
  wire id_8;
  assign id_5[-1-:-1] = 1;
  wire id_9;
  logic [1 : id_1  &&  ~  id_3] id_10;
  ;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_10
  );
  logic [-1 : 1] id_11;
endmodule
