WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 2000000
Number of CPUs: 1
Page size: 4096

BOP Prefetcher Initialise
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 1000000 cycles: 250047 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 01 sec)
Warmup complete CPU 0 instructions: 1000000 cycles: 250047 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 01 sec)
Simulation finished CPU 0 instructions: 2000002 cycles: 2574570 cumulative IPC: 0.7768 (Simulation time: 00 hr 00 min 11 sec)
Simulation complete CPU 0 instructions: 2000002 cycles: 2574570 cumulative IPC: 0.7768 (Simulation time: 00 hr 00 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/jalexandrou/Documents/Imperial/4Yr/ChampSim/SPEC_quick/602.gcc_s-2226B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7768 instructions: 2000002 cycles: 2574570
CPU 0 Branch Prediction Accuracy: 98.41% MPKI: 5.661 Average ROB Occupancy at Mispredict: 64.33
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0965
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.56
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     142190 HIT:        343 MISS:     141847
LLC LOAD         ACCESS:     108625 HIT:          6 MISS:     108619
LLC RFO          ACCESS:         68 HIT:          0 MISS:         68
LLC PREFETCH     ACCESS:      32543 HIT:         17 MISS:      32526
LLC WRITE        ACCESS:        241 HIT:        239 MISS:          2
LLC TRANSLATION  ACCESS:        713 HIT:         81 MISS:        632
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 222.6 cycles
cpu0_DTLB TOTAL        ACCESS:     776878 HIT:     709403 MISS:      67475
cpu0_DTLB LOAD         ACCESS:     776878 HIT:     709403 MISS:      67475
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.001 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     779727 HIT:     100805 MISS:     678922
cpu0_L1D LOAD         ACCESS:     456886 HIT:      58653 MISS:     398233
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:     294344 HIT:      14560 MISS:     279784
cpu0_L1D WRITE        ACCESS:      25646 HIT:      25568 MISS:         78
cpu0_L1D TRANSLATION  ACCESS:       2851 HIT:       2024 MISS:        827
cpu0_L1D PREFETCH REQUESTED:     388620 ISSUED:     294336 USEFUL:       3754 USELESS:        766
cpu0_L1D AVERAGE MISS LATENCY: 48.35 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     198042 HIT:       4661 MISS:     193381
cpu0_L2C LOAD         ACCESS:     136515 HIT:       3339 MISS:     133176
cpu0_L2C RFO          ACCESS:         71 HIT:          3 MISS:         68
cpu0_L2C PREFETCH     ACCESS:      60395 HIT:        973 MISS:      59422
cpu0_L2C WRITE        ACCESS:        238 HIT:        236 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:        823 HIT:        110 MISS:        713
cpu0_L2C PREFETCH REQUESTED:       9049 ISSUED:       9049 USEFUL:       6136 USELESS:        480
cpu0_L2C AVERAGE MISS LATENCY: 175.2 cycles
cpu0_STLB TOTAL        ACCESS:       2940 HIT:        166 MISS:       2774
cpu0_STLB LOAD         ACCESS:       2940 HIT:        166 MISS:       2774
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 277.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     133215
  ROW_BUFFER_MISS:       8608
 AVG DBUS CONGESTED CYCLE: 3.979
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         82
  FULL:        151
