0.6
2019.1
May 24 2019
15:06:07
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/lab1_alu_tb.v,1587910444,verilog,,,,lab1_alu_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/lab1_sort_tb.v,1588163031,verilog,,,,lab1_sort_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/sort_2alu_tb.v,1587910530,verilog,,,,sort_2alu_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/sort_new_tb.v,1587906513,verilog,,,,sort_new_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/ALU.v,1587914024,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/mux.v,,alu,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/mux.v,1587910346,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/register.v,,mux2;mux4,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/register.v,1587910359,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/xjh.v,,register,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/sort.v,1588054719,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/lab1_sort_tb.v,,sort,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/sort_2alu.v,1588057356,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/sort_2alu_tb.v,,sort_2alu,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/sort_new.v,1588056839,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/sort_new_tb.v,,sort_new,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/xjh.v,1588163495,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/lab1_sort_tb.v,,xalu;xmux2;xmux4;xregister;xsort,,,,,,,,
