INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.gen/sources_1/ip/PLL/PLL_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLL_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.gen/sources_1/ip/PLL/PLL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ACTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/Bridge.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/IMMGEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMGEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MUX2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MUX4_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MiniRVCPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/NPC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/RF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/myCPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sim_1/new/tb_miniRV_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_mem
