#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Aug 22 11:42:19 2025
# Process ID: 11788
# Current directory: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21364 D:\university\studies\FPGA\PJ_FPGA\GA_Genetic_algorithm\GA\GA.xpr
# Log file: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/vivado.log
# Journal file: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 929.641 ; gain = 223.781
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation.sv w ]
add_files -fileset sim_1 D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation.sv
set_property top mutation [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation.sv
file delete -force D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv w ]
add_files -fileset sim_1 D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fitness_evaluator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fitness_evaluator_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/fitness_evaluator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fitness_evaluator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/fitness_evaluator_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fitness_evaluator_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fitness_evaluator_tb_behav xil_defaultlib.fitness_evaluator_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fitness_evaluator_tb_behav xil_defaultlib.fitness_evaluator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/fitness_evaluator.sv" Line 1. Module fitness_evaluator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fitness_evaluator_if
Compiling module xil_defaultlib.fitness_evaluator
Compiling module xil_defaultlib.fitness_evaluator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fitness_evaluator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fitness_evaluator_tb_behav -key {Behavioral:sim_1:Functional:fitness_evaluator_tb} -tclbatch {fitness_evaluator_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source fitness_evaluator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1: All zeros chromosome
Test 2: All ones chromosome
Test 3: Single bit set
Test 4: Half ones
Test 5: Alternating bits
Test 6: Near-max ones (15 ones)
Test 7: Start held high
Test 8: Back-to-back evaluations
Test 9: Reset during evaluation
ERROR: Reset did not clear outputs! Fitness: 16, Done: 1
Test 10: Idle (no start)
ERROR: evaluation_done high in idle!
Starting random tests...
Adding back-to-back random eval
ERROR @ time = 193000: Test 23 - evaluation_done not asserted! Actual: 0 | Chromosome: b889 | Start_Evaluation: 0 | Fitness: 7 | Expected_Fitness: 7 | Reset: 0
ERROR @ time = 275000: Test 33 - evaluation_done not asserted! Actual: 0 | Chromosome: ea70 | Start_Evaluation: 0 | Fitness: 8 | Expected_Fitness: 8 | Reset: 0
Adding back-to-back random eval
ERROR @ time = 365000: Test 44 - evaluation_done not asserted! Actual: 0 | Chromosome: a09b | Start_Evaluation: 0 | Fitness: 7 | Expected_Fitness: 7 | Reset: 0
ERROR @ time = 447000: Test 54 - evaluation_done not asserted! Actual: 0 | Chromosome: fb82 | Start_Evaluation: 0 | Fitness: 9 | Expected_Fitness: 9 | Reset: 0
Adding back-to-back random eval
ERROR @ time = 537000: Test 65 - evaluation_done not asserted! Actual: 0 | Chromosome: 2480 | Start_Evaluation: 0 | Fitness: 3 | Expected_Fitness: 3 | Reset: 0
ERROR @ time = 619000: Test 75 - evaluation_done not asserted! Actual: 0 | Chromosome: b42b | Start_Evaluation: 0 | Fitness: 8 | Expected_Fitness: 8 | Reset: 0
Adding back-to-back random eval
ERROR @ time = 709000: Test 86 - evaluation_done not asserted! Actual: 0 | Chromosome: 2c3e | Start_Evaluation: 0 | Fitness: 8 | Expected_Fitness: 8 | Reset: 0
ERROR @ time = 791000: Test 96 - evaluation_done not asserted! Actual: 0 | Chromosome: 865e | Start_Evaluation: 0 | Fitness: 8 | Expected_Fitness: 8 | Reset: 0
Adding back-to-back random eval
ERROR @ time = 881000: Test 107 - evaluation_done not asserted! Actual: 0 | Chromosome: cc3a | Start_Evaluation: 0 | Fitness: 8 | Expected_Fitness: 8 | Reset: 0
Test finished. Ran 116 tests, errors = 11
TEST FAILED
$finish called at time : 957 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/fitness_evaluator_TB.sv" Line 274
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fitness_evaluator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 998.613 ; gain = 18.816
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top mutation_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:370]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:75]
ERROR: [VRFC 10-3818] variable 'swap_pos1' is driven by invalid combination of procedural drivers [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:35]
WARNING: [VRFC 10-2921] 'swap_pos1' driven by this always_comb block should not be driven by any other process [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_3
launch_runs synth_3 -jobs 8
[Fri Aug 22 14:53:10 2025] Launched synth_3...
Run output will be captured here: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:370]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:75]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim/xsim.dir/mutation_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 22 14:55:17 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PASS: Test 1
PASS: Test 2
PASS: Test 3
PASS: Test 4
PASS: Test 5
PASS: Test 6
PASS: Test 7
PASS: Test 8
PASS: Test 9
PASS: Test 10
PASS: Test 11
PASS: Test 12
PASS: Test 13
PASS: Test 14
PASS: Test 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1055.020 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1055.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.020 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:424]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PASS test           1: Output matches 0000
PASS test           2: Output matches aaaa
PASS test           3: Output matches f0f0
PASS test           4: Output matches 0f0f
PASS test           5: Output matches aaaa
PASS test           6: Output matches ffff
PASS test           7: Output matches 0000
PASS test           8: Output matches 0f0f
PASS test           9: Output matches aaaa
PASS test          10: Output matches f0f0
PASS test          11: Output matches 0f0f
PASS test          12: Output matches aaaa
PASS test          13: Output matches ffff
PASS test          14: Output matches 0000
PASS test          15: Output matches aaaa
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
PASS test          17: Output matches 69d2
ERROR in test          18: Expected e67a, Got a07e
PASS test          19: Output matches 05fa
PASS test          20: Output matches cc1f
PASS test          21: Output matches a718
PASS test          22: Output matches c27e
PASS test          23: Output matches 95ff
ERROR in test          24: Expected 8d1b, Got 03e6
PASS test          25: Output matches 07f0
PASS test          26: Output matches 1181
PASS test          27: Output matches 743e
ERROR in test          28: Expected 50c4, Got d741
PASS test          29: Output matches fd08
PASS test          30: Output matches 7b93
ERROR in test          31: Expected de4f, Got 3b54
PASS test          32: Output matches 2d2d
PASS test          33: Output matches 79ae
PASS test          34: Output matches 3810
ERROR in test          35: Expected ed97, Got 953c
ERROR in test          36: Expected 8d55, Got 8d47
PASS test          37: Output matches 9cb6
PASS test          38: Output matches 4c33
PASS test          39: Output matches c8eb
ERROR in test          40: Expected 1c32, Got 7374
ERROR in test          41: Expected 106a, Got b238
PASS test          42: Output matches d04c
PASS test          43: Output matches 1d4a
PASS test          44: Output matches 52d4
ERROR in test          45: Expected bd1f, Got 17b5
PASS test          46: Output matches 2514
ERROR in test          47: Expected 1740, Got 8459
ERROR in test          48: Expected 95c8, Got d97e
ERROR in test          49: Expected 0897, Got 6c4a
PASS test          50: Output matches 940c
PASS test          51: Output matches e9ec
ERROR in test          52: Expected dc61, Got 0398
PASS test          53: Output matches bf6b
PASS test          54: Output matches 7b5f
ERROR in test          55: Expected 3fcd, Got 2a2b
PASS test          56: Output matches ad2f
PASS test          57: Output matches 8f0a
ERROR in test          58: Expected bdc4, Got bccc
ERROR in test          59: Expected 7039, Got cd25
PASS test          60: Output matches 7f82
PASS test          61: Output matches 4f40
PASS test          62: Output matches 69b1
PASS test          63: Output matches 7c03
PASS test          64: Output matches 1540
ERROR in test          65: Expected 739e, Got 7872
PASS test          66: Output matches e007
PASS test          67: Output matches 5e38
PASS test          68: Output matches bc09
ERROR in test          69: Expected 634a, Got 632a
PASS test          70: Output matches cf9e
ERROR in test          71: Expected af88, Got 70c1
ERROR in test          72: Expected 19c4, Got 9c03
ERROR in test          73: Expected eb54, Got eb1c
ERROR in test          74: Expected de62, Got c6d5
PASS test          75: Output matches 4987
PASS test          76: Output matches 0683
PASS test          77: Output matches bd59
PASS test          78: Output matches 84b2
ERROR in test          79: Expected 6aa0, Got 8705
PASS test          80: Output matches af70
ERROR in test          81: Expected 484b, Got 6e12
ERROR in test          82: Expected cb48, Got b6a1
PASS test          83: Output matches 3906
PASS test          84: Output matches 7be4
PASS test          85: Output matches 2db8
ERROR in test          86: Expected f0d5, Got d587
ERROR in test          87: Expected 22c1, Got 7745
ERROR in test          88: Expected c114, Got ca20
ERROR in test          89: Expected 032d, Got ac0f
ERROR in test          90: Expected c0bc, Got cd58
PASS test          91: Output matches 4694
PASS test          92: Output matches a8c6
ERROR in test          93: Expected 8bd7, Got df91
ERROR in test          94: Expected 6642, Got 1541
PASS test          95: Output matches b222
PASS test          96: Output matches 87d3
PASS test          97: Output matches eac5
PASS test          98: Output matches 218c
PASS test          99: Output matches d4ed
PASS test         100: Output matches 029d
PASS test         101: Output matches 12b8
PASS test         102: Output matches b760
PASS test         103: Output matches 7869
PASS test         104: Output matches 4097
PASS test         105: Output matches 3178
PASS test         106: Output matches 1ff8
PASS test         107: Output matches 0eb5
PASS test         108: Output matches 1067
ERROR in test         109: Expected a743, Got 895e
ERROR in test         110: Expected b903, Got 4d0f
PASS test         111: Output matches 7d55
PASS test         112: Output matches c442
ERROR in test         113: Expected 1bbe, Got dff5
PASS test         114: Output matches df23
PASS test         115: Output matches d235
ERROR in test         116: Expected 91d9, Got 9599
Tests completed:         116, Errors:          36
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 561
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.020 ; gain = 0.000
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 562
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:424]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
PASS test           1: Output matches 0000
PASS test           2: Output matches aaaa
PASS test           3: Output matches f0f0
PASS test           4: Output matches 0f0f
PASS test           5: Output matches aaaa
PASS test           6: Output matches ffff
PASS test           7: Output matches 0000
PASS test           8: Output matches 0f0f
PASS test           9: Output matches aaaa
PASS test          10: Output matches f0f0
PASS test          11: Output matches 0f0f
PASS test          12: Output matches aaaa
PASS test          13: Output matches ffff
PASS test          14: Output matches 0000
PASS test          15: Output matches aaaa
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
PASS test          17: Output matches 69d2
ERROR at test 18: Mode=11, child_in=0x6526, mutation_rate=249, LSFR_input=0x934c, mutation_done=1
Expected child_out=0xe67a, but got 0xa07e
Details: Probabilistic check passed (LSFR[7:0]=76  < rate=249)
Scramble: mask=0x934c
PASS test          19: Output matches 05fa
PASS test          20: Output matches cc1f
PASS test          21: Output matches a718
PASS test          22: Output matches c27e
PASS test          23: Output matches 95ff
ERROR at test 24: Mode=100, child_in=0x8b6e, mutation_rate=189, LSFR_input=0x0675, mutation_done=1
Expected child_out=0x8d1b, but got 0x03e6
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=189)
Combined: flip_mask=0x0675, pos1=5, pos2=7
PASS test          25: Output matches 07f0
PASS test          26: Output matches 1181
PASS test          27: Output matches 743e
ERROR at test 28: Mode=11, child_in=0xd741, mutation_rate=188, LSFR_input=0x8785, mutation_done=1
Expected child_out=0x50c4, but got 0xd741
Details: Probabilistic check passed (LSFR[7:0]=133  < rate=188)
Scramble: mask=0x8785
PASS test          29: Output matches fd08
PASS test          30: Output matches 7b93
ERROR at test 31: Mode=11, child_in=0xde4f, mutation_rate=98, LSFR_input=0x7289, mutation_done=1
Expected child_out=0xde4f, but got 0x3b54
Details: Probabilistic check failed (LSFR[7:0]=137 >= rate=98)
Scramble: mask=0x7289
PASS test          32: Output matches 2d2d
PASS test          33: Output matches 79ae
PASS test          34: Output matches 3810
ERROR at test 35: Mode=0, child_in=0x3f96, mutation_rate=125, LSFR_input=0xd201, mutation_done=1
Expected child_out=0xed97, but got 0x953c
Details: Probabilistic check passed (LSFR[7:0]=1  < rate=125)
Bit-Flip: flip_mask=0xd201
ERROR at test 36: Mode=1, child_in=0x8d47, mutation_rate=183, LSFR_input=0x1314, mutation_done=1
Expected child_out=0x8d55, but got 0x8d47
Details: Probabilistic check passed (LSFR[7:0]=20  < rate=183)
Bit-Swap: pos1=4, pos2=1
PASS test          37: Output matches 9cb6
PASS test          38: Output matches 4c33
PASS test          39: Output matches c8eb
ERROR at test 40: Mode=0, child_in=0x8c8b, mutation_rate=254, LSFR_input=0x90b9, mutation_done=1
Expected child_out=0x1c32, but got 0x7374
Details: Probabilistic check passed (LSFR[7:0]=185  < rate=254)
Bit-Flip: flip_mask=0x90b9
ERROR at test 41: Mode=11, child_in=0xcf24, mutation_rate=138, LSFR_input=0xdf4e, mutation_done=1
Expected child_out=0x106a, but got 0xb238
Details: Probabilistic check passed (LSFR[7:0]=78  < rate=138)
Scramble: mask=0xdf4e
PASS test          42: Output matches d04c
PASS test          43: Output matches 1d4a
PASS test          44: Output matches 52d4
ERROR at test 45: Mode=0, child_in=0xbd1f, mutation_rate=133, LSFR_input=0x6f9a, mutation_done=1
Expected child_out=0xbd1f, but got 0x17b5
Details: Probabilistic check failed (LSFR[7:0]=154 >= rate=133)
Bit-Flip: flip_mask=0x6f9a
PASS test          46: Output matches 2514
ERROR at test 47: Mode=11, child_in=0x1740, mutation_rate=27, LSFR_input=0x982c, mutation_done=1
Expected child_out=0x1740, but got 0x8459
Details: Probabilistic check failed (LSFR[7:0]=44 >= rate=27)
Scramble: mask=0x982c
ERROR at test 48: Mode=0, child_in=0x62c5, mutation_rate=224, LSFR_input=0xf70d, mutation_done=1
Expected child_out=0x95c8, but got 0xd97e
Details: Probabilistic check passed (LSFR[7:0]=13  < rate=224)
Bit-Flip: flip_mask=0xf70d
ERROR at test 49: Mode=0, child_in=0xd7f1, mutation_rate=195, LSFR_input=0xdf66, mutation_done=1
Expected child_out=0x0897, but got 0x6c4a
Details: Probabilistic check passed (LSFR[7:0]=102  < rate=195)
Bit-Flip: flip_mask=0xdf66
PASS test          50: Output matches 940c
PASS test          51: Output matches e9ec
ERROR at test 52: Mode=11, child_in=0x96b0, mutation_rate=241, LSFR_input=0x6ad0, mutation_done=1
Expected child_out=0xdc61, but got 0x0398
Details: Probabilistic check passed (LSFR[7:0]=208  < rate=241)
Scramble: mask=0x6ad0
PASS test          53: Output matches bf6b
PASS test          54: Output matches 7b5f
ERROR at test 55: Mode=11, child_in=0x2d50, mutation_rate=194, LSFR_input=0x129d, mutation_done=1
Expected child_out=0x3fcd, but got 0x2a2b
Details: Probabilistic check passed (LSFR[7:0]=157  < rate=194)
Scramble: mask=0x129d
PASS test          56: Output matches ad2f
PASS test          57: Output matches 8f0a
ERROR at test 58: Mode=1, child_in=0xbccc, mutation_rate=190, LSFR_input=0xc283, mutation_done=1
Expected child_out=0xbdc4, but got 0xbccc
Details: Probabilistic check passed (LSFR[7:0]=131  < rate=190)
Bit-Swap: pos1=3, pos2=8
ERROR at test 59: Mode=11, child_in=0xcd25, mutation_rate=112, LSFR_input=0xfd1e, mutation_done=1
Expected child_out=0x7039, but got 0xcd25
Details: Probabilistic check passed (LSFR[7:0]=30  < rate=112)
Scramble: mask=0xfd1e
PASS test          60: Output matches 7f82
PASS test          61: Output matches 4f40
PASS test          62: Output matches 69b1
PASS test          63: Output matches 7c03
PASS test          64: Output matches 1540
ERROR at test 65: Mode=11, child_in=0xf235, mutation_rate=208, LSFR_input=0x85a3, mutation_done=1
Expected child_out=0x739e, but got 0x7872
Details: Probabilistic check passed (LSFR[7:0]=163  < rate=208)
Scramble: mask=0x85a3
PASS test          66: Output matches e007
PASS test          67: Output matches 5e38
PASS test          68: Output matches bc09
ERROR at test 69: Mode=1, child_in=0x632a, mutation_rate=210, LSFR_input=0x3165, mutation_done=1
Expected child_out=0x634a, but got 0x632a
Details: Probabilistic check passed (LSFR[7:0]=101  < rate=210)
Bit-Swap: pos1=5, pos2=6
PASS test          70: Output matches cf9e
ERROR at test 71: Mode=100, child_in=0x16a7, mutation_rate=172, LSFR_input=0xb923, mutation_done=1
Expected child_out=0xaf88, but got 0x70c1
Details: Probabilistic check passed (LSFR[7:0]=35  < rate=172)
Combined: flip_mask=0xb923, pos1=3, pos2=2
ERROR at test 72: Mode=11, child_in=0x2a79, mutation_rate=191, LSFR_input=0x1bbd, mutation_done=1
Expected child_out=0x19c4, but got 0x9c03
Details: Probabilistic check passed (LSFR[7:0]=189  < rate=191)
Scramble: mask=0x1bbd
ERROR at test 73: Mode=10, child_in=0xeb1c, mutation_rate=251, LSFR_input=0x6336, mutation_done=1
Expected child_out=0xeb54, but got 0xeb1c
Details: Probabilistic check passed (LSFR[7:0]=54  < rate=251)
Inversion: sorted_start=3, sorted_end=6
ERROR at test 74: Mode=11, child_in=0xb6c8, mutation_rate=214, LSFR_input=0x68aa, mutation_done=1
Expected child_out=0xde62, but got 0xc6d5
Details: Probabilistic check passed (LSFR[7:0]=170  < rate=214)
Scramble: mask=0x68aa
PASS test          75: Output matches 4987
PASS test          76: Output matches 0683
PASS test          77: Output matches bd59
PASS test          78: Output matches 84b2
ERROR at test 79: Mode=11, child_in=0x8705, mutation_rate=177, LSFR_input=0xec85, mutation_done=1
Expected child_out=0x6aa0, but got 0x8705
Details: Probabilistic check passed (LSFR[7:0]=133  < rate=177)
Scramble: mask=0xec85
PASS test          80: Output matches af70
ERROR at test 81: Mode=11, child_in=0xb4ba, mutation_rate=222, LSFR_input=0xfc70, mutation_done=1
Expected child_out=0x484b, but got 0x6e12
Details: Probabilistic check passed (LSFR[7:0]=112  < rate=222)
Scramble: mask=0xfc70
ERROR at test 82: Mode=11, child_in=0xe06b, mutation_rate=212, LSFR_input=0x2b61, mutation_done=1
Expected child_out=0xcb48, but got 0xb6a1
Details: Probabilistic check passed (LSFR[7:0]=97  < rate=212)
Scramble: mask=0x2b61
PASS test          83: Output matches 3906
PASS test          84: Output matches 7be4
PASS test          85: Output matches 2db8
ERROR at test 86: Mode=10, child_in=0xd587, mutation_rate=239, LSFR_input=0xd102, mutation_done=1
Expected child_out=0xf0d5, but got 0xd587
Details: Probabilistic check passed (LSFR[7:0]=2  < rate=239)
Inversion: sorted_start=1, sorted_end=13
ERROR at test 87: Mode=11, child_in=0x22c1, mutation_rate=133, LSFR_input=0x2bc2, mutation_done=1
Expected child_out=0x22c1, but got 0x7745
Details: Probabilistic check failed (LSFR[7:0]=194 >= rate=133)
Scramble: mask=0x2bc2
ERROR at test 88: Mode=10, child_in=0xca20, mutation_rate=255, LSFR_input=0xd056, mutation_done=1
Expected child_out=0xc114, but got 0xca20
Details: Probabilistic check passed (LSFR[7:0]=86  < rate=255)
Inversion: sorted_start=0, sorted_end=13
ERROR at test 89: Mode=100, child_in=0xac0f, mutation_rate=50, LSFR_input=0xaf22, mutation_done=1
Expected child_out=0x032d, but got 0xac0f
Details: Probabilistic check passed (LSFR[7:0]=34  < rate=50)
Combined: flip_mask=0xaf22, pos1=2, pos2=2
ERROR at test 90: Mode=100, child_in=0x0194, mutation_rate=237, LSFR_input=0xd12c, mutation_done=1
Expected child_out=0xc0bc, but got 0xcd58
Details: Probabilistic check passed (LSFR[7:0]=44  < rate=237)
Combined: flip_mask=0xd12c, pos1=12, pos2=2
PASS test          91: Output matches 4694
PASS test          92: Output matches a8c6
ERROR at test 93: Mode=100, child_in=0xfdb3, mutation_rate=177, LSFR_input=0x7664, mutation_done=1
Expected child_out=0x8bd7, but got 0xdf91
Details: Probabilistic check passed (LSFR[7:0]=100  < rate=177)
Combined: flip_mask=0x7664, pos1=4, pos2=6
ERROR at test 94: Mode=11, child_in=0x681c, mutation_rate=242, LSFR_input=0x4e4e, mutation_done=1
Expected child_out=0x6642, but got 0x1541
Details: Probabilistic check passed (LSFR[7:0]=78  < rate=242)
Scramble: mask=0x4e4e
PASS test          95: Output matches b222
PASS test          96: Output matches 87d3
PASS test          97: Output matches eac5
PASS test          98: Output matches 218c
PASS test          99: Output matches d4ed
PASS test         100: Output matches 029d
PASS test         101: Output matches 12b8
PASS test         102: Output matches b760
PASS test         103: Output matches 7869
PASS test         104: Output matches 4097
PASS test         105: Output matches 3178
PASS test         106: Output matches 1ff8
PASS test         107: Output matches 0eb5
PASS test         108: Output matches 1067
ERROR at test 109: Mode=11, child_in=0xdc70, mutation_rate=236, LSFR_input=0x7b33, mutation_done=1
Expected child_out=0xa743, but got 0x895e
Details: Probabilistic check passed (LSFR[7:0]=51  < rate=236)
Scramble: mask=0x7b33
ERROR at test 110: Mode=11, child_in=0xeb37, mutation_rate=179, LSFR_input=0x423c, mutation_done=1
Expected child_out=0xb903, but got 0x4d0f
Details: Probabilistic check passed (LSFR[7:0]=60  < rate=179)
Scramble: mask=0x423c
PASS test         111: Output matches 7d55
PASS test         112: Output matches c442
ERROR at test 113: Mode=0, child_in=0xdff5, mutation_rate=100, LSFR_input=0xc44b, mutation_done=1
Expected child_out=0x1bbe, but got 0xdff5
Details: Probabilistic check passed (LSFR[7:0]=75  < rate=100)
Bit-Flip: flip_mask=0xc44b
PASS test         114: Output matches df23
PASS test         115: Output matches d235
ERROR at test 116: Mode=10, child_in=0x9599, mutation_rate=241, LSFR_input=0x4ce0, mutation_done=1
Expected child_out=0x91d9, but got 0x9599
Details: Probabilistic check passed (LSFR[7:0]=224  < rate=241)
Inversion: sorted_start=4, sorted_end=12
Tests completed:         116, Errors:          36
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 578
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.020 ; gain = 0.000
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 579
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PASS test           1: Output matches 0x0000
PASS test           2: Output matches 0xaaaa
PASS test           3: Output matches 0xf0f0
PASS test           4: Output matches 0x0f0f
PASS test           5: Output matches 0xaaaa
PASS test           6: Output matches 0xffff
PASS test           7: Output matches 0x0000
PASS test           8: Output matches 0x0f0f
PASS test           9: Output matches 0xaaaa
PASS test          10: Output matches 0xf0f0
PASS test          11: Output matches 0x0f0f
PASS test          12: Output matches 0xaaaa
PASS test          13: Output matches 0xffff
PASS test          14: Output matches 0x0000
PASS test          15: Output matches 0xaaaa
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
PASS test          17: Output matches 0x406c
PASS test          18: Output matches 0xb81b
PASS test          19: Output matches 0x21ed
PASS test          20: Output matches 0x8714
PASS test          21: Output matches 0x8d0e
ERROR at test 22: Mode=10, child_in=0x592d, mutation_rate=255, LSFR_input=0xe8e6, mutation_done=1
Expected child_out=0x4d2d, but got 0x592d
Details: Probabilistic check passed (LSFR[7:0]=230  < rate=255)
Inversion: sorted_start=8, sorted_end=14
PASS test          23: Output matches 0x0045
PASS test          24: Output matches 0xc2c4
PASS test          25: Output matches 0x58c3
PASS test          26: Output matches 0xe431
PASS test          27: Output matches 0xec22
PASS test          28: Output matches 0xfda3
PASS test          29: Output matches 0x71e1
PASS test          30: Output matches 0x4923
PASS test          31: Output matches 0x462b
PASS test          32: Output matches 0xc1be
PASS test          33: Output matches 0xa00d
PASS test          34: Output matches 0xcd3a
PASS test          35: Output matches 0x46e8
PASS test          36: Output matches 0x7ef9
PASS test          37: Output matches 0xbe8f
ERROR at test 38: Mode=1, child_in=0x4bd6, mutation_rate=235, LSFR_input=0x2eaa, mutation_done=1
Expected child_out=0xcbd6, but got 0x4bd6
Details: Probabilistic check passed (LSFR[7:0]=170  < rate=235)
Bit-Swap: pos1=15, pos2=4
PASS test          39: Output matches 0x1773
PASS test          40: Output matches 0x34c0
PASS test          41: Output matches 0xfdab
ERROR at test 42: Mode=10, child_in=0x8a36, mutation_rate=74, LSFR_input=0x912d, mutation_done=1
Expected child_out=0x8b62, but got 0x8a36
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=74)
Inversion: sorted_start=1, sorted_end=9
PASS test          43: Output matches 0x595a
PASS test          44: Output matches 0x29a6
PASS test          45: Output matches 0x46f0
PASS test          46: Output matches 0xf2d3
PASS test          47: Output matches 0x56e3
PASS test          48: Output matches 0x8407
PASS test          49: Output matches 0x9338
ERROR at test 50: Mode=11, child_in=0xf5fd, mutation_rate=236, LSFR_input=0xecc2, mutation_done=1
Expected child_out=0x293f, but got 0x193f
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=236)
Scramble: mask=0xecc2
ERROR at test 51: Mode=11, child_in=0xcdee, mutation_rate=176, LSFR_input=0x8785, mutation_done=1
Expected child_out=0x4acb, but got 0x4a6b
Details: Probabilistic check passed (LSFR[7:0]=133  < rate=176)
Scramble: mask=0x8785
PASS test          52: Output matches 0x61fb
PASS test          53: Output matches 0x4be7
PASS test          54: Output matches 0xe297
PASS test          55: Output matches 0xa203
PASS test          56: Output matches 0x1d62
PASS test          57: Output matches 0x4ab2
PASS test          58: Output matches 0xf7e1
PASS test          59: Output matches 0xe08d
PASS test          60: Output matches 0x43b7
PASS test          61: Output matches 0x10dd
PASS test          62: Output matches 0x905f
PASS test          63: Output matches 0xdf9f
PASS test          64: Output matches 0x4950
PASS test          65: Output matches 0xc553
PASS test          66: Output matches 0xda94
PASS test          67: Output matches 0xccc9
PASS test          68: Output matches 0xacd1
ERROR at test 69: Mode=10, child_in=0x0b09, mutation_rate=158, LSFR_input=0x3f75, mutation_done=1
Expected child_out=0x8681, but got 0x0b09
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=158)
Inversion: sorted_start=3, sorted_end=15
ERROR at test 70: Mode=11, child_in=0xc712, mutation_rate=167, LSFR_input=0x8f9e, mutation_done=1
Expected child_out=0x888c, but got 0x488c
Details: Probabilistic check passed (LSFR[7:0]=158  < rate=167)
Scramble: mask=0x8f9e
PASS test          71: Output matches 0x8096
PASS test          72: Output matches 0xf9db
ERROR at test 73: Mode=11, child_in=0x1082, mutation_rate=200, LSFR_input=0xe900, mutation_done=1
Expected child_out=0xfb80, but got 0xf982
Details: Probabilistic check passed (LSFR[7:0]=0  < rate=200)
Scramble: mask=0xe900
PASS test          74: Output matches 0x3afb
PASS test          75: Output matches 0xd9e8
PASS test          76: Output matches 0xdcdf
ERROR at test 77: Mode=10, child_in=0x2667, mutation_rate=178, LSFR_input=0xcd57, mutation_done=1
Expected child_out=0x1667, but got 0x2667
Details: Probabilistic check passed (LSFR[7:0]=87  < rate=178)
Inversion: sorted_start=12, sorted_end=13
PASS test          78: Output matches 0x2cea
ERROR at test 79: Mode=1, child_in=0xea43, mutation_rate=112, LSFR_input=0x3a47, mutation_done=1
Expected child_out=0xeb43, but got 0xea43
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=112)
Bit-Swap: pos1=8, pos2=6
ERROR at test 80: Mode=11, child_in=0x6ef5, mutation_rate=186, LSFR_input=0x8c07, mutation_done=1
Expected child_out=0xf272, but got 0xe2f2
Details: Probabilistic check passed (LSFR[7:0]=7  < rate=186)
Scramble: mask=0x8c07
PASS test          81: Output matches 0xf5fb
PASS test          82: Output matches 0xa56b
PASS test          83: Output matches 0x5a25
ERROR at test 84: Mode=10, child_in=0x3a90, mutation_rate=184, LSFR_input=0xc55b, mutation_done=1
Expected child_out=0x2570, but got 0x3a90
Details: Probabilistic check passed (LSFR[7:0]=91  < rate=184)
Inversion: sorted_start=5, sorted_end=12
PASS test          85: Output matches 0x7396
PASS test          86: Output matches 0xef7a
PASS test          87: Output matches 0x1d33
PASS test          88: Output matches 0xf2ba
PASS test          89: Output matches 0x157c
PASS test          90: Output matches 0xdf9c
PASS test          91: Output matches 0x8bac
PASS test          92: Output matches 0x8d40
PASS test          93: Output matches 0xd3d4
PASS test          94: Output matches 0x7c9b
PASS test          95: Output matches 0x7a4e
PASS test          96: Output matches 0xe26b
PASS test          97: Output matches 0x7a63
ERROR at test 98: Mode=11, child_in=0x1c60, mutation_rate=237, LSFR_input=0xebdc, mutation_done=1
Expected child_out=0xdfbc, but got 0xf7bc
Details: Probabilistic check passed (LSFR[7:0]=220  < rate=237)
Scramble: mask=0xebdc
PASS test          99: Output matches 0x6140
PASS test         100: Output matches 0xd74d
PASS test         101: Output matches 0xfd9f
PASS test         102: Output matches 0x003d
PASS test         103: Output matches 0x7493
PASS test         104: Output matches 0xca56
ERROR at test 105: Mode=10, child_in=0x42bf, mutation_rate=248, LSFR_input=0x4c75, mutation_done=1
Expected child_out=0x5a8f, but got 0x42bf
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=248)
Inversion: sorted_start=4, sorted_end=12
PASS test         106: Output matches 0x8356
PASS test         107: Output matches 0xb4ce
PASS test         108: Output matches 0xd4c6
PASS test         109: Output matches 0xe37b
PASS test         110: Output matches 0xf3e3
PASS test         111: Output matches 0xd053
ERROR at test 112: Mode=1, child_in=0xbb8a, mutation_rate=245, LSFR_input=0x5bc2, mutation_done=1
Expected child_out=0xab86, but got 0xbb8a
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=245)
Bit-Swap: pos1=3, pos2=14
PASS test         113: Output matches 0x1ac2
PASS test         114: Output matches 0xfd22
PASS test         115: Output matches 0xdd17
PASS test         116: Output matches 0xbc3a
Tests completed:         116, Errors:          15
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 596
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.191 ; gain = 0.172
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 597
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:444]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:81]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
PASS test           1: Output matches 0000
PASS test           2: Output matches aaaa
PASS test           3: Output matches f0f0
PASS test           4: Output matches 0f0f
PASS test           5: Output matches aaaa
PASS test           6: Output matches ffff
PASS test           7: Output matches 0000
PASS test           8: Output matches 0f0f
PASS test           9: Output matches aaaa
PASS test          10: Output matches f0f0
PASS test          11: Output matches 0f0f
PASS test          12: Output matches aaaa
PASS test          13: Output matches ffff
PASS test          14: Output matches 0000
PASS test          15: Output matches aaaa
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
PASS test          17: Output matches 69d2
ERROR at test 18: Mode=11, child_in=0x6526, mutation_rate=249, LSFR_value=0xc558, mutation_done=1
Expected child_out=0xa15e, but got 0xa07e
Details: Probabilistic check passed (LSFR[7:0]=88  < rate=249)
Scramble: mask=0xc558
PASS test          19: Output matches 05fa
PASS test          20: Output matches cc1f
PASS test          21: Output matches a718
PASS test          22: Output matches c27e
PASS test          23: Output matches 95ff
ERROR at test 24: Mode=100, child_in=0x8b6e, mutation_rate=189, LSFR_value=0x2eaa, mutation_done=1
Expected child_out=0xa5c4, but got 0x03e6
Details: Probabilistic check passed (LSFR[7:0]=170  < rate=189)
Combined: flip_mask=0x2eaa, pos1=10, pos2=10
PASS test          25: Output matches 07f0
PASS test          26: Output matches 1181
PASS test          27: Output matches 743e
PASS test          28: Output matches d741
ERROR at test 29: Mode=1, child_in=0xfd08, mutation_rate=222, LSFR_value=0x4837, mutation_done=1
Expected child_out=0xfd80, but got 0xfd08
Details: Probabilistic check passed (LSFR[7:0]=55  < rate=222)
Bit-Swap: pos1=7, pos2=3
PASS test          30: Output matches 7b93
ERROR at test 31: Mode=11, child_in=0xde4f, mutation_rate=98, LSFR_value=0xe51b, mutation_done=1
Expected child_out=0x3356, but got 0x3b54
Details: Probabilistic check passed (LSFR[7:0]=27  < rate=98)
Scramble: mask=0xe51b
PASS test          32: Output matches 2d2d
PASS test          33: Output matches 79ae
PASS test          34: Output matches 3810
ERROR at test 35: Mode=0, child_in=0x3f96, mutation_rate=125, LSFR_value=0x270b, mutation_done=1
Expected child_out=0x189d, but got 0x953c
Details: Probabilistic check passed (LSFR[7:0]=11  < rate=125)
Bit-Flip: flip_mask=0x270b
PASS test          36: Output matches 8d47
PASS test          37: Output matches 9cb6
PASS test          38: Output matches 4c33
PASS test          39: Output matches c8eb
ERROR at test 40: Mode=0, child_in=0x8c8b, mutation_rate=254, LSFR_value=0xc0b2, mutation_done=1
Expected child_out=0x4c39, but got 0x7374
Details: Probabilistic check passed (LSFR[7:0]=178  < rate=254)
Bit-Flip: flip_mask=0xc0b2
ERROR at test 41: Mode=11, child_in=0xcf24, mutation_rate=138, LSFR_value=0x7d1c, mutation_done=1
Expected child_out=0xa23a, but got 0xb238
Details: Probabilistic check passed (LSFR[7:0]=28  < rate=138)
Scramble: mask=0x7d1c
PASS test          42: Output matches d04c
ERROR at test 43: Mode=10, child_in=0x1d4a, mutation_rate=245, LSFR_value=0x3026, mutation_done=1
Expected child_out=0x1d45, but got 0x1d4a
Details: Probabilistic check passed (LSFR[7:0]=38  < rate=245)
Inversion: sorted_start=0, sorted_end=3
PASS test          44: Output matches 52d4
ERROR at test 45: Mode=0, child_in=0xbd1f, mutation_rate=133, LSFR_value=0x5c3d, mutation_done=1
Expected child_out=0xe122, but got 0x17b5
Details: Probabilistic check passed (LSFR[7:0]=61  < rate=133)
Bit-Flip: flip_mask=0x5c3d
ERROR at test 46: Mode=100, child_in=0x2514, mutation_rate=43, LSFR_value=0xfa22, mutation_done=1
Expected child_out=0xdf36, but got 0x2514
Details: Probabilistic check passed (LSFR[7:0]=34  < rate=43)
Combined: flip_mask=0xfa22, pos1=2, pos2=2
PASS test          47: Output matches 8459
ERROR at test 48: Mode=0, child_in=0x62c5, mutation_rate=224, LSFR_value=0xce5b, mutation_done=1
Expected child_out=0xac9e, but got 0xd97e
Details: Probabilistic check passed (LSFR[7:0]=91  < rate=224)
Bit-Flip: flip_mask=0xce5b
ERROR at test 49: Mode=0, child_in=0xd7f1, mutation_rate=195, LSFR_value=0x5d05, mutation_done=1
Expected child_out=0x8af4, but got 0x6c4a
Details: Probabilistic check passed (LSFR[7:0]=5  < rate=195)
Bit-Flip: flip_mask=0x5d05
PASS test          50: Output matches 940c
PASS test          51: Output matches e9ec
ERROR at test 52: Mode=11, child_in=0x96b0, mutation_rate=241, LSFR_value=0x9528, mutation_done=1
Expected child_out=0x029c, but got 0x0398
Details: Probabilistic check passed (LSFR[7:0]=40  < rate=241)
Scramble: mask=0x9528
PASS test          53: Output matches bf6b
PASS test          54: Output matches 7b5f
ERROR at test 55: Mode=11, child_in=0x2d50, mutation_rate=194, LSFR_value=0x077b, mutation_done=1
Expected child_out=0x22ab, but got 0x2a2b
Details: Probabilistic check passed (LSFR[7:0]=123  < rate=194)
Scramble: mask=0x077b
PASS test          56: Output matches ad2f
PASS test          57: Output matches 8f0a
PASS test          58: Output matches bccc
PASS test          59: Output matches cd25
PASS test          60: Output matches 7f82
PASS test          61: Output matches 4f40
PASS test          62: Output matches 69b1
PASS test          63: Output matches 7c03
PASS test          64: Output matches 1540
ERROR at test 65: Mode=11, child_in=0xf235, mutation_rate=208, LSFR_value=0x8a47, mutation_done=1
Expected child_out=0x78e2, but got 0x7872
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=208)
Scramble: mask=0x8a47
PASS test          66: Output matches e007
PASS test          67: Output matches 5e38
PASS test          68: Output matches bc09
PASS test          69: Output matches 632a
PASS test          70: Output matches cf9e
ERROR at test 71: Mode=100, child_in=0x16a7, mutation_rate=172, LSFR_value=0xd30f, mutation_done=1
Expected child_out=0x45a9, but got 0x70c1
Details: Probabilistic check passed (LSFR[7:0]=15  < rate=172)
Combined: flip_mask=0xd30f, pos1=15, pos2=0
ERROR at test 72: Mode=11, child_in=0x2a79, mutation_rate=191, LSFR_value=0xb67a, mutation_done=1
Expected child_out=0x9883, but got 0x9c03
Details: Probabilistic check passed (LSFR[7:0]=122  < rate=191)
Scramble: mask=0xb67a
ERROR at test 73: Mode=10, child_in=0xeb1c, mutation_rate=251, LSFR_value=0xe62d, mutation_done=1
Expected child_out=0x8bdc, but got 0xeb1c
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=251)
Inversion: sorted_start=6, sorted_end=14
PASS test          74: Output matches c6d5
PASS test          75: Output matches 4987
PASS test          76: Output matches 0683
PASS test          77: Output matches bd59
PASS test          78: Output matches 84b2
PASS test          79: Output matches 8705
PASS test          80: Output matches af70
ERROR at test 81: Mode=11, child_in=0xb4ba, mutation_rate=222, LSFR_value=0xdaa8, mutation_done=1
Expected child_out=0x6b12, but got 0x6e12
Details: Probabilistic check passed (LSFR[7:0]=168  < rate=222)
Scramble: mask=0xdaa8
PASS test          82: Output matches b6a1
PASS test          83: Output matches 3906
PASS test          84: Output matches 7be4
PASS test          85: Output matches 2db8
ERROR at test 86: Mode=10, child_in=0xd587, mutation_rate=239, LSFR_value=0xc2cd, mutation_done=1
Expected child_out=0xd0d7, but got 0xd587
Details: Probabilistic check passed (LSFR[7:0]=205  < rate=239)
Inversion: sorted_start=2, sorted_end=12
ERROR at test 87: Mode=11, child_in=0x22c1, mutation_rate=133, LSFR_value=0x5584, mutation_done=1
Expected child_out=0x7655, but got 0x7745
Details: Probabilistic check passed (LSFR[7:0]=132  < rate=133)
Scramble: mask=0x5584
PASS test          88: Output matches ca20
PASS test          89: Output matches ac0f
ERROR at test 90: Mode=100, child_in=0x0194, mutation_rate=237, LSFR_value=0x4398, mutation_done=1
Expected child_out=0x410c, but got 0xcd58
Details: Probabilistic check passed (LSFR[7:0]=152  < rate=237)
Combined: flip_mask=0x4398, pos1=8, pos2=9
ERROR at test 91: Mode=100, child_in=0x4694, mutation_rate=105, LSFR_value=0xbc59, mutation_done=1
Expected child_out=0xf8ed, but got 0x4694
Details: Probabilistic check passed (LSFR[7:0]=89  < rate=105)
Combined: flip_mask=0xbc59, pos1=9, pos2=5
PASS test          92: Output matches a8c6
ERROR at test 93: Mode=100, child_in=0xfdb3, mutation_rate=177, LSFR_value=0xac48, mutation_done=1
Expected child_out=0x51fb, but got 0xdf91
Details: Probabilistic check passed (LSFR[7:0]=72  < rate=177)
Combined: flip_mask=0xac48, pos1=8, pos2=4
PASS test          94: Output matches 1541
PASS test          95: Output matches b222
PASS test          96: Output matches 87d3
PASS test          97: Output matches eac5
PASS test          98: Output matches 218c
PASS test          99: Output matches d4ed
PASS test         100: Output matches 029d
PASS test         101: Output matches 12b8
PASS test         102: Output matches b760
PASS test         103: Output matches 7869
PASS test         104: Output matches 4097
PASS test         105: Output matches 3178
PASS test         106: Output matches 1ff8
PASS test         107: Output matches 0eb5
PASS test         108: Output matches 1067
ERROR at test 109: Mode=11, child_in=0xdc70, mutation_rate=236, LSFR_value=0x552e, mutation_done=1
Expected child_out=0xc95a, but got 0x895e
Details: Probabilistic check passed (LSFR[7:0]=46  < rate=236)
Scramble: mask=0x552e
PASS test         110: Output matches 4d0f
PASS test         111: Output matches 7d55
PASS test         112: Output matches c442
PASS test         113: Output matches dff5
ERROR at test 114: Mode=10, child_in=0xdf23, mutation_rate=239, LSFR_value=0xf114, mutation_done=1
Expected child_out=0x89f7, but got 0xdf23
Details: Probabilistic check passed (LSFR[7:0]=20  < rate=239)
Inversion: sorted_start=1, sorted_end=15
PASS test         115: Output matches d235
PASS test         116: Output matches 9599
Tests completed:         116, Errors:          26
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 597
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.191 ; gain = 0.000
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 598
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:444]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:81]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
PASS test           1: Output matches 0000
PASS test           2: Output matches aaaa
PASS test           3: Output matches f0f0
PASS test           4: Output matches 0f0f
PASS test           5: Output matches aaaa
PASS test           6: Output matches ffff
PASS test           7: Output matches 0000
PASS test           8: Output matches 0f0f
PASS test           9: Output matches aaaa
PASS test          10: Output matches f0f0
PASS test          11: Output matches 0f0f
PASS test          12: Output matches aaaa
PASS test          13: Output matches ffff
PASS test          14: Output matches 0000
PASS test          15: Output matches aaaa
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
PASS test          17: Output matches 69d2
ERROR at test 18: Mode=11, child_in=0x6526, mutation_rate=249, LSFR_value=0xc558, mutation_done=1
Expected child_out=0xa15e, but got 0xa07e
Details: Probabilistic check passed (LSFR[7:0]=88  < rate=249)
Scramble: mask=0xc558
PASS test          19: Output matches 05fa
PASS test          20: Output matches cc1f
PASS test          21: Output matches a718
PASS test          22: Output matches c27e
PASS test          23: Output matches 95ff
ERROR at test 24: Mode=100, child_in=0x8b6e, mutation_rate=189, LSFR_value=0x2eaa, mutation_done=1
Expected child_out=0xa5c4, but got 0x03e6
Details: Probabilistic check passed (LSFR[7:0]=170  < rate=189)
Combined: flip_mask=0x2eaa, pos1=10, pos2=10
PASS test          25: Output matches 07f0
PASS test          26: Output matches 1181
PASS test          27: Output matches 743e
PASS test          28: Output matches d741
ERROR at test 29: Mode=1, child_in=0xfd08, mutation_rate=222, LSFR_value=0x4837, mutation_done=1
Expected child_out=0xfd80, but got 0xfd08
Details: Probabilistic check passed (LSFR[7:0]=55  < rate=222)
Bit-Swap: pos1=7, pos2=3
PASS test          30: Output matches 7b93
ERROR at test 31: Mode=11, child_in=0xde4f, mutation_rate=98, LSFR_value=0xe51b, mutation_done=1
Expected child_out=0x3356, but got 0x3b54
Details: Probabilistic check passed (LSFR[7:0]=27  < rate=98)
Scramble: mask=0xe51b
PASS test          32: Output matches 2d2d
PASS test          33: Output matches 79ae
PASS test          34: Output matches 3810
ERROR at test 35: Mode=0, child_in=0x3f96, mutation_rate=125, LSFR_value=0x270b, mutation_done=1
Expected child_out=0x189d, but got 0x953c
Details: Probabilistic check passed (LSFR[7:0]=11  < rate=125)
Bit-Flip: flip_mask=0x270b
PASS test          36: Output matches 8d47
PASS test          37: Output matches 9cb6
PASS test          38: Output matches 4c33
PASS test          39: Output matches c8eb
ERROR at test 40: Mode=0, child_in=0x8c8b, mutation_rate=254, LSFR_value=0xc0b2, mutation_done=1
Expected child_out=0x4c39, but got 0x7374
Details: Probabilistic check passed (LSFR[7:0]=178  < rate=254)
Bit-Flip: flip_mask=0xc0b2
ERROR at test 41: Mode=11, child_in=0xcf24, mutation_rate=138, LSFR_value=0x7d1c, mutation_done=1
Expected child_out=0xa23a, but got 0xb238
Details: Probabilistic check passed (LSFR[7:0]=28  < rate=138)
Scramble: mask=0x7d1c
PASS test          42: Output matches d04c
ERROR at test 43: Mode=10, child_in=0x1d4a, mutation_rate=245, LSFR_value=0x3026, mutation_done=1
Expected child_out=0x1d45, but got 0x1d4a
Details: Probabilistic check passed (LSFR[7:0]=38  < rate=245)
Inversion: sorted_start=0, sorted_end=3
PASS test          44: Output matches 52d4
ERROR at test 45: Mode=0, child_in=0xbd1f, mutation_rate=133, LSFR_value=0x5c3d, mutation_done=1
Expected child_out=0xe122, but got 0x17b5
Details: Probabilistic check passed (LSFR[7:0]=61  < rate=133)
Bit-Flip: flip_mask=0x5c3d
ERROR at test 46: Mode=100, child_in=0x2514, mutation_rate=43, LSFR_value=0xfa22, mutation_done=1
Expected child_out=0xdf36, but got 0x2514
Details: Probabilistic check passed (LSFR[7:0]=34  < rate=43)
Combined: flip_mask=0xfa22, pos1=2, pos2=2
PASS test          47: Output matches 8459
ERROR at test 48: Mode=0, child_in=0x62c5, mutation_rate=224, LSFR_value=0xce5b, mutation_done=1
Expected child_out=0xac9e, but got 0xd97e
Details: Probabilistic check passed (LSFR[7:0]=91  < rate=224)
Bit-Flip: flip_mask=0xce5b
ERROR at test 49: Mode=0, child_in=0xd7f1, mutation_rate=195, LSFR_value=0x5d05, mutation_done=1
Expected child_out=0x8af4, but got 0x6c4a
Details: Probabilistic check passed (LSFR[7:0]=5  < rate=195)
Bit-Flip: flip_mask=0x5d05
PASS test          50: Output matches 940c
PASS test          51: Output matches e9ec
ERROR at test 52: Mode=11, child_in=0x96b0, mutation_rate=241, LSFR_value=0x9528, mutation_done=1
Expected child_out=0x029c, but got 0x0398
Details: Probabilistic check passed (LSFR[7:0]=40  < rate=241)
Scramble: mask=0x9528
PASS test          53: Output matches bf6b
PASS test          54: Output matches 7b5f
ERROR at test 55: Mode=11, child_in=0x2d50, mutation_rate=194, LSFR_value=0x077b, mutation_done=1
Expected child_out=0x22ab, but got 0x2a2b
Details: Probabilistic check passed (LSFR[7:0]=123  < rate=194)
Scramble: mask=0x077b
PASS test          56: Output matches ad2f
PASS test          57: Output matches 8f0a
PASS test          58: Output matches bccc
PASS test          59: Output matches cd25
PASS test          60: Output matches 7f82
PASS test          61: Output matches 4f40
PASS test          62: Output matches 69b1
PASS test          63: Output matches 7c03
PASS test          64: Output matches 1540
ERROR at test 65: Mode=11, child_in=0xf235, mutation_rate=208, LSFR_value=0x8a47, mutation_done=1
Expected child_out=0x78e2, but got 0x7872
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=208)
Scramble: mask=0x8a47
PASS test          66: Output matches e007
PASS test          67: Output matches 5e38
PASS test          68: Output matches bc09
PASS test          69: Output matches 632a
PASS test          70: Output matches cf9e
ERROR at test 71: Mode=100, child_in=0x16a7, mutation_rate=172, LSFR_value=0xd30f, mutation_done=1
Expected child_out=0x45a9, but got 0x70c1
Details: Probabilistic check passed (LSFR[7:0]=15  < rate=172)
Combined: flip_mask=0xd30f, pos1=15, pos2=0
ERROR at test 72: Mode=11, child_in=0x2a79, mutation_rate=191, LSFR_value=0xb67a, mutation_done=1
Expected child_out=0x9883, but got 0x9c03
Details: Probabilistic check passed (LSFR[7:0]=122  < rate=191)
Scramble: mask=0xb67a
ERROR at test 73: Mode=10, child_in=0xeb1c, mutation_rate=251, LSFR_value=0xe62d, mutation_done=1
Expected child_out=0x8bdc, but got 0xeb1c
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=251)
Inversion: sorted_start=6, sorted_end=14
PASS test          74: Output matches c6d5
PASS test          75: Output matches 4987
PASS test          76: Output matches 0683
PASS test          77: Output matches bd59
PASS test          78: Output matches 84b2
PASS test          79: Output matches 8705
PASS test          80: Output matches af70
ERROR at test 81: Mode=11, child_in=0xb4ba, mutation_rate=222, LSFR_value=0xdaa8, mutation_done=1
Expected child_out=0x6b12, but got 0x6e12
Details: Probabilistic check passed (LSFR[7:0]=168  < rate=222)
Scramble: mask=0xdaa8
PASS test          82: Output matches b6a1
PASS test          83: Output matches 3906
PASS test          84: Output matches 7be4
PASS test          85: Output matches 2db8
ERROR at test 86: Mode=10, child_in=0xd587, mutation_rate=239, LSFR_value=0xc2cd, mutation_done=1
Expected child_out=0xd0d7, but got 0xd587
Details: Probabilistic check passed (LSFR[7:0]=205  < rate=239)
Inversion: sorted_start=2, sorted_end=12
ERROR at test 87: Mode=11, child_in=0x22c1, mutation_rate=133, LSFR_value=0x5584, mutation_done=1
Expected child_out=0x7655, but got 0x7745
Details: Probabilistic check passed (LSFR[7:0]=132  < rate=133)
Scramble: mask=0x5584
PASS test          88: Output matches ca20
PASS test          89: Output matches ac0f
ERROR at test 90: Mode=100, child_in=0x0194, mutation_rate=237, LSFR_value=0x4398, mutation_done=1
Expected child_out=0x410c, but got 0xcd58
Details: Probabilistic check passed (LSFR[7:0]=152  < rate=237)
Combined: flip_mask=0x4398, pos1=8, pos2=9
ERROR at test 91: Mode=100, child_in=0x4694, mutation_rate=105, LSFR_value=0xbc59, mutation_done=1
Expected child_out=0xf8ed, but got 0x4694
Details: Probabilistic check passed (LSFR[7:0]=89  < rate=105)
Combined: flip_mask=0xbc59, pos1=9, pos2=5
PASS test          92: Output matches a8c6
ERROR at test 93: Mode=100, child_in=0xfdb3, mutation_rate=177, LSFR_value=0xac48, mutation_done=1
Expected child_out=0x51fb, but got 0xdf91
Details: Probabilistic check passed (LSFR[7:0]=72  < rate=177)
Combined: flip_mask=0xac48, pos1=8, pos2=4
PASS test          94: Output matches 1541
PASS test          95: Output matches b222
PASS test          96: Output matches 87d3
PASS test          97: Output matches eac5
PASS test          98: Output matches 218c
PASS test          99: Output matches d4ed
PASS test         100: Output matches 029d
PASS test         101: Output matches 12b8
PASS test         102: Output matches b760
PASS test         103: Output matches 7869
PASS test         104: Output matches 4097
PASS test         105: Output matches 3178
PASS test         106: Output matches 1ff8
PASS test         107: Output matches 0eb5
PASS test         108: Output matches 1067
ERROR at test 109: Mode=11, child_in=0xdc70, mutation_rate=236, LSFR_value=0x552e, mutation_done=1
Expected child_out=0xc95a, but got 0x895e
Details: Probabilistic check passed (LSFR[7:0]=46  < rate=236)
Scramble: mask=0x552e
PASS test         110: Output matches 4d0f
PASS test         111: Output matches 7d55
PASS test         112: Output matches c442
PASS test         113: Output matches dff5
ERROR at test 114: Mode=10, child_in=0xdf23, mutation_rate=239, LSFR_value=0xf114, mutation_done=1
Expected child_out=0x89f7, but got 0xdf23
Details: Probabilistic check passed (LSFR[7:0]=20  < rate=239)
Inversion: sorted_start=1, sorted_end=15
PASS test         115: Output matches d235
PASS test         116: Output matches 9599
Tests completed:         116, Errors:          26
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 597
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.191 ; gain = 0.000
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PASS test           1: Output matches 0x0000
PASS test           2: Output matches 0xaaaa
PASS test           3: Output matches 0xf0f0
PASS test           4: Output matches 0x0f0f
PASS test           5: Output matches 0xaaaa
PASS test           6: Output matches 0xffff
PASS test           7: Output matches 0x0000
PASS test           8: Output matches 0x0f0f
PASS test           9: Output matches 0xaaaa
PASS test          10: Output matches 0xf0f0
PASS test          11: Output matches 0x0f0f
PASS test          12: Output matches 0xaaaa
PASS test          13: Output matches 0xffff
PASS test          14: Output matches 0x0000
PASS test          15: Output matches 0xaaaa
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
PASS test          17: Output matches 0x406c
PASS test          18: Output matches 0xb81b
PASS test          19: Output matches 0x21ed
PASS test          20: Output matches 0x8714
PASS test          21: Output matches 0x8d0e
------------------------------------------------------------
>>>ERROR!! test 22: Mode=10, child_in=0x592d, mutation_rate=255, LSFR_input=0xe8e6, mutation_done=1
Expected child_out=0x4d2d, but got 0x592d
Details: Probabilistic check passed (LSFR[7:0]=230  < rate=255)
Inversion: sorted_start=8, sorted_end=14
------------------------------------------------------------
PASS test          23: Output matches 0x0045
PASS test          24: Output matches 0xc2c4
PASS test          25: Output matches 0x58c3
PASS test          26: Output matches 0xe431
PASS test          27: Output matches 0xec22
PASS test          28: Output matches 0xfda3
PASS test          29: Output matches 0x71e1
PASS test          30: Output matches 0x4923
PASS test          31: Output matches 0x462b
PASS test          32: Output matches 0xc1be
PASS test          33: Output matches 0xa00d
PASS test          34: Output matches 0xcd3a
PASS test          35: Output matches 0x46e8
PASS test          36: Output matches 0x7ef9
PASS test          37: Output matches 0xbe8f
------------------------------------------------------------
>>>ERROR!! test 38: Mode=1, child_in=0x4bd6, mutation_rate=235, LSFR_input=0x2eaa, mutation_done=1
Expected child_out=0xcbd6, but got 0x4bd6
Details: Probabilistic check passed (LSFR[7:0]=170  < rate=235)
Bit-Swap: pos1=15, pos2=4
------------------------------------------------------------
PASS test          39: Output matches 0x1773
PASS test          40: Output matches 0x34c0
PASS test          41: Output matches 0xfdab
------------------------------------------------------------
>>>ERROR!! test 42: Mode=10, child_in=0x8a36, mutation_rate=74, LSFR_input=0x912d, mutation_done=1
Expected child_out=0x8b62, but got 0x8a36
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=74)
Inversion: sorted_start=1, sorted_end=9
------------------------------------------------------------
PASS test          43: Output matches 0x595a
PASS test          44: Output matches 0x29a6
PASS test          45: Output matches 0x46f0
PASS test          46: Output matches 0xf2d3
PASS test          47: Output matches 0x56e3
PASS test          48: Output matches 0x8407
PASS test          49: Output matches 0x9338
------------------------------------------------------------
>>>ERROR!! test 50: Mode=11, child_in=0xf5fd, mutation_rate=236, LSFR_input=0xecc2, mutation_done=1
Expected child_out=0x293f, but got 0x193f
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=236)
Scramble: mask=0xecc2
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 51: Mode=11, child_in=0xcdee, mutation_rate=176, LSFR_input=0x8785, mutation_done=1
Expected child_out=0x4acb, but got 0x4a6b
Details: Probabilistic check passed (LSFR[7:0]=133  < rate=176)
Scramble: mask=0x8785
------------------------------------------------------------
PASS test          52: Output matches 0x61fb
PASS test          53: Output matches 0x4be7
PASS test          54: Output matches 0xe297
PASS test          55: Output matches 0xa203
PASS test          56: Output matches 0x1d62
PASS test          57: Output matches 0x4ab2
PASS test          58: Output matches 0xf7e1
PASS test          59: Output matches 0xe08d
PASS test          60: Output matches 0x43b7
PASS test          61: Output matches 0x10dd
PASS test          62: Output matches 0x905f
PASS test          63: Output matches 0xdf9f
PASS test          64: Output matches 0x4950
PASS test          65: Output matches 0xc553
PASS test          66: Output matches 0xda94
PASS test          67: Output matches 0xccc9
PASS test          68: Output matches 0xacd1
------------------------------------------------------------
>>>ERROR!! test 69: Mode=10, child_in=0x0b09, mutation_rate=158, LSFR_input=0x3f75, mutation_done=1
Expected child_out=0x8681, but got 0x0b09
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=158)
Inversion: sorted_start=3, sorted_end=15
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 70: Mode=11, child_in=0xc712, mutation_rate=167, LSFR_input=0x8f9e, mutation_done=1
Expected child_out=0x888c, but got 0x488c
Details: Probabilistic check passed (LSFR[7:0]=158  < rate=167)
Scramble: mask=0x8f9e
------------------------------------------------------------
PASS test          71: Output matches 0x8096
PASS test          72: Output matches 0xf9db
------------------------------------------------------------
>>>ERROR!! test 73: Mode=11, child_in=0x1082, mutation_rate=200, LSFR_input=0xe900, mutation_done=1
Expected child_out=0xfb80, but got 0xf982
Details: Probabilistic check passed (LSFR[7:0]=0  < rate=200)
Scramble: mask=0xe900
------------------------------------------------------------
PASS test          74: Output matches 0x3afb
PASS test          75: Output matches 0xd9e8
PASS test          76: Output matches 0xdcdf
------------------------------------------------------------
>>>ERROR!! test 77: Mode=10, child_in=0x2667, mutation_rate=178, LSFR_input=0xcd57, mutation_done=1
Expected child_out=0x1667, but got 0x2667
Details: Probabilistic check passed (LSFR[7:0]=87  < rate=178)
Inversion: sorted_start=12, sorted_end=13
------------------------------------------------------------
PASS test          78: Output matches 0x2cea
------------------------------------------------------------
>>>ERROR!! test 79: Mode=1, child_in=0xea43, mutation_rate=112, LSFR_input=0x3a47, mutation_done=1
Expected child_out=0xeb43, but got 0xea43
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=112)
Bit-Swap: pos1=8, pos2=6
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 80: Mode=11, child_in=0x6ef5, mutation_rate=186, LSFR_input=0x8c07, mutation_done=1
Expected child_out=0xf272, but got 0xe2f2
Details: Probabilistic check passed (LSFR[7:0]=7  < rate=186)
Scramble: mask=0x8c07
------------------------------------------------------------
PASS test          81: Output matches 0xf5fb
PASS test          82: Output matches 0xa56b
PASS test          83: Output matches 0x5a25
------------------------------------------------------------
>>>ERROR!! test 84: Mode=10, child_in=0x3a90, mutation_rate=184, LSFR_input=0xc55b, mutation_done=1
Expected child_out=0x2570, but got 0x3a90
Details: Probabilistic check passed (LSFR[7:0]=91  < rate=184)
Inversion: sorted_start=5, sorted_end=12
------------------------------------------------------------
PASS test          85: Output matches 0x7396
PASS test          86: Output matches 0xef7a
PASS test          87: Output matches 0x1d33
PASS test          88: Output matches 0xf2ba
PASS test          89: Output matches 0x157c
PASS test          90: Output matches 0xdf9c
PASS test          91: Output matches 0x8bac
PASS test          92: Output matches 0x8d40
PASS test          93: Output matches 0xd3d4
PASS test          94: Output matches 0x7c9b
PASS test          95: Output matches 0x7a4e
PASS test          96: Output matches 0xe26b
PASS test          97: Output matches 0x7a63
------------------------------------------------------------
>>>ERROR!! test 98: Mode=11, child_in=0x1c60, mutation_rate=237, LSFR_input=0xebdc, mutation_done=1
Expected child_out=0xdfbc, but got 0xf7bc
Details: Probabilistic check passed (LSFR[7:0]=220  < rate=237)
Scramble: mask=0xebdc
------------------------------------------------------------
PASS test          99: Output matches 0x6140
PASS test         100: Output matches 0xd74d
PASS test         101: Output matches 0xfd9f
PASS test         102: Output matches 0x003d
PASS test         103: Output matches 0x7493
PASS test         104: Output matches 0xca56
------------------------------------------------------------
>>>ERROR!! test 105: Mode=10, child_in=0x42bf, mutation_rate=248, LSFR_input=0x4c75, mutation_done=1
Expected child_out=0x5a8f, but got 0x42bf
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=248)
Inversion: sorted_start=4, sorted_end=12
------------------------------------------------------------
PASS test         106: Output matches 0x8356
PASS test         107: Output matches 0xb4ce
PASS test         108: Output matches 0xd4c6
PASS test         109: Output matches 0xe37b
PASS test         110: Output matches 0xf3e3
PASS test         111: Output matches 0xd053
------------------------------------------------------------
>>>ERROR!! test 112: Mode=1, child_in=0xbb8a, mutation_rate=245, LSFR_input=0x5bc2, mutation_done=1
Expected child_out=0xab86, but got 0xbb8a
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=245)
Bit-Swap: pos1=3, pos2=14
------------------------------------------------------------
PASS test         113: Output matches 0x1ac2
PASS test         114: Output matches 0xfd22
PASS test         115: Output matches 0xdd17
PASS test         116: Output matches 0xbc3a
Tests completed:         116, Errors:          15
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 598
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.191 ; gain = 0.000
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 599
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
------------------------------------------------------------
>>>ERROR!! test 22: Mode=10, child_in=0x592d, mutation_rate=255, LSFR_input=0xe8e6, mutation_done=1
Expected child_out=0x4d2d, but got 0x592d
Details: Probabilistic check passed (LSFR[7:0]=230  < rate=255)
Inversion: sorted_start=8, sorted_end=14
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 38: Mode=1, child_in=0x4bd6, mutation_rate=235, LSFR_input=0x2eaa, mutation_done=1
Expected child_out=0xcbd6, but got 0x4bd6
Details: Probabilistic check passed (LSFR[7:0]=170  < rate=235)
Bit-Swap: pos1=15, pos2=4
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 42: Mode=10, child_in=0x8a36, mutation_rate=74, LSFR_input=0x912d, mutation_done=1
Expected child_out=0x8b62, but got 0x8a36
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=74)
Inversion: sorted_start=1, sorted_end=9
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 50: Mode=11, child_in=0xf5fd, mutation_rate=236, LSFR_input=0xecc2, mutation_done=1
Expected child_out=0x293f, but got 0x193f
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=236)
Scramble: mask=0xecc2
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 51: Mode=11, child_in=0xcdee, mutation_rate=176, LSFR_input=0x8785, mutation_done=1
Expected child_out=0x4acb, but got 0x4a6b
Details: Probabilistic check passed (LSFR[7:0]=133  < rate=176)
Scramble: mask=0x8785
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 69: Mode=10, child_in=0x0b09, mutation_rate=158, LSFR_input=0x3f75, mutation_done=1
Expected child_out=0x8681, but got 0x0b09
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=158)
Inversion: sorted_start=3, sorted_end=15
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 70: Mode=11, child_in=0xc712, mutation_rate=167, LSFR_input=0x8f9e, mutation_done=1
Expected child_out=0x888c, but got 0x488c
Details: Probabilistic check passed (LSFR[7:0]=158  < rate=167)
Scramble: mask=0x8f9e
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 73: Mode=11, child_in=0x1082, mutation_rate=200, LSFR_input=0xe900, mutation_done=1
Expected child_out=0xfb80, but got 0xf982
Details: Probabilistic check passed (LSFR[7:0]=0  < rate=200)
Scramble: mask=0xe900
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 77: Mode=10, child_in=0x2667, mutation_rate=178, LSFR_input=0xcd57, mutation_done=1
Expected child_out=0x1667, but got 0x2667
Details: Probabilistic check passed (LSFR[7:0]=87  < rate=178)
Inversion: sorted_start=12, sorted_end=13
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 79: Mode=1, child_in=0xea43, mutation_rate=112, LSFR_input=0x3a47, mutation_done=1
Expected child_out=0xeb43, but got 0xea43
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=112)
Bit-Swap: pos1=8, pos2=6
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 80: Mode=11, child_in=0x6ef5, mutation_rate=186, LSFR_input=0x8c07, mutation_done=1
Expected child_out=0xf272, but got 0xe2f2
Details: Probabilistic check passed (LSFR[7:0]=7  < rate=186)
Scramble: mask=0x8c07
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 84: Mode=10, child_in=0x3a90, mutation_rate=184, LSFR_input=0xc55b, mutation_done=1
Expected child_out=0x2570, but got 0x3a90
Details: Probabilistic check passed (LSFR[7:0]=91  < rate=184)
Inversion: sorted_start=5, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 98: Mode=11, child_in=0x1c60, mutation_rate=237, LSFR_input=0xebdc, mutation_done=1
Expected child_out=0xdfbc, but got 0xf7bc
Details: Probabilistic check passed (LSFR[7:0]=220  < rate=237)
Scramble: mask=0xebdc
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 105: Mode=10, child_in=0x42bf, mutation_rate=248, LSFR_input=0x4c75, mutation_done=1
Expected child_out=0x5a8f, but got 0x42bf
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=248)
Inversion: sorted_start=4, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 112: Mode=1, child_in=0xbb8a, mutation_rate=245, LSFR_input=0x5bc2, mutation_done=1
Expected child_out=0xab86, but got 0xbb8a
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=245)
Bit-Swap: pos1=3, pos2=14
------------------------------------------------------------
Tests completed:         116, Errors:          15
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 596
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.191 ; gain = 0.000
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 597
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
------------------------------------------------------------
>>>ERROR!! test 22: Mode=10, child_in=0x592d, mutation_rate=255, LSFR_input=0xe8e6, mutation_done=1
Expected child_out=0x4d2d, but got 0x592d
Details: Probabilistic check passed (LSFR[7:0]=230  < rate=255)
Inversion: sorted_start=8, sorted_end=14
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 38: Mode=1, child_in=0x4bd6, mutation_rate=235, LSFR_input=0x2eaa, mutation_done=1
Expected child_out=0xcbc6, but got 0x4bd6
Details: Probabilistic check passed (LSFR[7:0]=170  < rate=235)
Bit-Swap: pos1=10, pos2=10
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 42: Mode=10, child_in=0x8a36, mutation_rate=74, LSFR_input=0x912d, mutation_done=1
Expected child_out=0x8b62, but got 0x8a36
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=74)
Inversion: sorted_start=1, sorted_end=9
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 50: Mode=11, child_in=0xf5fd, mutation_rate=236, LSFR_input=0xecc2, mutation_done=1
Expected child_out=0x293f, but got 0x193f
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=236)
Scramble: mask=0xecc2
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 51: Mode=11, child_in=0xcdee, mutation_rate=176, LSFR_input=0x8785, mutation_done=1
Expected child_out=0x4acb, but got 0x4a6b
Details: Probabilistic check passed (LSFR[7:0]=133  < rate=176)
Scramble: mask=0x8785
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 69: Mode=10, child_in=0x0b09, mutation_rate=158, LSFR_input=0x3f75, mutation_done=1
Expected child_out=0x8681, but got 0x0b09
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=158)
Inversion: sorted_start=3, sorted_end=15
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 70: Mode=11, child_in=0xc712, mutation_rate=167, LSFR_input=0x8f9e, mutation_done=1
Expected child_out=0x888c, but got 0x488c
Details: Probabilistic check passed (LSFR[7:0]=158  < rate=167)
Scramble: mask=0x8f9e
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 73: Mode=11, child_in=0x1082, mutation_rate=200, LSFR_input=0xe900, mutation_done=1
Expected child_out=0xfb80, but got 0xf982
Details: Probabilistic check passed (LSFR[7:0]=0  < rate=200)
Scramble: mask=0xe900
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 77: Mode=10, child_in=0x2667, mutation_rate=178, LSFR_input=0xcd57, mutation_done=1
Expected child_out=0x1667, but got 0x2667
Details: Probabilistic check passed (LSFR[7:0]=87  < rate=178)
Inversion: sorted_start=12, sorted_end=13
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 79: Mode=1, child_in=0xea43, mutation_rate=112, LSFR_input=0x3a47, mutation_done=1
Expected child_out=0xeb03, but got 0xea43
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=112)
Bit-Swap: pos1=7, pos2=4
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 80: Mode=11, child_in=0x6ef5, mutation_rate=186, LSFR_input=0x8c07, mutation_done=1
Expected child_out=0xf272, but got 0xe2f2
Details: Probabilistic check passed (LSFR[7:0]=7  < rate=186)
Scramble: mask=0x8c07
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 84: Mode=10, child_in=0x3a90, mutation_rate=184, LSFR_input=0xc55b, mutation_done=1
Expected child_out=0x2570, but got 0x3a90
Details: Probabilistic check passed (LSFR[7:0]=91  < rate=184)
Inversion: sorted_start=5, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 98: Mode=11, child_in=0x1c60, mutation_rate=237, LSFR_input=0xebdc, mutation_done=1
Expected child_out=0xdfbc, but got 0xf7bc
Details: Probabilistic check passed (LSFR[7:0]=220  < rate=237)
Scramble: mask=0xebdc
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 105: Mode=10, child_in=0x42bf, mutation_rate=248, LSFR_input=0x4c75, mutation_done=1
Expected child_out=0x5a8f, but got 0x42bf
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=248)
Inversion: sorted_start=4, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 112: Mode=1, child_in=0xbb8a, mutation_rate=245, LSFR_input=0x5bc2, mutation_done=1
Expected child_out=0xeb86, but got 0xbb8a
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=245)
Bit-Swap: pos1=2, pos2=12
------------------------------------------------------------
Tests completed:         116, Errors:          15
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 608
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.770 ; gain = 0.578
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
------------------------------------------------------------
>>>ERROR!! test 22: Mode=10, child_in=0x592d, mutation_rate=255, LSFR_input=0xe8e6, mutation_done=1
Expected child_out=0x4d2d, but got 0x592d
Details: Probabilistic check passed (LSFR[7:0]=230  < rate=255)
Inversion: sorted_start=8, sorted_end=14
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 38: Mode=1, child_in=0x4bd6, mutation_rate=235, LSFR_input=0x2eaa, mutation_done=1
Expected child_out=0xcbc6, but got 0x4bd6
Details: Probabilistic check passed (LSFR[7:0]=170  < rate=235)
Bit-Swap: pos1=10, pos2=10
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 42: Mode=10, child_in=0x8a36, mutation_rate=74, LSFR_input=0x912d, mutation_done=1
Expected child_out=0x8b62, but got 0x8a36
Details: Probabilistic check passed (LSFR[7:0]=45  < rate=74)
Inversion: sorted_start=1, sorted_end=9
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 50: Mode=11, child_in=0xf5fd, mutation_rate=236, LSFR_input=0xecc2, mutation_done=1
Expected child_out=0x293f, but got 0x193f
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=236)
Scramble: mask=0xecc2
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 51: Mode=11, child_in=0xcdee, mutation_rate=176, LSFR_input=0x8785, mutation_done=1
Expected child_out=0x4acb, but got 0x4a6b
Details: Probabilistic check passed (LSFR[7:0]=133  < rate=176)
Scramble: mask=0x8785
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 69: Mode=10, child_in=0x0b09, mutation_rate=158, LSFR_input=0x3f75, mutation_done=1
Expected child_out=0x8681, but got 0x0b09
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=158)
Inversion: sorted_start=3, sorted_end=15
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 70: Mode=11, child_in=0xc712, mutation_rate=167, LSFR_input=0x8f9e, mutation_done=1
Expected child_out=0x888c, but got 0x488c
Details: Probabilistic check passed (LSFR[7:0]=158  < rate=167)
Scramble: mask=0x8f9e
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 73: Mode=11, child_in=0x1082, mutation_rate=200, LSFR_input=0xe900, mutation_done=1
Expected child_out=0xfb80, but got 0xf982
Details: Probabilistic check passed (LSFR[7:0]=0  < rate=200)
Scramble: mask=0xe900
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 77: Mode=10, child_in=0x2667, mutation_rate=178, LSFR_input=0xcd57, mutation_done=1
Expected child_out=0x1667, but got 0x2667
Details: Probabilistic check passed (LSFR[7:0]=87  < rate=178)
Inversion: sorted_start=12, sorted_end=13
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 79: Mode=1, child_in=0xea43, mutation_rate=112, LSFR_input=0x3a47, mutation_done=1
Expected child_out=0xeb03, but got 0xea43
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=112)
Bit-Swap: pos1=7, pos2=4
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 80: Mode=11, child_in=0x6ef5, mutation_rate=186, LSFR_input=0x8c07, mutation_done=1
Expected child_out=0xf272, but got 0xe2f2
Details: Probabilistic check passed (LSFR[7:0]=7  < rate=186)
Scramble: mask=0x8c07
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 84: Mode=10, child_in=0x3a90, mutation_rate=184, LSFR_input=0xc55b, mutation_done=1
Expected child_out=0x2570, but got 0x3a90
Details: Probabilistic check passed (LSFR[7:0]=91  < rate=184)
Inversion: sorted_start=5, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 98: Mode=11, child_in=0x1c60, mutation_rate=237, LSFR_input=0xebdc, mutation_done=1
Expected child_out=0xdfbc, but got 0xf7bc
Details: Probabilistic check passed (LSFR[7:0]=220  < rate=237)
Scramble: mask=0xebdc
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 105: Mode=10, child_in=0x42bf, mutation_rate=248, LSFR_input=0x4c75, mutation_done=1
Expected child_out=0x5a8f, but got 0x42bf
Details: Probabilistic check passed (LSFR[7:0]=117  < rate=248)
Inversion: sorted_start=4, sorted_end=12
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 112: Mode=1, child_in=0xbb8a, mutation_rate=245, LSFR_input=0x5bc2, mutation_done=1
Expected child_out=0xeb86, but got 0xbb8a
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=245)
Bit-Swap: pos1=2, pos2=12
------------------------------------------------------------
Tests completed:         116, Errors:          15
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 608
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.770 ; gain = 0.000
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 609
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_3
launch_runs synth_3 -jobs 8
[Fri Aug 22 16:05:13 2025] Launched synth_3...
Run output will be captured here: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
ERROR: [VRFC 10-3818] variable 'swap_pos1' is driven by invalid combination of procedural drivers [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:34]
WARNING: [VRFC 10-2921] 'swap_pos1' driven by this always_comb block should not be driven by any other process [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_3
launch_runs synth_3 -jobs 8
[Fri Aug 22 16:18:07 2025] Launched synth_3...
Run output will be captured here: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3/runme.log
reset_run synth_3
launch_runs synth_3 -jobs 8
[Fri Aug 22 16:21:30 2025] Launched synth_3...
Run output will be captured here: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
------------------------------------------------------------
>>>ERROR!! test 38: Mode=1, child_in=0x4bd6, mutation_rate=235, LSFR_input=0x2eaa, mutation_done=1
Expected child_out=0xcbd6, but got 0xcbc6
Details: Probabilistic check passed (LSFR[7:0]=170  < rate=235)
Bit-Swap: pos1=15, pos2=4
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 79: Mode=1, child_in=0xea43, mutation_rate=112, LSFR_input=0x3a47, mutation_done=1
Expected child_out=0xeb43, but got 0xeb03
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=112)
Bit-Swap: pos1=8, pos2=6
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 112: Mode=1, child_in=0xbb8a, mutation_rate=245, LSFR_input=0x5bc2, mutation_done=1
Expected child_out=0xab86, but got 0xeb86
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=245)
Bit-Swap: pos1=3, pos2=14
------------------------------------------------------------
Tests completed:         116, Errors:           3
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 597
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1272.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test           0 passed
Test           1 passed
Test           2 passed
Test           3 passed
Test           4 passed
Test           5 passed
Test           6 passed
Test           7 passed
Test           8 passed
Test           9 passed
Test          10 passed
Test          11 passed
Test          12 passed
Test          13 passed
Test          14 passed
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
Test          16 passed
Test          17 passed
Test          18 passed
Test          19 passed
Test          20 passed
Test          21 passed
Test          22 passed
Test          23 passed
Test          24 passed
Test          25 passed
Test          26 passed
Test          27 passed
Test          28 passed
Test          29 passed
Test          30 passed
Test          31 passed
Test          32 passed
Test          33 passed
Test          34 passed
Test          35 passed
Test          36 passed
------------------------------------------------------------
>>>ERROR!! test 38: Mode=1, child_in=0x4bd6, mutation_rate=235, LSFR_input=0x2eaa, mutation_done=1
Expected child_out=0xcbd6, but got 0xcbc6
Details: Probabilistic check passed (LSFR[7:0]=170  < rate=235)
Bit-Swap: pos1=15, pos2=4
------------------------------------------------------------
Test          38 passed
Test          39 passed
Test          40 passed
Test          41 passed
Test          42 passed
Test          43 passed
Test          44 passed
Test          45 passed
Test          46 passed
Test          47 passed
Test          48 passed
Test          49 passed
Test          50 passed
Test          51 passed
Test          52 passed
Test          53 passed
Test          54 passed
Test          55 passed
Test          56 passed
Test          57 passed
Test          58 passed
Test          59 passed
Test          60 passed
Test          61 passed
Test          62 passed
Test          63 passed
Test          64 passed
Test          65 passed
Test          66 passed
Test          67 passed
Test          68 passed
Test          69 passed
Test          70 passed
Test          71 passed
Test          72 passed
Test          73 passed
Test          74 passed
Test          75 passed
Test          76 passed
Test          77 passed
------------------------------------------------------------
>>>ERROR!! test 79: Mode=1, child_in=0xea43, mutation_rate=112, LSFR_input=0x3a47, mutation_done=1
Expected child_out=0xeb43, but got 0xeb03
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=112)
Bit-Swap: pos1=8, pos2=6
------------------------------------------------------------
Test          79 passed
Test          80 passed
Test          81 passed
Test          82 passed
Test          83 passed
Test          84 passed
Test          85 passed
Test          86 passed
Test          87 passed
Test          88 passed
Test          89 passed
Test          90 passed
Test          91 passed
Test          92 passed
Test          93 passed
Test          94 passed
Test          95 passed
Test          96 passed
Test          97 passed
Test          98 passed
Test          99 passed
Test         100 passed
Test         101 passed
Test         102 passed
Test         103 passed
Test         104 passed
Test         105 passed
Test         106 passed
Test         107 passed
Test         108 passed
Test         109 passed
Test         110 passed
------------------------------------------------------------
>>>ERROR!! test 112: Mode=1, child_in=0xbb8a, mutation_rate=245, LSFR_input=0x5bc2, mutation_done=1
Expected child_out=0xab86, but got 0xeb86
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=245)
Bit-Swap: pos1=3, pos2=14
------------------------------------------------------------
Test         112 passed
Test         113 passed
Test         114 passed
Test         115 passed
Tests completed:         116, Errors:           3
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 601
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 602
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
------------------------------------------------------------
>>>ERROR!! test 38: Mode=1, child_in=0x4bd6, mutation_rate=235, LSFR_input=0x2eaa, mutation_done=1
Expected child_out=0xcbd6, but got 0xcbc6
Details: Probabilistic check passed (LSFR[7:0]=170  < rate=235)
Bit-Swap: pos1=15, pos2=4
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 79: Mode=1, child_in=0xea43, mutation_rate=112, LSFR_input=0x3a47, mutation_done=1
Expected child_out=0xeb43, but got 0xeb03
Details: Probabilistic check passed (LSFR[7:0]=71  < rate=112)
Bit-Swap: pos1=8, pos2=6
------------------------------------------------------------
------------------------------------------------------------
>>>ERROR!! test 112: Mode=1, child_in=0xbb8a, mutation_rate=245, LSFR_input=0x5bc2, mutation_done=1
Expected child_out=0xab86, but got 0xeb86
Details: Probabilistic check passed (LSFR[7:0]=194  < rate=245)
Bit-Swap: pos1=3, pos2=14
------------------------------------------------------------
Tests completed:         116, Errors:           3
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 599
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 600
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
Tests completed:         116, Errors:           0
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 601
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1272.996 ; gain = 0.000
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 602
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
Tests completed:         116, Errors:           0
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 601
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 602
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mutation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mutation_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutation_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mutation_tb_behav xil_defaultlib.mutation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3815] value of parameter 'W' cannot contain a hierarchical identifier [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:397]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv" Line 1. Module mutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mutation_if
Compiling module xil_defaultlib.mutation
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.mutation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mutation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mutation_tb_behav -key {Behavioral:sim_1:Functional:mutation_tb} -tclbatch {mutation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mutation_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PASS: Reset test          16 handled correctly (done=0)
PASS: child_out reset correctly
Tests completed:         116, Errors:           0
$finish called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 601
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mutation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
$stop called at time : 735 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv" Line 602
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_3
launch_runs synth_3 -jobs 8
[Fri Aug 22 17:25:06 2025] Launched synth_3...
Run output will be captured here: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3/runme.log
open_run synth_3 -name synth_3
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s6cpga196-2
INFO: [Device 21-403] Loading part xc7s6cpga196-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1352.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mutation' is not ideal for floorplanning, since the cellview 'mutation' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/constrs_1/new/CLK.xdc]
Finished Parsing XDC File [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/constrs_1/new/CLK.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1459.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1525.746 ; gain = 252.750
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2060.613 ; gain = 460.730
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s6cpga196-2
Top: mutation
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2376.988 ; gain = 229.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mutation' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:2]
	Parameter CHROMOSOME_WIDTH bound to: 16 - type: integer 
	Parameter LSFR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:33]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:34]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:35]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:36]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:37]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:38]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:28]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:66]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:67]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:68]
WARNING: [Synth 8-5788] Register local_lsfr_input_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:79]
WARNING: [Synth 8-5788] Register next_temp_child_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:83]
WARNING: [Synth 8-5788] Register local_swap_pos1_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:99]
WARNING: [Synth 8-5788] Register local_swap_pos2_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:100]
WARNING: [Synth 8-5788] Register temp_bit_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'mutation' (1#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2439.707 ; gain = 292.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2458.629 ; gain = 311.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2458.629 ; gain = 311.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2458.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/constrs_1/new/CLK.xdc]
Finished Parsing XDC File [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/constrs_1/new/CLK.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2580.715 ; gain = 433.641
17 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2580.715 ; gain = 433.715
close_design
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s6cpga196-2
Top: mutation
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mutation' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:2]
	Parameter CHROMOSOME_WIDTH bound to: 16 - type: integer 
	Parameter LSFR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:33]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:34]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:35]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:36]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:37]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:38]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:28]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:66]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:67]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:68]
WARNING: [Synth 8-5788] Register local_lsfr_input_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:79]
WARNING: [Synth 8-5788] Register next_temp_child_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:83]
WARNING: [Synth 8-5788] Register local_swap_pos1_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:99]
WARNING: [Synth 8-5788] Register local_swap_pos2_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:100]
WARNING: [Synth 8-5788] Register temp_bit_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'mutation' (1#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2580.715 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2580.715 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2580.715 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2580.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/constrs_1/new/CLK.xdc]
Finished Parsing XDC File [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/constrs_1/new/CLK.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2580.715 ; gain = 0.000
17 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2580.715 ; gain = 0.000
close_design
close_project
open_project D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv w ]
add_files -fileset sim_1 D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv
update_compile_order -fileset sim_1
set_property top selection_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top selection [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top lsfr_SudoRandom_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top selection_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_3
launch_runs synth_3 -jobs 8
[Fri Aug 22 19:32:27 2025] Launched synth_3...
Run output will be captured here: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3/runme.log
reset_run synth_3
launch_runs synth_3 -jobs 8
[Fri Aug 22 19:39:16 2025] Launched synth_3...
Run output will be captured here: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'selection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj selection_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selection_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selection_tb_behav xil_defaultlib.selection_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selection_tb_behav xil_defaultlib.selection_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv" Line 1. Module selection(ADDR_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.selection_if_default
Compiling module xil_defaultlib.selection(ADDR_WIDTH=4)
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.selection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot selection_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim/xsim.dir/selection_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 22 19:40:16 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "selection_tb_behav -key {Behavioral:sim_1:Functional:selection_tb} -tclbatch {selection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source selection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
------------------------------------------------------------
ERROR @Time=5000: Test 1
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0000
  LSFR_input      = 0005
  Roulette Pos    = 00000005
  Fitness Sum     = 0000
  Zero Total?     = 1
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=11000: Test 2
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0000
  LSFR_input      = ffff
  Roulette Pos    = 0000000f
  Fitness Sum     = 0000
  Zero Total?     = 1
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=17000: Test 3
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0000
  LSFR_input      = 0000
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 1
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=23000: Test 4
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0010
  LSFR_input      = 0000
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0001
    [1] = 0001
    [2] = 0001
    [3] = 0001
    [4] = 0001
    [5] = 0001
    [6] = 0001
    [7] = 0001
    [8] = 0001
    [9] = 0001
    [10] = 0001
    [11] = 0001
    [12] = 0001
    [13] = 0001
    [14] = 0001
    [15] = 0001
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=29000: Test 5
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0010
  LSFR_input      = ffff
  Roulette Pos    = 0000000f
  Fitness Sum     = 000f
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0001
    [1] = 0001
    [2] = 0001
    [3] = 0001
    [4] = 0001
    [5] = 0001
    [6] = 0001
    [7] = 0001
    [8] = 0001
    [9] = 0001
    [10] = 0001
    [11] = 0001
    [12] = 0001
    [13] = 0001
    [14] = 0001
    [15] = 0001
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=35000: Test 6
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3fff
  LSFR_input      = 0000
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3fff
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=41000: Test 7
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3fff
  LSFR_input      = ffff
  Roulette Pos    = 00003ffe
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 3fff
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=47000: Test 8
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0010
  LSFR_input      = ffff
  Roulette Pos    = 0000000f
  Fitness Sum     = 000f
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0001
    [1] = 0001
    [2] = 0001
    [3] = 0001
    [4] = 0001
    [5] = 0001
    [6] = 0001
    [7] = 0001
    [8] = 0001
    [9] = 0001
    [10] = 0001
    [11] = 0001
    [12] = 0001
    [13] = 0001
    [14] = 0001
    [15] = 0001
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=53000: Test 9
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3ff0
  LSFR_input      = 0000
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0001
    [1] = 0001
    [2] = 0001
    [3] = 0001
    [4] = 0001
    [5] = 0001
    [6] = 0001
    [7] = 0001
    [8] = 0001
    [9] = 0001
    [10] = 0001
    [11] = 0001
    [12] = 0001
    [13] = 0001
    [14] = 0001
    [15] = 0001
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=59000: Test 10
  Exp Parent      = 4
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0010
  LSFR_input      = 8000
  Roulette Pos    = 00000008
  Fitness Sum     = 0008
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0002
    [1] = 0002
    [2] = 0002
    [3] = 0002
    [4] = 0002
    [5] = 0002
    [6] = 0002
    [7] = 0002
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=65000: Test 11
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3ff0
  LSFR_input      = 0000
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3fff
    [1] = 3fff
    [2] = 3fff
    [3] = 3fff
    [4] = 3fff
    [5] = 3fff
    [6] = 3fff
    [7] = 3fff
    [8] = 3fff
    [9] = 3fff
    [10] = 3fff
    [11] = 3fff
    [12] = 3fff
    [13] = 3fff
    [14] = 3fff
    [15] = 3fff
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=71000: Test 12
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0000
  LSFR_input      = 0010
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 1
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=77000: Test 13
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 000f
  LSFR_input      = 0007
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0005
    [1] = 000a
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=83000: Test 14
  Exp Parent      = 7
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0001
  LSFR_input      = ffff
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0001
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=89000: Test 15
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3ce2
  LSFR_input      = 53fb
  Roulette Pos    = 000013f8
  Fitness Sum     = 0604
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0604
    [1] = 0e7a
    [2] = 3102
    [3] = 32c9
    [4] = 1a06
    [5] = 3973
    [6] = 09f0
    [7] = 200a
    [8] = 07ee
    [9] = 3af3
    [10] = 12d4
    [11] = 21f4
    [12] = 3466
    [13] = 1cc4
    [14] = 01ff
    [15] = 3c54
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=95000: Test 16
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2387
  LSFR_input      = 934c
  Roulette Pos    = 00001471
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 17b7
    [1] = 14d3
    [2] = 1e49
    [3] = 0c1e
    [4] = 3197
    [5] = 2048
    [6] = 0872
    [7] = 094f
    [8] = 351b
    [9] = 26bb
    [10] = 156d
    [11] = 26b2
    [12] = 0703
    [13] = 1ddf
    [14] = 3001
    [15] = 3c1e
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=101000: Test 17
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 01e0
  LSFR_input      = 9af9
  Roulette Pos    = 00000122
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 049b
    [1] = 056e
    [2] = 22d1
    [3] = 0b9e
    [4] = 234e
    [5] = 12d2
    [6] = 07bd
    [7] = 27e9
    [8] = 1841
    [9] = 2a8e
    [10] = 3387
    [11] = 3b8f
    [12] = 3d60
    [13] = 3b44
    [14] = 2378
    [15] = 15a1
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=107000: Test 18
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2b0e
  LSFR_input      = 4ea6
  Roulette Pos    = 00000d3a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 25d2
    [1] = 16ff
    [2] = 1130
    [3] = 2333
    [4] = 1244
    [5] = 34a8
    [6] = 38d4
    [7] = 3816
    [8] = 0ba8
    [9] = 0a05
    [10] = 1b49
    [11] = 1dec
    [12] = 3ead
    [13] = 141e
    [14] = 1602
    [15] = 0a55
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=113000: Test 19
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 221f
  LSFR_input      = 31e4
  Roulette Pos    = 000006a6
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1e23
    [1] = 314c
    [2] = 2841
    [3] = 1cd0
    [4] = 056a
    [5] = 3e44
    [6] = 2726
    [7] = 238d
    [8] = 2f90
    [9] = 0f67
    [10] = 005d
    [11] = 34fa
    [12] = 0dab
    [13] = 2783
    [14] = 1887
    [15] = 3d3b
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=119000: Test 20
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3cbd
  LSFR_input      = 8375
  Roulette Pos    = 00001f30
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 36eb
    [1] = 18e4
    [2] = 3235
    [3] = 0496
    [4] = 0068
    [5] = 0abc
    [6] = 01d2
    [7] = 3753
    [8] = 23a1
    [9] = 3407
    [10] = 3be9
    [11] = 2409
    [12] = 3ec4
    [13] = 3dbb
    [14] = 1b5c
    [15] = 2265
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=125000: Test 21
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 369e
  LSFR_input      = fc32
  Roulette Pos    = 000035ce
  Fitness Sum     = 31c3
  Zero Total?     = 0
  Fitness Values: 
    [0] = 31c3
    [1] = 1745
    [2] = 066e
    [3] = 3087
    [4] = 1501
    [5] = 21ca
    [6] = 12ec
    [7] = 06c4
    [8] = 390f
    [9] = 195a
    [10] = 374b
    [11] = 0e10
    [12] = 3b24
    [13] = 0a37
    [14] = 14d4
    [15] = 3433
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=131000: Test 22
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3031
  LSFR_input      = 0675
  Roulette Pos    = 00000137
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2391
    [1] = 0c1f
    [2] = 0244
    [3] = 1eb5
    [4] = 1656
    [5] = 1718
    [6] = 12e8
    [7] = 39e7
    [8] = 2338
    [9] = 152c
    [10] = 189c
    [11] = 398e
    [12] = 2c45
    [13] = 2b85
    [14] = 3376
    [15] = 0f7d
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=137000: Test 23
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 05d0
  LSFR_input      = 912d
  Roulette Pos    = 0000034b
  Fitness Sum     = 00b1
  Zero Total?     = 0
  Fitness Values: 
    [0] = 00b1
    [1] = 0c12
    [2] = 090b
    [3] = 2cf6
    [4] = 3797
    [5] = 3c81
    [6] = 3c73
    [7] = 3849
    [8] = 0894
    [9] = 057f
    [10] = 253f
    [11] = 002b
    [12] = 0200
    [13] = 21b3
    [14] = 3874
    [15] = 0a94
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=143000: Test 24
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1435
  LSFR_input      = 37ef
  Roulette Pos    = 0000046a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2732
    [1] = 1db4
    [2] = 0ac0
    [3] = 2932
    [4] = 3f67
    [5] = 0334
    [6] = 33c7
    [7] = 2699
    [8] = 20e8
    [9] = 3e87
    [10] = 0fcb
    [11] = 204f
    [12] = 01bb
    [13] = 0392
    [14] = 06e8
    [15] = 22a4
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=149000: Test 25
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 109b
  LSFR_input      = 52d1
  Roulette Pos    = 0000055f
  Fitness Sum     = 0219
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0219
    [1] = 16b4
    [2] = 02f3
    [3] = 03d5
    [4] = 1a46
    [5] = 09dc
    [6] = 2679
    [7] = 1c60
    [8] = 2090
    [9] = 296c
    [10] = 2035
    [11] = 3ad6
    [12] = 3348
    [13] = 06ae
    [14] = 1736
    [15] = 13d8
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=155000: Test 26
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3aa1
  LSFR_input      = 8785
  Roulette Pos    = 00001f09
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 301a
    [1] = 376b
    [2] = 0eaf
    [3] = 2363
    [4] = 3e19
    [5] = 25e5
    [6] = 373b
    [7] = 2e34
    [8] = 1d51
    [9] = 05ea
    [10] = 1197
    [11] = 1b6a
    [12] = 2bd0
    [13] = 08d2
    [14] = 099e
    [15] = 0921
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=161000: Test 27
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2552
  LSFR_input      = 44df
  Roulette Pos    = 00000a0a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0ebd
    [1] = 1b35
    [2] = 248b
    [3] = 3a8d
    [4] = 2408
    [5] = 2e2a
    [6] = 03ae
    [7] = 32c5
    [8] = 095f
    [9] = 2839
    [10] = 2d52
    [11] = 2d67
    [12] = 1663
    [13] = 3100
    [14] = 202c
    [15] = 1fc3
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=167000: Test 28
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 04cc
  LSFR_input      = d4e7
  Roulette Pos    = 000003fd
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1939
    [1] = 0d7e
    [2] = 0d2a
    [3] = 2f9d
    [4] = 3e7e
    [5] = 2d57
    [6] = 0f60
    [7] = 17b8
    [8] = 3ad5
    [9] = 1c8a
    [10] = 0755
    [11] = 3954
    [12] = 09e1
    [13] = 16b5
    [14] = 110c
    [15] = 04b7
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=173000: Test 29
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2622
  LSFR_input      = 7289
  Roulette Pos    = 0000110f
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 333f
    [1] = 1861
    [2] = 3e0b
    [3] = 3d21
    [4] = 2f16
    [5] = 0f17
    [6] = 01d8
    [7] = 2255
    [8] = 2778
    [9] = 3fe3
    [10] = 1f76
    [11] = 168e
    [12] = 0efa
    [13] = 214e
    [14] = 38e3
    [15] = 3672
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=179000: Test 30
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 221f
  LSFR_input      = 96e7
  Roulette Pos    = 0000141c
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2131
    [1] = 185a
    [2] = 0d00
    [3] = 302b
    [4] = 39a8
    [5] = 05e3
    [6] = 269d
    [7] = 1ada
    [8] = 1e3d
    [9] = 339d
    [10] = 0b05
    [11] = 17e6
    [12] = 3981
    [13] = 31a3
    [14] = 32c0
    [15] = 17be
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=185000: Test 31
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 170a
  LSFR_input      = d3d8
  Roulette Pos    = 00001310
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2540
    [1] = 3dc5
    [2] = 2fa4
    [3] = 1ec1
    [4] = 2f68
    [5] = 2264
    [6] = 3680
    [7] = 14a9
    [8] = 202a
    [9] = 2624
    [10] = 336a
    [11] = 0f92
    [12] = 0889
    [13] = 29ea
    [14] = 243b
    [15] = 28b3
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=191000: Test 32
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0a54
  LSFR_input      = 3f75
  Roulette Pos    = 0000028f
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 100f
    [1] = 17a6
    [2] = 3845
    [3] = 1898
    [4] = 0190
    [5] = 1c81
    [6] = 014b
    [7] = 119f
    [8] = 3427
    [9] = 3990
    [10] = 2a37
    [11] = 35b7
    [12] = 1611
    [13] = 2b82
    [14] = 0757
    [15] = 0a38
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=197000: Test 33
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3b8a
  LSFR_input      = d201
  Roulette Pos    = 000030d7
  Fitness Sum     = 2513
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2513
    [1] = 318e
    [2] = 3ff0
    [3] = 3b24
    [4] = 1d11
    [5] = 0747
    [6] = 055d
    [7] = 0224
    [8] = 38d5
    [9] = 054d
    [10] = 3d48
    [11] = 15e6
    [12] = 0c94
    [13] = 02a5
    [14] = 180a
    [15] = 0569
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=203000: Test 34
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0e20
  LSFR_input      = 1314
  Roulette Pos    = 0000010d
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 07f2
    [1] = 1553
    [2] = 1b50
    [3] = 1486
    [4] = 17f8
    [5] = 335a
    [6] = 19f0
    [7] = 1feb
    [8] = 08ad
    [9] = 3540
    [10] = 3471
    [11] = 20a6
    [12] = 289a
    [13] = 0e61
    [14] = 0091
    [15] = 3148
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=209000: Test 35
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1465
  LSFR_input      = 56cf
  Roulette Pos    = 000006ea
  Fitness Sum     = 03a1
  Zero Total?     = 0
  Fitness Values: 
    [0] = 03a1
    [1] = 3502
    [2] = 11ee
    [3] = 2c3c
    [4] = 0364
    [5] = 127f
    [6] = 1d84
    [7] = 0705
    [8] = 0781
    [9] = 2f72
    [10] = 3341
    [11] = 0ae5
    [12] = 01f1
    [13] = 10c5
    [14] = 11eb
    [15] = 0972
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=215000: Test 36
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1244
  LSFR_input      = c703
  Roulette Pos    = 00000e33
  Fitness Sum     = 0563
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0037
    [1] = 052c
    [2] = 1458
    [3] = 0228
    [4] = 15f2
    [5] = 2643
    [6] = 0b9b
    [7] = 1629
    [8] = 2b6f
    [9] = 1ff3
    [10] = 1852
    [11] = 0161
    [12] = 0636
    [13] = 23ed
    [14] = 178b
    [15] = 31a5
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=221000: Test 37
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2c3a
  LSFR_input      = c55b
  Roulette Pos    = 00002218
  Fitness Sum     = 03e0
  Zero Total?     = 0
  Fitness Values: 
    [0] = 03e0
    [1] = 2fdd
    [2] = 3307
    [3] = 0a16
    [4] = 13ca
    [5] = 0a92
    [6] = 3bbb
    [7] = 17aa
    [8] = 3a6f
    [9] = 2ec2
    [10] = 21c0
    [11] = 0e39
    [12] = 3954
    [13] = 1d7b
    [14] = 25e3
    [15] = 33c3
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=227000: Test 38
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 35aa
  LSFR_input      = 90b9
  Roulette Pos    = 00001e56
  Fitness Sum     = 1b6f
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0c3e
    [1] = 07a3
    [2] = 01fc
    [3] = 0592
    [4] = 251e
    [5] = 27df
    [6] = 3956
    [7] = 315c
    [8] = 2f82
    [9] = 3b52
    [10] = 36ef
    [11] = 14a1
    [12] = 2332
    [13] = 3045
    [14] = 05fd
    [15] = 12b4
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=233000: Test 39
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3557
  LSFR_input      = df4e
  Roulette Pos    = 00002e87
  Fitness Sum     = 2b97
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2b97
    [1] = 3cec
    [2] = 2755
    [3] = 0ec9
    [4] = 2d31
    [5] = 2d53
    [6] = 217e
    [7] = 18c9
    [8] = 2a3f
    [9] = 08d3
    [10] = 2792
    [11] = 1771
    [12] = 3626
    [13] = 0910
    [14] = 303a
    [15] = 2066
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=239000: Test 40
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 109e
  LSFR_input      = 63db
  Roulette Pos    = 0000067b
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 11e4
    [1] = 17cc
    [2] = 37d7
    [3] = 080a
    [4] = 20dd
    [5] = 2811
    [6] = 2870
    [7] = 32c1
    [8] = 3fdd
    [9] = 2047
    [10] = 3acb
    [11] = 20ba
    [12] = 0858
    [13] = 233c
    [14] = 137b
    [15] = 0836
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=245000: Test 41
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0629
  LSFR_input      = e9f3
  Roulette Pos    = 000005a1
  Fitness Sum     = 0383
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0383
    [1] = 0e47
    [2] = 28f0
    [3] = 0bdc
    [4] = 3183
    [5] = 3c6c
    [6] = 1412
    [7] = 3506
    [8] = 0ab3
    [9] = 3d02
    [10] = 00e2
    [11] = 3c36
    [12] = 396e
    [13] = 14f4
    [14] = 313c
    [15] = 0421
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=251000: Test 42
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1230
  LSFR_input      = b56e
  Roulette Pos    = 00000ce3
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 11f7
    [1] = 321f
    [2] = 0057
    [3] = 0b65
    [4] = 0713
    [5] = 3194
    [6] = 0f87
    [7] = 190a
    [8] = 23b3
    [9] = 0fde
    [10] = 2470
    [11] = 2ac6
    [12] = 0172
    [13] = 33f7
    [14] = 03d1
    [15] = 2525
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=257000: Test 43
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0fcb
  LSFR_input      = 6f9a
  Roulette Pos    = 000006e2
  Fitness Sum     = 03d5
  Zero Total?     = 0
  Fitness Values: 
    [0] = 03d5
    [1] = 2841
    [2] = 0fec
    [3] = 0548
    [4] = 1c38
    [5] = 13bd
    [6] = 2a6d
    [7] = 200d
    [8] = 3bfe
    [9] = 3a59
    [10] = 2555
    [11] = 1836
    [12] = 0e16
    [13] = 0fc3
    [14] = 3843
    [15] = 0a14
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=263000: Test 44
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3b17
  LSFR_input      = 4c75
  Roulette Pos    = 000011a5
  Fitness Sum     = 0a1c
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0a1c
    [1] = 1d99
    [2] = 224a
    [3] = 1833
    [4] = 2d5c
    [5] = 1a8e
    [6] = 2247
    [7] = 3778
    [8] = 3827
    [9] = 0492
    [10] = 0fab
    [11] = 2583
    [12] = 1f20
    [13] = 31f3
    [14] = 1cfb
    [15] = 1747
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=269000: Test 45
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0f29
  LSFR_input      = 982c
  Roulette Pos    = 00000902
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3685
    [1] = 2ca7
    [2] = 3cca
    [3] = 15a5
    [4] = 1e9a
    [5] = 19c5
    [6] = 2cec
    [7] = 151f
    [8] = 066c
    [9] = 29b6
    [10] = 2ac4
    [11] = 2506
    [12] = 037b
    [13] = 17b0
    [14] = 3a25
    [15] = 09e8
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=275000: Test 46
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1b95
  LSFR_input      = f70d
  Roulette Pos    = 00001a9e
  Fitness Sum     = 0166
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0166
    [1] = 24e9
    [2] = 2eee
    [3] = 04e1
    [4] = 3c99
    [5] = 2914
    [6] = 0ec9
    [7] = 3dff
    [8] = 0dfd
    [9] = 3db8
    [10] = 02e1
    [11] = 0a97
    [12] = 26cc
    [13] = 11aa
    [14] = 0896
    [15] = 34c9
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=281000: Test 47
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 00d2
  LSFR_input      = df66
  Roulette Pos    = 000000b7
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0f62
    [1] = 0b77
    [2] = 3f60
    [3] = 362e
    [4] = 1d22
    [5] = 07f7
    [6] = 2af8
    [7] = 2c84
    [8] = 136e
    [9] = 2a58
    [10] = 22b3
    [11] = 3090
    [12] = 324f
    [13] = 0dab
    [14] = 1d15
    [15] = 05be
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=287000: Test 48
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 055a
  LSFR_input      = d37d
  Roulette Pos    = 0000046b
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3803
    [1] = 3fc8
    [2] = 364e
    [3] = 2a53
    [4] = 0d73
    [5] = 1363
    [6] = 3011
    [7] = 0576
    [8] = 132b
    [9] = 265f
    [10] = 2fc9
    [11] = 209e
    [12] = 39c3
    [13] = 1fda
    [14] = 2615
    [15] = 0cee
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=293000: Test 49
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 04b8
  LSFR_input      = 1632
  Roulette Pos    = 00000068
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 063a
    [1] = 15de
    [2] = 2d8d
    [3] = 3ffd
    [4] = 35b9
    [5] = 13a2
    [6] = 0ceb
    [7] = 3bf3
    [8] = 2980
    [9] = 3a78
    [10] = 3bf0
    [11] = 1f39
    [12] = 0e1a
    [13] = 08db
    [14] = 1b2c
    [15] = 379b
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=299000: Test 50
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3eca
  LSFR_input      = 6ad0
  Roulette Pos    = 00001a32
  Fitness Sum     = 0354
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0354
    [1] = 171c
    [2] = 16d4
    [3] = 116e
    [4] = 1ff8
    [5] = 3201
    [6] = 0909
    [7] = 234c
    [8] = 091d
    [9] = 1fde
    [10] = 34ba
    [11] = 2915
    [12] = 11df
    [13] = 3dc4
    [14] = 0c61
    [15] = 1afc
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=305000: Test 51
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1839
  LSFR_input      = b973
  Roulette Pos    = 0000118c
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1da2
    [1] = 011c
    [2] = 0412
    [3] = 2f81
    [4] = 3ee0
    [5] = 1073
    [6] = 0a7d
    [7] = 1c82
    [8] = 118f
    [9] = 0e8f
    [10] = 0c03
    [11] = 106f
    [12] = 1f03
    [13] = 1680
    [14] = 2cf1
    [15] = 3092
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=311000: Test 52
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1b6c
  LSFR_input      = da76
  Roulette Pos    = 00001766
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2510
    [1] = 38f4
    [2] = 0102
    [3] = 0413
    [4] = 0f75
    [5] = 2df3
    [6] = 34a5
    [7] = 3485
    [8] = 26e8
    [9] = 35a7
    [10] = 3898
    [11] = 365d
    [12] = 239b
    [13] = 2d3d
    [14] = 2ae2
    [15] = 0a83
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=317000: Test 53
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 333a
  LSFR_input      = 129d
  Roulette Pos    = 000003b9
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 22e5
    [1] = 237a
    [2] = 00e0
    [3] = 0680
    [4] = 10b7
    [5] = 2bc2
    [6] = 1103
    [7] = 339c
    [8] = 0f3c
    [9] = 11e3
    [10] = 3a1c
    [11] = 1ff3
    [12] = 3da5
    [13] = 0b1f
    [14] = 1390
    [15] = 0ce1
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=323000: Test 54
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0eac
  LSFR_input      = bb65
  Roulette Pos    = 00000abd
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1d02
    [1] = 0dac
    [2] = 2cd4
    [3] = 1aa7
    [4] = 18cc
    [5] = 0064
    [6] = 2788
    [7] = 35ce
    [8] = 0e11
    [9] = 145d
    [10] = 1076
    [11] = 26dd
    [12] = 14c1
    [13] = 37fe
    [14] = 1cab
    [15] = 22d2
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=329000: Test 55
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0d8c
  LSFR_input      = 3266
  Roulette Pos    = 000002aa
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0c5b
    [1] = 2d21
    [2] = 09af
    [3] = 211d
    [4] = 2520
    [5] = 265b
    [6] = 03ef
    [7] = 317b
    [8] = 137c
    [9] = 0d9f
    [10] = 1298
    [11] = 389c
    [12] = 33fa
    [13] = 1688
    [14] = 2a18
    [15] = 0776
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=335000: Test 56
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 388e
  LSFR_input      = c283
  Roulette Pos    = 00002af8
  Fitness Sum     = 2427
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2427
    [1] = 3cb0
    [2] = 0013
    [3] = 1821
    [4] = 1338
    [5] = 2a2b
    [6] = 1f97
    [7] = 375f
    [8] = 26db
    [9] = 1faa
    [10] = 0f80
    [11] = 3a14
    [12] = 09d5
    [13] = 2f18
    [14] = 3173
    [15] = 30b1
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=341000: Test 57
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 07b5
  LSFR_input      = fd1e
  Roulette Pos    = 0000079e
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0ec2
    [1] = 00f4
    [2] = 2ac5
    [3] = 1898
    [4] = 300c
    [5] = 1c38
    [6] = 0949
    [7] = 3ece
    [8] = 1d2c
    [9] = 340e
    [10] = 1766
    [11] = 0d38
    [12] = 1046
    [13] = 20af
    [14] = 0c07
    [15] = 2d73
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=347000: Test 58
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1a8c
  LSFR_input      = c298
  Roulette Pos    = 0000142d
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 14bd
    [1] = 236d
    [2] = 3aab
    [3] = 2504
    [4] = 041d
    [5] = 06b2
    [6] = 1277
    [7] = 18da
    [8] = 2a20
    [9] = 0d22
    [10] = 3dde
    [11] = 2e3d
    [12] = 13d5
    [13] = 1055
    [14] = 0717
    [15] = 3df5
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=353000: Test 59
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 192e
  LSFR_input      = dc99
  Roulette Pos    = 000015b2
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1d78
    [1] = 04f6
    [2] = 2c32
    [3] = 314d
    [4] = 154b
    [5] = 3349
    [6] = 2f42
    [7] = 32c3
    [8] = 383f
    [9] = 1b74
    [10] = 2410
    [11] = 0d8b
    [12] = 0ebd
    [13] = 1352
    [14] = 004e
    [15] = 06fd
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=359000: Test 60
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 18a2
  LSFR_input      = 9a50
  Roulette Pos    = 00000ed9
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2ec6
    [1] = 245f
    [2] = 1488
    [3] = 3d84
    [4] = 37b1
    [5] = 14d6
    [6] = 0481
    [7] = 2678
    [8] = 3935
    [9] = 1909
    [10] = 23fc
    [11] = 30e7
    [12] = 2ddf
    [13] = 287d
    [14] = 175f
    [15] = 2715
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=365000: Test 61
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 154c
  LSFR_input      = b3cf
  Roulette Pos    = 00000ef5
  Fitness Sum     = 0186
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0186
    [1] = 3b5b
    [2] = 17fc
    [3] = 2f65
    [4] = 23d8
    [5] = 2f5b
    [6] = 167a
    [7] = 255e
    [8] = 2ab6
    [9] = 2e76
    [10] = 14c3
    [11] = 0e8e
    [12] = 1dd1
    [13] = 2b3e
    [14] = 33ec
    [15] = 0887
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=371000: Test 62
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 27a3
  LSFR_input      = 4fcd
  Roulette Pos    = 00000c5b
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 19b4
    [1] = 08af
    [2] = 1715
    [3] = 3786
    [4] = 33ed
    [5] = 0b01
    [6] = 000d
    [7] = 0da2
    [8] = 13b1
    [9] = 1723
    [10] = 0528
    [11] = 079e
    [12] = 2224
    [13] = 0535
    [14] = 1540
    [15] = 35d5
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=377000: Test 63
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 28e6
  LSFR_input      = 85a3
  Roulette Pos    = 00001559
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1c58
    [1] = 1a68
    [2] = 3d74
    [3] = 3e7d
    [4] = 1f9e
    [5] = 12b4
    [6] = 3452
    [7] = 3bf6
    [8] = 2d1d
    [9] = 31c6
    [10] = 3a73
    [11] = 0cbb
    [12] = 047b
    [13] = 2ec6
    [14] = 08b1
    [15] = 3198
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=383000: Test 64
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1a7f
  LSFR_input      = 059b
  Roulette Pos    = 00000094
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 208c
    [1] = 0325
    [2] = 3e53
    [3] = 2507
    [4] = 31eb
    [5] = 0704
    [6] = 169f
    [7] = 1277
    [8] = 0a29
    [9] = 14f2
    [10] = 377f
    [11] = 3c14
    [12] = 1bf7
    [13] = 0e1e
    [14] = 0e8c
    [15] = 2620
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=389000: Test 65
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2fa8
  LSFR_input      = 69e5
  Roulette Pos    = 000013b6
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2311
    [1] = 060b
    [2] = 2235
    [3] = 3f08
    [4] = 1429
    [5] = 30c1
    [6] = 2528
    [7] = 373a
    [8] = 36cc
    [9] = 075d
    [10] = 3642
    [11] = 0af5
    [12] = 381e
    [13] = 1b6b
    [14] = 0230
    [15] = 2eea
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=395000: Test 66
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 20ee
  LSFR_input      = 2875
  Roulette Pos    = 00000534
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 22c8
    [1] = 3872
    [2] = 39e0
    [3] = 1ae7
    [4] = 13dd
    [5] = 3c10
    [6] = 09d1
    [7] = 36a6
    [8] = 3482
    [9] = 03b1
    [10] = 118d
    [11] = 0860
    [12] = 3fc1
    [13] = 1b5e
    [14] = 3f06
    [15] = 3444
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=401000: Test 67
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 31db
  LSFR_input      = 3165
  Roulette Pos    = 0000099e
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1f10
    [1] = 1093
    [2] = 3ca4
    [3] = 1ed1
    [4] = 2bf1
    [5] = 3baa
    [6] = 1315
    [7] = 0b01
    [8] = 0c3d
    [9] = 0fb9
    [10] = 29d3
    [11] = 382e
    [12] = 0b63
    [13] = 3ce8
    [14] = 0330
    [15] = 17a0
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=407000: Test 68
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 002b
  LSFR_input      = cb35
  Roulette Pos    = 00000022
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0ca2
    [1] = 2d03
    [2] = 0fcf
    [3] = 1805
    [4] = 29eb
    [5] = 12ff
    [6] = 2fa6
    [7] = 368d
    [8] = 0002
    [9] = 3f75
    [10] = 0e93
    [11] = 29ed
    [12] = 1274
    [13] = 3e39
    [14] = 207b
    [15] = 1276
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=413000: Test 69
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 359b
  LSFR_input      = b923
  Roulette Pos    = 000026c4
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3dae
    [1] = 2f0e
    [2] = 3c63
    [3] = 1022
    [4] = 2d47
    [5] = 1cde
    [6] = 2298
    [7] = 2af5
    [8] = 0bec
    [9] = 1efb
    [10] = 3b17
    [11] = 3933
    [12] = 3bda
    [13] = 1daf
    [14] = 2428
    [15] = 07c6
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=419000: Test 70
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 28f0
  LSFR_input      = 1bbd
  Roulette Pos    = 0000046f
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3caa
    [1] = 1f3f
    [2] = 00fa
    [3] = 3884
    [4] = 3cee
    [5] = 2522
    [6] = 004b
    [7] = 3999
    [8] = 0462
    [9] = 0145
    [10] = 321d
    [11] = 0150
    [12] = 2667
    [13] = 3268
    [14] = 3ae9
    [15] = 2ac9
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=425000: Test 71
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 27a7
  LSFR_input      = 6336
  Roulette Pos    = 00000f5d
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 33ad
    [1] = 2d07
    [2] = 2c1a
    [3] = 1a15
    [4] = 1f6f
    [5] = 2703
    [6] = 04de
    [7] = 131d
    [8] = 140a
    [9] = 30f8
    [10] = 2d32
    [11] = 337a
    [12] = 17fc
    [13] = 3210
    [14] = 0697
    [15] = 2c06
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=431000: Test 72
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 37f7
  LSFR_input      = 68aa
  Roulette Pos    = 000016e1
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2309
    [1] = 33c9
    [2] = 1f80
    [3] = 3b05
    [4] = 25d9
    [5] = 2617
    [6] = 270b
    [7] = 08e2
    [8] = 19e0
    [9] = 068c
    [10] = 03e7
    [11] = 3fba
    [12] = 2ca3
    [13] = 2af3
    [14] = 089c
    [15] = 0684
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=437000: Test 73
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0ce5
  LSFR_input      = cc55
  Roulette Pos    = 00000a4a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 317f
    [1] = 0c84
    [2] = 063e
    [3] = 1e22
    [4] = 3777
    [5] = 0eda
    [6] = 24a6
    [7] = 28f6
    [8] = 1b5e
    [9] = 2ae4
    [10] = 0718
    [11] = 12d5
    [12] = 39bf
    [13] = 2bbf
    [14] = 3bcb
    [15] = 151d
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=443000: Test 74
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0cc0
  LSFR_input      = 88ef
  Roulette Pos    = 000006d1
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 16a3
    [1] = 02e4
    [2] = 27f3
    [3] = 1062
    [4] = 2ea3
    [5] = 23be
    [6] = 2580
    [7] = 0546
    [8] = 26a2
    [9] = 0d73
    [10] = 15a9
    [11] = 1545
    [12] = 3131
    [13] = 3b29
    [14] = 1a8c
    [15] = 17d4
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=449000: Test 75
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3b1f
  LSFR_input      = 5849
  Roulette Pos    = 00001463
  Fitness Sum     = 089c
  Zero Total?     = 0
  Fitness Values: 
    [0] = 089c
    [1] = 3035
    [2] = 2d19
    [3] = 39cd
    [4] = 2b5e
    [5] = 07a5
    [6] = 11a1
    [7] = 33fa
    [8] = 37da
    [9] = 3ebb
    [10] = 2dc7
    [11] = 2338
    [12] = 0660
    [13] = 3f69
    [14] = 1732
    [15] = 3e3b
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=455000: Test 76
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1bec
  LSFR_input      = 4259
  Roulette Pos    = 0000073c
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3e24
    [1] = 04fa
    [2] = 2173
    [3] = 0484
    [4] = 0463
    [5] = 38a6
    [6] = 02bf
    [7] = 0287
    [8] = 3da0
    [9] = 2433
    [10] = 070b
    [11] = 0203
    [12] = 1cd9
    [13] = 09cb
    [14] = 048a
    [15] = 1a79
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=461000: Test 77
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 29b0
  LSFR_input      = ec85
  Roulette Pos    = 00002683
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2dfe
    [1] = 0b95
    [2] = 1c7c
    [3] = 0ad7
    [4] = 1560
    [5] = 2106
    [6] = 2550
    [7] = 035e
    [8] = 2c9b
    [9] = 01cc
    [10] = 0e35
    [11] = 01fc
    [12] = 22d2
    [13] = 3385
    [14] = 055a
    [15] = 0f6d
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=467000: Test 78
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 113a
  LSFR_input      = 6cb2
  Roulette Pos    = 00000750
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3551
    [1] = 1390
    [2] = 1169
    [3] = 1823
    [4] = 0715
    [5] = 16c4
    [6] = 2791
    [7] = 3c67
    [8] = 2a54
    [9] = 38fa
    [10] = 148a
    [11] = 3169
    [12] = 0fbe
    [13] = 3c1b
    [14] = 2dd0
    [15] = 3a12
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=473000: Test 79
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3277
  LSFR_input      = fc70
  Roulette Pos    = 000031c3
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3516
    [1] = 025b
    [2] = 2b7c
    [3] = 04d4
    [4] = 3e76
    [5] = 194c
    [6] = 3ee7
    [7] = 338c
    [8] = 1ba7
    [9] = 2a63
    [10] = 3861
    [11] = 1a1e
    [12] = 03af
    [13] = 3748
    [14] = 0daa
    [15] = 1f57
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=479000: Test 80
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 130c
  LSFR_input      = 2b61
  Roulette Pos    = 0000033a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 21ab
    [1] = 060b
    [2] = 3975
    [3] = 255a
    [4] = 3d53
    [5] = 071f
    [6] = 04b1
    [7] = 1efe
    [8] = 0d2b
    [9] = 3e26
    [10] = 0459
    [11] = 0a7e
    [12] = 0546
    [13] = 090a
    [14] = 297d
    [15] = 1271
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=485000: Test 81
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 29e4
  LSFR_input      = ecfd
  Roulette Pos    = 000026c7
  Fitness Sum     = 0731
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0731
    [1] = 2dd6
    [2] = 1cef
    [3] = 0c77
    [4] = 36e0
    [5] = 066c
    [6] = 1ee8
    [7] = 3e11
    [8] = 3442
    [9] = 3bd7
    [10] = 0a88
    [11] = 2b23
    [12] = 0244
    [13] = 2970
    [14] = 2934
    [15] = 3686
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=491000: Test 82
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 290d
  LSFR_input      = 49f0
  Roulette Pos    = 00000bdb
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2548
    [1] = 33bd
    [2] = 21a9
    [3] = 278c
    [4] = 1d2d
    [5] = 0ade
    [6] = 1e12
    [7] = 0275
    [8] = 3e9b
    [9] = 3fbc
    [10] = 2a01
    [11] = 1bc8
    [12] = 0a9a
    [13] = 0814
    [14] = 1e3e
    [15] = 0935
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=497000: Test 83
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2e81
  LSFR_input      = ccb7
  Roulette Pos    = 00002530
  Fitness Sum     = 100f
  Zero Total?     = 0
  Fitness Values: 
    [0] = 07d0
    [1] = 083f
    [2] = 24fd
    [3] = 126a
    [4] = 1053
    [5] = 033b
    [6] = 1b9f
    [7] = 1823
    [8] = 0b7b
    [9] = 009c
    [10] = 2a8d
    [11] = 1bce
    [12] = 03d8
    [13] = 062c
    [14] = 33f2
    [15] = 0f53
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=503000: Test 84
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 22d2
  LSFR_input      = d102
  Roulette Pos    = 00001c6d
  Fitness Sum     = 06c9
  Zero Total?     = 0
  Fitness Values: 
    [0] = 06c9
    [1] = 1e7f
    [2] = 2b21
    [3] = 0aa1
    [4] = 24ac
    [5] = 1f13
    [6] = 19f4
    [7] = 2b75
    [8] = 3d93
    [9] = 0515
    [10] = 3616
    [11] = 223f
    [12] = 2429
    [13] = 100a
    [14] = 0db4
    [15] = 21bc
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=509000: Test 85
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 05fc
  LSFR_input      = 2bc2
  Roulette Pos    = 00000105
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 151f
    [1] = 03ca
    [2] = 03fb
    [3] = 3948
    [4] = 13d4
    [5] = 11af
    [6] = 1b04
    [7] = 28f3
    [8] = 1579
    [9] = 1eff
    [10] = 223c
    [11] = 294d
    [12] = 30ae
    [13] = 3d40
    [14] = 1240
    [15] = 0627
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=515000: Test 86
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3fd3
  LSFR_input      = d056
  Roulette Pos    = 000033f0
  Fitness Sum     = 1c40
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1c40
    [1] = 347c
    [2] = 2f74
    [3] = 0cee
    [4] = 31bd
    [5] = 01b5
    [6] = 1316
    [7] = 0dfd
    [8] = 3631
    [9] = 028a
    [10] = 1aeb
    [11] = 27ee
    [12] = 043f
    [13] = 2e01
    [14] = 35eb
    [15] = 3a71
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=521000: Test 87
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3cf3
  LSFR_input      = af22
  Roulette Pos    = 000029b2
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 308c
    [1] = 10d7
    [2] = 225f
    [3] = 34cb
    [4] = 3ed8
    [5] = 184b
    [6] = 2f3c
    [7] = 2f64
    [8] = 2922
    [9] = 119c
    [10] = 2430
    [11] = 27fa
    [12] = 29e7
    [13] = 136c
    [14] = 175f
    [15] = 1309
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=527000: Test 88
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0f3a
  LSFR_input      = d12c
  Roulette Pos    = 00000c70
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2508
    [1] = 3b8f
    [2] = 3b03
    [3] = 0eef
    [4] = 0efb
    [5] = 1262
    [6] = 21f8
    [7] = 3404
    [8] = 0df1
    [9] = 1cfc
    [10] = 02f3
    [11] = 1ced
    [12] = 2f5e
    [13] = 24ec
    [14] = 10f1
    [15] = 3d50
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=533000: Test 89
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0ea7
  LSFR_input      = bfe8
  Roulette Pos    = 00000afb
  Fitness Sum     = 01e8
  Zero Total?     = 0
  Fitness Values: 
    [0] = 01e8
    [1] = 13e4
    [2] = 1a3d
    [3] = 3146
    [4] = 38d0
    [5] = 2b2e
    [6] = 2e96
    [7] = 3ab8
    [8] = 3f12
    [9] = 08d3
    [10] = 2bff
    [11] = 37e3
    [12] = 3401
    [13] = 1a95
    [14] = 329b
    [15] = 3314
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=539000: Test 90
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0ff4
  LSFR_input      = b330
  Roulette Pos    = 00000b2a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2369
    [1] = 1e9a
    [2] = 2af7
    [3] = 176a
    [4] = 3930
    [5] = 1d92
    [6] = 0a7e
    [7] = 1c99
    [8] = 3c2d
    [9] = 3575
    [10] = 3403
    [11] = 355d
    [12] = 1308
    [13] = 3e82
    [14] = 11f6
    [15] = 0f35
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=545000: Test 91
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3516
  LSFR_input      = 7664
  Roulette Pos    = 0000188c
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 33f7
    [1] = 05f9
    [2] = 0492
    [3] = 06ff
    [4] = 047b
    [5] = 1688
    [6] = 1634
    [7] = 3873
    [8] = 1c81
    [9] = 1ac6
    [10] = 3f72
    [11] = 20fd
    [12] = 314e
    [13] = 15a7
    [14] = 1970
    [15] = 0dd0
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=551000: Test 92
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3c1f
  LSFR_input      = 4e4e
  Roulette Pos    = 00001263
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 306d
    [1] = 18e2
    [2] = 2ecd
    [3] = 21bc
    [4] = 2e89
    [5] = 083d
    [6] = 2f8c
    [7] = 1ef7
    [8] = 211f
    [9] = 1e59
    [10] = 00b3
    [11] = 0fa9
    [12] = 2696
    [13] = 303f
    [14] = 2ea0
    [15] = 07b5
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=557000: Test 93
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 29fc
  LSFR_input      = b92c
  Roulette Pos    = 00001e5e
  Fitness Sum     = 0e98
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0e98
    [1] = 2f53
    [2] = 175e
    [3] = 352e
    [4] = 1f92
    [5] = 05fe
    [6] = 3ce3
    [7] = 2e2a
    [8] = 3551
    [9] = 1442
    [10] = 2358
    [11] = 14e3
    [12] = 1a40
    [13] = 203b
    [14] = 030d
    [15] = 0f92
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=563000: Test 94
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1f06
  LSFR_input      = f269
  Roulette Pos    = 00001d60
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 347d
    [1] = 2665
    [2] = 2475
    [3] = 0ebe
    [4] = 06a1
    [5] = 2783
    [6] = 1e50
    [7] = 3b1e
    [8] = 0de8
    [9] = 02c5
    [10] = 09dc
    [11] = 1489
    [12] = 2a48
    [13] = 282c
    [14] = 0fa8
    [15] = 3831
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=569000: Test 95
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1e88
  LSFR_input      = ab22
  Roulette Pos    = 00001468
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2af2
    [1] = 1984
    [2] = 0cba
    [3] = 153a
    [4] = 01b1
    [5] = 1c62
    [6] = 0d6b
    [7] = 2ca3
    [8] = 35e7
    [9] = 1a26
    [10] = 01dd
    [11] = 3798
    [12] = 3688
    [13] = 0f49
    [14] = 243b
    [15] = 2c6f
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=575000: Test 96
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2b25
  LSFR_input      = acd4
  Roulette Pos    = 00001d20
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 296f
    [1] = 2618
    [2] = 2407
    [3] = 1ff7
    [4] = 3561
    [5] = 0842
    [6] = 0c67
    [7] = 1ed0
    [8] = 2e5b
    [9] = 306e
    [10] = 3ec8
    [11] = 23bc
    [12] = 38b1
    [13] = 0b2f
    [14] = 028d
    [15] = 270c
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=581000: Test 97
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 367c
  LSFR_input      = 3016
  Roulette Pos    = 00000a3b
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3b9d
    [1] = 0155
    [2] = 0ac8
    [3] = 344e
    [4] = 0c84
    [5] = 0d55
    [6] = 1b5a
    [7] = 0821
    [8] = 0eaa
    [9] = 2623
    [10] = 3c70
    [11] = 1b2e
    [12] = 3378
    [13] = 17ca
    [14] = 2350
    [15] = 0223
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=587000: Test 98
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 28b9
  LSFR_input      = 32af
  Roulette Pos    = 0000080f
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3ded
    [1] = 1fc0
    [2] = 1d51
    [3] = 3166
    [4] = 378a
    [5] = 00a1
    [6] = 3389
    [7] = 3578
    [8] = 2061
    [9] = 10da
    [10] = 26de
    [11] = 17ec
    [12] = 117c
    [13] = 1a67
    [14] = 0d64
    [15] = 31dd
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=593000: Test 99
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2cd0
  LSFR_input      = 13bd
  Roulette Pos    = 00000374
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2b41
    [1] = 3442
    [2] = 09c9
    [3] = 3cbd
    [4] = 0ea9
    [5] = 172d
    [6] = 2e9b
    [7] = 39ea
    [8] = 0b6f
    [9] = 3864
    [10] = 36a8
    [11] = 1a18
    [12] = 0f92
    [13] = 2543
    [14] = 1403
    [15] = 1b01
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=599000: Test 100
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1e23
  LSFR_input      = bb41
  Roulette Pos    = 0000160b
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1da7
    [1] = 0aab
    [2] = 351a
    [3] = 2d39
    [4] = 2fee
    [5] = 091d
    [6] = 083b
    [7] = 0d95
    [8] = 13c8
    [9] = 3d55
    [10] = 3acf
    [11] = 03b6
    [12] = 0672
    [13] = 030a
    [14] = 114b
    [15] = 1a3a
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=605000: Test 101
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2465
  LSFR_input      = 2346
  Roulette Pos    = 00000503
  Fitness Sum     = 005f
  Zero Total?     = 0
  Fitness Values: 
    [0] = 005f
    [1] = 0c1a
    [2] = 1df0
    [3] = 06d1
    [4] = 0f24
    [5] = 2f3b
    [6] = 210b
    [7] = 0f83
    [8] = 3b56
    [9] = 3efb
    [10] = 1654
    [11] = 0a7a
    [12] = 2e36
    [13] = 375f
    [14] = 19fe
    [15] = 298c
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=611000: Test 102
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3dc0
  LSFR_input      = 1ddf
  Roulette Pos    = 00000734
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 365a
    [1] = 3052
    [2] = 3407
    [3] = 2491
    [4] = 27b2
    [5] = 0e05
    [6] = 0e1d
    [7] = 1e0c
    [8] = 3e57
    [9] = 0224
    [10] = 029d
    [11] = 2609
    [12] = 1029
    [13] = 10bb
    [14] = 0416
    [15] = 0e81
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=617000: Test 103
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 233b
  LSFR_input      = 1755
  Roulette Pos    = 00000335
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 12df
    [1] = 06b3
    [2] = 348a
    [3] = 2309
    [4] = 176e
    [5] = 38a0
    [6] = 318a
    [7] = 2a4e
    [8] = 3f54
    [9] = 2614
    [10] = 0d57
    [11] = 16c2
    [12] = 1eb5
    [13] = 3ee1
    [14] = 0110
    [15] = 1e09
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=623000: Test 104
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1d7b
  LSFR_input      = 5b19
  Roulette Pos    = 00000a7d
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 24f5
    [1] = 0e67
    [2] = 34cb
    [3] = 03aa
    [4] = 0d48
    [5] = 35dc
    [6] = 21b3
    [7] = 323e
    [8] = 0443
    [9] = 167f
    [10] = 35e8
    [11] = 118c
    [12] = 0c5b
    [13] = 179c
    [14] = 03ca
    [15] = 109e
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=629000: Test 105
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3946
  LSFR_input      = 8331
  Roulette Pos    = 00001d59
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2e1b
    [1] = 39b2
    [2] = 222a
    [3] = 3a76
    [4] = 114e
    [5] = 25f4
    [6] = 0b14
    [7] = 3f69
    [8] = 1fa7
    [9] = 2d3f
    [10] = 39df
    [11] = 30f5
    [12] = 1333
    [13] = 04f4
    [14] = 305f
    [15] = 32da
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=635000: Test 106
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1e97
  LSFR_input      = d1a2
  Roulette Pos    = 0000190c
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3233
    [1] = 2a3e
    [2] = 23d0
    [3] = 0566
    [4] = 2f32
    [5] = 142f
    [6] = 3841
    [7] = 2165
    [8] = 3e6d
    [9] = 1c11
    [10] = 26cc
    [11] = 2da0
    [12] = 3040
    [13] = 1f0d
    [14] = 0f05
    [15] = 2ead
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=641000: Test 107
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2b8d
  LSFR_input      = 7b33
  Roulette Pos    = 000014f5
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3b1e
    [1] = 35d1
    [2] = 1c4d
    [3] = 2b5e
    [4] = 14de
    [5] = 2b53
    [6] = 1a0b
    [7] = 0ffc
    [8] = 2124
    [9] = 3659
    [10] = 3b5a
    [11] = 3603
    [12] = 21ac
    [13] = 1566
    [14] = 05ff
    [15] = 02d0
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=647000: Test 108
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3539
  LSFR_input      = 423c
  Roulette Pos    = 00000dc5
  Fitness Sum     = 0d19
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0bbf
    [1] = 015a
    [2] = 38d3
    [3] = 2d6b
    [4] = 16c0
    [5] = 3ed3
    [6] = 303b
    [7] = 227f
    [8] = 002d
    [9] = 290f
    [10] = 0fea
    [11] = 16ed
    [12] = 27e2
    [13] = 0025
    [14] = 396c
    [15] = 280f
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=653000: Test 109
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 16d7
  LSFR_input      = e8c4
  Roulette Pos    = 000014c4
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2934
    [1] = 0956
    [2] = 3efc
    [3] = 1116
    [4] = 097b
    [5] = 3868
    [6] = 3925
    [7] = 32b0
    [8] = 01be
    [9] = 3821
    [10] = 03c6
    [11] = 0b39
    [12] = 3089
    [13] = 3cec
    [14] = 3de9
    [15] = 3247
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=659000: Test 110
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 05fe
  LSFR_input      = 042b
  Roulette Pos    = 00000018
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 350d
    [1] = 01b0
    [2] = 3d81
    [3] = 2597
    [4] = 3e9c
    [5] = 3b6a
    [6] = 17de
    [7] = 33a9
    [8] = 3d1a
    [9] = 155f
    [10] = 1940
    [11] = 3bb6
    [12] = 10ca
    [13] = 311f
    [14] = 2f60
    [15] = 0de4
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=665000: Test 111
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 14d7
  LSFR_input      = c44b
  Roulette Pos    = 00000ffa
  Fitness Sum     = 0f1e
  Zero Total?     = 0
  Fitness Values: 
    [0] = 067e
    [1] = 08a0
    [2] = 099b
    [3] = 1748
    [4] = 39bf
    [5] = 38fb
    [6] = 252d
    [7] = 003e
    [8] = 019b
    [9] = 2ec8
    [10] = 1786
    [11] = 3b5b
    [12] = 27c3
    [13] = 3cb3
    [14] = 3b99
    [15] = 295e
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=671000: Test 112
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 05bc
  LSFR_input      = 788e
  Roulette Pos    = 000002b3
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2b7b
    [1] = 131f
    [2] = 24b9
    [3] = 133e
    [4] = 0fd3
    [5] = 2052
    [6] = 3c9d
    [7] = 3b4e
    [8] = 3372
    [9] = 2156
    [10] = 0e8d
    [11] = 0345
    [12] = 01a9
    [13] = 0b2a
    [14] = 3e93
    [15] = 351b
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=677000: Test 113
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2725
  LSFR_input      = 434a
  Roulette Pos    = 00000a49
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2c80
    [1] = 0d20
    [2] = 3860
    [3] = 2e29
    [4] = 184a
    [5] = 36f3
    [6] = 2344
    [7] = 04cb
    [8] = 0414
    [9] = 1ba4
    [10] = 32f4
    [11] = 1c5e
    [12] = 1298
    [13] = 1639
    [14] = 2129
    [15] = 16ac
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=683000: Test 114
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 34e5
  LSFR_input      = 4ce0
  Roulette Pos    = 00000fe2
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 31dd
    [1] = 141e
    [2] = 330a
    [3] = 0475
    [4] = 2a57
    [5] = 1434
    [6] = 1b21
    [7] = 1c34
    [8] = 2852
    [9] = 0e2c
    [10] = 20aa
    [11] = 12a9
    [12] = 2260
    [13] = 3bcb
    [14] = 2edd
    [15] = 0ab2
------------------------------------------------------------
Test finished. Ran 114 tests, errors = 114
TEST FAILED
$finish called at time : 685 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv" Line 370
INFO: [USF-XSim-96] XSim completed. Design snapshot 'selection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3188.594 ; gain = 6.211
run all
$stop called at time : 685 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv" Line 371
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'selection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj selection_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selection_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selection_tb_behav xil_defaultlib.selection_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selection_tb_behav xil_defaultlib.selection_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv" Line 1. Module selection(ADDR_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.selection_if_default
Compiling module xil_defaultlib.selection(ADDR_WIDTH=4)
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.selection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot selection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
------------------------------------------------------------
ERROR @Time=5000: Test 1
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0000
  LSFR_input      = 0005
  Roulette Pos    = 00000005
  Fitness Sum     = 0000
  Zero Total?     = 1
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=11000: Test 2
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0000
  LSFR_input      = ffff
  Roulette Pos    = 0000000f
  Fitness Sum     = 0000
  Zero Total?     = 1
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=17000: Test 3
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0000
  LSFR_input      = 0000
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 1
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=23000: Test 4
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0010
  LSFR_input      = 0000
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0001
    [1] = 0001
    [2] = 0001
    [3] = 0001
    [4] = 0001
    [5] = 0001
    [6] = 0001
    [7] = 0001
    [8] = 0001
    [9] = 0001
    [10] = 0001
    [11] = 0001
    [12] = 0001
    [13] = 0001
    [14] = 0001
    [15] = 0001
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=29000: Test 5
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0010
  LSFR_input      = ffff
  Roulette Pos    = 0000000f
  Fitness Sum     = 000f
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0001
    [1] = 0001
    [2] = 0001
    [3] = 0001
    [4] = 0001
    [5] = 0001
    [6] = 0001
    [7] = 0001
    [8] = 0001
    [9] = 0001
    [10] = 0001
    [11] = 0001
    [12] = 0001
    [13] = 0001
    [14] = 0001
    [15] = 0001
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=35000: Test 6
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3fff
  LSFR_input      = 0000
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3fff
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=41000: Test 7
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3fff
  LSFR_input      = ffff
  Roulette Pos    = 00003ffe
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 3fff
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=47000: Test 8
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0010
  LSFR_input      = ffff
  Roulette Pos    = 0000000f
  Fitness Sum     = 000f
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0001
    [1] = 0001
    [2] = 0001
    [3] = 0001
    [4] = 0001
    [5] = 0001
    [6] = 0001
    [7] = 0001
    [8] = 0001
    [9] = 0001
    [10] = 0001
    [11] = 0001
    [12] = 0001
    [13] = 0001
    [14] = 0001
    [15] = 0001
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=53000: Test 9
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3ff0
  LSFR_input      = 0000
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0001
    [1] = 0001
    [2] = 0001
    [3] = 0001
    [4] = 0001
    [5] = 0001
    [6] = 0001
    [7] = 0001
    [8] = 0001
    [9] = 0001
    [10] = 0001
    [11] = 0001
    [12] = 0001
    [13] = 0001
    [14] = 0001
    [15] = 0001
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=59000: Test 10
  Exp Parent      = 4
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0010
  LSFR_input      = 8000
  Roulette Pos    = 00000008
  Fitness Sum     = 0008
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0002
    [1] = 0002
    [2] = 0002
    [3] = 0002
    [4] = 0002
    [5] = 0002
    [6] = 0002
    [7] = 0002
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=65000: Test 11
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3ff0
  LSFR_input      = 0000
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3fff
    [1] = 3fff
    [2] = 3fff
    [3] = 3fff
    [4] = 3fff
    [5] = 3fff
    [6] = 3fff
    [7] = 3fff
    [8] = 3fff
    [9] = 3fff
    [10] = 3fff
    [11] = 3fff
    [12] = 3fff
    [13] = 3fff
    [14] = 3fff
    [15] = 3fff
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=71000: Test 12
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0000
  LSFR_input      = 0010
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 1
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=77000: Test 13
  Exp Parent      = 0
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 000f
  LSFR_input      = 0007
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0005
    [1] = 000a
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0000
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=83000: Test 14
  Exp Parent      = 7
  DUT Parent      = 0
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0001
  LSFR_input      = ffff
  Roulette Pos    = 00000000
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0000
    [1] = 0000
    [2] = 0000
    [3] = 0000
    [4] = 0000
    [5] = 0000
    [6] = 0000
    [7] = 0001
    [8] = 0000
    [9] = 0000
    [10] = 0000
    [11] = 0000
    [12] = 0000
    [13] = 0000
    [14] = 0000
    [15] = 0000
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=89000: Test 15
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3ce2
  LSFR_input      = 53fb
  Roulette Pos    = 000013f8
  Fitness Sum     = 0604
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0604
    [1] = 0e7a
    [2] = 3102
    [3] = 32c9
    [4] = 1a06
    [5] = 3973
    [6] = 09f0
    [7] = 200a
    [8] = 07ee
    [9] = 3af3
    [10] = 12d4
    [11] = 21f4
    [12] = 3466
    [13] = 1cc4
    [14] = 01ff
    [15] = 3c54
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=95000: Test 16
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2387
  LSFR_input      = 934c
  Roulette Pos    = 00001471
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 17b7
    [1] = 14d3
    [2] = 1e49
    [3] = 0c1e
    [4] = 3197
    [5] = 2048
    [6] = 0872
    [7] = 094f
    [8] = 351b
    [9] = 26bb
    [10] = 156d
    [11] = 26b2
    [12] = 0703
    [13] = 1ddf
    [14] = 3001
    [15] = 3c1e
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=101000: Test 17
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 01e0
  LSFR_input      = 9af9
  Roulette Pos    = 00000122
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 049b
    [1] = 056e
    [2] = 22d1
    [3] = 0b9e
    [4] = 234e
    [5] = 12d2
    [6] = 07bd
    [7] = 27e9
    [8] = 1841
    [9] = 2a8e
    [10] = 3387
    [11] = 3b8f
    [12] = 3d60
    [13] = 3b44
    [14] = 2378
    [15] = 15a1
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=107000: Test 18
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2b0e
  LSFR_input      = 4ea6
  Roulette Pos    = 00000d3a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 25d2
    [1] = 16ff
    [2] = 1130
    [3] = 2333
    [4] = 1244
    [5] = 34a8
    [6] = 38d4
    [7] = 3816
    [8] = 0ba8
    [9] = 0a05
    [10] = 1b49
    [11] = 1dec
    [12] = 3ead
    [13] = 141e
    [14] = 1602
    [15] = 0a55
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=113000: Test 19
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 221f
  LSFR_input      = 31e4
  Roulette Pos    = 000006a6
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1e23
    [1] = 314c
    [2] = 2841
    [3] = 1cd0
    [4] = 056a
    [5] = 3e44
    [6] = 2726
    [7] = 238d
    [8] = 2f90
    [9] = 0f67
    [10] = 005d
    [11] = 34fa
    [12] = 0dab
    [13] = 2783
    [14] = 1887
    [15] = 3d3b
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=119000: Test 20
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3cbd
  LSFR_input      = 8375
  Roulette Pos    = 00001f30
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 36eb
    [1] = 18e4
    [2] = 3235
    [3] = 0496
    [4] = 0068
    [5] = 0abc
    [6] = 01d2
    [7] = 3753
    [8] = 23a1
    [9] = 3407
    [10] = 3be9
    [11] = 2409
    [12] = 3ec4
    [13] = 3dbb
    [14] = 1b5c
    [15] = 2265
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=125000: Test 21
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 369e
  LSFR_input      = fc32
  Roulette Pos    = 000035ce
  Fitness Sum     = 31c3
  Zero Total?     = 0
  Fitness Values: 
    [0] = 31c3
    [1] = 1745
    [2] = 066e
    [3] = 3087
    [4] = 1501
    [5] = 21ca
    [6] = 12ec
    [7] = 06c4
    [8] = 390f
    [9] = 195a
    [10] = 374b
    [11] = 0e10
    [12] = 3b24
    [13] = 0a37
    [14] = 14d4
    [15] = 3433
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=131000: Test 22
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3031
  LSFR_input      = 0675
  Roulette Pos    = 00000137
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2391
    [1] = 0c1f
    [2] = 0244
    [3] = 1eb5
    [4] = 1656
    [5] = 1718
    [6] = 12e8
    [7] = 39e7
    [8] = 2338
    [9] = 152c
    [10] = 189c
    [11] = 398e
    [12] = 2c45
    [13] = 2b85
    [14] = 3376
    [15] = 0f7d
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=137000: Test 23
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 05d0
  LSFR_input      = 912d
  Roulette Pos    = 0000034b
  Fitness Sum     = 00b1
  Zero Total?     = 0
  Fitness Values: 
    [0] = 00b1
    [1] = 0c12
    [2] = 090b
    [3] = 2cf6
    [4] = 3797
    [5] = 3c81
    [6] = 3c73
    [7] = 3849
    [8] = 0894
    [9] = 057f
    [10] = 253f
    [11] = 002b
    [12] = 0200
    [13] = 21b3
    [14] = 3874
    [15] = 0a94
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=143000: Test 24
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1435
  LSFR_input      = 37ef
  Roulette Pos    = 0000046a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2732
    [1] = 1db4
    [2] = 0ac0
    [3] = 2932
    [4] = 3f67
    [5] = 0334
    [6] = 33c7
    [7] = 2699
    [8] = 20e8
    [9] = 3e87
    [10] = 0fcb
    [11] = 204f
    [12] = 01bb
    [13] = 0392
    [14] = 06e8
    [15] = 22a4
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=149000: Test 25
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 109b
  LSFR_input      = 52d1
  Roulette Pos    = 0000055f
  Fitness Sum     = 0219
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0219
    [1] = 16b4
    [2] = 02f3
    [3] = 03d5
    [4] = 1a46
    [5] = 09dc
    [6] = 2679
    [7] = 1c60
    [8] = 2090
    [9] = 296c
    [10] = 2035
    [11] = 3ad6
    [12] = 3348
    [13] = 06ae
    [14] = 1736
    [15] = 13d8
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=155000: Test 26
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3aa1
  LSFR_input      = 8785
  Roulette Pos    = 00001f09
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 301a
    [1] = 376b
    [2] = 0eaf
    [3] = 2363
    [4] = 3e19
    [5] = 25e5
    [6] = 373b
    [7] = 2e34
    [8] = 1d51
    [9] = 05ea
    [10] = 1197
    [11] = 1b6a
    [12] = 2bd0
    [13] = 08d2
    [14] = 099e
    [15] = 0921
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=161000: Test 27
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2552
  LSFR_input      = 44df
  Roulette Pos    = 00000a0a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0ebd
    [1] = 1b35
    [2] = 248b
    [3] = 3a8d
    [4] = 2408
    [5] = 2e2a
    [6] = 03ae
    [7] = 32c5
    [8] = 095f
    [9] = 2839
    [10] = 2d52
    [11] = 2d67
    [12] = 1663
    [13] = 3100
    [14] = 202c
    [15] = 1fc3
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=167000: Test 28
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 04cc
  LSFR_input      = d4e7
  Roulette Pos    = 000003fd
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1939
    [1] = 0d7e
    [2] = 0d2a
    [3] = 2f9d
    [4] = 3e7e
    [5] = 2d57
    [6] = 0f60
    [7] = 17b8
    [8] = 3ad5
    [9] = 1c8a
    [10] = 0755
    [11] = 3954
    [12] = 09e1
    [13] = 16b5
    [14] = 110c
    [15] = 04b7
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=173000: Test 29
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2622
  LSFR_input      = 7289
  Roulette Pos    = 0000110f
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 333f
    [1] = 1861
    [2] = 3e0b
    [3] = 3d21
    [4] = 2f16
    [5] = 0f17
    [6] = 01d8
    [7] = 2255
    [8] = 2778
    [9] = 3fe3
    [10] = 1f76
    [11] = 168e
    [12] = 0efa
    [13] = 214e
    [14] = 38e3
    [15] = 3672
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=179000: Test 30
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 221f
  LSFR_input      = 96e7
  Roulette Pos    = 0000141c
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2131
    [1] = 185a
    [2] = 0d00
    [3] = 302b
    [4] = 39a8
    [5] = 05e3
    [6] = 269d
    [7] = 1ada
    [8] = 1e3d
    [9] = 339d
    [10] = 0b05
    [11] = 17e6
    [12] = 3981
    [13] = 31a3
    [14] = 32c0
    [15] = 17be
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=185000: Test 31
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 170a
  LSFR_input      = d3d8
  Roulette Pos    = 00001310
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2540
    [1] = 3dc5
    [2] = 2fa4
    [3] = 1ec1
    [4] = 2f68
    [5] = 2264
    [6] = 3680
    [7] = 14a9
    [8] = 202a
    [9] = 2624
    [10] = 336a
    [11] = 0f92
    [12] = 0889
    [13] = 29ea
    [14] = 243b
    [15] = 28b3
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=191000: Test 32
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0a54
  LSFR_input      = 3f75
  Roulette Pos    = 0000028f
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 100f
    [1] = 17a6
    [2] = 3845
    [3] = 1898
    [4] = 0190
    [5] = 1c81
    [6] = 014b
    [7] = 119f
    [8] = 3427
    [9] = 3990
    [10] = 2a37
    [11] = 35b7
    [12] = 1611
    [13] = 2b82
    [14] = 0757
    [15] = 0a38
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=197000: Test 33
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3b8a
  LSFR_input      = d201
  Roulette Pos    = 000030d7
  Fitness Sum     = 2513
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2513
    [1] = 318e
    [2] = 3ff0
    [3] = 3b24
    [4] = 1d11
    [5] = 0747
    [6] = 055d
    [7] = 0224
    [8] = 38d5
    [9] = 054d
    [10] = 3d48
    [11] = 15e6
    [12] = 0c94
    [13] = 02a5
    [14] = 180a
    [15] = 0569
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=203000: Test 34
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0e20
  LSFR_input      = 1314
  Roulette Pos    = 0000010d
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 07f2
    [1] = 1553
    [2] = 1b50
    [3] = 1486
    [4] = 17f8
    [5] = 335a
    [6] = 19f0
    [7] = 1feb
    [8] = 08ad
    [9] = 3540
    [10] = 3471
    [11] = 20a6
    [12] = 289a
    [13] = 0e61
    [14] = 0091
    [15] = 3148
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=209000: Test 35
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1465
  LSFR_input      = 56cf
  Roulette Pos    = 000006ea
  Fitness Sum     = 03a1
  Zero Total?     = 0
  Fitness Values: 
    [0] = 03a1
    [1] = 3502
    [2] = 11ee
    [3] = 2c3c
    [4] = 0364
    [5] = 127f
    [6] = 1d84
    [7] = 0705
    [8] = 0781
    [9] = 2f72
    [10] = 3341
    [11] = 0ae5
    [12] = 01f1
    [13] = 10c5
    [14] = 11eb
    [15] = 0972
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=215000: Test 36
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1244
  LSFR_input      = c703
  Roulette Pos    = 00000e33
  Fitness Sum     = 0563
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0037
    [1] = 052c
    [2] = 1458
    [3] = 0228
    [4] = 15f2
    [5] = 2643
    [6] = 0b9b
    [7] = 1629
    [8] = 2b6f
    [9] = 1ff3
    [10] = 1852
    [11] = 0161
    [12] = 0636
    [13] = 23ed
    [14] = 178b
    [15] = 31a5
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=221000: Test 37
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2c3a
  LSFR_input      = c55b
  Roulette Pos    = 00002218
  Fitness Sum     = 03e0
  Zero Total?     = 0
  Fitness Values: 
    [0] = 03e0
    [1] = 2fdd
    [2] = 3307
    [3] = 0a16
    [4] = 13ca
    [5] = 0a92
    [6] = 3bbb
    [7] = 17aa
    [8] = 3a6f
    [9] = 2ec2
    [10] = 21c0
    [11] = 0e39
    [12] = 3954
    [13] = 1d7b
    [14] = 25e3
    [15] = 33c3
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=227000: Test 38
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 35aa
  LSFR_input      = 90b9
  Roulette Pos    = 00001e56
  Fitness Sum     = 1b6f
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0c3e
    [1] = 07a3
    [2] = 01fc
    [3] = 0592
    [4] = 251e
    [5] = 27df
    [6] = 3956
    [7] = 315c
    [8] = 2f82
    [9] = 3b52
    [10] = 36ef
    [11] = 14a1
    [12] = 2332
    [13] = 3045
    [14] = 05fd
    [15] = 12b4
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=233000: Test 39
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3557
  LSFR_input      = df4e
  Roulette Pos    = 00002e87
  Fitness Sum     = 2b97
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2b97
    [1] = 3cec
    [2] = 2755
    [3] = 0ec9
    [4] = 2d31
    [5] = 2d53
    [6] = 217e
    [7] = 18c9
    [8] = 2a3f
    [9] = 08d3
    [10] = 2792
    [11] = 1771
    [12] = 3626
    [13] = 0910
    [14] = 303a
    [15] = 2066
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=239000: Test 40
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 109e
  LSFR_input      = 63db
  Roulette Pos    = 0000067b
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 11e4
    [1] = 17cc
    [2] = 37d7
    [3] = 080a
    [4] = 20dd
    [5] = 2811
    [6] = 2870
    [7] = 32c1
    [8] = 3fdd
    [9] = 2047
    [10] = 3acb
    [11] = 20ba
    [12] = 0858
    [13] = 233c
    [14] = 137b
    [15] = 0836
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=245000: Test 41
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0629
  LSFR_input      = e9f3
  Roulette Pos    = 000005a1
  Fitness Sum     = 0383
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0383
    [1] = 0e47
    [2] = 28f0
    [3] = 0bdc
    [4] = 3183
    [5] = 3c6c
    [6] = 1412
    [7] = 3506
    [8] = 0ab3
    [9] = 3d02
    [10] = 00e2
    [11] = 3c36
    [12] = 396e
    [13] = 14f4
    [14] = 313c
    [15] = 0421
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=251000: Test 42
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1230
  LSFR_input      = b56e
  Roulette Pos    = 00000ce3
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 11f7
    [1] = 321f
    [2] = 0057
    [3] = 0b65
    [4] = 0713
    [5] = 3194
    [6] = 0f87
    [7] = 190a
    [8] = 23b3
    [9] = 0fde
    [10] = 2470
    [11] = 2ac6
    [12] = 0172
    [13] = 33f7
    [14] = 03d1
    [15] = 2525
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=257000: Test 43
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0fcb
  LSFR_input      = 6f9a
  Roulette Pos    = 000006e2
  Fitness Sum     = 03d5
  Zero Total?     = 0
  Fitness Values: 
    [0] = 03d5
    [1] = 2841
    [2] = 0fec
    [3] = 0548
    [4] = 1c38
    [5] = 13bd
    [6] = 2a6d
    [7] = 200d
    [8] = 3bfe
    [9] = 3a59
    [10] = 2555
    [11] = 1836
    [12] = 0e16
    [13] = 0fc3
    [14] = 3843
    [15] = 0a14
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=263000: Test 44
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3b17
  LSFR_input      = 4c75
  Roulette Pos    = 000011a5
  Fitness Sum     = 0a1c
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0a1c
    [1] = 1d99
    [2] = 224a
    [3] = 1833
    [4] = 2d5c
    [5] = 1a8e
    [6] = 2247
    [7] = 3778
    [8] = 3827
    [9] = 0492
    [10] = 0fab
    [11] = 2583
    [12] = 1f20
    [13] = 31f3
    [14] = 1cfb
    [15] = 1747
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=269000: Test 45
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0f29
  LSFR_input      = 982c
  Roulette Pos    = 00000902
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3685
    [1] = 2ca7
    [2] = 3cca
    [3] = 15a5
    [4] = 1e9a
    [5] = 19c5
    [6] = 2cec
    [7] = 151f
    [8] = 066c
    [9] = 29b6
    [10] = 2ac4
    [11] = 2506
    [12] = 037b
    [13] = 17b0
    [14] = 3a25
    [15] = 09e8
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=275000: Test 46
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1b95
  LSFR_input      = f70d
  Roulette Pos    = 00001a9e
  Fitness Sum     = 0166
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0166
    [1] = 24e9
    [2] = 2eee
    [3] = 04e1
    [4] = 3c99
    [5] = 2914
    [6] = 0ec9
    [7] = 3dff
    [8] = 0dfd
    [9] = 3db8
    [10] = 02e1
    [11] = 0a97
    [12] = 26cc
    [13] = 11aa
    [14] = 0896
    [15] = 34c9
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=281000: Test 47
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 00d2
  LSFR_input      = df66
  Roulette Pos    = 000000b7
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0f62
    [1] = 0b77
    [2] = 3f60
    [3] = 362e
    [4] = 1d22
    [5] = 07f7
    [6] = 2af8
    [7] = 2c84
    [8] = 136e
    [9] = 2a58
    [10] = 22b3
    [11] = 3090
    [12] = 324f
    [13] = 0dab
    [14] = 1d15
    [15] = 05be
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=287000: Test 48
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 055a
  LSFR_input      = d37d
  Roulette Pos    = 0000046b
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3803
    [1] = 3fc8
    [2] = 364e
    [3] = 2a53
    [4] = 0d73
    [5] = 1363
    [6] = 3011
    [7] = 0576
    [8] = 132b
    [9] = 265f
    [10] = 2fc9
    [11] = 209e
    [12] = 39c3
    [13] = 1fda
    [14] = 2615
    [15] = 0cee
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=293000: Test 49
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 04b8
  LSFR_input      = 1632
  Roulette Pos    = 00000068
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 063a
    [1] = 15de
    [2] = 2d8d
    [3] = 3ffd
    [4] = 35b9
    [5] = 13a2
    [6] = 0ceb
    [7] = 3bf3
    [8] = 2980
    [9] = 3a78
    [10] = 3bf0
    [11] = 1f39
    [12] = 0e1a
    [13] = 08db
    [14] = 1b2c
    [15] = 379b
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=299000: Test 50
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3eca
  LSFR_input      = 6ad0
  Roulette Pos    = 00001a32
  Fitness Sum     = 0354
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0354
    [1] = 171c
    [2] = 16d4
    [3] = 116e
    [4] = 1ff8
    [5] = 3201
    [6] = 0909
    [7] = 234c
    [8] = 091d
    [9] = 1fde
    [10] = 34ba
    [11] = 2915
    [12] = 11df
    [13] = 3dc4
    [14] = 0c61
    [15] = 1afc
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=305000: Test 51
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1839
  LSFR_input      = b973
  Roulette Pos    = 0000118c
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1da2
    [1] = 011c
    [2] = 0412
    [3] = 2f81
    [4] = 3ee0
    [5] = 1073
    [6] = 0a7d
    [7] = 1c82
    [8] = 118f
    [9] = 0e8f
    [10] = 0c03
    [11] = 106f
    [12] = 1f03
    [13] = 1680
    [14] = 2cf1
    [15] = 3092
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=311000: Test 52
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1b6c
  LSFR_input      = da76
  Roulette Pos    = 00001766
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2510
    [1] = 38f4
    [2] = 0102
    [3] = 0413
    [4] = 0f75
    [5] = 2df3
    [6] = 34a5
    [7] = 3485
    [8] = 26e8
    [9] = 35a7
    [10] = 3898
    [11] = 365d
    [12] = 239b
    [13] = 2d3d
    [14] = 2ae2
    [15] = 0a83
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=317000: Test 53
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 333a
  LSFR_input      = 129d
  Roulette Pos    = 000003b9
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 22e5
    [1] = 237a
    [2] = 00e0
    [3] = 0680
    [4] = 10b7
    [5] = 2bc2
    [6] = 1103
    [7] = 339c
    [8] = 0f3c
    [9] = 11e3
    [10] = 3a1c
    [11] = 1ff3
    [12] = 3da5
    [13] = 0b1f
    [14] = 1390
    [15] = 0ce1
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=323000: Test 54
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0eac
  LSFR_input      = bb65
  Roulette Pos    = 00000abd
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1d02
    [1] = 0dac
    [2] = 2cd4
    [3] = 1aa7
    [4] = 18cc
    [5] = 0064
    [6] = 2788
    [7] = 35ce
    [8] = 0e11
    [9] = 145d
    [10] = 1076
    [11] = 26dd
    [12] = 14c1
    [13] = 37fe
    [14] = 1cab
    [15] = 22d2
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=329000: Test 55
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0d8c
  LSFR_input      = 3266
  Roulette Pos    = 000002aa
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0c5b
    [1] = 2d21
    [2] = 09af
    [3] = 211d
    [4] = 2520
    [5] = 265b
    [6] = 03ef
    [7] = 317b
    [8] = 137c
    [9] = 0d9f
    [10] = 1298
    [11] = 389c
    [12] = 33fa
    [13] = 1688
    [14] = 2a18
    [15] = 0776
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=335000: Test 56
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 388e
  LSFR_input      = c283
  Roulette Pos    = 00002af8
  Fitness Sum     = 2427
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2427
    [1] = 3cb0
    [2] = 0013
    [3] = 1821
    [4] = 1338
    [5] = 2a2b
    [6] = 1f97
    [7] = 375f
    [8] = 26db
    [9] = 1faa
    [10] = 0f80
    [11] = 3a14
    [12] = 09d5
    [13] = 2f18
    [14] = 3173
    [15] = 30b1
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=341000: Test 57
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 07b5
  LSFR_input      = fd1e
  Roulette Pos    = 0000079e
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0ec2
    [1] = 00f4
    [2] = 2ac5
    [3] = 1898
    [4] = 300c
    [5] = 1c38
    [6] = 0949
    [7] = 3ece
    [8] = 1d2c
    [9] = 340e
    [10] = 1766
    [11] = 0d38
    [12] = 1046
    [13] = 20af
    [14] = 0c07
    [15] = 2d73
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=347000: Test 58
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1a8c
  LSFR_input      = c298
  Roulette Pos    = 0000142d
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 14bd
    [1] = 236d
    [2] = 3aab
    [3] = 2504
    [4] = 041d
    [5] = 06b2
    [6] = 1277
    [7] = 18da
    [8] = 2a20
    [9] = 0d22
    [10] = 3dde
    [11] = 2e3d
    [12] = 13d5
    [13] = 1055
    [14] = 0717
    [15] = 3df5
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=353000: Test 59
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 192e
  LSFR_input      = dc99
  Roulette Pos    = 000015b2
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1d78
    [1] = 04f6
    [2] = 2c32
    [3] = 314d
    [4] = 154b
    [5] = 3349
    [6] = 2f42
    [7] = 32c3
    [8] = 383f
    [9] = 1b74
    [10] = 2410
    [11] = 0d8b
    [12] = 0ebd
    [13] = 1352
    [14] = 004e
    [15] = 06fd
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=359000: Test 60
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 18a2
  LSFR_input      = 9a50
  Roulette Pos    = 00000ed9
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2ec6
    [1] = 245f
    [2] = 1488
    [3] = 3d84
    [4] = 37b1
    [5] = 14d6
    [6] = 0481
    [7] = 2678
    [8] = 3935
    [9] = 1909
    [10] = 23fc
    [11] = 30e7
    [12] = 2ddf
    [13] = 287d
    [14] = 175f
    [15] = 2715
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=365000: Test 61
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 154c
  LSFR_input      = b3cf
  Roulette Pos    = 00000ef5
  Fitness Sum     = 0186
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0186
    [1] = 3b5b
    [2] = 17fc
    [3] = 2f65
    [4] = 23d8
    [5] = 2f5b
    [6] = 167a
    [7] = 255e
    [8] = 2ab6
    [9] = 2e76
    [10] = 14c3
    [11] = 0e8e
    [12] = 1dd1
    [13] = 2b3e
    [14] = 33ec
    [15] = 0887
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=371000: Test 62
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 27a3
  LSFR_input      = 4fcd
  Roulette Pos    = 00000c5b
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 19b4
    [1] = 08af
    [2] = 1715
    [3] = 3786
    [4] = 33ed
    [5] = 0b01
    [6] = 000d
    [7] = 0da2
    [8] = 13b1
    [9] = 1723
    [10] = 0528
    [11] = 079e
    [12] = 2224
    [13] = 0535
    [14] = 1540
    [15] = 35d5
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=377000: Test 63
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 28e6
  LSFR_input      = 85a3
  Roulette Pos    = 00001559
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1c58
    [1] = 1a68
    [2] = 3d74
    [3] = 3e7d
    [4] = 1f9e
    [5] = 12b4
    [6] = 3452
    [7] = 3bf6
    [8] = 2d1d
    [9] = 31c6
    [10] = 3a73
    [11] = 0cbb
    [12] = 047b
    [13] = 2ec6
    [14] = 08b1
    [15] = 3198
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=383000: Test 64
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1a7f
  LSFR_input      = 059b
  Roulette Pos    = 00000094
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 208c
    [1] = 0325
    [2] = 3e53
    [3] = 2507
    [4] = 31eb
    [5] = 0704
    [6] = 169f
    [7] = 1277
    [8] = 0a29
    [9] = 14f2
    [10] = 377f
    [11] = 3c14
    [12] = 1bf7
    [13] = 0e1e
    [14] = 0e8c
    [15] = 2620
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=389000: Test 65
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2fa8
  LSFR_input      = 69e5
  Roulette Pos    = 000013b6
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2311
    [1] = 060b
    [2] = 2235
    [3] = 3f08
    [4] = 1429
    [5] = 30c1
    [6] = 2528
    [7] = 373a
    [8] = 36cc
    [9] = 075d
    [10] = 3642
    [11] = 0af5
    [12] = 381e
    [13] = 1b6b
    [14] = 0230
    [15] = 2eea
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=395000: Test 66
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 20ee
  LSFR_input      = 2875
  Roulette Pos    = 00000534
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 22c8
    [1] = 3872
    [2] = 39e0
    [3] = 1ae7
    [4] = 13dd
    [5] = 3c10
    [6] = 09d1
    [7] = 36a6
    [8] = 3482
    [9] = 03b1
    [10] = 118d
    [11] = 0860
    [12] = 3fc1
    [13] = 1b5e
    [14] = 3f06
    [15] = 3444
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=401000: Test 67
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 31db
  LSFR_input      = 3165
  Roulette Pos    = 0000099e
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1f10
    [1] = 1093
    [2] = 3ca4
    [3] = 1ed1
    [4] = 2bf1
    [5] = 3baa
    [6] = 1315
    [7] = 0b01
    [8] = 0c3d
    [9] = 0fb9
    [10] = 29d3
    [11] = 382e
    [12] = 0b63
    [13] = 3ce8
    [14] = 0330
    [15] = 17a0
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=407000: Test 68
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 002b
  LSFR_input      = cb35
  Roulette Pos    = 00000022
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0ca2
    [1] = 2d03
    [2] = 0fcf
    [3] = 1805
    [4] = 29eb
    [5] = 12ff
    [6] = 2fa6
    [7] = 368d
    [8] = 0002
    [9] = 3f75
    [10] = 0e93
    [11] = 29ed
    [12] = 1274
    [13] = 3e39
    [14] = 207b
    [15] = 1276
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=413000: Test 69
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 359b
  LSFR_input      = b923
  Roulette Pos    = 000026c4
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3dae
    [1] = 2f0e
    [2] = 3c63
    [3] = 1022
    [4] = 2d47
    [5] = 1cde
    [6] = 2298
    [7] = 2af5
    [8] = 0bec
    [9] = 1efb
    [10] = 3b17
    [11] = 3933
    [12] = 3bda
    [13] = 1daf
    [14] = 2428
    [15] = 07c6
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=419000: Test 70
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 28f0
  LSFR_input      = 1bbd
  Roulette Pos    = 0000046f
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3caa
    [1] = 1f3f
    [2] = 00fa
    [3] = 3884
    [4] = 3cee
    [5] = 2522
    [6] = 004b
    [7] = 3999
    [8] = 0462
    [9] = 0145
    [10] = 321d
    [11] = 0150
    [12] = 2667
    [13] = 3268
    [14] = 3ae9
    [15] = 2ac9
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=425000: Test 71
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 27a7
  LSFR_input      = 6336
  Roulette Pos    = 00000f5d
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 33ad
    [1] = 2d07
    [2] = 2c1a
    [3] = 1a15
    [4] = 1f6f
    [5] = 2703
    [6] = 04de
    [7] = 131d
    [8] = 140a
    [9] = 30f8
    [10] = 2d32
    [11] = 337a
    [12] = 17fc
    [13] = 3210
    [14] = 0697
    [15] = 2c06
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=431000: Test 72
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 37f7
  LSFR_input      = 68aa
  Roulette Pos    = 000016e1
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2309
    [1] = 33c9
    [2] = 1f80
    [3] = 3b05
    [4] = 25d9
    [5] = 2617
    [6] = 270b
    [7] = 08e2
    [8] = 19e0
    [9] = 068c
    [10] = 03e7
    [11] = 3fba
    [12] = 2ca3
    [13] = 2af3
    [14] = 089c
    [15] = 0684
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=437000: Test 73
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0ce5
  LSFR_input      = cc55
  Roulette Pos    = 00000a4a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 317f
    [1] = 0c84
    [2] = 063e
    [3] = 1e22
    [4] = 3777
    [5] = 0eda
    [6] = 24a6
    [7] = 28f6
    [8] = 1b5e
    [9] = 2ae4
    [10] = 0718
    [11] = 12d5
    [12] = 39bf
    [13] = 2bbf
    [14] = 3bcb
    [15] = 151d
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=443000: Test 74
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0cc0
  LSFR_input      = 88ef
  Roulette Pos    = 000006d1
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 16a3
    [1] = 02e4
    [2] = 27f3
    [3] = 1062
    [4] = 2ea3
    [5] = 23be
    [6] = 2580
    [7] = 0546
    [8] = 26a2
    [9] = 0d73
    [10] = 15a9
    [11] = 1545
    [12] = 3131
    [13] = 3b29
    [14] = 1a8c
    [15] = 17d4
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=449000: Test 75
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3b1f
  LSFR_input      = 5849
  Roulette Pos    = 00001463
  Fitness Sum     = 089c
  Zero Total?     = 0
  Fitness Values: 
    [0] = 089c
    [1] = 3035
    [2] = 2d19
    [3] = 39cd
    [4] = 2b5e
    [5] = 07a5
    [6] = 11a1
    [7] = 33fa
    [8] = 37da
    [9] = 3ebb
    [10] = 2dc7
    [11] = 2338
    [12] = 0660
    [13] = 3f69
    [14] = 1732
    [15] = 3e3b
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=455000: Test 76
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1bec
  LSFR_input      = 4259
  Roulette Pos    = 0000073c
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3e24
    [1] = 04fa
    [2] = 2173
    [3] = 0484
    [4] = 0463
    [5] = 38a6
    [6] = 02bf
    [7] = 0287
    [8] = 3da0
    [9] = 2433
    [10] = 070b
    [11] = 0203
    [12] = 1cd9
    [13] = 09cb
    [14] = 048a
    [15] = 1a79
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=461000: Test 77
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 29b0
  LSFR_input      = ec85
  Roulette Pos    = 00002683
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2dfe
    [1] = 0b95
    [2] = 1c7c
    [3] = 0ad7
    [4] = 1560
    [5] = 2106
    [6] = 2550
    [7] = 035e
    [8] = 2c9b
    [9] = 01cc
    [10] = 0e35
    [11] = 01fc
    [12] = 22d2
    [13] = 3385
    [14] = 055a
    [15] = 0f6d
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=467000: Test 78
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 113a
  LSFR_input      = 6cb2
  Roulette Pos    = 00000750
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3551
    [1] = 1390
    [2] = 1169
    [3] = 1823
    [4] = 0715
    [5] = 16c4
    [6] = 2791
    [7] = 3c67
    [8] = 2a54
    [9] = 38fa
    [10] = 148a
    [11] = 3169
    [12] = 0fbe
    [13] = 3c1b
    [14] = 2dd0
    [15] = 3a12
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=473000: Test 79
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3277
  LSFR_input      = fc70
  Roulette Pos    = 000031c3
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3516
    [1] = 025b
    [2] = 2b7c
    [3] = 04d4
    [4] = 3e76
    [5] = 194c
    [6] = 3ee7
    [7] = 338c
    [8] = 1ba7
    [9] = 2a63
    [10] = 3861
    [11] = 1a1e
    [12] = 03af
    [13] = 3748
    [14] = 0daa
    [15] = 1f57
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=479000: Test 80
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 130c
  LSFR_input      = 2b61
  Roulette Pos    = 0000033a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 21ab
    [1] = 060b
    [2] = 3975
    [3] = 255a
    [4] = 3d53
    [5] = 071f
    [6] = 04b1
    [7] = 1efe
    [8] = 0d2b
    [9] = 3e26
    [10] = 0459
    [11] = 0a7e
    [12] = 0546
    [13] = 090a
    [14] = 297d
    [15] = 1271
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=485000: Test 81
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 29e4
  LSFR_input      = ecfd
  Roulette Pos    = 000026c7
  Fitness Sum     = 0731
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0731
    [1] = 2dd6
    [2] = 1cef
    [3] = 0c77
    [4] = 36e0
    [5] = 066c
    [6] = 1ee8
    [7] = 3e11
    [8] = 3442
    [9] = 3bd7
    [10] = 0a88
    [11] = 2b23
    [12] = 0244
    [13] = 2970
    [14] = 2934
    [15] = 3686
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=491000: Test 82
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 290d
  LSFR_input      = 49f0
  Roulette Pos    = 00000bdb
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2548
    [1] = 33bd
    [2] = 21a9
    [3] = 278c
    [4] = 1d2d
    [5] = 0ade
    [6] = 1e12
    [7] = 0275
    [8] = 3e9b
    [9] = 3fbc
    [10] = 2a01
    [11] = 1bc8
    [12] = 0a9a
    [13] = 0814
    [14] = 1e3e
    [15] = 0935
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=497000: Test 83
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2e81
  LSFR_input      = ccb7
  Roulette Pos    = 00002530
  Fitness Sum     = 100f
  Zero Total?     = 0
  Fitness Values: 
    [0] = 07d0
    [1] = 083f
    [2] = 24fd
    [3] = 126a
    [4] = 1053
    [5] = 033b
    [6] = 1b9f
    [7] = 1823
    [8] = 0b7b
    [9] = 009c
    [10] = 2a8d
    [11] = 1bce
    [12] = 03d8
    [13] = 062c
    [14] = 33f2
    [15] = 0f53
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=503000: Test 84
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 22d2
  LSFR_input      = d102
  Roulette Pos    = 00001c6d
  Fitness Sum     = 06c9
  Zero Total?     = 0
  Fitness Values: 
    [0] = 06c9
    [1] = 1e7f
    [2] = 2b21
    [3] = 0aa1
    [4] = 24ac
    [5] = 1f13
    [6] = 19f4
    [7] = 2b75
    [8] = 3d93
    [9] = 0515
    [10] = 3616
    [11] = 223f
    [12] = 2429
    [13] = 100a
    [14] = 0db4
    [15] = 21bc
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=509000: Test 85
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 05fc
  LSFR_input      = 2bc2
  Roulette Pos    = 00000105
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 151f
    [1] = 03ca
    [2] = 03fb
    [3] = 3948
    [4] = 13d4
    [5] = 11af
    [6] = 1b04
    [7] = 28f3
    [8] = 1579
    [9] = 1eff
    [10] = 223c
    [11] = 294d
    [12] = 30ae
    [13] = 3d40
    [14] = 1240
    [15] = 0627
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=515000: Test 86
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3fd3
  LSFR_input      = d056
  Roulette Pos    = 000033f0
  Fitness Sum     = 1c40
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1c40
    [1] = 347c
    [2] = 2f74
    [3] = 0cee
    [4] = 31bd
    [5] = 01b5
    [6] = 1316
    [7] = 0dfd
    [8] = 3631
    [9] = 028a
    [10] = 1aeb
    [11] = 27ee
    [12] = 043f
    [13] = 2e01
    [14] = 35eb
    [15] = 3a71
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=521000: Test 87
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3cf3
  LSFR_input      = af22
  Roulette Pos    = 000029b2
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 308c
    [1] = 10d7
    [2] = 225f
    [3] = 34cb
    [4] = 3ed8
    [5] = 184b
    [6] = 2f3c
    [7] = 2f64
    [8] = 2922
    [9] = 119c
    [10] = 2430
    [11] = 27fa
    [12] = 29e7
    [13] = 136c
    [14] = 175f
    [15] = 1309
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=527000: Test 88
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0f3a
  LSFR_input      = d12c
  Roulette Pos    = 00000c70
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2508
    [1] = 3b8f
    [2] = 3b03
    [3] = 0eef
    [4] = 0efb
    [5] = 1262
    [6] = 21f8
    [7] = 3404
    [8] = 0df1
    [9] = 1cfc
    [10] = 02f3
    [11] = 1ced
    [12] = 2f5e
    [13] = 24ec
    [14] = 10f1
    [15] = 3d50
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=533000: Test 89
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0ea7
  LSFR_input      = bfe8
  Roulette Pos    = 00000afb
  Fitness Sum     = 01e8
  Zero Total?     = 0
  Fitness Values: 
    [0] = 01e8
    [1] = 13e4
    [2] = 1a3d
    [3] = 3146
    [4] = 38d0
    [5] = 2b2e
    [6] = 2e96
    [7] = 3ab8
    [8] = 3f12
    [9] = 08d3
    [10] = 2bff
    [11] = 37e3
    [12] = 3401
    [13] = 1a95
    [14] = 329b
    [15] = 3314
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=539000: Test 90
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 0ff4
  LSFR_input      = b330
  Roulette Pos    = 00000b2a
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2369
    [1] = 1e9a
    [2] = 2af7
    [3] = 176a
    [4] = 3930
    [5] = 1d92
    [6] = 0a7e
    [7] = 1c99
    [8] = 3c2d
    [9] = 3575
    [10] = 3403
    [11] = 355d
    [12] = 1308
    [13] = 3e82
    [14] = 11f6
    [15] = 0f35
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=545000: Test 91
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3516
  LSFR_input      = 7664
  Roulette Pos    = 0000188c
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 33f7
    [1] = 05f9
    [2] = 0492
    [3] = 06ff
    [4] = 047b
    [5] = 1688
    [6] = 1634
    [7] = 3873
    [8] = 1c81
    [9] = 1ac6
    [10] = 3f72
    [11] = 20fd
    [12] = 314e
    [13] = 15a7
    [14] = 1970
    [15] = 0dd0
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=551000: Test 92
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3c1f
  LSFR_input      = 4e4e
  Roulette Pos    = 00001263
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 306d
    [1] = 18e2
    [2] = 2ecd
    [3] = 21bc
    [4] = 2e89
    [5] = 083d
    [6] = 2f8c
    [7] = 1ef7
    [8] = 211f
    [9] = 1e59
    [10] = 00b3
    [11] = 0fa9
    [12] = 2696
    [13] = 303f
    [14] = 2ea0
    [15] = 07b5
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=557000: Test 93
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 29fc
  LSFR_input      = b92c
  Roulette Pos    = 00001e5e
  Fitness Sum     = 0e98
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0e98
    [1] = 2f53
    [2] = 175e
    [3] = 352e
    [4] = 1f92
    [5] = 05fe
    [6] = 3ce3
    [7] = 2e2a
    [8] = 3551
    [9] = 1442
    [10] = 2358
    [11] = 14e3
    [12] = 1a40
    [13] = 203b
    [14] = 030d
    [15] = 0f92
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=563000: Test 94
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1f06
  LSFR_input      = f269
  Roulette Pos    = 00001d60
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 347d
    [1] = 2665
    [2] = 2475
    [3] = 0ebe
    [4] = 06a1
    [5] = 2783
    [6] = 1e50
    [7] = 3b1e
    [8] = 0de8
    [9] = 02c5
    [10] = 09dc
    [11] = 1489
    [12] = 2a48
    [13] = 282c
    [14] = 0fa8
    [15] = 3831
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=569000: Test 95
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1e88
  LSFR_input      = ab22
  Roulette Pos    = 00001468
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2af2
    [1] = 1984
    [2] = 0cba
    [3] = 153a
    [4] = 01b1
    [5] = 1c62
    [6] = 0d6b
    [7] = 2ca3
    [8] = 35e7
    [9] = 1a26
    [10] = 01dd
    [11] = 3798
    [12] = 3688
    [13] = 0f49
    [14] = 243b
    [15] = 2c6f
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=575000: Test 96
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2b25
  LSFR_input      = acd4
  Roulette Pos    = 00001d20
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 296f
    [1] = 2618
    [2] = 2407
    [3] = 1ff7
    [4] = 3561
    [5] = 0842
    [6] = 0c67
    [7] = 1ed0
    [8] = 2e5b
    [9] = 306e
    [10] = 3ec8
    [11] = 23bc
    [12] = 38b1
    [13] = 0b2f
    [14] = 028d
    [15] = 270c
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=581000: Test 97
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 367c
  LSFR_input      = 3016
  Roulette Pos    = 00000a3b
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3b9d
    [1] = 0155
    [2] = 0ac8
    [3] = 344e
    [4] = 0c84
    [5] = 0d55
    [6] = 1b5a
    [7] = 0821
    [8] = 0eaa
    [9] = 2623
    [10] = 3c70
    [11] = 1b2e
    [12] = 3378
    [13] = 17ca
    [14] = 2350
    [15] = 0223
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=587000: Test 98
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 28b9
  LSFR_input      = 32af
  Roulette Pos    = 0000080f
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3ded
    [1] = 1fc0
    [2] = 1d51
    [3] = 3166
    [4] = 378a
    [5] = 00a1
    [6] = 3389
    [7] = 3578
    [8] = 2061
    [9] = 10da
    [10] = 26de
    [11] = 17ec
    [12] = 117c
    [13] = 1a67
    [14] = 0d64
    [15] = 31dd
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=593000: Test 99
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2cd0
  LSFR_input      = 13bd
  Roulette Pos    = 00000374
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2b41
    [1] = 3442
    [2] = 09c9
    [3] = 3cbd
    [4] = 0ea9
    [5] = 172d
    [6] = 2e9b
    [7] = 39ea
    [8] = 0b6f
    [9] = 3864
    [10] = 36a8
    [11] = 1a18
    [12] = 0f92
    [13] = 2543
    [14] = 1403
    [15] = 1b01
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=599000: Test 100
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1e23
  LSFR_input      = bb41
  Roulette Pos    = 0000160b
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 1da7
    [1] = 0aab
    [2] = 351a
    [3] = 2d39
    [4] = 2fee
    [5] = 091d
    [6] = 083b
    [7] = 0d95
    [8] = 13c8
    [9] = 3d55
    [10] = 3acf
    [11] = 03b6
    [12] = 0672
    [13] = 030a
    [14] = 114b
    [15] = 1a3a
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=605000: Test 101
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2465
  LSFR_input      = 2346
  Roulette Pos    = 00000503
  Fitness Sum     = 005f
  Zero Total?     = 0
  Fitness Values: 
    [0] = 005f
    [1] = 0c1a
    [2] = 1df0
    [3] = 06d1
    [4] = 0f24
    [5] = 2f3b
    [6] = 210b
    [7] = 0f83
    [8] = 3b56
    [9] = 3efb
    [10] = 1654
    [11] = 0a7a
    [12] = 2e36
    [13] = 375f
    [14] = 19fe
    [15] = 298c
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=611000: Test 102
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3dc0
  LSFR_input      = 1ddf
  Roulette Pos    = 00000734
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 365a
    [1] = 3052
    [2] = 3407
    [3] = 2491
    [4] = 27b2
    [5] = 0e05
    [6] = 0e1d
    [7] = 1e0c
    [8] = 3e57
    [9] = 0224
    [10] = 029d
    [11] = 2609
    [12] = 1029
    [13] = 10bb
    [14] = 0416
    [15] = 0e81
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=617000: Test 103
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 233b
  LSFR_input      = 1755
  Roulette Pos    = 00000335
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 12df
    [1] = 06b3
    [2] = 348a
    [3] = 2309
    [4] = 176e
    [5] = 38a0
    [6] = 318a
    [7] = 2a4e
    [8] = 3f54
    [9] = 2614
    [10] = 0d57
    [11] = 16c2
    [12] = 1eb5
    [13] = 3ee1
    [14] = 0110
    [15] = 1e09
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=623000: Test 104
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1d7b
  LSFR_input      = 5b19
  Roulette Pos    = 00000a7d
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 24f5
    [1] = 0e67
    [2] = 34cb
    [3] = 03aa
    [4] = 0d48
    [5] = 35dc
    [6] = 21b3
    [7] = 323e
    [8] = 0443
    [9] = 167f
    [10] = 35e8
    [11] = 118c
    [12] = 0c5b
    [13] = 179c
    [14] = 03ca
    [15] = 109e
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=629000: Test 105
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3946
  LSFR_input      = 8331
  Roulette Pos    = 00001d59
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2e1b
    [1] = 39b2
    [2] = 222a
    [3] = 3a76
    [4] = 114e
    [5] = 25f4
    [6] = 0b14
    [7] = 3f69
    [8] = 1fa7
    [9] = 2d3f
    [10] = 39df
    [11] = 30f5
    [12] = 1333
    [13] = 04f4
    [14] = 305f
    [15] = 32da
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=635000: Test 106
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 1e97
  LSFR_input      = d1a2
  Roulette Pos    = 0000190c
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3233
    [1] = 2a3e
    [2] = 23d0
    [3] = 0566
    [4] = 2f32
    [5] = 142f
    [6] = 3841
    [7] = 2165
    [8] = 3e6d
    [9] = 1c11
    [10] = 26cc
    [11] = 2da0
    [12] = 3040
    [13] = 1f0d
    [14] = 0f05
    [15] = 2ead
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=641000: Test 107
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2b8d
  LSFR_input      = 7b33
  Roulette Pos    = 000014f5
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 3b1e
    [1] = 35d1
    [2] = 1c4d
    [3] = 2b5e
    [4] = 14de
    [5] = 2b53
    [6] = 1a0b
    [7] = 0ffc
    [8] = 2124
    [9] = 3659
    [10] = 3b5a
    [11] = 3603
    [12] = 21ac
    [13] = 1566
    [14] = 05ff
    [15] = 02d0
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=647000: Test 108
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 3539
  LSFR_input      = 423c
  Roulette Pos    = 00000dc5
  Fitness Sum     = 0d19
  Zero Total?     = 0
  Fitness Values: 
    [0] = 0bbf
    [1] = 015a
    [2] = 38d3
    [3] = 2d6b
    [4] = 16c0
    [5] = 3ed3
    [6] = 303b
    [7] = 227f
    [8] = 002d
    [9] = 290f
    [10] = 0fea
    [11] = 16ed
    [12] = 27e2
    [13] = 0025
    [14] = 396c
    [15] = 280f
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=653000: Test 109
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 16d7
  LSFR_input      = e8c4
  Roulette Pos    = 000014c4
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2934
    [1] = 0956
    [2] = 3efc
    [3] = 1116
    [4] = 097b
    [5] = 3868
    [6] = 3925
    [7] = 32b0
    [8] = 01be
    [9] = 3821
    [10] = 03c6
    [11] = 0b39
    [12] = 3089
    [13] = 3cec
    [14] = 3de9
    [15] = 3247
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=659000: Test 110
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 05fe
  LSFR_input      = 042b
  Roulette Pos    = 00000018
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 350d
    [1] = 01b0
    [2] = 3d81
    [3] = 2597
    [4] = 3e9c
    [5] = 3b6a
    [6] = 17de
    [7] = 33a9
    [8] = 3d1a
    [9] = 155f
    [10] = 1940
    [11] = 3bb6
    [12] = 10ca
    [13] = 311f
    [14] = 2f60
    [15] = 0de4
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=665000: Test 111
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 14d7
  LSFR_input      = c44b
  Roulette Pos    = 00000ffa
  Fitness Sum     = 0f1e
  Zero Total?     = 0
  Fitness Values: 
    [0] = 067e
    [1] = 08a0
    [2] = 099b
    [3] = 1748
    [4] = 39bf
    [5] = 38fb
    [6] = 252d
    [7] = 003e
    [8] = 019b
    [9] = 2ec8
    [10] = 1786
    [11] = 3b5b
    [12] = 27c3
    [13] = 3cb3
    [14] = 3b99
    [15] = 295e
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=671000: Test 112
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 05bc
  LSFR_input      = 788e
  Roulette Pos    = 000002b3
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2b7b
    [1] = 131f
    [2] = 24b9
    [3] = 133e
    [4] = 0fd3
    [5] = 2052
    [6] = 3c9d
    [7] = 3b4e
    [8] = 3372
    [9] = 2156
    [10] = 0e8d
    [11] = 0345
    [12] = 01a9
    [13] = 0b2a
    [14] = 3e93
    [15] = 351b
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=677000: Test 113
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 2725
  LSFR_input      = 434a
  Roulette Pos    = 00000a49
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 2c80
    [1] = 0d20
    [2] = 3860
    [3] = 2e29
    [4] = 184a
    [5] = 36f3
    [6] = 2344
    [7] = 04cb
    [8] = 0414
    [9] = 1ba4
    [10] = 32f4
    [11] = 1c5e
    [12] = 1298
    [13] = 1639
    [14] = 2129
    [15] = 16ac
------------------------------------------------------------
------------------------------------------------------------
ERROR @Time=683000: Test 114
  Exp Parent      = f
  DUT Parent      = f
  Exp Done        = 1
  DUT Done        = 0
  Total Fitness   = 34e5
  LSFR_input      = 4ce0
  Roulette Pos    = 00000fe2
  Fitness Sum     = 0000
  Zero Total?     = 0
  Fitness Values: 
    [0] = 31dd
    [1] = 141e
    [2] = 330a
    [3] = 0475
    [4] = 2a57
    [5] = 1434
    [6] = 1b21
    [7] = 1c34
    [8] = 2852
    [9] = 0e2c
    [10] = 20aa
    [11] = 12a9
    [12] = 2260
    [13] = 3bcb
    [14] = 2edd
    [15] = 0ab2
------------------------------------------------------------
Test finished. Ran 114 tests, errors = 114
TEST FAILED
$finish called at time : 685 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv" Line 370
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3188.594 ; gain = 0.000
run all
$stop called at time : 685 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv" Line 371
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'selection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj selection_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_SudoRandom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selection_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
"xelab -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selection_tb_behav xil_defaultlib.selection_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb158da9db984e639b505cb4a8db05df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selection_tb_behav xil_defaultlib.selection_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 58 for port 'seed_in' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv" Line 1. Module selection(ADDR_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv" Line 1. Module lfsr_SudoRandom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.selection_if_default
Compiling module xil_defaultlib.selection(ADDR_WIDTH=4)
Compiling module xil_defaultlib.lfsr_SudoRandom
Compiling module xil_defaultlib.selection_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot selection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "selection_tb_behav -key {Behavioral:sim_1:Functional:selection_tb} -tclbatch {selection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source selection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test finished. Ran 114 tests, errors = 0
TEST PASSED
$finish called at time : 913 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv" Line 454
INFO: [USF-XSim-96] XSim completed. Design snapshot 'selection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
$stop called at time : 913 ns : File "D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv" Line 455
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 22 20:35:30 2025...
