// Seed: 330161097
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5
    , id_8,
    output tri1 id_6
    , id_9
);
  id_10(
      .id_0(1), .id_1(id_4), .id_2(1), .id_3((id_0)), .id_4(1), .id_5(id_9[1'h0]), .id_6(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri id_6,
    output uwire id_7,
    input tri id_8,
    input tri1 id_9,
    input wand id_10,
    output supply1 id_11,
    input tri0 id_12,
    output tri1 id_13,
    input wor id_14,
    input wor id_15,
    output wire id_16,
    output uwire id_17
);
  wire id_19;
  assign id_5 = id_8;
  wire id_20;
  assign id_16 = 1;
  wire id_21;
  tri0 id_22 = id_9 & 1;
  module_0 modCall_1 (
      id_17,
      id_10,
      id_1,
      id_2,
      id_11,
      id_2,
      id_17
  );
endmodule
