Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Nov 13 16:57:48 2022
| Host         : marc-Precision-3551 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -file timing_summary.log
| Design       : main
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.106        0.000                      0                  368        0.101        0.000                      0                  368        7.638        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 41.660}     83.330          12.000          
  clk_feedback  {0.000 41.665}     83.330          12.000          
  pmod_OBUF[0]  {0.000 8.138}      16.275          61.442          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      16.670        0.000                       0                     1  
  clk_feedback                                                                                                                                                   16.670        0.000                       0                     2  
  pmod_OBUF[0]       11.106        0.000                      0                  368        0.101        0.000                      0                  368        7.638        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pmod_OBUF[0]
  To Clock:  pmod_OBUF[0]

Setup :            0  Failing Endpoints,  Worst Slack       11.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.106ns  (required time - arrival time)
  Source:                 PULSE_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pmod_OBUF[0]  {rise@0.000ns fall@8.138ns period=16.275ns})
  Destination:            PULSE_10Hz/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by pmod_OBUF[0]  {rise@0.000ns fall@8.138ns period=16.275ns})
  Path Group:             pmod_OBUF[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.275ns  (pmod_OBUF[0] rise@16.275ns - pmod_OBUF[0] rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.854ns (19.527%)  route 3.519ns (80.473%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 22.114 - 16.275 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.009ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pmod_OBUF[0] rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.709    pmod_OBUF[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    pmod_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  pmod_OBUF_BUFG[0]_inst/O
                         net (fo=191, routed)         1.639     6.199    PULSE_10Hz/clk
    SLICE_X3Y47          FDRE                                         r  PULSE_10Hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     6.655 f  PULSE_10Hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.692     7.347    PULSE_10Hz/counter_reg[3]
    SLICE_X2Y47          LUT4 (Prop_lut4_I2_O)        0.124     7.471 r  PULSE_10Hz/count[8]_i_3/O
                         net (fo=1, routed)           1.082     8.553    PULSE_10Hz/count[8]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  PULSE_10Hz/count[8]_i_1/O
                         net (fo=12, routed)          0.911     9.588    PULSE_10Hz/pulse_10Hz
    SLICE_X1Y49          LUT2 (Prop_lut2_I0_O)        0.150     9.738 r  PULSE_10Hz/counter[0]_i_1/O
                         net (fo=24, routed)          0.835    10.572    PULSE_10Hz/counter[0]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  PULSE_10Hz/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pmod_OBUF[0] rise edge)
                                                     16.275    16.275 r  
    L17                                               0.000    16.275 r  sysclk (IN)
                         net (fo=0)                   0.000    16.275    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    17.681 r  sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.162    18.843    pmod_OBUF[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.926 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    20.513    pmod_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.604 r  pmod_OBUF_BUFG[0]_inst/O
                         net (fo=191, routed)         1.510    22.114    PULSE_10Hz/clk
    SLICE_X3Y50          FDRE                                         r  PULSE_10Hz/counter_reg[12]/C
                         clock pessimism              0.231    22.345    
                         clock uncertainty           -0.036    22.309    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.631    21.678    PULSE_10Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         21.678    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                 11.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 PULSE_10Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pmod_OBUF[0]  {rise@0.000ns fall@8.138ns period=16.275ns})
  Destination:            PULSE_10Hz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pmod_OBUF[0]  {rise@0.000ns fall@8.138ns period=16.275ns})
  Path Group:             pmod_OBUF[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pmod_OBUF[0] rise@0.000ns - pmod_OBUF[0] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pmod_OBUF[0] rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.684    pmod_OBUF[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    pmod_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  pmod_OBUF_BUFG[0]_inst/O
                         net (fo=191, routed)         0.596     1.845    PULSE_10Hz/clk
    SLICE_X3Y49          FDRE                                         r  PULSE_10Hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.986 r  PULSE_10Hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     2.105    PULSE_10Hz/counter_reg[11]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.265 r  PULSE_10Hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.266    PULSE_10Hz/counter_reg[8]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.320 r  PULSE_10Hz/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.320    PULSE_10Hz/counter_reg[12]_i_1_n_7
    SLICE_X3Y50          FDRE                                         r  PULSE_10Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pmod_OBUF[0] rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.912    pmod_OBUF[1]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    pmod_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  pmod_OBUF_BUFG[0]_inst/O
                         net (fo=191, routed)         0.864     2.392    PULSE_10Hz/clk
    SLICE_X3Y50          FDRE                                         r  PULSE_10Hz/counter_reg[12]/C
                         clock pessimism             -0.278     2.114    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     2.219    PULSE_10Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pmod_OBUF[0]
Waveform(ns):       { 0.000 8.138 }
Period(ns):         16.275
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.275      13.699     RAMB18_X2Y8      ILI9341/rom_addr_reg_rep/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.275      197.085    MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.138       7.638      SLICE_X59Y23     ILI9341/cfg_bytes_remaining_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.138       7.638      SLICE_X59Y23     ILI9341/cfg_bytes_remaining_reg[0]/C



