Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-4OJJTR2
Date:        Thu Mar 24 10:32:48 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch barrelrLR00_barrelrLR0_synplify.tcl
ProductType: synplify_pro




Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srr to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\backup\barrelrLR00_barrelrLR0.srr
log file: "C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srr to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srf

hdl_info_gen completed
# Thu Mar 24 10:32:50 2022

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srr"
Running: barrelrLR0 in foreground

Running proj_1|barrelrLR0

Running Flow: compile (Compile) on proj_1|barrelrLR0
# Thu Mar 24 10:32:51 2022

Running Flow: compile_flow (Compile Process) on proj_1|barrelrLR0
# Thu Mar 24 10:32:51 2022

Running: compiler (Compile Input) on proj_1|barrelrLR0
# Thu Mar 24 10:32:51 2022
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\synwork\barrelrLR00_barrelrLR0_comp.srs to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srs

compiler completed
# Thu Mar 24 10:32:54 2022

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|barrelrLR0
# Thu Mar 24 10:32:54 2022

multi_srs_gen completed
# Thu Mar 24 10:32:55 2022

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\synwork\barrelrLR00_barrelrLR0_mult.srs to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srs
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srr to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srf
Complete: Compile Process on proj_1|barrelrLR0

Running: premap (Premap) on proj_1|barrelrLR0
# Thu Mar 24 10:32:55 2022

premap completed with warnings
# Thu Mar 24 10:32:57 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|barrelrLR0

Running Flow: map (Map) on proj_1|barrelrLR0
# Thu Mar 24 10:32:57 2022

Running: fpga_mapper (Map & Optimize) on proj_1|barrelrLR0
# Thu Mar 24 10:32:57 2022
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\synwork\barrelrLR00_barrelrLR0_m.srm to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srm

fpga_mapper completed with warnings
# Thu Mar 24 10:33:01 2022

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on proj_1|barrelrLR0
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srr to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\barrelrLR00_barrelrLR0.srf
Complete: Logic Synthesis on proj_1|barrelrLR0
TCL script complete: "barrelrLR00_barrelrLR0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\braya\Downloads\06-proyectDiamond-1erParc\23-barrelrLR00\barrelrLR0\proj_1.prj
batch mode default:no
