// Seed: 879346224
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output uwire id_3,
    input wand id_4
);
  assign id_3 = -1;
  wire id_6;
  ;
  always begin : LABEL_0
    logic id_7;
  end
  assign id_2 = -1;
  logic id_8;
  ;
  logic id_9;
  ;
  always if (1) if (-1) id_8 = id_4;
  logic id_10[-1 : 1 'b0];
  logic id_11[1 'd0 : -1];
  assign id_2 = -1'b0 - id_0;
  assign id_3 = 1;
  localparam id_12 = 1;
  assign id_10 = 'b0;
  assign id_8  = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd83
) (
    input supply1 id_0,
    output wire id_1,
    input tri id_2,
    input uwire id_3,
    output tri id_4,
    output tri1 id_5,
    input uwire id_6,
    input supply1 id_7[1 : -1],
    input tri0 id_8,
    output uwire id_9,
    output logic id_10,
    output uwire _id_11,
    input tri1 id_12,
    input supply1 id_13
);
  always id_10 <= -1;
  logic [1 : id_11] id_15;
  wire id_16 = id_3;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_4,
      id_2
  );
  localparam id_17 = 1;
endmodule
