<def f='linux/arch/x86/include/asm/intel_ds.h' l='17' ll='27'/>
<use f='linux/arch/x86/include/asm/intel_ds.h' l='29'/>
<use f='linux/arch/x86/include/asm/cpu_entry_area.h' l='49'/>
<size>4096</size>
<doc f='linux/arch/x86/include/asm/intel_ds.h' l='12'>/*
 * A debug store configuration.
 *
 * We only support architectures that use 64bit fields.
 */</doc>
<mbr r='debug_store::bts_buffer_base' o='0' t='u64'/>
<mbr r='debug_store::bts_index' o='64' t='u64'/>
<mbr r='debug_store::bts_absolute_maximum' o='128' t='u64'/>
<mbr r='debug_store::bts_interrupt_threshold' o='192' t='u64'/>
<mbr r='debug_store::pebs_buffer_base' o='256' t='u64'/>
<mbr r='debug_store::pebs_index' o='320' t='u64'/>
<mbr r='debug_store::pebs_absolute_maximum' o='384' t='u64'/>
<mbr r='debug_store::pebs_interrupt_threshold' o='448' t='u64'/>
<mbr r='debug_store::pebs_event_reset' o='512' t='u64 [8]'/>
<use f='linux/arch/x86/events/perf_event.h' l='201'/>
<size>4096</size>
<use f='linux/arch/x86/events/intel/bts.c' l='33'/>
<use f='linux/arch/x86/events/intel/bts.c' l='147' c='bts_config_buffer'/>
<use f='linux/arch/x86/events/intel/bts.c' l='186' c='bts_update'/>
<use f='linux/arch/x86/events/intel/bts.c' l='446' c='intel_bts_interrupt'/>
<size>4096</size>
<use f='linux/arch/x86/events/intel/core.c' l='2157' c='intel_pmu_reset'/>
<size>4096</size>
<use f='linux/arch/x86/events/intel/ds.c' l='14'/>
<use f='linux/arch/x86/events/intel/ds.c' l='265' c='init_debug_store_on_cpu'/>
<use f='linux/arch/x86/events/intel/ds.c' l='337' c='alloc_pebs_buffer'/>
<use f='linux/arch/x86/events/intel/ds.c' l='393' c='alloc_bts_buffer'/>
<use f='linux/arch/x86/events/intel/ds.c' l='434' c='alloc_ds_buffer'/>
<use f='linux/arch/x86/events/intel/ds.c' l='581' c='intel_pmu_drain_bts_buffer'/>
<use f='linux/arch/x86/events/intel/ds.c' l='895' c='pebs_update_threshold'/>
<use f='linux/arch/x86/events/intel/ds.c' l='948' c='intel_pmu_pebs_enable'/>
<use f='linux/arch/x86/events/intel/ds.c' l='1346' c='intel_pmu_drain_pebs_core'/>
<use f='linux/arch/x86/events/intel/ds.c' l='1380' c='intel_pmu_drain_pebs_nhm'/>
<use f='linux/arch/x86/events/intel/ds.c' l='1545' c='perf_restore_debug_store'/>
<size>4096</size>
<use f='linux/arch/x86/mm/cpu_entry_area.c' l='51' c='percpu_setup_debug_store'/>
<use f='linux/arch/x86/mm/cpu_entry_area.c' l='52' c='percpu_setup_debug_store'/>
<size>4096</size>
