#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 28 05:51:06 2023
# Process ID: 10120
# Current directory: G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log e31x_idle.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source e31x_idle.tcl -notrace
# Log file: G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1/e31x_idle.vdi
# Journal file: G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1\vivado.jou
# Running On: Fan, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 34212 MB
#-----------------------------------------------------------
source e31x_idle.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 408.734 ; gain = 65.086
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top e31x_idle -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_processing_system7_0_0/e31x_ps_bd_processing_system7_0_0.dcp' for cell 'e31x_ps_bd_inst/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_smartconnect_dma_0/e31x_ps_bd_smartconnect_dma_0.dcp' for cell 'e31x_ps_bd_inst/smartconnect_dma'
INFO: [Project 1-454] Reading design checkpoint 'g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_xbar_0/e31x_ps_bd_xbar_0.dcp' for cell 'e31x_ps_bd_inst/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_0/e31x_ps_bd_auto_cc_0.dcp' for cell 'e31x_ps_bd_inst/axi_interconnect_0/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_1/e31x_ps_bd_auto_cc_1.dcp' for cell 'e31x_ps_bd_inst/axi_interconnect_0/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_2/e31x_ps_bd_auto_cc_2.dcp' for cell 'e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_3/e31x_ps_bd_auto_cc_3.dcp' for cell 'e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_pc_0/e31x_ps_bd_auto_pc_0.dcp' for cell 'e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_axi_dma_eth_internal_0/e31x_ps_bd_axi_dma_eth_internal_0.dcp' for cell 'e31x_ps_bd_inst/dma/axi_dma_eth_internal'
INFO: [Project 1-454] Reading design checkpoint 'g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_axi_protocol_convert_rx_0/e31x_ps_bd_axi_protocol_convert_rx_0.dcp' for cell 'e31x_ps_bd_inst/dma/axi_protocol_convert_rx'
INFO: [Project 1-454] Reading design checkpoint 'g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_axi_protocol_convert_tx_0/e31x_ps_bd_axi_protocol_convert_tx_0.dcp' for cell 'e31x_ps_bd_inst/dma/axi_protocol_convert_tx'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.747 . Memory (MB): peak = 963.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_axi_dma_eth_internal_0/e31x_ps_bd_axi_dma_eth_internal_0.xdc] for cell 'e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_axi_dma_eth_internal_0/e31x_ps_bd_axi_dma_eth_internal_0.xdc:61]
Finished Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_axi_dma_eth_internal_0/e31x_ps_bd_axi_dma_eth_internal_0.xdc] for cell 'e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0'
Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_processing_system7_0_0/e31x_ps_bd_processing_system7_0_0.xdc] for cell 'e31x_ps_bd_inst/processing_system7_0/inst'
WARNING: [Vivado 12-4702] slew is not a supported property on input port(s). Setting is ignored. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_processing_system7_0_0/e31x_ps_bd_processing_system7_0_0.xdc:691]
WARNING: [Vivado 12-4702] slew is not a supported property on input port(s). Setting is ignored. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_processing_system7_0_0/e31x_ps_bd_processing_system7_0_0.xdc:694]
WARNING: [Vivado 12-4702] slew is not a supported property on input port(s). Setting is ignored. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_processing_system7_0_0/e31x_ps_bd_processing_system7_0_0.xdc:697]
Finished Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_processing_system7_0_0/e31x_ps_bd_processing_system7_0_0.xdc] for cell 'e31x_ps_bd_inst/processing_system7_0/inst'
Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_smartconnect_dma_0/bd_0/ip/ip_1/bd_cc08_psr_aclk_0_board.xdc] for cell 'e31x_ps_bd_inst/smartconnect_dma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_smartconnect_dma_0/bd_0/ip/ip_1/bd_cc08_psr_aclk_0_board.xdc] for cell 'e31x_ps_bd_inst/smartconnect_dma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_smartconnect_dma_0/bd_0/ip/ip_1/bd_cc08_psr_aclk_0.xdc] for cell 'e31x_ps_bd_inst/smartconnect_dma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_smartconnect_dma_0/bd_0/ip/ip_1/bd_cc08_psr_aclk_0.xdc] for cell 'e31x_ps_bd_inst/smartconnect_dma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_IN[2]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_IN[2]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_IN[3]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_IN[3]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[0]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[0]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[4]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[4]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[1]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[1]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[5]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[5]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[2]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[2]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[6]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[6]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[3]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[3]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[7]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_OUT[7]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_RESET'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_RESET'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CS'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CS'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_SCLK'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_SCLK'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_MOSI'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_MOSI'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_MISO'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_MISO'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_IN[0]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_IN[0]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_IN[1]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:235]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:235]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_CTRL_IN[1]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:236]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:236]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_TXNRX'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_TXNRX'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_ENABLE'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_ENABLE'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_BBCLK_OUT'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_BBCLK_OUT'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_ENAGC'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_ENAGC'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:275]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:275]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_SYNC'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_SYNC'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:285]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:285]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[11]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[11]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[10]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[10]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[11]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[11]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[9]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:303]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:303]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[9]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:304]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:304]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[10]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:307]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:307]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[10]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:308]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:308]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[8]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:311]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:311]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[8]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:312]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:312]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[9]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:315]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:315]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[9]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:316]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:316]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[7]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:319]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:319]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[7]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:320]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:320]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[8]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:323]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:323]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[8]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:324]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:324]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[6]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:327]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:327]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[6]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:328]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:328]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[7]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:331]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:331]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[7]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:332]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:332]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[5]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[5]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:336]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:336]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[6]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:339]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:339]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[6]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[4]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:343]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:343]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[4]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:344]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:344]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[5]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:347]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:347]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[5]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:348]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:348]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[3]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[3]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[4]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:355]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:355]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[4]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:356]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:356]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[2]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:359]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:359]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[2]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:360]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:360]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[3]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:363]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:363]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[3]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:364]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:364]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[1]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:367]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:367]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[1]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:368]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:368]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[2]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:371]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:371]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[2]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:372]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:372]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[0]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:375]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:375]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P1_D[0]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:376]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:376]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[1]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:379]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:379]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[1]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:380]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:380]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_TX_FRAME'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:383]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:383]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_TX_FRAME'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:384]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:384]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_TX_FRAME_N'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:386]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:386]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_TX_FRAME_N'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:387]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:387]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[0]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:390]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:390]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_P0_D[0]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:391]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:391]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_FB_CLK'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:394]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:394]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_FB_CLK'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:395]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:395]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_FB_CLK_N'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:397]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:397]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CAT_FB_CLK_N'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:398]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:398]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:398]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc:398]
Finished Parsing XDC File [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_pins.xdc]
Parsing XDC File [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'bus_clk' completely overrides clock 'clk_fpga_0', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 10.000 -name bus_clk [get_pins {e31x_ps_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]}], [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:26]
Previous: create_clock -period 10.000 -name clk_fpga_0 [get_pins {e31x_ps_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]}], [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_processing_system7_0_0/e31x_ps_bd_processing_system7_0_0.xdc:20]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk40' completely overrides clock 'clk_fpga_1', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 25.000 -name clk40 [get_pins {e31x_ps_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[1]}], [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:30]
Previous: create_clock -period 25.000 -name clk_fpga_1 [get_pins {e31x_ps_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[1]}], [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_processing_system7_0_0/e31x_ps_bd_processing_system7_0_0.xdc:26]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CAT_DATA_CLK]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:47]
WARNING: [Vivado 12-646] clock 'CAT_DATA_CLK' not found. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:47]
WARNING: [Vivado 12-2489] -input_jitter contains time 1.628100 which will be rounded to 1.628 to ensure it is an integer multiple of 1 picosecond [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:47]
CRITICAL WARNING: [Vivado 12-4739] set_input_jitter:No valid object(s) found for '-clock CAT_DATA_CLK'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:47]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'e310_io/oddr_clk/C'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins e310_io/oddr_clk/C]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CAT_DATA_CLK'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:57]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:57]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks CAT_DATA_CLK]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:57]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:57]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:57]
WARNING: [Vivado 12-627] No clocks matched 'CAT_DATA_CLK'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:77]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:77]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {CAT_P0_D* CAT_RX_FRAME}]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:77]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CAT_DATA_CLK'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:78]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:78]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {CAT_P0_D* CAT_RX_FRAME}]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:78]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CAT_DATA_CLK'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:79]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:79]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {CAT_P0_D* CAT_RX_FRAME}]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:79]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CAT_DATA_CLK'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:80]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:80]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {CAT_P0_D* CAT_RX_FRAME}]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:80]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'CAT_FB_CLK' not found. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:86]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {CAT_P1_D* CAT_TX_FRAME}]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:86]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'CAT_FB_CLK' not found. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:87]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {CAT_P1_D* CAT_TX_FRAME}]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:87]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'CAT_FB_CLK' not found. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:88]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {CAT_P1_D* CAT_TX_FRAME}]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:88]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'CAT_FB_CLK' not found. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:89]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {CAT_P1_D* CAT_TX_FRAME}]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:89]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_ports CAT_MOSI]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:97]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_min_delay:No valid object(s) found for '-to [get_ports CAT_MOSI]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:99]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_ports CAT_SCLK]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:101]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_min_delay:No valid object(s) found for '-to [get_ports CAT_SCLK]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:103]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_ports CAT_CS]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:105]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_min_delay:No valid object(s) found for '-to [get_ports CAT_CS]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:107]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_ports CAT_MISO]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:109]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_min_delay:No valid object(s) found for '-from [get_ports CAT_MISO]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:111]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'e31x_core_inst/fp_gpio_src_reg_reg[*]/C'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:136]
WARNING: [Vivado 12-627] No clocks matched 'CAT_DATA_CLK'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:136]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:136]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_pins {e31x_core_inst/fp_gpio_src_reg_reg[*]/C}]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:136]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ */synchronizer_false_path/stages[0].value_reg[0][*]/S}'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:144]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins -hierarchical -filter {NAME =~ */synchronizer_false_path/stages[0].value_reg[0][*]/S}]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:144]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'usr_access_i/DATA[*]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:147]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins {usr_access_i/DATA[*]}]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:147]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports CAT_CTRL_OUT]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:152]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports CAT_RESET]'. [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc:153]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.srcs/constrs_1/imports/e31x/e31x_timing.xdc]
Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_axi_dma_eth_internal_0/e31x_ps_bd_axi_dma_eth_internal_0_clocks.xdc] for cell 'e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0'
Finished Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_axi_dma_eth_internal_0/e31x_ps_bd_axi_dma_eth_internal_0_clocks.xdc] for cell 'e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0'
Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_3/e31x_ps_bd_auto_cc_3_clocks.xdc] for cell 'e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_3/e31x_ps_bd_auto_cc_3_clocks.xdc] for cell 'e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst'
Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_0/e31x_ps_bd_auto_cc_0_clocks.xdc] for cell 'e31x_ps_bd_inst/axi_interconnect_0/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_0/e31x_ps_bd_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_0/e31x_ps_bd_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_0/e31x_ps_bd_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_0/e31x_ps_bd_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_0/e31x_ps_bd_auto_cc_0_clocks.xdc] for cell 'e31x_ps_bd_inst/axi_interconnect_0/m00_couplers/auto_cc/inst'
Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_1/e31x_ps_bd_auto_cc_1_clocks.xdc] for cell 'e31x_ps_bd_inst/axi_interconnect_0/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_1/e31x_ps_bd_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_1/e31x_ps_bd_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_1/e31x_ps_bd_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_1/e31x_ps_bd_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_1/e31x_ps_bd_auto_cc_1_clocks.xdc] for cell 'e31x_ps_bd_inst/axi_interconnect_0/m01_couplers/auto_cc/inst'
Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_2/e31x_ps_bd_auto_cc_2_clocks.xdc] for cell 'e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_2/e31x_ps_bd_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_2/e31x_ps_bd_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_2/e31x_ps_bd_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_2/e31x_ps_bd_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [g:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.gen/sources_1/bd/e31x_ps_bd/ip/e31x_ps_bd_auto_cc_2/e31x_ps_bd_auto_cc_2_clocks.xdc] for cell 'e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 101 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1731.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 85 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances

32 Infos, 160 Warnings, 129 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1731.789 ; gain = 1256.590
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1731.789 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 199fd172c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.570 . Memory (MB): peak = 1731.789 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter e31x_ps_bd_inst/smartconnect_dma/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 into driver instance bus_reset_gen/e31x_ps_bd_inst_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 13 inverter(s) to 103 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13a5121bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.935 . Memory (MB): peak = 2017.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 191 cells and removed 311 cells
INFO: [Opt 31-1021] In phase Retarget, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11c0e7bbf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2017.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 47 cells and removed 1206 cells
INFO: [Opt 31-1021] In phase Constant propagation, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f2dc0a8e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1436 cells
INFO: [Opt 31-1021] In phase Sweep, 208 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f2dc0a8e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.605 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f2dc0a8e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fb24e9f7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             191  |             311  |                                             56  |
|  Constant propagation         |              47  |            1206  |                                             59  |
|  Sweep                        |               0  |            1436  |                                            208  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             71  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2017.605 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2328257dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.605 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 2 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1d132a438

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2163.531 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d132a438

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.531 ; gain = 145.926

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d132a438

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2163.531 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2163.531 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 208c59db2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2163.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 160 Warnings, 129 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.531 ; gain = 431.742
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2163.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1/e31x_idle_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file e31x_idle_drc_opted.rpt -pb e31x_idle_drc_opted.pb -rpx e31x_idle_drc_opted.rpx
Command: report_drc -file e31x_idle_drc_opted.rpt -pb e31x_idle_drc_opted.pb -rpx e31x_idle_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1/e31x_idle_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2163.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 157691775

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2163.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e1585e1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8d79d3ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8d79d3ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.531 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 8d79d3ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1333ff843

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 8bea5cfb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 8bea5cfb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 103b3ba11

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 457 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 190 nets or LUTs. Breaked 0 LUT, combined 190 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2163.531 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            190  |                   190  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            190  |                   190  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d7bf3097

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2163.531 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 21d633e89

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.531 ; gain = 0.000
Phase 2 Global Placement | Checksum: 21d633e89

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2004c5095

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 238d48032

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 250c2cd7c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2514165ba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bd5145ca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20a30963a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23f2588ce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2163.531 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 23f2588ce

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21b085c39

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.272 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22ff6633e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.464 . Memory (MB): peak = 2163.531 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e8545587

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.532 . Memory (MB): peak = 2163.531 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 21b085c39

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.272. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14a2537ef

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.531 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.531 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 14a2537ef

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14a2537ef

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 14a2537ef

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.531 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 14a2537ef

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.531 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2163.531 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.531 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1297b438f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.531 ; gain = 0.000
Ending Placer Task | Checksum: 1164ddaea

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 160 Warnings, 129 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2163.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2163.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1/e31x_idle_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file e31x_idle_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2163.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file e31x_idle_utilization_placed.rpt -pb e31x_idle_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file e31x_idle_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2163.531 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.531 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 160 Warnings, 129 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2163.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1/e31x_idle_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9c6e7f38 ConstDB: 0 ShapeSum: 79df5bb2 RouteDB: 0
Post Restoration Checksum: NetGraph: bc72b301 NumContArr: a898f0dd Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1650ba3de

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2220.082 ; gain = 56.551

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1650ba3de

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2226.926 ; gain = 63.395

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1650ba3de

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2226.926 ; gain = 63.395
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e63492b2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2250.734 ; gain = 87.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.367  | TNS=0.000  | WHS=-0.263 | THS=-470.549|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9303
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9303
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13faf668e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2259.617 ; gain = 96.086

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13faf668e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2259.617 ; gain = 96.086
Phase 3 Initial Routing | Checksum: 17471f93d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2259.617 ; gain = 96.086

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 526
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.495  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 29d069ffa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2259.617 ; gain = 96.086
Phase 4 Rip-up And Reroute | Checksum: 29d069ffa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2259.617 ; gain = 96.086

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2639eb8dd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2259.617 ; gain = 96.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.607  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2639eb8dd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2259.617 ; gain = 96.086

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2639eb8dd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2259.617 ; gain = 96.086
Phase 5 Delay and Skew Optimization | Checksum: 2639eb8dd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2259.617 ; gain = 96.086

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e62094ee

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2259.617 ; gain = 96.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.607  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 268e6765d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2259.617 ; gain = 96.086
Phase 6 Post Hold Fix | Checksum: 268e6765d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2259.617 ; gain = 96.086

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.47142 %
  Global Horizontal Routing Utilization  = 1.79648 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f3eeebff

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2259.617 ; gain = 96.086

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f3eeebff

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2259.617 ; gain = 96.086

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1792b12c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2259.617 ; gain = 96.086

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.607  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1792b12c4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2259.617 ; gain = 96.086
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2259.617 ; gain = 96.086

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 160 Warnings, 129 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2259.617 ; gain = 96.086
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2277.234 ; gain = 17.617
INFO: [Common 17-1381] The checkpoint 'G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1/e31x_idle_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file e31x_idle_drc_routed.rpt -pb e31x_idle_drc_routed.pb -rpx e31x_idle_drc_routed.rpx
Command: report_drc -file e31x_idle_drc_routed.rpt -pb e31x_idle_drc_routed.pb -rpx e31x_idle_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1/e31x_idle_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file e31x_idle_methodology_drc_routed.rpt -pb e31x_idle_methodology_drc_routed.pb -rpx e31x_idle_methodology_drc_routed.rpx
Command: report_methodology -file e31x_idle_methodology_drc_routed.rpt -pb e31x_idle_methodology_drc_routed.pb -rpx e31x_idle_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1/e31x_idle_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file e31x_idle_power_routed.rpt -pb e31x_idle_power_summary_routed.pb -rpx e31x_idle_power_routed.rpx
Command: report_power -file e31x_idle_power_routed.rpt -pb e31x_idle_power_summary_routed.pb -rpx e31x_idle_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
131 Infos, 161 Warnings, 129 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file e31x_idle_route_status.rpt -pb e31x_idle_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file e31x_idle_timing_summary_routed.rpt -pb e31x_idle_timing_summary_routed.pb -rpx e31x_idle_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file e31x_idle_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file e31x_idle_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file e31x_idle_bus_skew_routed.rpt -pb e31x_idle_bus_skew_routed.pb -rpx e31x_idle_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 05:53:31 2023...
#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 28 05:54:16 2023
# Process ID: 28160
# Current directory: G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log e31x_idle.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source e31x_idle.tcl -notrace
# Log file: G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1/e31x_idle.vdi
# Journal file: G:/FPGA/Vivado_Prj/USRP_E310/project_1/project_1.runs/impl_1\vivado.jou
# Running On: Fan, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 34212 MB
#-----------------------------------------------------------
source e31x_idle.tcl -notrace
Command: open_checkpoint e31x_idle_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 342.438 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.548 . Memory (MB): peak = 868.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1625.813 ; gain = 0.992
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1625.813 ; gain = 0.992
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1625.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 82 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 80 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 110afb255
----- Checksum: PlaceDB: 6f0fcaf5 ShapeSum: 79df5bb2 RouteDB: 27c08bae 
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1627.945 ; gain = 1285.508
INFO: [Memdata 28-167] Found XPM memory block e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the e31x_ps_bd_inst/smartconnect_dma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <e31x_ps_bd_inst/dma/axi_dma_eth_internal>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <e31x_ps_bd_inst/dma/axi_dma_eth_internal>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force e31x_idle.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 56 net(s) have no routable loads. The problem bus(es) and/or net(s) are e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], e31x_ps_bd_inst/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], e31x_ps_bd_inst/dma/axi_protocol_convert_rx/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 32 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (e31x_ps_bd_inst/dma/axi_dma_eth_internal/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./e31x_idle.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.926 ; gain = 515.156
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 05:55:05 2023...
