

================================================================
== Vitis HLS Report for 'mq_iNTT'
================================================================
* Date:           Mon Mar 25 12:40:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        falcon_hls_clean
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |entry_proc_U0                  |entry_proc                  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |Block_entry47_proc_U0          |Block_entry47_proc          |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |Loop_VITIS_LOOP_154_1_proc_U0  |Loop_VITIS_LOOP_154_1_proc  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|     198|     134|    -|
|Instance         |        1|     7|    2486|    4062|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     7|    2687|    4239|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |Block_entry47_proc_U0          |Block_entry47_proc          |        0|   0|    66|   199|    0|
    |Loop_VITIS_LOOP_154_1_proc_U0  |Loop_VITIS_LOOP_154_1_proc  |        1|   7|  1539|  2240|    0|
    |control_s_axi_U                |control_s_axi               |        0|   0|   144|   232|    0|
    |entry_proc_U0                  |entry_proc                  |        0|   0|     2|    20|    0|
    |gmem0_m_axi_U                  |gmem0_m_axi                 |        0|   0|   735|  1371|    0|
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |Total                          |                            |        1|   7|  2486|  4062|    0|
    +-------------------------------+----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |a_c_U              |        0|  99|   0|    -|     3|   64|      192|
    |m_6_loc_channel_U  |        0|  99|   0|    -|     2|   64|      128|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |Total              |        0| 198|   0|    0|     5|  128|      320|
    +-------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry47_proc_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |Loop_VITIS_LOOP_154_1_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry47_proc_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_VITIS_LOOP_154_1_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|  16|           8|           8|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_entry47_proc_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_Loop_VITIS_LOOP_154_1_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                  |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  27|          6|    3|          6|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_entry47_proc_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_Loop_VITIS_LOOP_154_1_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                  |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               |  3|   0|    3|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       mq_iNTT|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       mq_iNTT|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       mq_iNTT|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

