   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"i2c_master.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.i2c0_init,"ax",%progbits
  18              		.align	1
  19              		.global	i2c0_init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	i2c0_init:
  26              	.LFB145:
  27              		.file 1 "tmk_core/protocol/arm_atsam/i2c_master.c"
   1:tmk_core/protocol/arm_atsam/i2c_master.c **** /*
   2:tmk_core/protocol/arm_atsam/i2c_master.c **** Copyright 2018 Massdrop Inc.
   3:tmk_core/protocol/arm_atsam/i2c_master.c **** 
   4:tmk_core/protocol/arm_atsam/i2c_master.c **** This program is free software: you can redistribute it and/or modify
   5:tmk_core/protocol/arm_atsam/i2c_master.c **** it under the terms of the GNU General Public License as published by
   6:tmk_core/protocol/arm_atsam/i2c_master.c **** the Free Software Foundation, either version 2 of the License, or
   7:tmk_core/protocol/arm_atsam/i2c_master.c **** (at your option) any later version.
   8:tmk_core/protocol/arm_atsam/i2c_master.c **** 
   9:tmk_core/protocol/arm_atsam/i2c_master.c **** This program is distributed in the hope that it will be useful,
  10:tmk_core/protocol/arm_atsam/i2c_master.c **** but WITHOUT ANY WARRANTY; without even the implied warranty of
  11:tmk_core/protocol/arm_atsam/i2c_master.c **** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  12:tmk_core/protocol/arm_atsam/i2c_master.c **** GNU General Public License for more details.
  13:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  14:tmk_core/protocol/arm_atsam/i2c_master.c **** You should have received a copy of the GNU General Public License
  15:tmk_core/protocol/arm_atsam/i2c_master.c **** along with this program.  If not, see <http://www.gnu.org/licenses/>.
  16:tmk_core/protocol/arm_atsam/i2c_master.c **** */
  17:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  18:tmk_core/protocol/arm_atsam/i2c_master.c **** #include "arm_atsam_protocol.h"
  19:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  20:tmk_core/protocol/arm_atsam/i2c_master.c **** #if !defined(MD_BOOTLOADER) && defined(RGB_MATRIX_ENABLE)
  21:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  22:tmk_core/protocol/arm_atsam/i2c_master.c **** #    include <string.h>
  23:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  24:tmk_core/protocol/arm_atsam/i2c_master.c **** // From keyboard
  25:tmk_core/protocol/arm_atsam/i2c_master.c **** #    include "config.h"
  26:tmk_core/protocol/arm_atsam/i2c_master.c **** #    include "config_led.h"
  27:tmk_core/protocol/arm_atsam/i2c_master.c **** #    include "matrix.h"
  28:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  29:tmk_core/protocol/arm_atsam/i2c_master.c **** #    define I2C_LED_USE_DMA 1  // Set 1 to use background DMA transfers for leds, Set 0 to use inli
  30:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  31:tmk_core/protocol/arm_atsam/i2c_master.c **** static uint8_t i2c_led_q[I2C_Q_SIZE];  // I2C queue circular buffer
  32:tmk_core/protocol/arm_atsam/i2c_master.c **** static uint8_t i2c_led_q_s;            // Start of circular buffer
  33:tmk_core/protocol/arm_atsam/i2c_master.c **** static uint8_t i2c_led_q_e;            // End of circular buffer
  34:tmk_core/protocol/arm_atsam/i2c_master.c **** static uint8_t i2c_led_q_full;         // Queue full counter for reset
  35:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  36:tmk_core/protocol/arm_atsam/i2c_master.c **** static uint8_t dma_sendbuf[I2C_DMA_MAX_SEND];  // Data being written to I2C
  37:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  38:tmk_core/protocol/arm_atsam/i2c_master.c **** volatile uint8_t i2c_led_q_running;
  39:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  40:tmk_core/protocol/arm_atsam/i2c_master.c **** #endif  // !defined(MD_BOOTLOADER) && defined(RGB_MATRIX_ENABLE)
  41:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  42:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c0_init(void) {
  28              		.loc 1 42 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  43:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C0_INIT_BEGIN);
  36              		.loc 1 43 0
  37 0002 294C     		ldr	r4, .L8
  44:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  45:tmk_core/protocol/arm_atsam/i2c_master.c ****     CLK_set_i2c0_freq(CHAN_SERCOM_I2C0, FREQ_I2C0_DEFAULT);
  38              		.loc 1 45 0
  39 0004 2949     		ldr	r1, .L8+4
  43:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C0_INIT_BEGIN);
  40              		.loc 1 43 0
  41 0006 5923     		movs	r3, #89
  42              		.loc 1 45 0
  43 0008 0020     		movs	r0, #0
  43:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C0_INIT_BEGIN);
  44              		.loc 1 43 0
  45 000a 2360     		str	r3, [r4]
  46              		.loc 1 45 0
  47 000c FFF7FEFF 		bl	CLK_set_i2c0_freq
  48              	.LVL0:
  46:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  47:tmk_core/protocol/arm_atsam/i2c_master.c ****     // MCU
  48:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PMUX[4].bit.PMUXE    = 2;
  49              		.loc 1 48 0
  50 0010 274B     		ldr	r3, .L8+8
  51 0012 93F83420 		ldrb	r2, [r3, #52]	@ zero_extendqisi2
  52 0016 0221     		movs	r1, #2
  53 0018 61F30302 		bfi	r2, r1, #0, #4
  54 001c 83F83420 		strb	r2, [r3, #52]
  49:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PMUX[4].bit.PMUXO    = 2;
  55              		.loc 1 49 0
  56 0020 93F83420 		ldrb	r2, [r3, #52]	@ zero_extendqisi2
  57 0024 61F30712 		bfi	r2, r1, #4, #4
  58 0028 83F83420 		strb	r2, [r3, #52]
  50:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PINCFG[8].bit.PMUXEN = 1;
  59              		.loc 1 50 0
  60 002c 93F84820 		ldrb	r2, [r3, #72]	@ zero_extendqisi2
  61 0030 42F00102 		orr	r2, r2, #1
  62 0034 83F84820 		strb	r2, [r3, #72]
  51:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PINCFG[9].bit.PMUXEN = 1;
  63              		.loc 1 51 0
  64 0038 93F84920 		ldrb	r2, [r3, #73]	@ zero_extendqisi2
  65 003c 42F00102 		orr	r2, r2, #1
  66 0040 83F84920 		strb	r2, [r3, #73]
  52:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  53:tmk_core/protocol/arm_atsam/i2c_master.c ****     // I2C
  54:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: SW Reset handled in CLK_set_i2c0_freq clks.c
  55:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  56:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.CTRLA.bit.MODE = 5;  // Set master mode
  67              		.loc 1 56 0
  68 0044 1B4B     		ldr	r3, .L8+12
  69 0046 1A68     		ldr	r2, [r3]
  70 0048 0521     		movs	r1, #5
  71 004a 61F38402 		bfi	r2, r1, #2, #3
  72 004e 1A60     		str	r2, [r3]
  57:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  58:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.CTRLA.bit.SPEED    = 0;  // Set to 1 for Fast-mode Plus (FM+) up to 1 MHz
  73              		.loc 1 58 0
  74 0050 1A68     		ldr	r2, [r3]
  75 0052 6FF31962 		bfc	r2, #24, #2
  76 0056 1A60     		str	r2, [r3]
  59:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.CTRLA.bit.RUNSTDBY = 1;  // Enabled
  77              		.loc 1 59 0
  78 0058 1A68     		ldr	r2, [r3]
  79 005a 42F08002 		orr	r2, r2, #128
  80 005e 1A60     		str	r2, [r3]
  60:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  61:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.CTRLA.bit.ENABLE = 1;  // Enable the device
  81              		.loc 1 61 0
  82 0060 1A68     		ldr	r2, [r3]
  83 0062 42F00202 		orr	r2, r2, #2
  84 0066 1A60     		str	r2, [r3]
  62:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.ENABLE) {
  63:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C0_INIT_SYNC_ENABLING);
  85              		.loc 1 63 0
  86 0068 5A20     		movs	r0, #90
  87 006a 2246     		mov	r2, r4
  88              	.L2:
  62:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.ENABLE) {
  89              		.loc 1 62 0
  90 006c D969     		ldr	r1, [r3, #28]
  91 006e 8907     		lsls	r1, r1, #30
  92 0070 13D4     		bmi	.L3
  64:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for SYNCBUSY.ENABLE to clear
  65:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  66:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.STATUS.bit.BUSSTATE = 1;  // Force into IDLE state
  93              		.loc 1 66 0
  94 0072 598B     		ldrh	r1, [r3, #26]
  95 0074 0120     		movs	r0, #1
  96 0076 60F30511 		bfi	r1, r0, #4, #2
  97 007a 5983     		strh	r1, [r3, #26]	@ movhi
  67:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP) {
  98              		.loc 1 67 0
  99 007c 0D49     		ldr	r1, .L8+12
  68:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C0_INIT_SYNC_SYSOP);
 100              		.loc 1 68 0
 101 007e 5B20     		movs	r0, #91
 102              	.L4:
  67:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP) {
 103              		.loc 1 67 0
 104 0080 CB69     		ldr	r3, [r1, #28]
 105 0082 5B07     		lsls	r3, r3, #29
 106 0084 0BD4     		bmi	.L5
  69:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
  70:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.STATUS.bit.BUSSTATE != 1) {
 107              		.loc 1 70 0
 108 0086 0B49     		ldr	r1, .L8+12
  71:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C0_INIT_WAIT_IDLE);
 109              		.loc 1 71 0
 110 0088 5C20     		movs	r0, #92
 111              	.L6:
  70:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C0_INIT_WAIT_IDLE);
 112              		.loc 1 70 0
 113 008a 4B8B     		ldrh	r3, [r1, #26]
 114 008c C3F30113 		ubfx	r3, r3, #4, #2
 115 0090 012B     		cmp	r3, #1
 116 0092 06D1     		bne	.L7
  72:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait while not idle
  73:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  74:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C0_INIT_COMPLETE);
 117              		.loc 1 74 0
 118 0094 5D23     		movs	r3, #93
 119 0096 1360     		str	r3, [r2]
  75:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 120              		.loc 1 75 0
 121 0098 10BD     		pop	{r4, pc}
 122              	.L3:
  63:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for SYNCBUSY.ENABLE to clear
 123              		.loc 1 63 0
 124 009a 1060     		str	r0, [r2]
 125 009c E6E7     		b	.L2
 126              	.L5:
  68:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 127              		.loc 1 68 0
 128 009e 1060     		str	r0, [r2]
 129 00a0 EEE7     		b	.L4
 130              	.L7:
  71:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait while not idle
 131              		.loc 1 71 0
 132 00a2 1060     		str	r0, [r2]
 133 00a4 F1E7     		b	.L6
 134              	.L9:
 135 00a6 00BF     		.align	2
 136              	.L8:
 137 00a8 00000000 		.word	debug_code
 138 00ac A0860100 		.word	100000
 139 00b0 00800041 		.word	1090551808
 140 00b4 00300040 		.word	1073754112
 141              		.cfi_endproc
 142              	.LFE145:
 144              		.section	.text.i2c0_start,"ax",%progbits
 145              		.align	1
 146              		.global	i2c0_start
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 150              		.fpu fpv4-sp-d16
 152              	i2c0_start:
 153              	.LFB146:
  76:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  77:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c0_start(uint8_t address) {
 154              		.loc 1 77 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		@ link register save eliminated.
 159              	.LVL1:
  78:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.ADDR.bit.ADDR = address;
 160              		.loc 1 78 0
 161 0000 084B     		ldr	r3, .L18
 162 0002 5A6A     		ldr	r2, [r3, #36]
 163 0004 60F30A02 		bfi	r2, r0, #0, #11
 164 0008 5A62     		str	r2, [r3, #36]
 165              	.L11:
  79:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP) {
 166              		.loc 1 79 0 discriminator 1
 167 000a DA69     		ldr	r2, [r3, #28]
 168 000c 5107     		lsls	r1, r2, #29
 169 000e FCD4     		bmi	.L11
 170              	.L12:
  80:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
  81:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.INTFLAG.bit.MB == 0) {
 171              		.loc 1 81 0 discriminator 1
 172 0010 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 173 0012 D207     		lsls	r2, r2, #31
 174 0014 FCD5     		bpl	.L12
  82:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
  83:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.STATUS.bit.RXNACK) {
 175              		.loc 1 83 0
 176 0016 034A     		ldr	r2, .L18
 177              	.L13:
 178              		.loc 1 83 0 is_stmt 0 discriminator 1
 179 0018 538B     		ldrh	r3, [r2, #26]
 180 001a 5B07     		lsls	r3, r3, #29
 181 001c FCD4     		bmi	.L13
  84:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
  85:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  86:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
  87:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 182              		.loc 1 87 0 is_stmt 1
 183 001e 0120     		movs	r0, #1
 184              	.LVL2:
 185 0020 7047     		bx	lr
 186              	.L19:
 187 0022 00BF     		.align	2
 188              	.L18:
 189 0024 00300040 		.word	1073754112
 190              		.cfi_endproc
 191              	.LFE146:
 193              		.section	.text.i2c0_stop,"ax",%progbits
 194              		.align	1
 195              		.global	i2c0_stop
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu fpv4-sp-d16
 201              	i2c0_stop:
 202              	.LFB148:
  88:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  89:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c0_transmit(uint8_t address, uint8_t *data, uint16_t length, uint16_t timeout) {
  90:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
  91:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  92:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c0_start(address);
  93:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  94:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (length) {
  95:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM0->I2CM.DATA.bit.DATA = *data;
  96:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.INTFLAG.bit.MB == 0) {
  97:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
  98:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.STATUS.bit.RXNACK) {
  99:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 100:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 101:tmk_core/protocol/arm_atsam/i2c_master.c ****         data++;
 102:tmk_core/protocol/arm_atsam/i2c_master.c ****         length--;
 103:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 104:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 105:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c0_stop();
 106:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 107:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 108:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 109:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 110:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c0_stop(void) {
 203              		.loc 1 110 0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 111:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (SERCOM0->I2CM.STATUS.bit.CLKHOLD || SERCOM0->I2CM.INTFLAG.bit.MB == 1 || SERCOM0->I2CM.STAT
 208              		.loc 1 111 0
 209 0000 104B     		ldr	r3, .L37
 210 0002 5A8B     		ldrh	r2, [r3, #26]
 211 0004 1106     		lsls	r1, r2, #24
 212 0006 07D4     		bmi	.L21
 213              		.loc 1 111 0 is_stmt 0 discriminator 1
 214 0008 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 215 000a D207     		lsls	r2, r2, #31
 216 000c 04D4     		bmi	.L21
 217              		.loc 1 111 0 discriminator 2
 218 000e 5A8B     		ldrh	r2, [r3, #26]
 219 0010 C2F30112 		ubfx	r2, r2, #4, #2
 220 0014 012A     		cmp	r2, #1
 221 0016 14D0     		beq	.L20
 222              	.L21:
 112:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM0->I2CM.CTRLB.bit.CMD = 3;
 223              		.loc 1 112 0 is_stmt 1
 224 0018 5A68     		ldr	r2, [r3, #4]
 225 001a 42F44032 		orr	r2, r2, #196608
 226 001e 5A60     		str	r2, [r3, #4]
 113:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP)
 227              		.loc 1 113 0
 228 0020 084A     		ldr	r2, .L37
 229 0022 1346     		mov	r3, r2
 230              	.L23:
 231              		.loc 1 113 0 is_stmt 0 discriminator 1
 232 0024 D169     		ldr	r1, [r2, #28]
 233 0026 4807     		lsls	r0, r1, #29
 234 0028 FCD4     		bmi	.L23
 235              	.L24:
 114:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 115:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.STATUS.bit.CLKHOLD)
 236              		.loc 1 115 0 is_stmt 1 discriminator 1
 237 002a 5A8B     		ldrh	r2, [r3, #26]
 238 002c 1106     		lsls	r1, r2, #24
 239 002e FCD4     		bmi	.L24
 240              	.L25:
 116:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 117:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.INTFLAG.bit.MB)
 241              		.loc 1 117 0 discriminator 1
 242 0030 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 243 0032 D207     		lsls	r2, r2, #31
 244 0034 FCD4     		bmi	.L25
 118:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 119:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.STATUS.bit.BUSSTATE != 1)
 245              		.loc 1 119 0
 246 0036 034A     		ldr	r2, .L37
 247              	.L26:
 248              		.loc 1 119 0 is_stmt 0 discriminator 1
 249 0038 538B     		ldrh	r3, [r2, #26]
 250 003a C3F30113 		ubfx	r3, r3, #4, #2
 251 003e 012B     		cmp	r3, #1
 252 0040 FAD1     		bne	.L26
 253              	.L20:
 120:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 121:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 122:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 254              		.loc 1 122 0 is_stmt 1
 255 0042 7047     		bx	lr
 256              	.L38:
 257              		.align	2
 258              	.L37:
 259 0044 00300040 		.word	1073754112
 260              		.cfi_endproc
 261              	.LFE148:
 263              		.section	.text.i2c0_transmit,"ax",%progbits
 264              		.align	1
 265              		.global	i2c0_transmit
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu fpv4-sp-d16
 271              	i2c0_transmit:
 272              	.LFB147:
  89:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 273              		.loc 1 89 0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              	.LVL3:
 278 0000 38B5     		push	{r3, r4, r5, lr}
 279              		.cfi_def_cfa_offset 16
 280              		.cfi_offset 3, -16
 281              		.cfi_offset 4, -12
 282              		.cfi_offset 5, -8
 283              		.cfi_offset 14, -4
  89:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 284              		.loc 1 89 0
 285 0002 0D46     		mov	r5, r1
  90:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 286              		.loc 1 90 0
 287 0004 1446     		mov	r4, r2
 288 0006 B2B1     		cbz	r2, .L44
  92:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 289              		.loc 1 92 0
 290 0008 FFF7FEFF 		bl	i2c0_start
 291              	.LVL4:
  95:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.INTFLAG.bit.MB == 0) {
 292              		.loc 1 95 0
 293 000c 0B4A     		ldr	r2, .L49
 294 000e 013C     		subs	r4, r4, #1
 295              	.LVL5:
 296 0010 6B1E     		subs	r3, r5, #1
 297 0012 15FA84F1 		uxtah	r1, r5, r4
 298 0016 1046     		mov	r0, r2
 299              	.LVL6:
 300              	.L43:
 301 0018 13F8014F 		ldrb	r4, [r3, #1]!	@ zero_extendqisi2
 302              	.LVL7:
 303 001c 9462     		str	r4, [r2, #40]
 304              	.L41:
  96:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 305              		.loc 1 96 0 discriminator 1
 306 001e 047E     		ldrb	r4, [r0, #24]	@ zero_extendqisi2
 307 0020 E507     		lsls	r5, r4, #31
 308 0022 FCD5     		bpl	.L41
 309              	.L42:
  98:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 310              		.loc 1 98 0 discriminator 1
 311 0024 448B     		ldrh	r4, [r0, #26]
 312 0026 6407     		lsls	r4, r4, #29
 313 0028 FCD4     		bmi	.L42
 314              	.LVL8:
  94:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM0->I2CM.DATA.bit.DATA = *data;
 315              		.loc 1 94 0
 316 002a 8B42     		cmp	r3, r1
 317 002c F4D1     		bne	.L43
 105:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 318              		.loc 1 105 0
 319 002e FFF7FEFF 		bl	i2c0_stop
 320              	.LVL9:
 107:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 321              		.loc 1 107 0
 322 0032 0120     		movs	r0, #1
 323              	.L40:
 108:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 324              		.loc 1 108 0
 325 0034 38BD     		pop	{r3, r4, r5, pc}
 326              	.LVL10:
 327              	.L44:
  90:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 328              		.loc 1 90 0
 329 0036 1046     		mov	r0, r2
 330              	.LVL11:
 331 0038 FCE7     		b	.L40
 332              	.L50:
 333 003a 00BF     		.align	2
 334              	.L49:
 335 003c 00300040 		.word	1073754112
 336              		.cfi_endproc
 337              	.LFE147:
 339              		.section	.text.i2c1_init,"ax",%progbits
 340              		.align	1
 341              		.global	i2c1_init
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 345              		.fpu fpv4-sp-d16
 347              	i2c1_init:
 348              	.LFB149:
 123:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 124:tmk_core/protocol/arm_atsam/i2c_master.c **** #if !defined(MD_BOOTLOADER) && defined(RGB_MATRIX_ENABLE)
 125:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c1_init(void) {
 349              		.loc 1 125 0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353 0000 10B5     		push	{r4, lr}
 354              		.cfi_def_cfa_offset 8
 355              		.cfi_offset 4, -8
 356              		.cfi_offset 14, -4
 126:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C1_INIT_BEGIN);
 357              		.loc 1 126 0
 358 0002 2F4C     		ldr	r4, .L58
 127:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 128:tmk_core/protocol/arm_atsam/i2c_master.c ****     CLK_set_i2c1_freq(CHAN_SERCOM_I2C1, FREQ_I2C1_DEFAULT);
 359              		.loc 1 128 0
 360 0004 2F49     		ldr	r1, .L58+4
 126:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C1_INIT_BEGIN);
 361              		.loc 1 126 0
 362 0006 5E23     		movs	r3, #94
 363              		.loc 1 128 0
 364 0008 0120     		movs	r0, #1
 126:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C1_INIT_BEGIN);
 365              		.loc 1 126 0
 366 000a 2360     		str	r3, [r4]
 367              		.loc 1 128 0
 368 000c FFF7FEFF 		bl	CLK_set_i2c1_freq
 369              	.LVL12:
 129:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 130:tmk_core/protocol/arm_atsam/i2c_master.c ****     /* MCU */
 131:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PMUX[8].bit.PMUXE     = 2;
 370              		.loc 1 131 0
 371 0010 2D4B     		ldr	r3, .L58+8
 372 0012 93F83820 		ldrb	r2, [r3, #56]	@ zero_extendqisi2
 373 0016 0221     		movs	r1, #2
 374 0018 61F30302 		bfi	r2, r1, #0, #4
 375 001c 83F83820 		strb	r2, [r3, #56]
 132:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PMUX[8].bit.PMUXO     = 2;
 376              		.loc 1 132 0
 377 0020 93F83820 		ldrb	r2, [r3, #56]	@ zero_extendqisi2
 378 0024 61F30712 		bfi	r2, r1, #4, #4
 379 0028 83F83820 		strb	r2, [r3, #56]
 133:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PINCFG[16].bit.PMUXEN = 1;
 380              		.loc 1 133 0
 381 002c 93F85020 		ldrb	r2, [r3, #80]	@ zero_extendqisi2
 382 0030 42F00102 		orr	r2, r2, #1
 383 0034 83F85020 		strb	r2, [r3, #80]
 134:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PINCFG[17].bit.PMUXEN = 1;
 384              		.loc 1 134 0
 385 0038 93F85120 		ldrb	r2, [r3, #81]	@ zero_extendqisi2
 386 003c 42F00102 		orr	r2, r2, #1
 387 0040 83F85120 		strb	r2, [r3, #81]
 135:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 136:tmk_core/protocol/arm_atsam/i2c_master.c ****     /* I2C */
 137:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: SW Reset handled in CLK_set_i2c1_freq clks.c
 138:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 139:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.CTRLA.bit.MODE     = 5;  // MODE: Set master mode (No sync)
 388              		.loc 1 139 0
 389 0044 214B     		ldr	r3, .L58+12
 390 0046 1A68     		ldr	r2, [r3]
 391 0048 0521     		movs	r1, #5
 392 004a 61F38402 		bfi	r2, r1, #2, #3
 393 004e 1A60     		str	r2, [r3]
 140:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.CTRLA.bit.SPEED    = 1;  // SPEED: Fm+ up to 1MHz (No sync)
 394              		.loc 1 140 0
 395 0050 1A68     		ldr	r2, [r3]
 396 0052 0121     		movs	r1, #1
 397 0054 61F31962 		bfi	r2, r1, #24, #2
 398 0058 1A60     		str	r2, [r3]
 141:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.CTRLA.bit.RUNSTDBY = 1;  // RUNSTBY: Enabled (No sync)
 399              		.loc 1 141 0
 400 005a 1A68     		ldr	r2, [r3]
 401 005c 42F08002 		orr	r2, r2, #128
 402 0060 1A60     		str	r2, [r3]
 142:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 143:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.CTRLB.bit.SMEN = 1;  // SMEN: Smart mode enabled (For DMA)(No sync)
 403              		.loc 1 143 0
 404 0062 5A68     		ldr	r2, [r3, #4]
 405 0064 42F48072 		orr	r2, r2, #256
 406 0068 5A60     		str	r2, [r3, #4]
 407              	.LVL13:
 408              	.LBB10:
 409              	.LBB11:
 410              	.LBB12:
 411              		.file 2 "lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h"
   1:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @version  V5.0.1
   5:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @date     30. January 2017
   6:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*
   8:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  10:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  12:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  16:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  18:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  24:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  25:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
  30:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  31:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  34:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  36:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
  39:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  40:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
  41:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  44:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  47:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  50:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  53:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  54:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  55:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
  59:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
  61:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  62:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  63:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  69:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  71:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
  74:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  75:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  78:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
  79:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  81:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
  82:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
  83:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  84:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
  85:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  86:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  90:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
  91:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  93:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
  94:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
  95:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  96:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
  97:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  98:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 102:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 103:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 105:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 106:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 107:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 108:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 109:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 110:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 112:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 114:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 115:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 117:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 118:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 119:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 120:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 121:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 122:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 126:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 127:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 129:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 130:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 131:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 132:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 133:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 134:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 136:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 138:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 139:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 141:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 142:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 143:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 144:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 145:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 146:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 150:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 151:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 153:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 154:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 155:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 156:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 157:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 158:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 159:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 160:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 162:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 163:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 164:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
 165:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 166:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 167:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 169:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 171:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 174:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 175:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  extern "C" {
 176:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 177:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 178:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 179:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 181:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 184:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 185:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 189:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 190:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 194:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 195:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 199:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 200:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 204:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 205:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 206:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 208:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 210:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
 214:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
 217:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 219:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 222:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 223:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 227:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 229:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 230:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 231:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 232:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 233:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   Core Register contain:
 234:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Register
 235:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 236:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 237:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 238:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 239:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 240:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 241:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 242:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 243:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
 246:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 247:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 248:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 251:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 252:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 253:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 254:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 255:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 257:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 258:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 259:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 260:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 261:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } APSR_Type;
 272:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 273:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 274:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 277:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 280:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 283:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 286:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 289:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 292:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 293:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 294:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 296:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 297:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 298:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 299:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 300:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 305:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 306:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 307:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 310:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 311:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 312:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 314:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 315:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 316:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 317:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 318:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 333:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 334:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 335:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 338:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 341:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 344:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 347:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 350:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 353:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 356:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 359:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 362:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 365:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 366:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 367:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 369:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 370:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 371:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 372:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 373:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 380:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 381:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 382:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 385:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 388:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 391:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 393:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 394:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 395:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 399:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 400:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 401:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 402:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 404:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 405:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 406:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 420:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 421:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 425:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 427:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 428:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 429:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 433:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 434:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 435:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 436:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 438:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 439:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 440:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SCB_Type;
 462:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 463:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 467:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 470:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 473:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 476:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 479:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 483:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 486:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 489:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 492:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 495:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 498:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 501:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 504:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 507:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 510:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 514:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 518:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 521:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 524:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 527:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 530:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 533:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 536:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 540:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 543:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 546:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 550:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 553:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 556:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 559:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 562:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 565:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 569:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 572:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 575:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 578:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 581:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 584:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 587:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 590:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 593:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 596:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 599:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 602:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 605:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 608:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 612:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 615:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 618:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 622:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 625:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 628:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 631:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 634:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 637:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 641:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 644:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 647:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 650:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 653:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 656:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 659:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 663:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 666:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 669:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 675:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 678:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 682:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 685:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 688:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 692:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 695:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 698:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 701:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 704:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 706:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 707:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 708:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 712:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 713:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 714:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 715:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 717:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 718:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 719:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 723:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 724:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 728:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 732:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 735:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 738:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 741:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 744:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 746:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 747:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 748:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 752:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 753:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 754:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 755:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 757:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 758:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 759:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 764:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 765:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 769:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 772:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 775:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 778:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 782:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 786:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 790:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 793:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 796:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 798:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 799:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 800:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 804:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 805:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 806:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 807:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 809:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 810:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 811:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  union
 812:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 813:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } ITM_Type;
 844:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 845:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 849:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 853:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 856:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 859:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 862:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 865:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 868:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 871:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 874:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 877:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 881:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 885:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 889:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 893:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 896:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 899:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 901:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 902:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 903:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 907:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 908:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 909:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 910:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 912:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 913:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 914:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } DWT_Type;
 938:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 939:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 940:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 943:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 946:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 949:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 952:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 955:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 958:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 961:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 964:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 967:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 970:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 973:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 976:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 979:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 982:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 985:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 988:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 991:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 994:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 998:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1002:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1006:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1010:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1014:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1018:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1022:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1025:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1028:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1031:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1034:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1037:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1040:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1043:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1046:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1048:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1049:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1050:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1054:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1055:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1056:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1057:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1059:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1060:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1061:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } TPI_Type;
1086:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1087:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1091:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1095:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1099:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1102:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1105:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1108:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1112:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1115:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1119:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1123:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1126:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1129:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1132:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1135:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1138:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1141:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1145:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1149:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1152:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1155:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1158:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1161:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1164:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1167:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1171:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1175:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1179:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1182:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1185:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1188:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1191:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1194:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1198:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1201:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1203:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1204:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1206:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1210:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1211:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1212:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1213:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1215:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1216:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1217:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } MPU_Type;
1229:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1230:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1234:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1237:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1240:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1244:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1247:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1250:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1254:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1258:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1261:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1264:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1268:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1271:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1274:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1277:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1280:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1283:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1286:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1289:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1292:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1295:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1298:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1299:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1300:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1304:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1305:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1306:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1307:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1309:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1310:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1311:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } FPU_Type;
1318:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1319:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1323:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1326:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1329:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1332:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1335:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1338:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1341:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1344:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1347:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1351:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1355:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1358:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1361:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1364:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1368:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1371:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1374:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1377:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1380:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1383:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1386:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1389:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1393:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1396:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1399:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1402:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1404:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1405:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1406:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1410:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1411:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1412:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1413:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1415:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1416:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1417:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1422:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1423:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1427:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1430:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1433:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1436:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1439:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1442:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1445:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1448:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1451:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1454:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1457:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1460:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1464:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1467:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1471:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1474:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1477:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1480:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1483:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1486:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1489:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1492:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1495:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1498:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1501:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1504:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1507:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1509:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1510:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1511:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1515:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1516:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1517:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1518:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1522:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1523:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1525:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1526:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1531:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1533:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1535:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1536:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1537:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1541:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1542:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1543:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1553:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1562:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
1566:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1567:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1570:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} */
1571:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1572:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1573:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1574:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1575:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1577:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1578:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1579:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1580:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1581:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1582:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1583:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1585:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1586:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1587:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1588:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1590:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1594:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1595:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1596:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
1600:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
1602:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1616:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
1620:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
1622:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1626:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1628:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1629:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1630:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1631:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1632:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1635:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1639:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1641:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1642:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1644:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1651:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1652:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1653:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1654:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1655:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1658:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1660:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1662:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1663:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1664:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1665:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1666:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1669:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
1674:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 412              		.loc 2 1674 0
 413 006a 194A     		ldr	r2, .L58+16
 414 006c 4FF48021 		mov	r1, #262144
 415 0070 5160     		str	r1, [r2, #4]
 416              	.LVL14:
 417              	.LBE12:
 418              	.LBE11:
 419              	.LBE10:
 144:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 145:tmk_core/protocol/arm_atsam/i2c_master.c ****     NVIC_EnableIRQ(SERCOM1_0_IRQn);
 146:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.INTENSET.bit.ERROR = 1;
 420              		.loc 1 146 0
 421 0072 9A7D     		ldrb	r2, [r3, #22]	@ zero_extendqisi2
 422 0074 42F08002 		orr	r2, r2, #128
 423 0078 9A75     		strb	r2, [r3, #22]
 147:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 148:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.CTRLA.bit.ENABLE = 1;  // ENABLE: Enable the device (sync SYNCBUSY.ENABLE)
 424              		.loc 1 148 0
 425 007a 1A68     		ldr	r2, [r3]
 426 007c 42F00202 		orr	r2, r2, #2
 427 0080 1A60     		str	r2, [r3]
 149:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.ENABLE) {
 150:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C1_INIT_SYNC_ENABLING);
 428              		.loc 1 150 0
 429 0082 5F20     		movs	r0, #95
 430 0084 2246     		mov	r2, r4
 431              	.L52:
 149:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.ENABLE) {
 432              		.loc 1 149 0
 433 0086 D969     		ldr	r1, [r3, #28]
 434 0088 8907     		lsls	r1, r1, #30
 435 008a 13D4     		bmi	.L53
 151:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for SYNCBUSY.ENABLE to clear
 152:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 153:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.STATUS.bit.BUSSTATE = 1;  // BUSSTATE: Force into IDLE state (sync SYNCBUSY.SYSOP
 436              		.loc 1 153 0
 437 008c 598B     		ldrh	r1, [r3, #26]
 438 008e 0120     		movs	r0, #1
 439 0090 60F30511 		bfi	r1, r0, #4, #2
 440 0094 5983     		strh	r1, [r3, #26]	@ movhi
 154:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP) {
 441              		.loc 1 154 0
 442 0096 0D49     		ldr	r1, .L58+12
 155:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C1_INIT_SYNC_SYSOP);
 443              		.loc 1 155 0
 444 0098 6020     		movs	r0, #96
 445              	.L54:
 154:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP) {
 446              		.loc 1 154 0
 447 009a CB69     		ldr	r3, [r1, #28]
 448 009c 5B07     		lsls	r3, r3, #29
 449 009e 0BD4     		bmi	.L55
 156:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 157:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.STATUS.bit.BUSSTATE != 1) {
 450              		.loc 1 157 0
 451 00a0 0A49     		ldr	r1, .L58+12
 158:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C1_INIT_WAIT_IDLE);
 452              		.loc 1 158 0
 453 00a2 6120     		movs	r0, #97
 454              	.L56:
 157:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C1_INIT_WAIT_IDLE);
 455              		.loc 1 157 0
 456 00a4 4B8B     		ldrh	r3, [r1, #26]
 457 00a6 C3F30113 		ubfx	r3, r3, #4, #2
 458 00aa 012B     		cmp	r3, #1
 459 00ac 06D1     		bne	.L57
 159:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait while not idle
 160:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 161:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C1_INIT_COMPLETE);
 460              		.loc 1 161 0
 461 00ae 6223     		movs	r3, #98
 462 00b0 1360     		str	r3, [r2]
 162:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 463              		.loc 1 162 0
 464 00b2 10BD     		pop	{r4, pc}
 465              	.L53:
 150:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for SYNCBUSY.ENABLE to clear
 466              		.loc 1 150 0
 467 00b4 1060     		str	r0, [r2]
 468 00b6 E6E7     		b	.L52
 469              	.L55:
 155:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 470              		.loc 1 155 0
 471 00b8 1060     		str	r0, [r2]
 472 00ba EEE7     		b	.L54
 473              	.L57:
 158:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait while not idle
 474              		.loc 1 158 0
 475 00bc 1060     		str	r0, [r2]
 476 00be F1E7     		b	.L56
 477              	.L59:
 478              		.align	2
 479              	.L58:
 480 00c0 00000000 		.word	debug_code
 481 00c4 A0D90800 		.word	580000
 482 00c8 00800041 		.word	1090551808
 483 00cc 00340040 		.word	1073755136
 484 00d0 00E100E0 		.word	-536813312
 485              		.cfi_endproc
 486              	.LFE149:
 488              		.section	.text.i2c1_start,"ax",%progbits
 489              		.align	1
 490              		.global	i2c1_start
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 494              		.fpu fpv4-sp-d16
 496              	i2c1_start:
 497              	.LFB150:
 163:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 164:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c1_start(uint8_t address) {
 498              		.loc 1 164 0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 503              	.LVL15:
 165:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.ADDR.bit.ADDR = address;
 504              		.loc 1 165 0
 505 0000 084B     		ldr	r3, .L68
 506 0002 5A6A     		ldr	r2, [r3, #36]
 507 0004 60F30A02 		bfi	r2, r0, #0, #11
 508 0008 5A62     		str	r2, [r3, #36]
 509              	.L61:
 166:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP) {
 510              		.loc 1 166 0 discriminator 1
 511 000a DA69     		ldr	r2, [r3, #28]
 512 000c 5107     		lsls	r1, r2, #29
 513 000e FCD4     		bmi	.L61
 514              	.L62:
 167:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 168:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.INTFLAG.bit.MB == 0) {
 515              		.loc 1 168 0 discriminator 1
 516 0010 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 517 0012 D207     		lsls	r2, r2, #31
 518 0014 FCD5     		bpl	.L62
 169:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 170:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.STATUS.bit.RXNACK) {
 519              		.loc 1 170 0
 520 0016 034A     		ldr	r2, .L68
 521              	.L63:
 522              		.loc 1 170 0 is_stmt 0 discriminator 1
 523 0018 538B     		ldrh	r3, [r2, #26]
 524 001a 5B07     		lsls	r3, r3, #29
 525 001c FCD4     		bmi	.L63
 171:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 172:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 173:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 174:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 526              		.loc 1 174 0 is_stmt 1
 527 001e 0120     		movs	r0, #1
 528              	.LVL16:
 529 0020 7047     		bx	lr
 530              	.L69:
 531 0022 00BF     		.align	2
 532              	.L68:
 533 0024 00340040 		.word	1073755136
 534              		.cfi_endproc
 535              	.LFE150:
 537              		.section	.text.i2c1_stop,"ax",%progbits
 538              		.align	1
 539              		.global	i2c1_stop
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 543              		.fpu fpv4-sp-d16
 545              	i2c1_stop:
 546              	.LFB152:
 175:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 176:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c1_transmit(uint8_t address, uint8_t *data, uint16_t length, uint16_t timeout) {
 177:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 178:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 179:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_start(address);
 180:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 181:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (length) {
 182:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM1->I2CM.DATA.bit.DATA = *data;
 183:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.INTFLAG.bit.MB == 0) {
 184:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 185:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.STATUS.bit.RXNACK) {
 186:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 187:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 188:tmk_core/protocol/arm_atsam/i2c_master.c ****         data++;
 189:tmk_core/protocol/arm_atsam/i2c_master.c ****         length--;
 190:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 191:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 192:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_stop();
 193:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 194:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 195:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 196:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 197:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c1_stop(void) {
 547              		.loc 1 197 0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551              		@ link register save eliminated.
 198:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (SERCOM1->I2CM.STATUS.bit.CLKHOLD || SERCOM1->I2CM.INTFLAG.bit.MB == 1 || SERCOM1->I2CM.STAT
 552              		.loc 1 198 0
 553 0000 104B     		ldr	r3, .L87
 554 0002 5A8B     		ldrh	r2, [r3, #26]
 555 0004 1106     		lsls	r1, r2, #24
 556 0006 07D4     		bmi	.L71
 557              		.loc 1 198 0 is_stmt 0 discriminator 1
 558 0008 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 559 000a D207     		lsls	r2, r2, #31
 560 000c 04D4     		bmi	.L71
 561              		.loc 1 198 0 discriminator 2
 562 000e 5A8B     		ldrh	r2, [r3, #26]
 563 0010 C2F30112 		ubfx	r2, r2, #4, #2
 564 0014 012A     		cmp	r2, #1
 565 0016 14D0     		beq	.L70
 566              	.L71:
 199:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM1->I2CM.CTRLB.bit.CMD = 3;
 567              		.loc 1 199 0 is_stmt 1
 568 0018 5A68     		ldr	r2, [r3, #4]
 569 001a 42F44032 		orr	r2, r2, #196608
 570 001e 5A60     		str	r2, [r3, #4]
 200:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP)
 571              		.loc 1 200 0
 572 0020 084A     		ldr	r2, .L87
 573 0022 1346     		mov	r3, r2
 574              	.L73:
 575              		.loc 1 200 0 is_stmt 0 discriminator 1
 576 0024 D169     		ldr	r1, [r2, #28]
 577 0026 4807     		lsls	r0, r1, #29
 578 0028 FCD4     		bmi	.L73
 579              	.L74:
 201:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 202:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.STATUS.bit.CLKHOLD)
 580              		.loc 1 202 0 is_stmt 1 discriminator 1
 581 002a 5A8B     		ldrh	r2, [r3, #26]
 582 002c 1106     		lsls	r1, r2, #24
 583 002e FCD4     		bmi	.L74
 584              	.L75:
 203:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 204:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.INTFLAG.bit.MB)
 585              		.loc 1 204 0 discriminator 1
 586 0030 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 587 0032 D207     		lsls	r2, r2, #31
 588 0034 FCD4     		bmi	.L75
 205:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 206:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.STATUS.bit.BUSSTATE != 1)
 589              		.loc 1 206 0
 590 0036 034A     		ldr	r2, .L87
 591              	.L76:
 592              		.loc 1 206 0 is_stmt 0 discriminator 1
 593 0038 538B     		ldrh	r3, [r2, #26]
 594 003a C3F30113 		ubfx	r3, r3, #4, #2
 595 003e 012B     		cmp	r3, #1
 596 0040 FAD1     		bne	.L76
 597              	.L70:
 207:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 208:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 209:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 598              		.loc 1 209 0 is_stmt 1
 599 0042 7047     		bx	lr
 600              	.L88:
 601              		.align	2
 602              	.L87:
 603 0044 00340040 		.word	1073755136
 604              		.cfi_endproc
 605              	.LFE152:
 607              		.section	.text.i2c1_transmit,"ax",%progbits
 608              		.align	1
 609              		.global	i2c1_transmit
 610              		.syntax unified
 611              		.thumb
 612              		.thumb_func
 613              		.fpu fpv4-sp-d16
 615              	i2c1_transmit:
 616              	.LFB151:
 176:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 617              		.loc 1 176 0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 0
 620              		@ frame_needed = 0, uses_anonymous_args = 0
 621              	.LVL17:
 622 0000 38B5     		push	{r3, r4, r5, lr}
 623              		.cfi_def_cfa_offset 16
 624              		.cfi_offset 3, -16
 625              		.cfi_offset 4, -12
 626              		.cfi_offset 5, -8
 627              		.cfi_offset 14, -4
 176:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 628              		.loc 1 176 0
 629 0002 0D46     		mov	r5, r1
 177:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 630              		.loc 1 177 0
 631 0004 1446     		mov	r4, r2
 632 0006 B2B1     		cbz	r2, .L94
 179:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 633              		.loc 1 179 0
 634 0008 FFF7FEFF 		bl	i2c1_start
 635              	.LVL18:
 182:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.INTFLAG.bit.MB == 0) {
 636              		.loc 1 182 0
 637 000c 0B4A     		ldr	r2, .L99
 638 000e 013C     		subs	r4, r4, #1
 639              	.LVL19:
 640 0010 6B1E     		subs	r3, r5, #1
 641 0012 15FA84F1 		uxtah	r1, r5, r4
 642 0016 1046     		mov	r0, r2
 643              	.LVL20:
 644              	.L93:
 645 0018 13F8014F 		ldrb	r4, [r3, #1]!	@ zero_extendqisi2
 646              	.LVL21:
 647 001c 9462     		str	r4, [r2, #40]
 648              	.L91:
 183:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 649              		.loc 1 183 0 discriminator 1
 650 001e 047E     		ldrb	r4, [r0, #24]	@ zero_extendqisi2
 651 0020 E507     		lsls	r5, r4, #31
 652 0022 FCD5     		bpl	.L91
 653              	.L92:
 185:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 654              		.loc 1 185 0 discriminator 1
 655 0024 448B     		ldrh	r4, [r0, #26]
 656 0026 6407     		lsls	r4, r4, #29
 657 0028 FCD4     		bmi	.L92
 658              	.LVL22:
 181:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM1->I2CM.DATA.bit.DATA = *data;
 659              		.loc 1 181 0
 660 002a 8B42     		cmp	r3, r1
 661 002c F4D1     		bne	.L93
 192:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 662              		.loc 1 192 0
 663 002e FFF7FEFF 		bl	i2c1_stop
 664              	.LVL23:
 194:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 665              		.loc 1 194 0
 666 0032 0120     		movs	r0, #1
 667              	.L90:
 195:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 668              		.loc 1 195 0
 669 0034 38BD     		pop	{r3, r4, r5, pc}
 670              	.LVL24:
 671              	.L94:
 177:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 672              		.loc 1 177 0
 673 0036 1046     		mov	r0, r2
 674              	.LVL25:
 675 0038 FCE7     		b	.L90
 676              	.L100:
 677 003a 00BF     		.align	2
 678              	.L99:
 679 003c 00340040 		.word	1073755136
 680              		.cfi_endproc
 681              	.LFE151:
 683              		.section	.text.i2c_led_send_CRWL,"ax",%progbits
 684              		.align	1
 685              		.global	i2c_led_send_CRWL
 686              		.syntax unified
 687              		.thumb
 688              		.thumb_func
 689              		.fpu fpv4-sp-d16
 691              	i2c_led_send_CRWL:
 692              	.LFB153:
 210:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 211:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_CRWL(uint8_t drvid) {
 693              		.loc 1 211 0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 8
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697              	.LVL26:
 698 0000 13B5     		push	{r0, r1, r4, lr}
 699              		.cfi_def_cfa_offset 16
 700              		.cfi_offset 4, -8
 701              		.cfi_offset 14, -4
 212:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CMDRWL, ISSI3733_CMDRWL_WRITE_ENABLE_ONCE};
 702              		.loc 1 212 0
 703 0002 084B     		ldr	r3, .L102
 213:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, i2cdata, sizeof(i2cdata), 0);
 704              		.loc 1 213 0
 705 0004 084C     		ldr	r4, .L102+4
 212:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CMDRWL, ISSI3733_CMDRWL_WRITE_ENABLE_ONCE};
 706              		.loc 1 212 0
 707 0006 1B88     		ldrh	r3, [r3]	@ unaligned
 708 0008 ADF80430 		strh	r3, [sp, #4]	@ unaligned
 709              		.loc 1 213 0
 710 000c 40F2E113 		movw	r3, #481
 711 0010 5843     		muls	r0, r3, r0
 712              	.LVL27:
 713 0012 0222     		movs	r2, #2
 714 0014 0023     		movs	r3, #0
 715 0016 01A9     		add	r1, sp, #4
 716 0018 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 717 001a FFF7FEFF 		bl	i2c1_transmit
 718              	.LVL28:
 214:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 719              		.loc 1 214 0
 720 001e 02B0     		add	sp, sp, #8
 721              		.cfi_def_cfa_offset 8
 722              		@ sp needed
 723 0020 10BD     		pop	{r4, pc}
 724              	.L103:
 725 0022 00BF     		.align	2
 726              	.L102:
 727 0024 00000000 		.word	.LANCHOR0
 728 0028 00000000 		.word	issidrv
 729              		.cfi_endproc
 730              	.LFE153:
 732              		.section	.text.i2c_led_select_page,"ax",%progbits
 733              		.align	1
 734              		.global	i2c_led_select_page
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 738              		.fpu fpv4-sp-d16
 740              	i2c_led_select_page:
 741              	.LFB154:
 215:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 216:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_select_page(uint8_t drvid, uint8_t pageno) {
 742              		.loc 1 216 0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 8
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746              	.LVL29:
 747 0000 13B5     		push	{r0, r1, r4, lr}
 748              		.cfi_def_cfa_offset 16
 749              		.cfi_offset 4, -8
 750              		.cfi_offset 14, -4
 217:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CMDR, pageno};
 751              		.loc 1 217 0
 752 0002 FD23     		movs	r3, #253
 753 0004 8DF80430 		strb	r3, [sp, #4]
 218:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, i2cdata, sizeof(i2cdata), 0);
 754              		.loc 1 218 0
 755 0008 40F2E113 		movw	r3, #481
 756 000c 5843     		muls	r0, r3, r0
 757              	.LVL30:
 758 000e 054C     		ldr	r4, .L105
 217:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CMDR, pageno};
 759              		.loc 1 217 0
 760 0010 8DF80510 		strb	r1, [sp, #5]
 761              		.loc 1 218 0
 762 0014 0023     		movs	r3, #0
 763 0016 0222     		movs	r2, #2
 764 0018 01A9     		add	r1, sp, #4
 765              	.LVL31:
 766 001a 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 767 001c FFF7FEFF 		bl	i2c1_transmit
 768              	.LVL32:
 219:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 769              		.loc 1 219 0
 770 0020 02B0     		add	sp, sp, #8
 771              		.cfi_def_cfa_offset 8
 772              		@ sp needed
 773 0022 10BD     		pop	{r4, pc}
 774              	.L106:
 775              		.align	2
 776              	.L105:
 777 0024 00000000 		.word	issidrv
 778              		.cfi_endproc
 779              	.LFE154:
 781              		.section	.text.i2c_led_send_GCR,"ax",%progbits
 782              		.align	1
 783              		.global	i2c_led_send_GCR
 784              		.syntax unified
 785              		.thumb
 786              		.thumb_func
 787              		.fpu fpv4-sp-d16
 789              	i2c_led_send_GCR:
 790              	.LFB155:
 220:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 221:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_GCR(uint8_t drvid) {
 791              		.loc 1 221 0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 8
 794              		@ frame_needed = 0, uses_anonymous_args = 0
 795              	.LVL33:
 796 0000 13B5     		push	{r0, r1, r4, lr}
 797              		.cfi_def_cfa_offset 16
 798              		.cfi_offset 4, -8
 799              		.cfi_offset 14, -4
 222:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_GCCR, 0x00};
 800              		.loc 1 222 0
 801 0002 0123     		movs	r3, #1
 802 0004 ADF80430 		strh	r3, [sp, #4]	@ movhi
 223:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 224:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (gcr_actual > LED_GCR_MAX) gcr_actual = LED_GCR_MAX;
 803              		.loc 1 224 0
 804 0008 0A4B     		ldr	r3, .L109
 225:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2cdata[1] = gcr_actual;
 226:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 227:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, i2cdata, sizeof(i2cdata), 0);
 805              		.loc 1 227 0
 806 000a 0B4C     		ldr	r4, .L109+4
 224:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2cdata[1] = gcr_actual;
 807              		.loc 1 224 0
 808 000c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 809 000e A52A     		cmp	r2, #165
 810 0010 84BF     		itt	hi
 811 0012 A522     		movhi	r2, #165
 812 0014 1A70     		strbhi	r2, [r3]
 225:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2cdata[1] = gcr_actual;
 813              		.loc 1 225 0
 814 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 815 0018 8DF80530 		strb	r3, [sp, #5]
 816              		.loc 1 227 0
 817 001c 40F2E113 		movw	r3, #481
 818 0020 5843     		muls	r0, r3, r0
 819              	.LVL34:
 820 0022 0222     		movs	r2, #2
 821 0024 0023     		movs	r3, #0
 822 0026 01A9     		add	r1, sp, #4
 823 0028 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 824 002a FFF7FEFF 		bl	i2c1_transmit
 825              	.LVL35:
 228:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 826              		.loc 1 228 0
 827 002e 02B0     		add	sp, sp, #8
 828              		.cfi_def_cfa_offset 8
 829              		@ sp needed
 830 0030 10BD     		pop	{r4, pc}
 831              	.L110:
 832 0032 00BF     		.align	2
 833              	.L109:
 834 0034 00000000 		.word	gcr_actual
 835 0038 00000000 		.word	issidrv
 836              		.cfi_endproc
 837              	.LFE155:
 839              		.section	.text.i2c_led_send_onoff,"ax",%progbits
 840              		.align	1
 841              		.global	i2c_led_send_onoff
 842              		.syntax unified
 843              		.thumb
 844              		.thumb_func
 845              		.fpu fpv4-sp-d16
 847              	i2c_led_send_onoff:
 848              	.LFB156:
 229:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 230:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_onoff(uint8_t drvid) {
 849              		.loc 1 230 0
 850              		.cfi_startproc
 851              		@ args = 0, pretend = 0, frame = 0
 852              		@ frame_needed = 0, uses_anonymous_args = 0
 853              	.LVL36:
 854 0000 70B5     		push	{r4, r5, r6, lr}
 855              		.cfi_def_cfa_offset 16
 856              		.cfi_offset 4, -16
 857              		.cfi_offset 5, -12
 858              		.cfi_offset 6, -8
 859              		.cfi_offset 14, -4
 860              		.loc 1 230 0
 861 0002 0546     		mov	r5, r0
 231:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 232:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!i2c_led_q_running) {
 233:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 234:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_CRWL(drvid);
 862              		.loc 1 234 0
 863 0004 FFF7FEFF 		bl	i2c_led_send_CRWL
 864              	.LVL37:
 235:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_select_page(drvid, 0);
 865              		.loc 1 235 0
 866 0008 2846     		mov	r0, r5
 867 000a 0021     		movs	r1, #0
 868 000c FFF7FEFF 		bl	i2c_led_select_page
 869              	.LVL38:
 236:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 237:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 238:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 239:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 240:tmk_core/protocol/arm_atsam/i2c_master.c ****     *issidrv[drvid].onoff = 0;  // Force start location offset to zero
 870              		.loc 1 240 0
 871 0010 074C     		ldr	r4, .L112
 872 0012 40F2E110 		movw	r0, #481
 873 0016 6843     		muls	r0, r5, r0
 874 0018 2218     		adds	r2, r4, r0
 875 001a 0023     		movs	r3, #0
 876 001c 5370     		strb	r3, [r2, #1]
 241:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, issidrv[drvid].onoff, ISSI3733_PG0_BYTES, 0);
 877              		.loc 1 241 0
 878 001e 411C     		adds	r1, r0, #1
 879 0020 2144     		add	r1, r1, r4
 880 0022 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 881 0024 1922     		movs	r2, #25
 242:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 882              		.loc 1 242 0
 883 0026 BDE87040 		pop	{r4, r5, r6, lr}
 884              		.cfi_restore 14
 885              		.cfi_restore 6
 886              		.cfi_restore 5
 887              		.cfi_restore 4
 888              		.cfi_def_cfa_offset 0
 241:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, issidrv[drvid].onoff, ISSI3733_PG0_BYTES, 0);
 889              		.loc 1 241 0
 890 002a FFF7FEBF 		b	i2c1_transmit
 891              	.LVL39:
 892              	.L113:
 893 002e 00BF     		.align	2
 894              	.L112:
 895 0030 00000000 		.word	issidrv
 896              		.cfi_endproc
 897              	.LFE156:
 899              		.section	.text.i2c_led_send_mode_op_gcr,"ax",%progbits
 900              		.align	1
 901              		.global	i2c_led_send_mode_op_gcr
 902              		.syntax unified
 903              		.thumb
 904              		.thumb_func
 905              		.fpu fpv4-sp-d16
 907              	i2c_led_send_mode_op_gcr:
 908              	.LFB157:
 243:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 244:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_mode_op_gcr(uint8_t drvid, uint8_t mode, uint8_t operation) {
 909              		.loc 1 244 0
 910              		.cfi_startproc
 911              		@ args = 0, pretend = 0, frame = 8
 912              		@ frame_needed = 0, uses_anonymous_args = 0
 913              	.LVL40:
 914 0000 13B5     		push	{r0, r1, r4, lr}
 915              		.cfi_def_cfa_offset 16
 916              		.cfi_offset 4, -8
 917              		.cfi_offset 14, -4
 245:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CR, mode | operation, gcr_actual};
 918              		.loc 1 245 0
 919 0002 0A43     		orrs	r2, r2, r1
 920              	.LVL41:
 921 0004 8DF80520 		strb	r2, [sp, #5]
 922 0008 084A     		ldr	r2, .L115
 246:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, i2cdata, sizeof(i2cdata), 0);
 923              		.loc 1 246 0
 924 000a 094C     		ldr	r4, .L115+4
 245:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CR, mode | operation, gcr_actual};
 925              		.loc 1 245 0
 926 000c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 927 000e 8DF80620 		strb	r2, [sp, #6]
 928              		.loc 1 246 0
 929 0012 40F2E112 		movw	r2, #481
 930 0016 5043     		muls	r0, r2, r0
 931              	.LVL42:
 245:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CR, mode | operation, gcr_actual};
 932              		.loc 1 245 0
 933 0018 0023     		movs	r3, #0
 934              		.loc 1 246 0
 935 001a 0322     		movs	r2, #3
 936 001c 01A9     		add	r1, sp, #4
 937              	.LVL43:
 938 001e 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 245:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CR, mode | operation, gcr_actual};
 939              		.loc 1 245 0
 940 0020 8DF80430 		strb	r3, [sp, #4]
 941              		.loc 1 246 0
 942 0024 FFF7FEFF 		bl	i2c1_transmit
 943              	.LVL44:
 247:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 944              		.loc 1 247 0
 945 0028 02B0     		add	sp, sp, #8
 946              		.cfi_def_cfa_offset 8
 947              		@ sp needed
 948 002a 10BD     		pop	{r4, pc}
 949              	.L116:
 950              		.align	2
 951              	.L115:
 952 002c 00000000 		.word	gcr_actual
 953 0030 00000000 		.word	issidrv
 954              		.cfi_endproc
 955              	.LFE157:
 957              		.section	.text.i2c_led_send_pur_pdr,"ax",%progbits
 958              		.align	1
 959              		.global	i2c_led_send_pur_pdr
 960              		.syntax unified
 961              		.thumb
 962              		.thumb_func
 963              		.fpu fpv4-sp-d16
 965              	i2c_led_send_pur_pdr:
 966              	.LFB158:
 248:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 249:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_pur_pdr(uint8_t drvid, uint8_t pur, uint8_t pdr) {
 967              		.loc 1 249 0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 8
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971              	.LVL45:
 972 0000 13B5     		push	{r0, r1, r4, lr}
 973              		.cfi_def_cfa_offset 16
 974              		.cfi_offset 4, -8
 975              		.cfi_offset 14, -4
 250:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_SWYR_PUR, pur, pdr};
 976              		.loc 1 250 0
 977 0002 0F23     		movs	r3, #15
 978 0004 8DF80430 		strb	r3, [sp, #4]
 251:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 252:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, i2cdata, sizeof(i2cdata), 0);
 979              		.loc 1 252 0
 980 0008 40F2E113 		movw	r3, #481
 981 000c 5843     		muls	r0, r3, r0
 982              	.LVL46:
 983 000e 064C     		ldr	r4, .L118
 250:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_SWYR_PUR, pur, pdr};
 984              		.loc 1 250 0
 985 0010 8DF80510 		strb	r1, [sp, #5]
 986 0014 8DF80620 		strb	r2, [sp, #6]
 987              		.loc 1 252 0
 988 0018 0023     		movs	r3, #0
 989 001a 0322     		movs	r2, #3
 990              	.LVL47:
 991 001c 01A9     		add	r1, sp, #4
 992              	.LVL48:
 993 001e 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 994 0020 FFF7FEFF 		bl	i2c1_transmit
 995              	.LVL49:
 253:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 996              		.loc 1 253 0
 997 0024 02B0     		add	sp, sp, #8
 998              		.cfi_def_cfa_offset 8
 999              		@ sp needed
 1000 0026 10BD     		pop	{r4, pc}
 1001              	.L119:
 1002              		.align	2
 1003              	.L118:
 1004 0028 00000000 		.word	issidrv
 1005              		.cfi_endproc
 1006              	.LFE158:
 1008              		.section	.text.i2c_led_send_pwm,"ax",%progbits
 1009              		.align	1
 1010              		.global	i2c_led_send_pwm
 1011              		.syntax unified
 1012              		.thumb
 1013              		.thumb_func
 1014              		.fpu fpv4-sp-d16
 1016              	i2c_led_send_pwm:
 1017              	.LFB159:
 254:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 255:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_pwm(uint8_t drvid) {
 1018              		.loc 1 255 0
 1019              		.cfi_startproc
 1020              		@ args = 0, pretend = 0, frame = 0
 1021              		@ frame_needed = 0, uses_anonymous_args = 0
 1022              	.LVL50:
 1023 0000 70B5     		push	{r4, r5, r6, lr}
 1024              		.cfi_def_cfa_offset 16
 1025              		.cfi_offset 4, -16
 1026              		.cfi_offset 5, -12
 1027              		.cfi_offset 6, -8
 1028              		.cfi_offset 14, -4
 1029              		.loc 1 255 0
 1030 0002 0546     		mov	r5, r0
 256:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 257:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!i2c_led_q_running) {
 258:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 259:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_CRWL(drvid);
 1031              		.loc 1 259 0
 1032 0004 FFF7FEFF 		bl	i2c_led_send_CRWL
 1033              	.LVL51:
 260:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_select_page(drvid, 0);
 1034              		.loc 1 260 0
 1035 0008 2846     		mov	r0, r5
 1036 000a 0021     		movs	r1, #0
 1037 000c FFF7FEFF 		bl	i2c_led_select_page
 1038              	.LVL52:
 261:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 262:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 263:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 264:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 265:tmk_core/protocol/arm_atsam/i2c_master.c ****     *issidrv[drvid].pwm = 0;  // Force start location offset to zero
 1039              		.loc 1 265 0
 1040 0010 084C     		ldr	r4, .L121
 1041 0012 40F2E110 		movw	r0, #481
 1042 0016 6843     		muls	r0, r5, r0
 1043 0018 2218     		adds	r2, r4, r0
 1044 001a 0023     		movs	r3, #0
 1045 001c 82F84C30 		strb	r3, [r2, #76]
 266:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, issidrv[drvid].pwm, ISSI3733_PG1_BYTES, 0);
 1046              		.loc 1 266 0
 1047 0020 00F14C01 		add	r1, r0, #76
 1048 0024 2144     		add	r1, r1, r4
 1049 0026 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 1050 0028 C122     		movs	r2, #193
 267:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1051              		.loc 1 267 0
 1052 002a BDE87040 		pop	{r4, r5, r6, lr}
 1053              		.cfi_restore 14
 1054              		.cfi_restore 6
 1055              		.cfi_restore 5
 1056              		.cfi_restore 4
 1057              		.cfi_def_cfa_offset 0
 266:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, issidrv[drvid].pwm, ISSI3733_PG1_BYTES, 0);
 1058              		.loc 1 266 0
 1059 002e FFF7FEBF 		b	i2c1_transmit
 1060              	.LVL53:
 1061              	.L122:
 1062 0032 00BF     		.align	2
 1063              	.L121:
 1064 0034 00000000 		.word	issidrv
 1065              		.cfi_endproc
 1066              	.LFE159:
 1068              		.section	.text.I2C3733_Init_Drivers,"ax",%progbits
 1069              		.align	1
 1070              		.global	I2C3733_Init_Drivers
 1071              		.syntax unified
 1072              		.thumb
 1073              		.thumb_func
 1074              		.fpu fpv4-sp-d16
 1076              	I2C3733_Init_Drivers:
 1077              	.LFB161:
 268:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 269:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t I2C3733_Init_Control(void) {
 270:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_CONTROL_BEGIN);
 271:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 272:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Hardware state shutdown on boot
 273:tmk_core/protocol/arm_atsam/i2c_master.c ****     // USB state machine will enable driver when communication is ready
 274:tmk_core/protocol/arm_atsam/i2c_master.c ****     I2C3733_Control_Set(0);
 275:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 276:tmk_core/protocol/arm_atsam/i2c_master.c ****     wait_ms(1);
 277:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 278:tmk_core/protocol/arm_atsam/i2c_master.c ****     sr_exp_data.bit.IRST = 0;
 279:tmk_core/protocol/arm_atsam/i2c_master.c ****     SR_EXP_WriteData();
 280:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 281:tmk_core/protocol/arm_atsam/i2c_master.c ****     wait_ms(1);
 282:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 283:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_CONTROL_COMPLETE);
 284:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 285:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 286:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 287:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 288:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t I2C3733_Init_Drivers(void) {
 1078              		.loc 1 288 0
 1079              		.cfi_startproc
 1080              		@ args = 0, pretend = 0, frame = 0
 1081              		@ frame_needed = 0, uses_anonymous_args = 0
 1082 0000 10B5     		push	{r4, lr}
 1083              		.cfi_def_cfa_offset 8
 1084              		.cfi_offset 4, -8
 1085              		.cfi_offset 14, -4
 289:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_DRIVERS_BEGIN);
 1086              		.loc 1 289 0
 1087 0002 1F4C     		ldr	r4, .L124
 290:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 291:tmk_core/protocol/arm_atsam/i2c_master.c ****     gcr_actual      = ISSI3733_GCR_DEFAULT;
 1088              		.loc 1 291 0
 1089 0004 1F4A     		ldr	r2, .L124+4
 289:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_DRIVERS_BEGIN);
 1090              		.loc 1 289 0
 1091 0006 6523     		movs	r3, #101
 1092 0008 2360     		str	r3, [r4]
 1093              		.loc 1 291 0
 1094 000a A523     		movs	r3, #165
 1095 000c 1370     		strb	r3, [r2]
 292:tmk_core/protocol/arm_atsam/i2c_master.c ****     gcr_actual_last = gcr_actual;
 1096              		.loc 1 292 0
 1097 000e 1E4A     		ldr	r2, .L124+8
 1098 0010 1370     		strb	r3, [r2]
 293:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 294:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (gcr_actual > LED_GCR_MAX) gcr_actual = LED_GCR_MAX;
 295:tmk_core/protocol/arm_atsam/i2c_master.c ****     gcr_desired = gcr_actual;
 1099              		.loc 1 295 0
 1100 0012 1E4A     		ldr	r2, .L124+12
 296:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 297:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Set up master device
 298:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_CRWL(0);
 1101              		.loc 1 298 0
 1102 0014 0020     		movs	r0, #0
 295:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1103              		.loc 1 295 0
 1104 0016 1370     		strb	r3, [r2]
 1105              		.loc 1 298 0
 1106 0018 FFF7FEFF 		bl	i2c_led_send_CRWL
 1107              	.LVL54:
 299:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_select_page(0, 3);
 1108              		.loc 1 299 0
 1109 001c 0321     		movs	r1, #3
 1110 001e 0020     		movs	r0, #0
 1111 0020 FFF7FEFF 		bl	i2c_led_select_page
 1112              	.LVL55:
 300:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_mode_op_gcr(0, 0, ISSI3733_CR_SSD_NORMAL);  // No SYNC due to brightness mismatch 
 1113              		.loc 1 300 0
 1114 0024 0021     		movs	r1, #0
 1115 0026 0122     		movs	r2, #1
 1116 0028 0846     		mov	r0, r1
 1117 002a FFF7FEFF 		bl	i2c_led_send_mode_op_gcr
 1118              	.LVL56:
 301:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 302:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Set up slave device
 303:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_CRWL(1);
 1119              		.loc 1 303 0
 1120 002e 0120     		movs	r0, #1
 1121 0030 FFF7FEFF 		bl	i2c_led_send_CRWL
 1122              	.LVL57:
 304:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_select_page(1, 3);
 1123              		.loc 1 304 0
 1124 0034 0321     		movs	r1, #3
 1125 0036 0120     		movs	r0, #1
 1126 0038 FFF7FEFF 		bl	i2c_led_select_page
 1127              	.LVL58:
 305:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_mode_op_gcr(1, 0, ISSI3733_CR_SSD_NORMAL);  // No SYNC due to brightness mismatch 
 1128              		.loc 1 305 0
 1129 003c 0122     		movs	r2, #1
 1130 003e 1046     		mov	r0, r2
 1131 0040 0021     		movs	r1, #0
 1132 0042 FFF7FEFF 		bl	i2c_led_send_mode_op_gcr
 1133              	.LVL59:
 306:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 307:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_CRWL(0);
 1134              		.loc 1 307 0
 1135 0046 0020     		movs	r0, #0
 1136 0048 FFF7FEFF 		bl	i2c_led_send_CRWL
 1137              	.LVL60:
 308:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_select_page(0, 3);
 1138              		.loc 1 308 0
 1139 004c 0321     		movs	r1, #3
 1140 004e 0020     		movs	r0, #0
 1141 0050 FFF7FEFF 		bl	i2c_led_select_page
 1142              	.LVL61:
 309:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_pur_pdr(0, ISSI3733_SWYR_PUR_8000, ISSI3733_CSXR_PDR_8000);
 1143              		.loc 1 309 0
 1144 0054 0522     		movs	r2, #5
 1145 0056 1146     		mov	r1, r2
 1146 0058 0020     		movs	r0, #0
 1147 005a FFF7FEFF 		bl	i2c_led_send_pur_pdr
 1148              	.LVL62:
 310:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 311:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_CRWL(1);
 1149              		.loc 1 311 0
 1150 005e 0120     		movs	r0, #1
 1151 0060 FFF7FEFF 		bl	i2c_led_send_CRWL
 1152              	.LVL63:
 312:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_select_page(1, 3);
 1153              		.loc 1 312 0
 1154 0064 0321     		movs	r1, #3
 1155 0066 0120     		movs	r0, #1
 1156 0068 FFF7FEFF 		bl	i2c_led_select_page
 1157              	.LVL64:
 313:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_pur_pdr(1, ISSI3733_SWYR_PUR_8000, ISSI3733_CSXR_PDR_8000);
 1158              		.loc 1 313 0
 1159 006c 0522     		movs	r2, #5
 1160 006e 1146     		mov	r1, r2
 1161 0070 0120     		movs	r0, #1
 1162 0072 FFF7FEFF 		bl	i2c_led_send_pur_pdr
 1163              	.LVL65:
 314:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 315:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_DRIVERS_COMPLETE);
 1164              		.loc 1 315 0
 1165 0076 6623     		movs	r3, #102
 1166 0078 2360     		str	r3, [r4]
 316:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 317:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 318:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1167              		.loc 1 318 0
 1168 007a 0120     		movs	r0, #1
 1169 007c 10BD     		pop	{r4, pc}
 1170              	.L125:
 1171 007e 00BF     		.align	2
 1172              	.L124:
 1173 0080 00000000 		.word	debug_code
 1174 0084 00000000 		.word	gcr_actual
 1175 0088 00000000 		.word	gcr_actual_last
 1176 008c 00000000 		.word	gcr_desired
 1177              		.cfi_endproc
 1178              	.LFE161:
 1180              		.section	.text.I2C_DMAC_LED_Init,"ax",%progbits
 1181              		.align	1
 1182              		.global	I2C_DMAC_LED_Init
 1183              		.syntax unified
 1184              		.thumb
 1185              		.thumb_func
 1186              		.fpu fpv4-sp-d16
 1188              	I2C_DMAC_LED_Init:
 1189              	.LFB162:
 319:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 320:tmk_core/protocol/arm_atsam/i2c_master.c **** void I2C_DMAC_LED_Init(void) {
 1190              		.loc 1 320 0
 1191              		.cfi_startproc
 1192              		@ args = 0, pretend = 0, frame = 0
 1193              		@ frame_needed = 0, uses_anonymous_args = 0
 1194              		@ link register save eliminated.
 1195              	.LVL66:
 321:tmk_core/protocol/arm_atsam/i2c_master.c ****     Dmac *dmac = DMAC;
 322:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 323:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C_DMAC_LED_INIT_BEGIN);
 1196              		.loc 1 323 0
 1197 0000 2E49     		ldr	r1, .L138
 1198 0002 6723     		movs	r3, #103
 1199 0004 0B60     		str	r3, [r1]
 324:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 325:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Disable device
 326:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->CTRL.bit.DMAENABLE = 0;  // Disable DMAC
 1200              		.loc 1 326 0
 1201 0006 2E4B     		ldr	r3, .L138+4
 1202 0008 1A88     		ldrh	r2, [r3]
 1203 000a 6FF34102 		bfc	r2, #1, #1
 1204 000e 1A80     		strh	r2, [r3]	@ movhi
 1205              	.L127:
 327:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.DMAENABLE) {
 1206              		.loc 1 327 0 discriminator 1
 1207 0010 1A88     		ldrh	r2, [r3]
 1208 0012 9207     		lsls	r2, r2, #30
 1209 0014 FCD4     		bmi	.L127
 328:tmk_core/protocol/arm_atsam/i2c_master.c ****     }                          // Wait for disabled state in case of ongoing transfers
 329:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->CTRL.bit.SWRST = 1;  // Software Reset DMAC
 1210              		.loc 1 329 0
 1211 0016 1A88     		ldrh	r2, [r3]
 1212 0018 42F00102 		orr	r2, r2, #1
 1213 001c 1A80     		strh	r2, [r3]	@ movhi
 330:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.SWRST) {
 1214              		.loc 1 330 0
 1215 001e 284B     		ldr	r3, .L138+4
 1216              	.L128:
 1217              		.loc 1 330 0 is_stmt 0 discriminator 1
 1218 0020 1A88     		ldrh	r2, [r3]
 1219 0022 12F00102 		ands	r2, r2, #1
 1220 0026 FBD1     		bne	.L128
 331:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for software reset to complete
 332:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 333:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Configure device
 334:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->BASEADDR.reg = (uint32_t)&dmac_desc;     // Set descriptor base address
 1221              		.loc 1 334 0 is_stmt 1
 1222 0028 2648     		ldr	r0, .L138+8
 1223 002a 5863     		str	r0, [r3, #52]
 335:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->WRBADDR.reg  = (uint32_t)&dmac_desc_wb;  // Set descriptor write back address
 1224              		.loc 1 335 0
 1225 002c 2648     		ldr	r0, .L138+12
 1226 002e 9863     		str	r0, [r3, #56]
 336:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->CTRL.reg |= 0x0f00;                      // Handle all priorities (LVL0-3)
 1227              		.loc 1 336 0
 1228 0030 1888     		ldrh	r0, [r3]
 1229 0032 40F47060 		orr	r0, r0, #3840
 1230 0036 1880     		strh	r0, [r3]	@ movhi
 337:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 338:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Disable channel
 339:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.ENABLE = 0;  // Disable the channel
 1231              		.loc 1 339 0
 1232 0038 186C     		ldr	r0, [r3, #64]
 1233 003a 62F34100 		bfi	r0, r2, #1, #1
 340:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->Channel[0].CHCTRLA.bit.ENABLE) {
 1234              		.loc 1 340 0
 1235 003e 204A     		ldr	r2, .L138+4
 339:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->Channel[0].CHCTRLA.bit.ENABLE) {
 1236              		.loc 1 339 0
 1237 0040 1864     		str	r0, [r3, #64]
 1238 0042 1346     		mov	r3, r2
 1239              	.L129:
 1240              		.loc 1 340 0 discriminator 1
 1241 0044 106C     		ldr	r0, [r2, #64]
 1242 0046 8007     		lsls	r0, r0, #30
 1243 0048 FCD4     		bmi	.L129
 341:tmk_core/protocol/arm_atsam/i2c_master.c ****     }                                        // Wait for disabled state in case of ongoing transfer
 342:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.SWRST = 1;  // Software Reset the channel
 1244              		.loc 1 342 0
 1245 004a 106C     		ldr	r0, [r2, #64]
 1246 004c 40F00100 		orr	r0, r0, #1
 1247 0050 1064     		str	r0, [r2, #64]
 1248              	.L130:
 343:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->Channel[0].CHCTRLA.bit.SWRST) {
 1249              		.loc 1 343 0 discriminator 1
 1250 0052 1A6C     		ldr	r2, [r3, #64]
 1251 0054 12F00102 		ands	r2, r2, #1
 1252 0058 FBD1     		bne	.L130
 344:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for software reset to complete
 345:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 346:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Configure channel
 347:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.THRESHOLD = 0;                   // 1BEAT
 1253              		.loc 1 347 0
 1254 005a 186C     		ldr	r0, [r3, #64]
 1255 005c 62F31D70 		bfi	r0, r2, #28, #2
 1256 0060 1864     		str	r0, [r3, #64]
 348:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.BURSTLEN  = 0;                   // SINGLE
 1257              		.loc 1 348 0
 1258 0062 186C     		ldr	r0, [r3, #64]
 1259 0064 62F31B60 		bfi	r0, r2, #24, #4
 1260 0068 1864     		str	r0, [r3, #64]
 349:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.TRIGACT   = 2;                   // BURST
 1261              		.loc 1 349 0
 1262 006a 1A6C     		ldr	r2, [r3, #64]
 1263 006c 0220     		movs	r0, #2
 1264 006e 60F31552 		bfi	r2, r0, #20, #2
 1265 0072 1A64     		str	r2, [r3, #64]
 350:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.TRIGSRC   = SERCOM1_DMAC_ID_TX;  // Trigger source
 1266              		.loc 1 350 0
 1267 0074 1A6C     		ldr	r2, [r3, #64]
 1268 0076 0720     		movs	r0, #7
 1269 0078 60F30E22 		bfi	r2, r0, #8, #7
 1270 007c 1A64     		str	r2, [r3, #64]
 351:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.RUNSTDBY  = 1;                   // Run in standby
 1271              		.loc 1 351 0
 1272 007e 1A6C     		ldr	r2, [r3, #64]
 1273 0080 42F04002 		orr	r2, r2, #64
 1274 0084 1A64     		str	r2, [r3, #64]
 1275              	.LVL67:
 1276              	.LBB17:
 1277              	.LBB18:
 1278              	.LBB19:
 1279              		.loc 2 1674 0
 1280 0086 114A     		ldr	r2, .L138+16
 1281 0088 4FF00040 		mov	r0, #-2147483648
 1282 008c 1060     		str	r0, [r2]
 1283              	.LVL68:
 1284              	.LBE19:
 1285              	.LBE18:
 1286              	.LBE17:
 352:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 353:tmk_core/protocol/arm_atsam/i2c_master.c ****     NVIC_EnableIRQ(DMAC_0_IRQn);
 354:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHINTENSET.bit.TCMPL = 1;
 1287              		.loc 1 354 0
 1288 008e 93F84D20 		ldrb	r2, [r3, #77]	@ zero_extendqisi2
 1289 0092 42F00202 		orr	r2, r2, #2
 1290 0096 83F84D20 		strb	r2, [r3, #77]
 355:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHINTENSET.bit.TERR  = 1;
 1291              		.loc 1 355 0
 1292 009a 93F84D20 		ldrb	r2, [r3, #77]	@ zero_extendqisi2
 1293 009e 42F00102 		orr	r2, r2, #1
 1294 00a2 83F84D20 		strb	r2, [r3, #77]
 356:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 357:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Enable device
 358:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->CTRL.bit.DMAENABLE = 1;  // Enable DMAC
 1295              		.loc 1 358 0
 1296 00a6 1A88     		ldrh	r2, [r3]
 1297 00a8 42F00202 		orr	r2, r2, #2
 1298 00ac 1A80     		strh	r2, [r3]	@ movhi
 359:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.DMAENABLE == 0) {
 1299              		.loc 1 359 0
 1300 00ae 044A     		ldr	r2, .L138+4
 1301              	.L131:
 1302              		.loc 1 359 0 is_stmt 0 discriminator 1
 1303 00b0 1388     		ldrh	r3, [r2]
 1304 00b2 9B07     		lsls	r3, r3, #30
 1305 00b4 FCD5     		bpl	.L131
 360:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for enable state
 361:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 362:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C_DMAC_LED_INIT_COMPLETE);
 1306              		.loc 1 362 0 is_stmt 1
 1307 00b6 6823     		movs	r3, #104
 1308 00b8 0B60     		str	r3, [r1]
 363:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1309              		.loc 1 363 0
 1310 00ba 7047     		bx	lr
 1311              	.L139:
 1312              		.align	2
 1313              	.L138:
 1314 00bc 00000000 		.word	debug_code
 1315 00c0 00A00041 		.word	1090560000
 1316 00c4 00000000 		.word	dmac_desc
 1317 00c8 00000000 		.word	dmac_desc_wb
 1318 00cc 00E100E0 		.word	-536813312
 1319              		.cfi_endproc
 1320              	.LFE162:
 1322              		.section	.text.I2C3733_Control_Set,"ax",%progbits
 1323              		.align	1
 1324              		.global	I2C3733_Control_Set
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1328              		.fpu fpv4-sp-d16
 1330              	I2C3733_Control_Set:
 1331              	.LFB163:
 364:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 365:tmk_core/protocol/arm_atsam/i2c_master.c **** // state = 1 enable
 366:tmk_core/protocol/arm_atsam/i2c_master.c **** // state = 0 disable
 367:tmk_core/protocol/arm_atsam/i2c_master.c **** void I2C3733_Control_Set(uint8_t state) {
 1332              		.loc 1 367 0
 1333              		.cfi_startproc
 1334              		@ args = 0, pretend = 0, frame = 0
 1335              		@ frame_needed = 0, uses_anonymous_args = 0
 1336              	.LVL69:
 1337 0000 10B5     		push	{r4, lr}
 1338              		.cfi_def_cfa_offset 8
 1339              		.cfi_offset 4, -8
 1340              		.cfi_offset 14, -4
 368:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_CONTROL_SET_BEGIN);
 1341              		.loc 1 368 0
 1342 0002 084C     		ldr	r4, .L141
 1343 0004 6923     		movs	r3, #105
 369:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 370:tmk_core/protocol/arm_atsam/i2c_master.c ****     sr_exp_data.bit.SDB_N = (state == 1 ? 1 : 0);
 1344              		.loc 1 370 0
 1345 0006 421E     		subs	r2, r0, #1
 368:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_CONTROL_SET_BEGIN);
 1346              		.loc 1 368 0
 1347 0008 2360     		str	r3, [r4]
 1348              		.loc 1 370 0
 1349 000a 074B     		ldr	r3, .L141+4
 1350 000c 5042     		rsbs	r0, r2, #0
 1351              	.LVL70:
 1352 000e 5041     		adcs	r0, r0, r2
 1353 0010 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1354 0012 60F30412 		bfi	r2, r0, #4, #1
 1355 0016 1A70     		strb	r2, [r3]
 371:tmk_core/protocol/arm_atsam/i2c_master.c ****     SR_EXP_WriteData();
 1356              		.loc 1 371 0
 1357 0018 FFF7FEFF 		bl	SR_EXP_WriteData
 1358              	.LVL71:
 372:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 373:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_CONTROL_SET_COMPLETE);
 1359              		.loc 1 373 0
 1360 001c 6A23     		movs	r3, #106
 1361 001e 2360     		str	r3, [r4]
 374:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1362              		.loc 1 374 0
 1363 0020 10BD     		pop	{r4, pc}
 1364              	.L142:
 1365 0022 00BF     		.align	2
 1366              	.L141:
 1367 0024 00000000 		.word	debug_code
 1368 0028 00000000 		.word	sr_exp_data
 1369              		.cfi_endproc
 1370              	.LFE163:
 1372              		.section	.text.I2C3733_Init_Control,"ax",%progbits
 1373              		.align	1
 1374              		.global	I2C3733_Init_Control
 1375              		.syntax unified
 1376              		.thumb
 1377              		.thumb_func
 1378              		.fpu fpv4-sp-d16
 1380              	I2C3733_Init_Control:
 1381              	.LFB160:
 269:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_CONTROL_BEGIN);
 1382              		.loc 1 269 0
 1383              		.cfi_startproc
 1384              		@ args = 0, pretend = 0, frame = 0
 1385              		@ frame_needed = 0, uses_anonymous_args = 0
 1386 0000 10B5     		push	{r4, lr}
 1387              		.cfi_def_cfa_offset 8
 1388              		.cfi_offset 4, -8
 1389              		.cfi_offset 14, -4
 270:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1390              		.loc 1 270 0
 1391 0002 0C4C     		ldr	r4, .L144
 1392 0004 6323     		movs	r3, #99
 274:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1393              		.loc 1 274 0
 1394 0006 0020     		movs	r0, #0
 270:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1395              		.loc 1 270 0
 1396 0008 2360     		str	r3, [r4]
 274:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1397              		.loc 1 274 0
 1398 000a FFF7FEFF 		bl	I2C3733_Control_Set
 1399              	.LVL72:
 276:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1400              		.loc 1 276 0
 1401 000e 0120     		movs	r0, #1
 1402 0010 0021     		movs	r1, #0
 1403 0012 FFF7FEFF 		bl	CLK_delay_ms
 1404              	.LVL73:
 278:tmk_core/protocol/arm_atsam/i2c_master.c ****     SR_EXP_WriteData();
 1405              		.loc 1 278 0
 1406 0016 084B     		ldr	r3, .L144+4
 1407 0018 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1408 001a 6FF34512 		bfc	r2, #5, #1
 1409 001e 1A70     		strb	r2, [r3]
 279:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1410              		.loc 1 279 0
 1411 0020 FFF7FEFF 		bl	SR_EXP_WriteData
 1412              	.LVL74:
 281:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1413              		.loc 1 281 0
 1414 0024 0120     		movs	r0, #1
 1415 0026 0021     		movs	r1, #0
 1416 0028 FFF7FEFF 		bl	CLK_delay_ms
 1417              	.LVL75:
 283:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1418              		.loc 1 283 0
 1419 002c 6423     		movs	r3, #100
 1420 002e 2360     		str	r3, [r4]
 286:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1421              		.loc 1 286 0
 1422 0030 0120     		movs	r0, #1
 1423 0032 10BD     		pop	{r4, pc}
 1424              	.L145:
 1425              		.align	2
 1426              	.L144:
 1427 0034 00000000 		.word	debug_code
 1428 0038 00000000 		.word	sr_exp_data
 1429              		.cfi_endproc
 1430              	.LFE160:
 1432              		.section	.text.i2c_led_desc_defaults,"ax",%progbits
 1433              		.align	1
 1434              		.global	i2c_led_desc_defaults
 1435              		.syntax unified
 1436              		.thumb
 1437              		.thumb_func
 1438              		.fpu fpv4-sp-d16
 1440              	i2c_led_desc_defaults:
 1441              	.LFB164:
 375:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 376:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_desc_defaults(void) {
 1442              		.loc 1 376 0
 1443              		.cfi_startproc
 1444              		@ args = 0, pretend = 0, frame = 0
 1445              		@ frame_needed = 0, uses_anonymous_args = 0
 1446              		@ link register save eliminated.
 377:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.STEPSIZE = 0;  // SRCINC used in favor for auto 1 inc
 1447              		.loc 1 377 0
 1448 0000 104B     		ldr	r3, .L147
 1449 0002 1A88     		ldrh	r2, [r3]
 1450 0004 6FF34F32 		bfc	r2, #13, #3
 1451 0008 1A80     		strh	r2, [r3]	@ movhi
 378:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.STEPSEL  = 0;  // SRCINC used in favor for auto 1 inc
 1452              		.loc 1 378 0
 1453 000a 1A88     		ldrh	r2, [r3]
 1454 000c 6FF30C32 		bfc	r2, #12, #1
 1455 0010 1A80     		strh	r2, [r3]	@ movhi
 379:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.DSTINC   = 0;  // The Destination Address Increment is disabled
 1456              		.loc 1 379 0
 1457 0012 1A88     		ldrh	r2, [r3]
 1458 0014 6FF3CB22 		bfc	r2, #11, #1
 1459 0018 1A80     		strh	r2, [r3]	@ movhi
 380:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.SRCINC   = 1;  // The Source Address Increment is enabled (Inc by 1)
 1460              		.loc 1 380 0
 1461 001a 1A88     		ldrh	r2, [r3]
 1462 001c 42F48062 		orr	r2, r2, #1024
 1463 0020 1A80     		strh	r2, [r3]	@ movhi
 381:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.BEATSIZE = 0;  // 8-bit bus transfer
 1464              		.loc 1 381 0
 1465 0022 1A88     		ldrh	r2, [r3]
 1466 0024 6FF30922 		bfc	r2, #8, #2
 1467 0028 1A80     		strh	r2, [r3]	@ movhi
 382:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.BLOCKACT = 0;  // Channel will be disabled if it is the last block transfe
 1468              		.loc 1 382 0
 1469 002a 1A88     		ldrh	r2, [r3]
 1470 002c 6FF3C402 		bfc	r2, #3, #2
 1471 0030 1A80     		strh	r2, [r3]	@ movhi
 383:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.EVOSEL   = 0;  // Event generation disabled
 1472              		.loc 1 383 0
 1473 0032 1A88     		ldrh	r2, [r3]
 1474 0034 6FF34202 		bfc	r2, #1, #2
 1475 0038 1A80     		strh	r2, [r3]	@ movhi
 384:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.VALID    = 1;  // Set dmac valid
 1476              		.loc 1 384 0
 1477 003a 1A88     		ldrh	r2, [r3]
 1478 003c 42F00102 		orr	r2, r2, #1
 1479 0040 1A80     		strh	r2, [r3]	@ movhi
 385:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1480              		.loc 1 385 0
 1481 0042 7047     		bx	lr
 1482              	.L148:
 1483              		.align	2
 1484              	.L147:
 1485 0044 00000000 		.word	dmac_desc
 1486              		.cfi_endproc
 1487              	.LFE164:
 1489              		.section	.text.i2c_led_prepare_send_dma,"ax",%progbits
 1490              		.align	1
 1491              		.global	i2c_led_prepare_send_dma
 1492              		.syntax unified
 1493              		.thumb
 1494              		.thumb_func
 1495              		.fpu fpv4-sp-d16
 1497              	i2c_led_prepare_send_dma:
 1498              	.LFB165:
 386:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 387:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_prepare_send_dma(uint8_t *data, uint8_t len) {
 1499              		.loc 1 387 0
 1500              		.cfi_startproc
 1501              		@ args = 0, pretend = 0, frame = 0
 1502              		@ frame_needed = 0, uses_anonymous_args = 0
 1503              	.LVL76:
 1504 0000 08B5     		push	{r3, lr}
 1505              		.cfi_def_cfa_offset 8
 1506              		.cfi_offset 3, -8
 1507              		.cfi_offset 14, -4
 388:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_desc_defaults();
 1508              		.loc 1 388 0
 1509 0002 FFF7FEFF 		bl	i2c_led_desc_defaults
 1510              	.LVL77:
 389:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 390:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCNT.reg    = len;
 1511              		.loc 1 390 0
 1512 0006 054B     		ldr	r3, .L150
 1513 0008 8AB2     		uxth	r2, r1
 1514 000a 5A80     		strh	r2, [r3, #2]	@ movhi
 391:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.SRCADDR.reg  = (uint32_t)data + len;
 1515              		.loc 1 391 0
 1516 000c 0844     		add	r0, r0, r1
 1517              	.LVL78:
 392:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.DSTADDR.reg  = (uint32_t)&SERCOM1->I2CM.DATA.reg;
 1518              		.loc 1 392 0
 1519 000e 044A     		ldr	r2, .L150+4
 391:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.SRCADDR.reg  = (uint32_t)data + len;
 1520              		.loc 1 391 0
 1521 0010 5860     		str	r0, [r3, #4]
 1522              		.loc 1 392 0
 1523 0012 9A60     		str	r2, [r3, #8]
 393:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.DESCADDR.reg = 0;
 1524              		.loc 1 393 0
 1525 0014 0022     		movs	r2, #0
 1526 0016 DA60     		str	r2, [r3, #12]
 394:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1527              		.loc 1 394 0
 1528 0018 08BD     		pop	{r3, pc}
 1529              	.L151:
 1530 001a 00BF     		.align	2
 1531              	.L150:
 1532 001c 00000000 		.word	dmac_desc
 1533 0020 28340040 		.word	1073755176
 1534              		.cfi_endproc
 1535              	.LFE165:
 1537              		.section	.text.i2c_led_begin_dma,"ax",%progbits
 1538              		.align	1
 1539              		.global	i2c_led_begin_dma
 1540              		.syntax unified
 1541              		.thumb
 1542              		.thumb_func
 1543              		.fpu fpv4-sp-d16
 1545              	i2c_led_begin_dma:
 1546              	.LFB166:
 395:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 396:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_begin_dma(uint8_t drvid) {
 1547              		.loc 1 396 0
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 0
 1550              		@ frame_needed = 0, uses_anonymous_args = 0
 1551              		@ link register save eliminated.
 1552              	.LVL79:
 397:tmk_core/protocol/arm_atsam/i2c_master.c ****     DMAC->Channel[0].CHCTRLA.bit.ENABLE = 1;  // Enable the channel
 1553              		.loc 1 397 0
 1554 0000 094A     		ldr	r2, .L153
 1555 0002 136C     		ldr	r3, [r2, #64]
 1556 0004 43F00203 		orr	r3, r3, #2
 1557 0008 1364     		str	r3, [r2, #64]
 398:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 399:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.ADDR.reg = (dmac_desc.BTCNT.reg << 16) | 0x2000 | issidrv[drvid].addr;  // Begin 
 1558              		.loc 1 399 0
 1559 000a 084B     		ldr	r3, .L153+4
 1560 000c 40F2E112 		movw	r2, #481
 1561 0010 5B88     		ldrh	r3, [r3, #2]
 1562 0012 5043     		muls	r0, r2, r0
 1563              	.LVL80:
 1564 0014 064A     		ldr	r2, .L153+8
 1565 0016 1B04     		lsls	r3, r3, #16
 1566 0018 125C     		ldrb	r2, [r2, r0]	@ zero_extendqisi2
 1567 001a 43F40053 		orr	r3, r3, #8192
 1568 001e 1343     		orrs	r3, r3, r2
 1569 0020 044A     		ldr	r2, .L153+12
 1570 0022 5362     		str	r3, [r2, #36]
 400:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1571              		.loc 1 400 0
 1572 0024 7047     		bx	lr
 1573              	.L154:
 1574 0026 00BF     		.align	2
 1575              	.L153:
 1576 0028 00A00041 		.word	1090560000
 1577 002c 00000000 		.word	dmac_desc
 1578 0030 00000000 		.word	issidrv
 1579 0034 00340040 		.word	1073755136
 1580              		.cfi_endproc
 1581              	.LFE166:
 1583              		.section	.text.i2c_led_send_CRWL_dma,"ax",%progbits
 1584              		.align	1
 1585              		.global	i2c_led_send_CRWL_dma
 1586              		.syntax unified
 1587              		.thumb
 1588              		.thumb_func
 1589              		.fpu fpv4-sp-d16
 1591              	i2c_led_send_CRWL_dma:
 1592              	.LFB167:
 401:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 402:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_CRWL_dma(uint8_t drvid) {
 1593              		.loc 1 402 0
 1594              		.cfi_startproc
 1595              		@ args = 0, pretend = 0, frame = 0
 1596              		@ frame_needed = 0, uses_anonymous_args = 0
 1597              	.LVL81:
 1598 0000 10B5     		push	{r4, lr}
 1599              		.cfi_def_cfa_offset 8
 1600              		.cfi_offset 4, -8
 1601              		.cfi_offset 14, -4
 1602              		.loc 1 402 0
 1603 0002 0446     		mov	r4, r0
 403:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_CMDRWL;
 1604              		.loc 1 403 0
 1605 0004 0648     		ldr	r0, .L156
 1606              	.LVL82:
 1607 0006 FE23     		movs	r3, #254
 1608 0008 0370     		strb	r3, [r0]
 404:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = ISSI3733_CMDRWL_WRITE_ENABLE_ONCE;
 405:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_prepare_send_dma(dma_sendbuf, 2);
 1609              		.loc 1 405 0
 1610 000a 0221     		movs	r1, #2
 404:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = ISSI3733_CMDRWL_WRITE_ENABLE_ONCE;
 1611              		.loc 1 404 0
 1612 000c C523     		movs	r3, #197
 1613 000e 4370     		strb	r3, [r0, #1]
 1614              		.loc 1 405 0
 1615 0010 FFF7FEFF 		bl	i2c_led_prepare_send_dma
 1616              	.LVL83:
 406:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 407:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_begin_dma(drvid);
 1617              		.loc 1 407 0
 1618 0014 2046     		mov	r0, r4
 408:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1619              		.loc 1 408 0
 1620 0016 BDE81040 		pop	{r4, lr}
 1621              		.cfi_restore 14
 1622              		.cfi_restore 4
 1623              		.cfi_def_cfa_offset 0
 407:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1624              		.loc 1 407 0
 1625 001a FFF7FEBF 		b	i2c_led_begin_dma
 1626              	.LVL84:
 1627              	.L157:
 1628 001e 00BF     		.align	2
 1629              	.L156:
 1630 0020 00000000 		.word	.LANCHOR1
 1631              		.cfi_endproc
 1632              	.LFE167:
 1634              		.section	.text.i2c_led_select_page_dma,"ax",%progbits
 1635              		.align	1
 1636              		.global	i2c_led_select_page_dma
 1637              		.syntax unified
 1638              		.thumb
 1639              		.thumb_func
 1640              		.fpu fpv4-sp-d16
 1642              	i2c_led_select_page_dma:
 1643              	.LFB168:
 409:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 410:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_select_page_dma(uint8_t drvid, uint8_t pageno) {
 1644              		.loc 1 410 0
 1645              		.cfi_startproc
 1646              		@ args = 0, pretend = 0, frame = 0
 1647              		@ frame_needed = 0, uses_anonymous_args = 0
 1648              	.LVL85:
 1649 0000 10B5     		push	{r4, lr}
 1650              		.cfi_def_cfa_offset 8
 1651              		.cfi_offset 4, -8
 1652              		.cfi_offset 14, -4
 1653              		.loc 1 410 0
 1654 0002 0446     		mov	r4, r0
 411:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_CMDR;
 1655              		.loc 1 411 0
 1656 0004 0548     		ldr	r0, .L159
 1657              	.LVL86:
 1658 0006 FD23     		movs	r3, #253
 412:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = pageno;
 1659              		.loc 1 412 0
 1660 0008 4170     		strb	r1, [r0, #1]
 413:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_prepare_send_dma(dma_sendbuf, 2);
 1661              		.loc 1 413 0
 1662 000a 0221     		movs	r1, #2
 1663              	.LVL87:
 411:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_CMDR;
 1664              		.loc 1 411 0
 1665 000c 0370     		strb	r3, [r0]
 1666              		.loc 1 413 0
 1667 000e FFF7FEFF 		bl	i2c_led_prepare_send_dma
 1668              	.LVL88:
 414:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 415:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_begin_dma(drvid);
 1669              		.loc 1 415 0
 1670 0012 2046     		mov	r0, r4
 416:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1671              		.loc 1 416 0
 1672 0014 BDE81040 		pop	{r4, lr}
 1673              		.cfi_restore 14
 1674              		.cfi_restore 4
 1675              		.cfi_def_cfa_offset 0
 415:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1676              		.loc 1 415 0
 1677 0018 FFF7FEBF 		b	i2c_led_begin_dma
 1678              	.LVL89:
 1679              	.L160:
 1680              		.align	2
 1681              	.L159:
 1682 001c 00000000 		.word	.LANCHOR1
 1683              		.cfi_endproc
 1684              	.LFE168:
 1686              		.section	.text.i2c_led_send_GCR_dma,"ax",%progbits
 1687              		.align	1
 1688              		.global	i2c_led_send_GCR_dma
 1689              		.syntax unified
 1690              		.thumb
 1691              		.thumb_func
 1692              		.fpu fpv4-sp-d16
 1694              	i2c_led_send_GCR_dma:
 1695              	.LFB169:
 417:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 418:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_GCR_dma(uint8_t drvid) {
 1696              		.loc 1 418 0
 1697              		.cfi_startproc
 1698              		@ args = 0, pretend = 0, frame = 0
 1699              		@ frame_needed = 0, uses_anonymous_args = 0
 1700              	.LVL90:
 1701 0000 10B5     		push	{r4, lr}
 1702              		.cfi_def_cfa_offset 8
 1703              		.cfi_offset 4, -8
 1704              		.cfi_offset 14, -4
 1705              		.loc 1 418 0
 1706 0002 0446     		mov	r4, r0
 419:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_GCCR;
 1707              		.loc 1 419 0
 1708 0004 0648     		ldr	r0, .L162
 1709              	.LVL91:
 1710 0006 0123     		movs	r3, #1
 1711 0008 0370     		strb	r3, [r0]
 420:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = gcr_actual;
 1712              		.loc 1 420 0
 1713 000a 064B     		ldr	r3, .L162+4
 421:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_prepare_send_dma(dma_sendbuf, 2);
 1714              		.loc 1 421 0
 1715 000c 0221     		movs	r1, #2
 420:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = gcr_actual;
 1716              		.loc 1 420 0
 1717 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1718 0010 4370     		strb	r3, [r0, #1]
 1719              		.loc 1 421 0
 1720 0012 FFF7FEFF 		bl	i2c_led_prepare_send_dma
 1721              	.LVL92:
 422:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 423:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_begin_dma(drvid);
 1722              		.loc 1 423 0
 1723 0016 2046     		mov	r0, r4
 424:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1724              		.loc 1 424 0
 1725 0018 BDE81040 		pop	{r4, lr}
 1726              		.cfi_restore 14
 1727              		.cfi_restore 4
 1728              		.cfi_def_cfa_offset 0
 423:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1729              		.loc 1 423 0
 1730 001c FFF7FEBF 		b	i2c_led_begin_dma
 1731              	.LVL93:
 1732              	.L163:
 1733              		.align	2
 1734              	.L162:
 1735 0020 00000000 		.word	.LANCHOR1
 1736 0024 00000000 		.word	gcr_actual
 1737              		.cfi_endproc
 1738              	.LFE169:
 1740              		.section	.text.i2c_led_send_pwm_dma,"ax",%progbits
 1741              		.align	1
 1742              		.global	i2c_led_send_pwm_dma
 1743              		.syntax unified
 1744              		.thumb
 1745              		.thumb_func
 1746              		.fpu fpv4-sp-d16
 1748              	i2c_led_send_pwm_dma:
 1749              	.LFB170:
 425:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 426:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_pwm_dma(uint8_t drvid) {
 1750              		.loc 1 426 0
 1751              		.cfi_startproc
 1752              		@ args = 0, pretend = 0, frame = 0
 1753              		@ frame_needed = 0, uses_anonymous_args = 0
 1754              	.LVL94:
 1755 0000 38B5     		push	{r3, r4, r5, lr}
 1756              		.cfi_def_cfa_offset 16
 1757              		.cfi_offset 3, -16
 1758              		.cfi_offset 4, -12
 1759              		.cfi_offset 5, -8
 1760              		.cfi_offset 14, -4
 427:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: This copies the CURRENT pwm buffer, which may be getting modified
 428:tmk_core/protocol/arm_atsam/i2c_master.c ****     memcpy(dma_sendbuf, issidrv[drvid].pwm, ISSI3733_PG1_BYTES);
 1761              		.loc 1 428 0
 1762 0002 0B49     		ldr	r1, .L165
 1763 0004 0B4B     		ldr	r3, .L165+4
 426:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: This copies the CURRENT pwm buffer, which may be getting modified
 1764              		.loc 1 426 0
 1765 0006 0446     		mov	r4, r0
 1766              		.loc 1 428 0
 1767 0008 C125     		movs	r5, #193
 1768 000a 40F2E110 		movw	r0, #481
 1769              	.LVL95:
 1770 000e 00FB0411 		mla	r1, r0, r4, r1
 1771 0012 2A46     		mov	r2, r5
 1772 0014 1846     		mov	r0, r3
 1773 0016 FFF7FEFF 		bl	memcpy
 1774              	.LVL96:
 429:tmk_core/protocol/arm_atsam/i2c_master.c ****     *dma_sendbuf = 0;  // Force start location offset to zero
 1775              		.loc 1 429 0
 1776 001a 0022     		movs	r2, #0
 430:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_prepare_send_dma(dma_sendbuf, ISSI3733_PG1_BYTES);
 1777              		.loc 1 430 0
 1778 001c 2946     		mov	r1, r5
 429:tmk_core/protocol/arm_atsam/i2c_master.c ****     *dma_sendbuf = 0;  // Force start location offset to zero
 1779              		.loc 1 429 0
 1780 001e 0270     		strb	r2, [r0]
 1781              		.loc 1 430 0
 1782 0020 FFF7FEFF 		bl	i2c_led_prepare_send_dma
 1783              	.LVL97:
 431:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 432:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_begin_dma(drvid);
 1784              		.loc 1 432 0
 1785 0024 2046     		mov	r0, r4
 433:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1786              		.loc 1 433 0
 1787 0026 BDE83840 		pop	{r3, r4, r5, lr}
 1788              		.cfi_restore 14
 1789              		.cfi_restore 5
 1790              		.cfi_restore 4
 1791              		.cfi_restore 3
 1792              		.cfi_def_cfa_offset 0
 432:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1793              		.loc 1 432 0
 1794 002a FFF7FEBF 		b	i2c_led_begin_dma
 1795              	.LVL98:
 1796              	.L166:
 1797 002e 00BF     		.align	2
 1798              	.L165:
 1799 0030 4C000000 		.word	issidrv+76
 1800 0034 00000000 		.word	.LANCHOR1
 1801              		.cfi_endproc
 1802              	.LFE170:
 1804              		.section	.text.i2c_led_send_onoff_dma,"ax",%progbits
 1805              		.align	1
 1806              		.global	i2c_led_send_onoff_dma
 1807              		.syntax unified
 1808              		.thumb
 1809              		.thumb_func
 1810              		.fpu fpv4-sp-d16
 1812              	i2c_led_send_onoff_dma:
 1813              	.LFB171:
 434:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 435:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_onoff_dma(uint8_t drvid) {
 1814              		.loc 1 435 0
 1815              		.cfi_startproc
 1816              		@ args = 0, pretend = 0, frame = 0
 1817              		@ frame_needed = 0, uses_anonymous_args = 0
 1818              	.LVL99:
 436:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: This copies the CURRENT onoff buffer, which may be getting modified
 437:tmk_core/protocol/arm_atsam/i2c_master.c ****     memcpy(dma_sendbuf, issidrv[drvid].onoff, ISSI3733_PG0_BYTES);
 1819              		.loc 1 437 0
 1820 0000 0E4A     		ldr	r2, .L170
 435:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: This copies the CURRENT onoff buffer, which may be getting modified
 1821              		.loc 1 435 0
 1822 0002 38B5     		push	{r3, r4, r5, lr}
 1823              		.cfi_def_cfa_offset 16
 1824              		.cfi_offset 3, -16
 1825              		.cfi_offset 4, -12
 1826              		.cfi_offset 5, -8
 1827              		.cfi_offset 14, -4
 1828              		.loc 1 437 0
 1829 0004 40F2E113 		movw	r3, #481
 1830 0008 03FB0023 		mla	r3, r3, r0, r2
 1831 000c 0C4A     		ldr	r2, .L170+4
 435:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: This copies the CURRENT onoff buffer, which may be getting modified
 1832              		.loc 1 435 0
 1833 000e 0446     		mov	r4, r0
 1834 0010 1146     		mov	r1, r2
 1835              		.loc 1 437 0
 1836 0012 03F11800 		add	r0, r3, #24
 1837              	.LVL100:
 1838              	.L168:
 1839 0016 53F8045B 		ldr	r5, [r3], #4	@ unaligned
 1840 001a 42F8045B 		str	r5, [r2], #4	@ unaligned
 1841 001e 8342     		cmp	r3, r0
 1842 0020 F9D1     		bne	.L168
 1843 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1844 0024 1370     		strb	r3, [r2]
 438:tmk_core/protocol/arm_atsam/i2c_master.c ****     *dma_sendbuf = 0;  // Force start location offset to zero
 1845              		.loc 1 438 0
 1846 0026 0023     		movs	r3, #0
 1847 0028 0B70     		strb	r3, [r1]
 439:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_prepare_send_dma(dma_sendbuf, ISSI3733_PG0_BYTES);
 1848              		.loc 1 439 0
 1849 002a 0548     		ldr	r0, .L170+4
 1850 002c 1921     		movs	r1, #25
 1851 002e FFF7FEFF 		bl	i2c_led_prepare_send_dma
 1852              	.LVL101:
 440:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 441:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_begin_dma(drvid);
 1853              		.loc 1 441 0
 1854 0032 2046     		mov	r0, r4
 442:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1855              		.loc 1 442 0
 1856 0034 BDE83840 		pop	{r3, r4, r5, lr}
 1857              		.cfi_restore 14
 1858              		.cfi_restore 5
 1859              		.cfi_restore 4
 1860              		.cfi_restore 3
 1861              		.cfi_def_cfa_offset 0
 441:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1862              		.loc 1 441 0
 1863 0038 FFF7FEBF 		b	i2c_led_begin_dma
 1864              	.LVL102:
 1865              	.L171:
 1866              		.align	2
 1867              	.L170:
 1868 003c 01000000 		.word	issidrv+1
 1869 0040 00000000 		.word	.LANCHOR1
 1870              		.cfi_endproc
 1871              	.LFE171:
 1873              		.section	.text.i2c_led_q_init,"ax",%progbits
 1874              		.align	1
 1875              		.global	i2c_led_q_init
 1876              		.syntax unified
 1877              		.thumb
 1878              		.thumb_func
 1879              		.fpu fpv4-sp-d16
 1881              	i2c_led_q_init:
 1882              	.LFB172:
 443:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 444:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_q_init(void) {
 1883              		.loc 1 444 0
 1884              		.cfi_startproc
 1885              		@ args = 0, pretend = 0, frame = 0
 1886              		@ frame_needed = 0, uses_anonymous_args = 0
 1887 0000 10B5     		push	{r4, lr}
 1888              		.cfi_def_cfa_offset 8
 1889              		.cfi_offset 4, -8
 1890              		.cfi_offset 14, -4
 445:tmk_core/protocol/arm_atsam/i2c_master.c ****     memset(i2c_led_q, 0, I2C_Q_SIZE);
 1891              		.loc 1 445 0
 1892 0002 084C     		ldr	r4, .L173
 1893 0004 6422     		movs	r2, #100
 1894 0006 0021     		movs	r1, #0
 1895 0008 04F1FF00 		add	r0, r4, #255
 1896 000c FFF7FEFF 		bl	memset
 1897              	.LVL103:
 446:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_s       = 0;
 447:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_e       = 0;
 448:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_running = 0;
 1898              		.loc 1 448 0
 1899 0010 054A     		ldr	r2, .L173+4
 446:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_s       = 0;
 1900              		.loc 1 446 0
 1901 0012 0023     		movs	r3, #0
 1902              		.loc 1 448 0
 1903 0014 1370     		strb	r3, [r2]
 446:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_s       = 0;
 1904              		.loc 1 446 0
 1905 0016 84F86331 		strb	r3, [r4, #355]
 447:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_running = 0;
 1906              		.loc 1 447 0
 1907 001a 84F86431 		strb	r3, [r4, #356]
 449:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_full    = 0;
 1908              		.loc 1 449 0
 1909 001e 84F86531 		strb	r3, [r4, #357]
 450:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1910              		.loc 1 450 0
 1911 0022 10BD     		pop	{r4, pc}
 1912              	.L174:
 1913              		.align	2
 1914              	.L173:
 1915 0024 00000000 		.word	.LANCHOR1
 1916 0028 00000000 		.word	i2c_led_q_running
 1917              		.cfi_endproc
 1918              	.LFE172:
 1920              		.section	.text.i2c_led_q_isempty,"ax",%progbits
 1921              		.align	1
 1922              		.global	i2c_led_q_isempty
 1923              		.syntax unified
 1924              		.thumb
 1925              		.thumb_func
 1926              		.fpu fpv4-sp-d16
 1928              	i2c_led_q_isempty:
 1929              	.LFB173:
 451:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 452:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c_led_q_isempty(void) { return i2c_led_q_s == i2c_led_q_e; }
 1930              		.loc 1 452 0
 1931              		.cfi_startproc
 1932              		@ args = 0, pretend = 0, frame = 0
 1933              		@ frame_needed = 0, uses_anonymous_args = 0
 1934              		@ link register save eliminated.
 1935              		.loc 1 452 0
 1936 0000 044B     		ldr	r3, .L176
 1937 0002 93F86301 		ldrb	r0, [r3, #355]	@ zero_extendqisi2
 1938 0006 93F86431 		ldrb	r3, [r3, #356]	@ zero_extendqisi2
 1939 000a C31A     		subs	r3, r0, r3
 1940 000c 5842     		rsbs	r0, r3, #0
 1941 000e 5841     		adcs	r0, r0, r3
 1942 0010 7047     		bx	lr
 1943              	.L177:
 1944 0012 00BF     		.align	2
 1945              	.L176:
 1946 0014 00000000 		.word	.LANCHOR1
 1947              		.cfi_endproc
 1948              	.LFE173:
 1950              		.section	.text.i2c_led_q_size,"ax",%progbits
 1951              		.align	1
 1952              		.global	i2c_led_q_size
 1953              		.syntax unified
 1954              		.thumb
 1955              		.thumb_func
 1956              		.fpu fpv4-sp-d16
 1958              	i2c_led_q_size:
 1959              	.LFB174:
 453:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 454:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c_led_q_size(void) { return (i2c_led_q_e - i2c_led_q_s) % I2C_Q_SIZE; }
 1960              		.loc 1 454 0
 1961              		.cfi_startproc
 1962              		@ args = 0, pretend = 0, frame = 0
 1963              		@ frame_needed = 0, uses_anonymous_args = 0
 1964              		@ link register save eliminated.
 1965              		.loc 1 454 0
 1966 0000 064B     		ldr	r3, .L179
 1967 0002 93F86401 		ldrb	r0, [r3, #356]	@ zero_extendqisi2
 1968 0006 93F86331 		ldrb	r3, [r3, #355]	@ zero_extendqisi2
 1969 000a 6422     		movs	r2, #100
 1970 000c C01A     		subs	r0, r0, r3
 1971 000e 90FBF2F3 		sdiv	r3, r0, r2
 1972 0012 02FB1300 		mls	r0, r2, r3, r0
 1973 0016 C0B2     		uxtb	r0, r0
 1974 0018 7047     		bx	lr
 1975              	.L180:
 1976 001a 00BF     		.align	2
 1977              	.L179:
 1978 001c 00000000 		.word	.LANCHOR1
 1979              		.cfi_endproc
 1980              	.LFE174:
 1982              		.section	.text.i2c_led_q_available,"ax",%progbits
 1983              		.align	1
 1984              		.global	i2c_led_q_available
 1985              		.syntax unified
 1986              		.thumb
 1987              		.thumb_func
 1988              		.fpu fpv4-sp-d16
 1990              	i2c_led_q_available:
 1991              	.LFB175:
 455:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 456:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c_led_q_available(void) {
 1992              		.loc 1 456 0
 1993              		.cfi_startproc
 1994              		@ args = 0, pretend = 0, frame = 0
 1995              		@ frame_needed = 0, uses_anonymous_args = 0
 1996 0000 08B5     		push	{r3, lr}
 1997              		.cfi_def_cfa_offset 8
 1998              		.cfi_offset 3, -8
 1999              		.cfi_offset 14, -4
 457:tmk_core/protocol/arm_atsam/i2c_master.c ****     return I2C_Q_SIZE - i2c_led_q_size() - 1;  // Never allow end to meet start
 2000              		.loc 1 457 0
 2001 0002 FFF7FEFF 		bl	i2c_led_q_size
 2002              	.LVL104:
 2003 0006 C0F16300 		rsb	r0, r0, #99
 458:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2004              		.loc 1 458 0
 2005 000a C0B2     		uxtb	r0, r0
 2006 000c 08BD     		pop	{r3, pc}
 2007              		.cfi_endproc
 2008              	.LFE175:
 2010              		.section	.text.i2c_led_q_add,"ax",%progbits
 2011              		.align	1
 2012              		.global	i2c_led_q_add
 2013              		.syntax unified
 2014              		.thumb
 2015              		.thumb_func
 2016              		.fpu fpv4-sp-d16
 2018              	i2c_led_q_add:
 2019              	.LFB176:
 459:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 460:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_q_add(uint8_t cmd) {
 2020              		.loc 1 460 0
 2021              		.cfi_startproc
 2022              		@ args = 0, pretend = 0, frame = 0
 2023              		@ frame_needed = 0, uses_anonymous_args = 0
 2024              		@ link register save eliminated.
 2025              	.LVL105:
 461:tmk_core/protocol/arm_atsam/i2c_master.c ****     // WARNING: Always request room before adding commands!
 462:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 463:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Assign command
 464:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q[i2c_led_q_e] = cmd;
 2026              		.loc 1 464 0
 2027 0000 074A     		ldr	r2, .L183
 2028 0002 92F86431 		ldrb	r3, [r2, #356]	@ zero_extendqisi2
 2029 0006 D118     		adds	r1, r2, r3
 465:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 466:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_e = (i2c_led_q_e + 1) % I2C_Q_SIZE;  // Move end up one or wrap
 2030              		.loc 1 466 0
 2031 0008 0133     		adds	r3, r3, #1
 464:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2032              		.loc 1 464 0
 2033 000a 81F8FF00 		strb	r0, [r1, #255]
 2034              		.loc 1 466 0
 2035 000e 6420     		movs	r0, #100
 2036              	.LVL106:
 2037 0010 93FBF0F1 		sdiv	r1, r3, r0
 2038              	.LVL107:
 2039 0014 00FB1133 		mls	r3, r0, r1, r3
 2040              	.LVL108:
 2041 0018 82F86431 		strb	r3, [r2, #356]
 467:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2042              		.loc 1 467 0
 2043 001c 7047     		bx	lr
 2044              	.L184:
 2045 001e 00BF     		.align	2
 2046              	.L183:
 2047 0020 00000000 		.word	.LANCHOR1
 2048              		.cfi_endproc
 2049              	.LFE176:
 2051              		.section	.text.i2c_led_q_s_advance,"ax",%progbits
 2052              		.align	1
 2053              		.global	i2c_led_q_s_advance
 2054              		.syntax unified
 2055              		.thumb
 2056              		.thumb_func
 2057              		.fpu fpv4-sp-d16
 2059              	i2c_led_q_s_advance:
 2060              	.LFB177:
 468:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 469:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_q_s_advance(void) {
 2061              		.loc 1 469 0
 2062              		.cfi_startproc
 2063              		@ args = 0, pretend = 0, frame = 0
 2064              		@ frame_needed = 0, uses_anonymous_args = 0
 2065              		@ link register save eliminated.
 470:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_s = (i2c_led_q_s + 1) % I2C_Q_SIZE;  // Move start up one or wrap
 2066              		.loc 1 470 0
 2067 0000 0549     		ldr	r1, .L186
 2068 0002 91F86331 		ldrb	r3, [r1, #355]	@ zero_extendqisi2
 2069 0006 6420     		movs	r0, #100
 2070 0008 0133     		adds	r3, r3, #1
 2071 000a 93FBF0F2 		sdiv	r2, r3, r0
 2072 000e 00FB1233 		mls	r3, r0, r2, r3
 2073 0012 81F86331 		strb	r3, [r1, #355]
 471:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2074              		.loc 1 471 0
 2075 0016 7047     		bx	lr
 2076              	.L187:
 2077              		.align	2
 2078              	.L186:
 2079 0018 00000000 		.word	.LANCHOR1
 2080              		.cfi_endproc
 2081              	.LFE177:
 2083              		.section	.text.i2c_led_q_request_room,"ax",%progbits
 2084              		.align	1
 2085              		.global	i2c_led_q_request_room
 2086              		.syntax unified
 2087              		.thumb
 2088              		.thumb_func
 2089              		.fpu fpv4-sp-d16
 2091              	i2c_led_q_request_room:
 2092              	.LFB178:
 472:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 473:tmk_core/protocol/arm_atsam/i2c_master.c **** // Always request room before adding commands
 474:tmk_core/protocol/arm_atsam/i2c_master.c **** // PS: In case the queue somehow gets filled, it will reset if it can not clear up
 475:tmk_core/protocol/arm_atsam/i2c_master.c **** // PS: Could only get this to happen through unrealistic timings to overload the I2C bus
 476:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c_led_q_request_room(uint8_t request_size) {
 2093              		.loc 1 476 0
 2094              		.cfi_startproc
 2095              		@ args = 0, pretend = 0, frame = 0
 2096              		@ frame_needed = 0, uses_anonymous_args = 0
 2097              	.LVL109:
 2098 0000 08B5     		push	{r3, lr}
 2099              		.cfi_def_cfa_offset 8
 2100              		.cfi_offset 3, -8
 2101              		.cfi_offset 14, -4
 2102              		.loc 1 476 0
 2103 0002 0146     		mov	r1, r0
 477:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (request_size > i2c_led_q_available()) {
 2104              		.loc 1 477 0
 2105 0004 FFF7FEFF 		bl	i2c_led_q_available
 2106              	.LVL110:
 2107 0008 8842     		cmp	r0, r1
 2108 000a 0D4A     		ldr	r2, .L193
 2109 000c 11D2     		bcs	.L189
 478:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_q_full++;
 2110              		.loc 1 478 0
 2111 000e 92F86531 		ldrb	r3, [r2, #357]	@ zero_extendqisi2
 2112 0012 0133     		adds	r3, r3, #1
 2113 0014 DBB2     		uxtb	r3, r3
 479:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 480:tmk_core/protocol/arm_atsam/i2c_master.c ****         if (i2c_led_q_full >= 100)  // Give the queue a chance to clear up
 2114              		.loc 1 480 0
 2115 0016 632B     		cmp	r3, #99
 478:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_q_full++;
 2116              		.loc 1 478 0
 2117 0018 82F86531 		strb	r3, [r2, #357]
 2118              		.loc 1 480 0
 2119 001c 0DD9     		bls	.L191
 481:tmk_core/protocol/arm_atsam/i2c_master.c ****         {
 482:tmk_core/protocol/arm_atsam/i2c_master.c ****             DBG_LED_ON;
 2120              		.loc 1 482 0
 2121 001e 094B     		ldr	r3, .L193+4
 2122 0020 4FF00062 		mov	r2, #134217728
 2123 0024 9A61     		str	r2, [r3, #24]
 483:tmk_core/protocol/arm_atsam/i2c_master.c ****             I2C_DMAC_LED_Init();
 2124              		.loc 1 483 0
 2125 0026 FFF7FEFF 		bl	I2C_DMAC_LED_Init
 2126              	.LVL111:
 484:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_init();
 2127              		.loc 1 484 0
 2128 002a FFF7FEFF 		bl	i2c_led_q_init
 2129              	.LVL112:
 2130              	.L192:
 485:tmk_core/protocol/arm_atsam/i2c_master.c ****             return 1;
 486:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 487:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 488:tmk_core/protocol/arm_atsam/i2c_master.c ****         return 0;
 489:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 490:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 491:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_full = 0;
 492:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 493:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 2131              		.loc 1 493 0
 2132 002e 0120     		movs	r0, #1
 2133              	.L190:
 494:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2134              		.loc 1 494 0
 2135 0030 08BD     		pop	{r3, pc}
 2136              	.L189:
 491:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2137              		.loc 1 491 0
 2138 0032 0023     		movs	r3, #0
 2139 0034 82F86531 		strb	r3, [r2, #357]
 2140 0038 F9E7     		b	.L192
 2141              	.L191:
 488:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 2142              		.loc 1 488 0
 2143 003a 0020     		movs	r0, #0
 2144 003c F8E7     		b	.L190
 2145              	.L194:
 2146 003e 00BF     		.align	2
 2147              	.L193:
 2148 0040 00000000 		.word	.LANCHOR1
 2149 0044 00800041 		.word	1090551808
 2150              		.cfi_endproc
 2151              	.LFE178:
 2153              		.section	.text.i2c_led_q_run,"ax",%progbits
 2154              		.align	1
 2155              		.global	i2c_led_q_run
 2156              		.syntax unified
 2157              		.thumb
 2158              		.thumb_func
 2159              		.fpu fpv4-sp-d16
 2161              	i2c_led_q_run:
 2162              	.LFB179:
 495:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 496:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c_led_q_run(void) {
 2163              		.loc 1 496 0
 2164              		.cfi_startproc
 2165              		@ args = 0, pretend = 0, frame = 0
 2166              		@ frame_needed = 0, uses_anonymous_args = 0
 2167 0000 38B5     		push	{r3, r4, r5, lr}
 2168              		.cfi_def_cfa_offset 16
 2169              		.cfi_offset 3, -16
 2170              		.cfi_offset 4, -12
 2171              		.cfi_offset 5, -8
 2172              		.cfi_offset 14, -4
 497:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (i2c_led_q_isempty()) {
 2173              		.loc 1 497 0
 2174 0002 FFF7FEFF 		bl	i2c_led_q_isempty
 2175              	.LVL113:
 2176 0006 2B4B     		ldr	r3, .L204
 2177 0008 10B1     		cbz	r0, .L196
 498:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_q_running = 0;
 2178              		.loc 1 498 0
 2179 000a 0020     		movs	r0, #0
 2180 000c 1870     		strb	r0, [r3]
 2181              	.L197:
 499:tmk_core/protocol/arm_atsam/i2c_master.c ****         return 0;
 500:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 501:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 502:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (i2c_led_q_running) return 1;
 503:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 504:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_running = 1;
 505:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 506:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 507:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (!i2c_led_q_isempty()) {
 508:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 509:tmk_core/protocol/arm_atsam/i2c_master.c ****         // run command
 510:tmk_core/protocol/arm_atsam/i2c_master.c ****         if (i2c_led_q[i2c_led_q_s] == I2C_Q_CRWL) {
 511:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 512:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 513:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 514:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_send_CRWL_dma(drvid);
 515:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 516:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_CRWL(drvid);
 517:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 518:tmk_core/protocol/arm_atsam/i2c_master.c ****         } else if (i2c_led_q[i2c_led_q_s] == I2C_Q_PAGE_SELECT) {
 519:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 520:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 521:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 522:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t page = i2c_led_q[i2c_led_q_s];
 523:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 524:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_select_page_dma(drvid, page);
 525:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 526:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_select_page(drvid, page);
 527:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 528:tmk_core/protocol/arm_atsam/i2c_master.c ****         } else if (i2c_led_q[i2c_led_q_s] == I2C_Q_PWM) {
 529:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 530:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 531:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 532:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_send_pwm_dma(drvid);
 533:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 534:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_pwm(drvid);
 535:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 536:tmk_core/protocol/arm_atsam/i2c_master.c ****         } else if (i2c_led_q[i2c_led_q_s] == I2C_Q_GCR) {
 537:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 538:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 539:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 540:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_send_GCR_dma(drvid);
 541:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 542:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_GCR(drvid);
 543:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 544:tmk_core/protocol/arm_atsam/i2c_master.c ****         } else if (i2c_led_q[i2c_led_q_s] == I2C_Q_ONOFF) {
 545:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 546:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 547:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 548:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_send_onoff_dma(drvid);
 549:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 550:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_onoff(drvid);
 551:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 552:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 553:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 554:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_q_s_advance();  // Advance last run command or if the command byte was not serviced
 555:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 556:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 557:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 558:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 559:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_running = 0;
 560:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 561:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 562:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 563:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2182              		.loc 1 563 0
 2183 000e 38BD     		pop	{r3, r4, r5, pc}
 2184              	.L196:
 502:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2185              		.loc 1 502 0
 2186 0010 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2187 0012 0120     		movs	r0, #1
 2188 0014 002A     		cmp	r2, #0
 2189 0016 FAD1     		bne	.L197
 510:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2190              		.loc 1 510 0
 2191 0018 274C     		ldr	r4, .L204+4
 504:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2192              		.loc 1 504 0
 2193 001a 1870     		strb	r0, [r3]
 510:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2194              		.loc 1 510 0
 2195 001c 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 2196 0020 2344     		add	r3, r3, r4
 2197 0022 93F8FF30 		ldrb	r3, [r3, #255]	@ zero_extendqisi2
 2198 0026 652B     		cmp	r3, #101
 2199 0028 0CD1     		bne	.L198
 2200              	.LBB20:
 511:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 2201              		.loc 1 511 0
 2202 002a FFF7FEFF 		bl	i2c_led_q_s_advance
 2203              	.LVL114:
 512:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2204              		.loc 1 512 0
 2205 002e 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 2206 0032 1C44     		add	r4, r4, r3
 514:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2207              		.loc 1 514 0
 2208 0034 94F8FF00 		ldrb	r0, [r4, #255]	@ zero_extendqisi2
 2209 0038 FFF7FEFF 		bl	i2c_led_send_CRWL_dma
 2210              	.LVL115:
 2211              	.L199:
 2212              	.LBE20:
 554:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2213              		.loc 1 554 0
 2214 003c FFF7FEFF 		bl	i2c_led_q_s_advance
 2215              	.LVL116:
 562:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2216              		.loc 1 562 0
 2217 0040 0120     		movs	r0, #1
 2218 0042 E4E7     		b	.L197
 2219              	.L198:
 518:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2220              		.loc 1 518 0
 2221 0044 662B     		cmp	r3, #102
 2222 0046 11D1     		bne	.L200
 2223              	.LBB21:
 519:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 2224              		.loc 1 519 0
 2225 0048 FFF7FEFF 		bl	i2c_led_q_s_advance
 2226              	.LVL117:
 520:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2227              		.loc 1 520 0
 2228 004c 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 2229 0050 2344     		add	r3, r3, r4
 2230 0052 93F8FF50 		ldrb	r5, [r3, #255]	@ zero_extendqisi2
 2231              	.LVL118:
 521:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t page = i2c_led_q[i2c_led_q_s];
 2232              		.loc 1 521 0
 2233 0056 FFF7FEFF 		bl	i2c_led_q_s_advance
 2234              	.LVL119:
 522:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2235              		.loc 1 522 0
 2236 005a 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 2237 005e 1C44     		add	r4, r4, r3
 524:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2238              		.loc 1 524 0
 2239 0060 2846     		mov	r0, r5
 2240 0062 94F8FF10 		ldrb	r1, [r4, #255]	@ zero_extendqisi2
 2241 0066 FFF7FEFF 		bl	i2c_led_select_page_dma
 2242              	.LVL120:
 2243              	.LBE21:
 2244 006a E7E7     		b	.L199
 2245              	.LVL121:
 2246              	.L200:
 528:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2247              		.loc 1 528 0
 2248 006c 672B     		cmp	r3, #103
 2249 006e 09D1     		bne	.L201
 2250              	.LBB22:
 529:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 2251              		.loc 1 529 0
 2252 0070 FFF7FEFF 		bl	i2c_led_q_s_advance
 2253              	.LVL122:
 530:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2254              		.loc 1 530 0
 2255 0074 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 2256 0078 1C44     		add	r4, r4, r3
 532:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2257              		.loc 1 532 0
 2258 007a 94F8FF00 		ldrb	r0, [r4, #255]	@ zero_extendqisi2
 2259 007e FFF7FEFF 		bl	i2c_led_send_pwm_dma
 2260              	.LVL123:
 2261              	.LBE22:
 2262 0082 DBE7     		b	.L199
 2263              	.L201:
 536:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2264              		.loc 1 536 0
 2265 0084 682B     		cmp	r3, #104
 2266 0086 09D1     		bne	.L202
 2267              	.LBB23:
 537:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 2268              		.loc 1 537 0
 2269 0088 FFF7FEFF 		bl	i2c_led_q_s_advance
 2270              	.LVL124:
 538:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2271              		.loc 1 538 0
 2272 008c 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 2273 0090 1C44     		add	r4, r4, r3
 540:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2274              		.loc 1 540 0
 2275 0092 94F8FF00 		ldrb	r0, [r4, #255]	@ zero_extendqisi2
 2276 0096 FFF7FEFF 		bl	i2c_led_send_GCR_dma
 2277              	.LVL125:
 2278              	.LBE23:
 2279 009a CFE7     		b	.L199
 2280              	.L202:
 544:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2281              		.loc 1 544 0
 2282 009c 692B     		cmp	r3, #105
 2283 009e CDD1     		bne	.L199
 2284              	.LBB24:
 545:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 2285              		.loc 1 545 0
 2286 00a0 FFF7FEFF 		bl	i2c_led_q_s_advance
 2287              	.LVL126:
 546:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2288              		.loc 1 546 0
 2289 00a4 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 2290 00a8 1C44     		add	r4, r4, r3
 548:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2291              		.loc 1 548 0
 2292 00aa 94F8FF00 		ldrb	r0, [r4, #255]	@ zero_extendqisi2
 2293 00ae FFF7FEFF 		bl	i2c_led_send_onoff_dma
 2294              	.LVL127:
 2295 00b2 C3E7     		b	.L199
 2296              	.L205:
 2297              		.align	2
 2298              	.L204:
 2299 00b4 00000000 		.word	i2c_led_q_running
 2300 00b8 00000000 		.word	.LANCHOR1
 2301              	.LBE24:
 2302              		.cfi_endproc
 2303              	.LFE179:
 2305              		.comm	i2c_led_q_running,1,1
 2306              		.comm	dmac_desc_wb,16,16
 2307              		.comm	dmac_desc,16,16
 2308              		.section	.rodata
 2309              		.set	.LANCHOR0,. + 0
 2310              	.LC0:
 2311 0000 FE       		.byte	-2
 2312 0001 C5       		.byte	-59
 2313              		.bss
 2314              		.set	.LANCHOR1,. + 0
 2317              	dma_sendbuf:
 2318 0000 00000000 		.space	255
 2318      00000000 
 2318      00000000 
 2318      00000000 
 2318      00000000 
 2321              	i2c_led_q:
 2322 00ff 00000000 		.space	100
 2322      00000000 
 2322      00000000 
 2322      00000000 
 2322      00000000 
 2325              	i2c_led_q_s:
 2326 0163 00       		.space	1
 2329              	i2c_led_q_e:
 2330 0164 00       		.space	1
 2333              	i2c_led_q_full:
 2334 0165 00       		.space	1
 2335              		.text
 2336              	.Letext0:
 2337              		.file 3 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/machine/_default_types
 2338              		.file 4 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/_stdint.h"
 2339              		.file 5 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/samd51j18a.h"
 2340              		.file 6 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/system_samd51.h"
 2341              		.file 7 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/dmac.h"
 2342              		.file 8 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/port.h"
 2343              		.file 9 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/sercom.h"
 2344              		.file 10 "tmk_core/protocol/arm_atsam/md_bootloader.h"
 2345              		.file 11 "tmk_core/common/timer.h"
 2346              		.file 12 "tmk_core/protocol/arm_atsam/d51_util.h"
 2347              		.file 13 "tmk_core/protocol/arm_atsam/clks.h"
 2348              		.file 14 "tmk_core/protocol/arm_atsam/adc.h"
 2349              		.file 15 "tmk_core/protocol/arm_atsam/i2c_master.h"
 2350              		.file 16 "tmk_core/protocol/arm_atsam/spi.h"
 2351              		.file 17 "tmk_core/protocol/arm_atsam/./usb/usb2422.h"
 2352              		.file 18 "tmk_core/common/action.h"
 2353              		.file 19 "tmk_core/common/report.h"
 2354              		.file 20 "tmk_core/common/host.h"
 2355              		.file 21 "tmk_core/common/debug.h"
 2356              		.file 22 "quantum/keycode_config.h"
 2357              		.file 23 "quantum/keymap.h"
 2358              		.file 24 "quantum/color.h"
 2359              		.file 25 "quantum/rgb_matrix_types.h"
 2360              		.file 26 "quantum/rgb_matrix.h"
 2361              		.file 27 "tmk_core/common/action_layer.h"
 2362              		.file 28 "tmk_core/common/action_util.h"
 2363              		.file 29 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/lock.h"
 2364              		.file 30 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/_types.h"
 2365              		.file 31 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/lib/gcc/arm-none-eabi/7.3.1/include/stddef.
 2366              		.file 32 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/reent.h"
 2367              		.file 33 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/stdlib.h"
 2368              		.file 34 "quantum/quantum.h"
 2369              		.file 35 "tmk_core/protocol/arm_atsam/led_matrix.h"
 2370              		.file 36 "tmk_core/protocol/arm_atsam/./usb/compiler.h"
 2371              		.file 37 "tmk_core/protocol/arm_atsam/./usb/usb_protocol.h"
 2372              		.file 38 "tmk_core/protocol/arm_atsam/./usb/udi_device_conf.h"
 2373              		.file 39 "tmk_core/protocol/arm_atsam/./usb/udi.h"
 2374              		.file 40 "tmk_core/protocol/arm_atsam/./usb/udc_desc.h"
 2375              		.file 41 "tmk_core/protocol/arm_atsam/./usb/udi_hid_kbd.h"
 2376              		.file 42 "tmk_core/protocol/arm_atsam/./usb/usb_main.h"
 2377              		.file 43 "tmk_core/protocol/arm_atsam/./usb/udd.h"
 2378              		.file 44 "tmk_core/protocol/arm_atsam/./usb/udi_cdc.h"
 2379              		.file 45 "<built-in>"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2c_master.c
/var/tmp//ccDARZZR.s:18     .text.i2c0_init:0000000000000000 $t
/var/tmp//ccDARZZR.s:25     .text.i2c0_init:0000000000000000 i2c0_init
/var/tmp//ccDARZZR.s:137    .text.i2c0_init:00000000000000a8 $d
/var/tmp//ccDARZZR.s:145    .text.i2c0_start:0000000000000000 $t
/var/tmp//ccDARZZR.s:152    .text.i2c0_start:0000000000000000 i2c0_start
/var/tmp//ccDARZZR.s:189    .text.i2c0_start:0000000000000024 $d
/var/tmp//ccDARZZR.s:194    .text.i2c0_stop:0000000000000000 $t
/var/tmp//ccDARZZR.s:201    .text.i2c0_stop:0000000000000000 i2c0_stop
/var/tmp//ccDARZZR.s:259    .text.i2c0_stop:0000000000000044 $d
/var/tmp//ccDARZZR.s:264    .text.i2c0_transmit:0000000000000000 $t
/var/tmp//ccDARZZR.s:271    .text.i2c0_transmit:0000000000000000 i2c0_transmit
/var/tmp//ccDARZZR.s:335    .text.i2c0_transmit:000000000000003c $d
/var/tmp//ccDARZZR.s:340    .text.i2c1_init:0000000000000000 $t
/var/tmp//ccDARZZR.s:347    .text.i2c1_init:0000000000000000 i2c1_init
/var/tmp//ccDARZZR.s:480    .text.i2c1_init:00000000000000c0 $d
/var/tmp//ccDARZZR.s:489    .text.i2c1_start:0000000000000000 $t
/var/tmp//ccDARZZR.s:496    .text.i2c1_start:0000000000000000 i2c1_start
/var/tmp//ccDARZZR.s:533    .text.i2c1_start:0000000000000024 $d
/var/tmp//ccDARZZR.s:538    .text.i2c1_stop:0000000000000000 $t
/var/tmp//ccDARZZR.s:545    .text.i2c1_stop:0000000000000000 i2c1_stop
/var/tmp//ccDARZZR.s:603    .text.i2c1_stop:0000000000000044 $d
/var/tmp//ccDARZZR.s:608    .text.i2c1_transmit:0000000000000000 $t
/var/tmp//ccDARZZR.s:615    .text.i2c1_transmit:0000000000000000 i2c1_transmit
/var/tmp//ccDARZZR.s:679    .text.i2c1_transmit:000000000000003c $d
/var/tmp//ccDARZZR.s:684    .text.i2c_led_send_CRWL:0000000000000000 $t
/var/tmp//ccDARZZR.s:691    .text.i2c_led_send_CRWL:0000000000000000 i2c_led_send_CRWL
/var/tmp//ccDARZZR.s:727    .text.i2c_led_send_CRWL:0000000000000024 $d
/var/tmp//ccDARZZR.s:733    .text.i2c_led_select_page:0000000000000000 $t
/var/tmp//ccDARZZR.s:740    .text.i2c_led_select_page:0000000000000000 i2c_led_select_page
/var/tmp//ccDARZZR.s:777    .text.i2c_led_select_page:0000000000000024 $d
/var/tmp//ccDARZZR.s:782    .text.i2c_led_send_GCR:0000000000000000 $t
/var/tmp//ccDARZZR.s:789    .text.i2c_led_send_GCR:0000000000000000 i2c_led_send_GCR
/var/tmp//ccDARZZR.s:834    .text.i2c_led_send_GCR:0000000000000034 $d
/var/tmp//ccDARZZR.s:840    .text.i2c_led_send_onoff:0000000000000000 $t
/var/tmp//ccDARZZR.s:847    .text.i2c_led_send_onoff:0000000000000000 i2c_led_send_onoff
/var/tmp//ccDARZZR.s:895    .text.i2c_led_send_onoff:0000000000000030 $d
/var/tmp//ccDARZZR.s:900    .text.i2c_led_send_mode_op_gcr:0000000000000000 $t
/var/tmp//ccDARZZR.s:907    .text.i2c_led_send_mode_op_gcr:0000000000000000 i2c_led_send_mode_op_gcr
/var/tmp//ccDARZZR.s:952    .text.i2c_led_send_mode_op_gcr:000000000000002c $d
/var/tmp//ccDARZZR.s:958    .text.i2c_led_send_pur_pdr:0000000000000000 $t
/var/tmp//ccDARZZR.s:965    .text.i2c_led_send_pur_pdr:0000000000000000 i2c_led_send_pur_pdr
/var/tmp//ccDARZZR.s:1004   .text.i2c_led_send_pur_pdr:0000000000000028 $d
/var/tmp//ccDARZZR.s:1009   .text.i2c_led_send_pwm:0000000000000000 $t
/var/tmp//ccDARZZR.s:1016   .text.i2c_led_send_pwm:0000000000000000 i2c_led_send_pwm
/var/tmp//ccDARZZR.s:1064   .text.i2c_led_send_pwm:0000000000000034 $d
/var/tmp//ccDARZZR.s:1069   .text.I2C3733_Init_Drivers:0000000000000000 $t
/var/tmp//ccDARZZR.s:1076   .text.I2C3733_Init_Drivers:0000000000000000 I2C3733_Init_Drivers
/var/tmp//ccDARZZR.s:1173   .text.I2C3733_Init_Drivers:0000000000000080 $d
/var/tmp//ccDARZZR.s:1181   .text.I2C_DMAC_LED_Init:0000000000000000 $t
/var/tmp//ccDARZZR.s:1188   .text.I2C_DMAC_LED_Init:0000000000000000 I2C_DMAC_LED_Init
/var/tmp//ccDARZZR.s:1314   .text.I2C_DMAC_LED_Init:00000000000000bc $d
                            *COM*:0000000000000010 dmac_desc
                            *COM*:0000000000000010 dmac_desc_wb
/var/tmp//ccDARZZR.s:1323   .text.I2C3733_Control_Set:0000000000000000 $t
/var/tmp//ccDARZZR.s:1330   .text.I2C3733_Control_Set:0000000000000000 I2C3733_Control_Set
/var/tmp//ccDARZZR.s:1367   .text.I2C3733_Control_Set:0000000000000024 $d
/var/tmp//ccDARZZR.s:1373   .text.I2C3733_Init_Control:0000000000000000 $t
/var/tmp//ccDARZZR.s:1380   .text.I2C3733_Init_Control:0000000000000000 I2C3733_Init_Control
/var/tmp//ccDARZZR.s:1427   .text.I2C3733_Init_Control:0000000000000034 $d
/var/tmp//ccDARZZR.s:1433   .text.i2c_led_desc_defaults:0000000000000000 $t
/var/tmp//ccDARZZR.s:1440   .text.i2c_led_desc_defaults:0000000000000000 i2c_led_desc_defaults
/var/tmp//ccDARZZR.s:1485   .text.i2c_led_desc_defaults:0000000000000044 $d
/var/tmp//ccDARZZR.s:1490   .text.i2c_led_prepare_send_dma:0000000000000000 $t
/var/tmp//ccDARZZR.s:1497   .text.i2c_led_prepare_send_dma:0000000000000000 i2c_led_prepare_send_dma
/var/tmp//ccDARZZR.s:1532   .text.i2c_led_prepare_send_dma:000000000000001c $d
/var/tmp//ccDARZZR.s:1538   .text.i2c_led_begin_dma:0000000000000000 $t
/var/tmp//ccDARZZR.s:1545   .text.i2c_led_begin_dma:0000000000000000 i2c_led_begin_dma
/var/tmp//ccDARZZR.s:1576   .text.i2c_led_begin_dma:0000000000000028 $d
/var/tmp//ccDARZZR.s:1584   .text.i2c_led_send_CRWL_dma:0000000000000000 $t
/var/tmp//ccDARZZR.s:1591   .text.i2c_led_send_CRWL_dma:0000000000000000 i2c_led_send_CRWL_dma
/var/tmp//ccDARZZR.s:1630   .text.i2c_led_send_CRWL_dma:0000000000000020 $d
/var/tmp//ccDARZZR.s:1635   .text.i2c_led_select_page_dma:0000000000000000 $t
/var/tmp//ccDARZZR.s:1642   .text.i2c_led_select_page_dma:0000000000000000 i2c_led_select_page_dma
/var/tmp//ccDARZZR.s:1682   .text.i2c_led_select_page_dma:000000000000001c $d
/var/tmp//ccDARZZR.s:1687   .text.i2c_led_send_GCR_dma:0000000000000000 $t
/var/tmp//ccDARZZR.s:1694   .text.i2c_led_send_GCR_dma:0000000000000000 i2c_led_send_GCR_dma
/var/tmp//ccDARZZR.s:1735   .text.i2c_led_send_GCR_dma:0000000000000020 $d
/var/tmp//ccDARZZR.s:1741   .text.i2c_led_send_pwm_dma:0000000000000000 $t
/var/tmp//ccDARZZR.s:1748   .text.i2c_led_send_pwm_dma:0000000000000000 i2c_led_send_pwm_dma
/var/tmp//ccDARZZR.s:1799   .text.i2c_led_send_pwm_dma:0000000000000030 $d
/var/tmp//ccDARZZR.s:1805   .text.i2c_led_send_onoff_dma:0000000000000000 $t
/var/tmp//ccDARZZR.s:1812   .text.i2c_led_send_onoff_dma:0000000000000000 i2c_led_send_onoff_dma
/var/tmp//ccDARZZR.s:1868   .text.i2c_led_send_onoff_dma:000000000000003c $d
/var/tmp//ccDARZZR.s:1874   .text.i2c_led_q_init:0000000000000000 $t
/var/tmp//ccDARZZR.s:1881   .text.i2c_led_q_init:0000000000000000 i2c_led_q_init
/var/tmp//ccDARZZR.s:1915   .text.i2c_led_q_init:0000000000000024 $d
                            *COM*:0000000000000001 i2c_led_q_running
/var/tmp//ccDARZZR.s:1921   .text.i2c_led_q_isempty:0000000000000000 $t
/var/tmp//ccDARZZR.s:1928   .text.i2c_led_q_isempty:0000000000000000 i2c_led_q_isempty
/var/tmp//ccDARZZR.s:1946   .text.i2c_led_q_isempty:0000000000000014 $d
/var/tmp//ccDARZZR.s:1951   .text.i2c_led_q_size:0000000000000000 $t
/var/tmp//ccDARZZR.s:1958   .text.i2c_led_q_size:0000000000000000 i2c_led_q_size
/var/tmp//ccDARZZR.s:1978   .text.i2c_led_q_size:000000000000001c $d
/var/tmp//ccDARZZR.s:1983   .text.i2c_led_q_available:0000000000000000 $t
/var/tmp//ccDARZZR.s:1990   .text.i2c_led_q_available:0000000000000000 i2c_led_q_available
/var/tmp//ccDARZZR.s:2011   .text.i2c_led_q_add:0000000000000000 $t
/var/tmp//ccDARZZR.s:2018   .text.i2c_led_q_add:0000000000000000 i2c_led_q_add
/var/tmp//ccDARZZR.s:2047   .text.i2c_led_q_add:0000000000000020 $d
/var/tmp//ccDARZZR.s:2052   .text.i2c_led_q_s_advance:0000000000000000 $t
/var/tmp//ccDARZZR.s:2059   .text.i2c_led_q_s_advance:0000000000000000 i2c_led_q_s_advance
/var/tmp//ccDARZZR.s:2079   .text.i2c_led_q_s_advance:0000000000000018 $d
/var/tmp//ccDARZZR.s:2084   .text.i2c_led_q_request_room:0000000000000000 $t
/var/tmp//ccDARZZR.s:2091   .text.i2c_led_q_request_room:0000000000000000 i2c_led_q_request_room
/var/tmp//ccDARZZR.s:2148   .text.i2c_led_q_request_room:0000000000000040 $d
/var/tmp//ccDARZZR.s:2154   .text.i2c_led_q_run:0000000000000000 $t
/var/tmp//ccDARZZR.s:2161   .text.i2c_led_q_run:0000000000000000 i2c_led_q_run
/var/tmp//ccDARZZR.s:2299   .text.i2c_led_q_run:00000000000000b4 $d
/var/tmp//ccDARZZR.s:2317   .bss:0000000000000000 dma_sendbuf
/var/tmp//ccDARZZR.s:2318   .bss:0000000000000000 $d
/var/tmp//ccDARZZR.s:2321   .bss:00000000000000ff i2c_led_q
/var/tmp//ccDARZZR.s:2325   .bss:0000000000000163 i2c_led_q_s
/var/tmp//ccDARZZR.s:2329   .bss:0000000000000164 i2c_led_q_e
/var/tmp//ccDARZZR.s:2333   .bss:0000000000000165 i2c_led_q_full

UNDEFINED SYMBOLS
CLK_set_i2c0_freq
debug_code
CLK_set_i2c1_freq
issidrv
gcr_actual
gcr_actual_last
gcr_desired
SR_EXP_WriteData
sr_exp_data
CLK_delay_ms
memcpy
memset
