/* ========================================================================== */
/*  Project  : cafe                                                           */
/*  Module   : med_xreg_arb                                                   */
/*  File     : med_xreg_arb.h                                                 */
/*                                                                            */
/*  Author   : reggen 1.56                                                    */
/*  Created  :                                                                */
/* -------------------------------------------------------------------------- */
/*  Comments :      !! AUTO-GENERATED-FILE - DO NOT EDIT !!                   */
/*                                                                            */
/*  COPYRIGHT:     Zenverge Inc. Proprietary and Confidential                 */
/*                      Copyright (c) 2015, Zenverge Inc.                     */
/*                            All rights reserved.                            */
/*                                                                            */
/*         Permission to use, modify or copy this code is prohibited          */
/*           without the express written consent of Zenverge Inc.             */
/*                                                                            */
/* ========================================================================== */

#ifndef __MED_XREG_ARB_H__
#define __MED_XREG_ARB_H__

/** @ingroup rdl
 *  @file med_xreg_arb.h
 */
#define SCB_XREG_SLV_BASE                  0x00000000
#define MC_CACHE_XREG_SLV_BASE             0x000C0000
#define CLKRST_XREG_SLV_BASE               0x000E0000
#define VP9_XREG_SLV_BASE                  0x00100000
#define DEC_MFD_XREG_SLV_BASE              0x00180000
#define HEVC_XREG_SLV_BASE                 0x001C0000
#define FWPU_XREG_SLV_BASE                 0x00200000
#define VBIB_XREG_SLV_BASE                 0x00400000
#define XUVI_XREG_SLV_BASE                 0x00700000
#define ME_TOP_XREG_SLV_BASE               0x00800000
#define VENC_XREG_SLV_BASE                 0x00900000
#define VENC_INTRA_XREG_SLV_BASE           0x00A00000
#define FPGA_XREG_SLV_BASE                 0x00BF0000
#define SPU_XREG_SLV_BASE                  0x00C00000
#define APB_XREG_SLV_BASE                  0x00D00000
#define PCIE_XREG_SLV_BASE                 0x00E00000

#endif
