;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -0, 0
	SUB #101, -130
	SUB @127, 100
	SUB -7, <-20
	SUB -7, <-20
	MOV -7, <-20
	CMP -7, <-420
	DJN -1, @-20
	ADD 30, 9
	SLT #191, 20
	SUB @121, 103
	SUB -7, <-20
	SUB 12, @10
	SUB -7, <-20
	SUB @1, -11
	SUB @1, -11
	SLT #191, 20
	SUB @121, 103
	SUB @127, 100
	SUB @127, 100
	SUB #72, @200
	SPL 0, <402
	ADD 270, 1
	SUB #101, -130
	SUB @1, -11
	SUB @127, 106
	SUB @121, 103
	SUB @1, -11
	SUB @127, 100
	SUB @127, 100
	CMP #101, -130
	MOV -7, <-20
	CMP @-122, 6
	CMP @-122, 6
	CMP -7, <-420
	SUB @127, 106
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @2
	ADD 210, 60
	MOV -7, <-20
	SPL @300, 90
	SUB <-101, -10
	SLT #191, 20
	CMP -7, <-420
