$date
	Tue Dec 30 04:18:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module uni_reg_tb $end
$var wire 4 ! parallel_out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # parallel_in [3:0] $end
$var reg 1 $ rst $end
$var reg 2 % sel [1:0] $end
$var reg 1 & shift_l_in $end
$var reg 1 ' shift_r_in $end
$scope module uni_reg_dut $end
$var wire 1 " clk $end
$var wire 4 ( parallel_in [3:0] $end
$var wire 1 $ rst $end
$var wire 2 ) sel [1:0] $end
$var wire 1 & shift_l_in $end
$var wire 1 ' shift_r_in $end
$var reg 4 * parallel_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
b0 )
b0 (
0'
0&
b0 %
1$
b0 #
0"
bx !
$end
#5
b0 !
b0 *
1"
#10
0"
0$
#15
1"
#20
0"
b1001 #
b1001 (
b11 %
b11 )
#25
b1001 !
b1001 *
1"
#30
0"
b0 %
b0 )
#35
1"
#40
0"
1'
b1 %
b1 )
#45
b1100 !
b1100 *
1"
#50
0"
0'
#55
b110 !
b110 *
1"
#60
0"
1&
b10 %
b10 )
#65
b1101 !
b1101 *
1"
#70
0"
0&
#75
b1010 !
b1010 *
1"
#80
0"
b0 %
b0 )
#85
1"
#90
0"
#95
1"
#100
0"
