{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634065048857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634065048857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 12:57:28 2021 " "Processing started: Tue Oct 12 12:57:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634065048857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1634065048857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB1_ABRINI_DAWOOD_MUJTABA -c switch_logic --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB1_ABRINI_DAWOOD_MUJTABA -c switch_logic --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1634065048857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1634065050127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1634065050127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_switch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_switch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_switch_logic-behavior " "Found design unit 1: tb_switch_logic-behavior" {  } { { "tb_switch_logic.vhd" "" { Text "C:/Github/Digital_Systems_Design_B02G1/tb_switch_logic.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634065064225 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_switch_logic " "Found entity 1: tb_switch_logic" {  } { { "tb_switch_logic.vhd" "" { Text "C:/Github/Digital_Systems_Design_B02G1/tb_switch_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634065064225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634065064225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_logic-Behavioral " "Found design unit 1: switch_logic-Behavioral" {  } { { "switch_logic.vhd" "" { Text "C:/Github/Digital_Systems_Design_B02G1/switch_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634065064232 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_logic " "Found entity 1: switch_logic" {  } { { "switch_logic.vhd" "" { Text "C:/Github/Digital_Systems_Design_B02G1/switch_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634065064232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634065064232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "switch_logic " "Elaborating entity \"switch_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1634065064290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V switch_logic.vhd(18) " "Verilog HDL or VHDL warning at switch_logic.vhd(18): object \"V\" assigned a value but never read" {  } { { "switch_logic.vhd" "" { Text "C:/Github/Digital_Systems_Design_B02G1/switch_logic.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634065064291 "|switch_logic"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634065064438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 12:57:44 2021 " "Processing ended: Tue Oct 12 12:57:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634065064438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634065064438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634065064438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1634065064438 ""}
