// Seed: 1056679886
module module_0;
  assign id_1 = 1;
  reg id_2, id_3;
  assign id_2 = id_3;
  assign id_2 = 1;
  bit id_4;
  assign id_1 = id_4;
  assign id_2 = id_4;
  logic [7:0][-1 'b0] id_5;
  assign id_1 = -1;
  final id_4 <= id_5;
  uwire id_6 = -1;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire \id_7 , id_8;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
endmodule
