
IAP_interupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000427c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  08004404  08004404  00014404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048c4  080048c4  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  080048c4  080048c4  000148c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048cc  080048cc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048cc  080048cc  000148cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048d0  080048d0  000148d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080048d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e0  20000010  080048e4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  080048e4  000204f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009fa3  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001fce  00000000  00000000  00029fe3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008c8  00000000  00000000  0002bfb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007c0  00000000  00000000  0002c880  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020302  00000000  00000000  0002d040  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008b41  00000000  00000000  0004d342  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c1a8f  00000000  00000000  00055e83  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00117912  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021b0  00000000  00000000  00117990  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080043ec 	.word	0x080043ec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	080043ec 	.word	0x080043ec

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <Int2Str>:
  * @param  p_str: The string output pointer
  * @param  intnum: The integer to be converted
  * @retval None
  */
void Int2Str(uint8_t *p_str, uint32_t intnum)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b087      	sub	sp, #28
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	6039      	str	r1, [r7, #0]
  uint32_t i, divider = 1000000000, pos = 0, status = 0;
 80004d2:	4b25      	ldr	r3, [pc, #148]	; (8000568 <Int2Str+0xa0>)
 80004d4:	613b      	str	r3, [r7, #16]
 80004d6:	2300      	movs	r3, #0
 80004d8:	60fb      	str	r3, [r7, #12]
 80004da:	2300      	movs	r3, #0
 80004dc:	60bb      	str	r3, [r7, #8]

  for (i = 0; i < 10; i++)
 80004de:	2300      	movs	r3, #0
 80004e0:	617b      	str	r3, [r7, #20]
 80004e2:	e038      	b.n	8000556 <Int2Str+0x8e>
  {
    p_str[pos++] = (intnum / divider) + 48;
 80004e4:	683a      	ldr	r2, [r7, #0]
 80004e6:	693b      	ldr	r3, [r7, #16]
 80004e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80004ec:	b2da      	uxtb	r2, r3
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	1c59      	adds	r1, r3, #1
 80004f2:	60f9      	str	r1, [r7, #12]
 80004f4:	6879      	ldr	r1, [r7, #4]
 80004f6:	440b      	add	r3, r1
 80004f8:	3230      	adds	r2, #48	; 0x30
 80004fa:	b2d2      	uxtb	r2, r2
 80004fc:	701a      	strb	r2, [r3, #0]

    intnum = intnum % divider;
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	693a      	ldr	r2, [r7, #16]
 8000502:	fbb3 f2f2 	udiv	r2, r3, r2
 8000506:	6939      	ldr	r1, [r7, #16]
 8000508:	fb01 f202 	mul.w	r2, r1, r2
 800050c:	1a9b      	subs	r3, r3, r2
 800050e:	603b      	str	r3, [r7, #0]
    divider /= 10;
 8000510:	693b      	ldr	r3, [r7, #16]
 8000512:	4a16      	ldr	r2, [pc, #88]	; (800056c <Int2Str+0xa4>)
 8000514:	fba2 2303 	umull	r2, r3, r2, r3
 8000518:	08db      	lsrs	r3, r3, #3
 800051a:	613b      	str	r3, [r7, #16]
    if ((p_str[pos-1] == '0') & (status == 0))
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	3b01      	subs	r3, #1
 8000520:	687a      	ldr	r2, [r7, #4]
 8000522:	4413      	add	r3, r2
 8000524:	781b      	ldrb	r3, [r3, #0]
 8000526:	2b30      	cmp	r3, #48	; 0x30
 8000528:	bf0c      	ite	eq
 800052a:	2301      	moveq	r3, #1
 800052c:	2300      	movne	r3, #0
 800052e:	b2da      	uxtb	r2, r3
 8000530:	68bb      	ldr	r3, [r7, #8]
 8000532:	2b00      	cmp	r3, #0
 8000534:	bf0c      	ite	eq
 8000536:	2301      	moveq	r3, #1
 8000538:	2300      	movne	r3, #0
 800053a:	b2db      	uxtb	r3, r3
 800053c:	4013      	ands	r3, r2
 800053e:	b2db      	uxtb	r3, r3
 8000540:	2b00      	cmp	r3, #0
 8000542:	d002      	beq.n	800054a <Int2Str+0x82>
    {
      pos = 0;
 8000544:	2300      	movs	r3, #0
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	e002      	b.n	8000550 <Int2Str+0x88>
    }
    else
    {
      status++;
 800054a:	68bb      	ldr	r3, [r7, #8]
 800054c:	3301      	adds	r3, #1
 800054e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < 10; i++)
 8000550:	697b      	ldr	r3, [r7, #20]
 8000552:	3301      	adds	r3, #1
 8000554:	617b      	str	r3, [r7, #20]
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	2b09      	cmp	r3, #9
 800055a:	d9c3      	bls.n	80004e4 <Int2Str+0x1c>
    }
  }
}
 800055c:	bf00      	nop
 800055e:	371c      	adds	r7, #28
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	3b9aca00 	.word	0x3b9aca00
 800056c:	cccccccd 	.word	0xcccccccd

08000570 <Str2Int>:
  * @param  p_intnum: The integer value
  * @retval 1: Correct
  *         0: Error
  */
uint32_t Str2Int(uint8_t *p_inputstr, uint32_t *p_intnum)
{
 8000570:	b480      	push	{r7}
 8000572:	b087      	sub	sp, #28
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
  uint32_t i = 0, res = 0;
 800057a:	2300      	movs	r3, #0
 800057c:	617b      	str	r3, [r7, #20]
 800057e:	2300      	movs	r3, #0
 8000580:	613b      	str	r3, [r7, #16]
  uint32_t val = 0;
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]

  if ((p_inputstr[0] == '0') && ((p_inputstr[1] == 'x') || (p_inputstr[1] == 'X')))
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	2b30      	cmp	r3, #48	; 0x30
 800058c:	f040 80d7 	bne.w	800073e <Str2Int+0x1ce>
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	3301      	adds	r3, #1
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	2b78      	cmp	r3, #120	; 0x78
 8000598:	d005      	beq.n	80005a6 <Str2Int+0x36>
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	3301      	adds	r3, #1
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	2b58      	cmp	r3, #88	; 0x58
 80005a2:	f040 80cc 	bne.w	800073e <Str2Int+0x1ce>
  {
    i = 2;
 80005a6:	2302      	movs	r3, #2
 80005a8:	617b      	str	r3, [r7, #20]
    while ( ( i < 11 ) && ( p_inputstr[i] != '\0' ) )
 80005aa:	e057      	b.n	800065c <Str2Int+0xec>
    {
      if (ISVALIDHEX(p_inputstr[i]))
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	697b      	ldr	r3, [r7, #20]
 80005b0:	4413      	add	r3, r2
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	2b40      	cmp	r3, #64	; 0x40
 80005b6:	d905      	bls.n	80005c4 <Str2Int+0x54>
 80005b8:	687a      	ldr	r2, [r7, #4]
 80005ba:	697b      	ldr	r3, [r7, #20]
 80005bc:	4413      	add	r3, r2
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b46      	cmp	r3, #70	; 0x46
 80005c2:	d917      	bls.n	80005f4 <Str2Int+0x84>
 80005c4:	687a      	ldr	r2, [r7, #4]
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	4413      	add	r3, r2
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b60      	cmp	r3, #96	; 0x60
 80005ce:	d905      	bls.n	80005dc <Str2Int+0x6c>
 80005d0:	687a      	ldr	r2, [r7, #4]
 80005d2:	697b      	ldr	r3, [r7, #20]
 80005d4:	4413      	add	r3, r2
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	2b66      	cmp	r3, #102	; 0x66
 80005da:	d90b      	bls.n	80005f4 <Str2Int+0x84>
 80005dc:	687a      	ldr	r2, [r7, #4]
 80005de:	697b      	ldr	r3, [r7, #20]
 80005e0:	4413      	add	r3, r2
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2b2f      	cmp	r3, #47	; 0x2f
 80005e6:	d936      	bls.n	8000656 <Str2Int+0xe6>
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	697b      	ldr	r3, [r7, #20]
 80005ec:	4413      	add	r3, r2
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	2b39      	cmp	r3, #57	; 0x39
 80005f2:	d830      	bhi.n	8000656 <Str2Int+0xe6>
      {
        val = (val << 4) + CONVERTHEX(p_inputstr[i]);
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	011b      	lsls	r3, r3, #4
 80005f8:	6879      	ldr	r1, [r7, #4]
 80005fa:	697a      	ldr	r2, [r7, #20]
 80005fc:	440a      	add	r2, r1
 80005fe:	7812      	ldrb	r2, [r2, #0]
 8000600:	2a2f      	cmp	r2, #47	; 0x2f
 8000602:	d90b      	bls.n	800061c <Str2Int+0xac>
 8000604:	6879      	ldr	r1, [r7, #4]
 8000606:	697a      	ldr	r2, [r7, #20]
 8000608:	440a      	add	r2, r1
 800060a:	7812      	ldrb	r2, [r2, #0]
 800060c:	2a39      	cmp	r2, #57	; 0x39
 800060e:	d805      	bhi.n	800061c <Str2Int+0xac>
 8000610:	6879      	ldr	r1, [r7, #4]
 8000612:	697a      	ldr	r2, [r7, #20]
 8000614:	440a      	add	r2, r1
 8000616:	7812      	ldrb	r2, [r2, #0]
 8000618:	3a30      	subs	r2, #48	; 0x30
 800061a:	e016      	b.n	800064a <Str2Int+0xda>
 800061c:	6879      	ldr	r1, [r7, #4]
 800061e:	697a      	ldr	r2, [r7, #20]
 8000620:	440a      	add	r2, r1
 8000622:	7812      	ldrb	r2, [r2, #0]
 8000624:	2a40      	cmp	r2, #64	; 0x40
 8000626:	d90b      	bls.n	8000640 <Str2Int+0xd0>
 8000628:	6879      	ldr	r1, [r7, #4]
 800062a:	697a      	ldr	r2, [r7, #20]
 800062c:	440a      	add	r2, r1
 800062e:	7812      	ldrb	r2, [r2, #0]
 8000630:	2a46      	cmp	r2, #70	; 0x46
 8000632:	d805      	bhi.n	8000640 <Str2Int+0xd0>
 8000634:	6879      	ldr	r1, [r7, #4]
 8000636:	697a      	ldr	r2, [r7, #20]
 8000638:	440a      	add	r2, r1
 800063a:	7812      	ldrb	r2, [r2, #0]
 800063c:	3a37      	subs	r2, #55	; 0x37
 800063e:	e004      	b.n	800064a <Str2Int+0xda>
 8000640:	6879      	ldr	r1, [r7, #4]
 8000642:	697a      	ldr	r2, [r7, #20]
 8000644:	440a      	add	r2, r1
 8000646:	7812      	ldrb	r2, [r2, #0]
 8000648:	3a57      	subs	r2, #87	; 0x57
 800064a:	4413      	add	r3, r2
 800064c:	60fb      	str	r3, [r7, #12]
      {
        /* Return 0, Invalid input */
        res = 0;
        break;
      }
      i++;
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	3301      	adds	r3, #1
 8000652:	617b      	str	r3, [r7, #20]
 8000654:	e002      	b.n	800065c <Str2Int+0xec>
        res = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	613b      	str	r3, [r7, #16]
        break;
 800065a:	e008      	b.n	800066e <Str2Int+0xfe>
    while ( ( i < 11 ) && ( p_inputstr[i] != '\0' ) )
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	2b0a      	cmp	r3, #10
 8000660:	d805      	bhi.n	800066e <Str2Int+0xfe>
 8000662:	687a      	ldr	r2, [r7, #4]
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	4413      	add	r3, r2
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d19e      	bne.n	80005ac <Str2Int+0x3c>
    }

    /* valid result */
    if (p_inputstr[i] == '\0')
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	4413      	add	r3, r2
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d167      	bne.n	800074a <Str2Int+0x1da>
    {
      *p_intnum = val;
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	68fa      	ldr	r2, [r7, #12]
 800067e:	601a      	str	r2, [r3, #0]
      res = 1;
 8000680:	2301      	movs	r3, #1
 8000682:	613b      	str	r3, [r7, #16]
    if (p_inputstr[i] == '\0')
 8000684:	e061      	b.n	800074a <Str2Int+0x1da>
  }
  else /* max 10-digit decimal input */
  {
    while ( ( i < 11 ) && ( res != 1 ) )
    {
      if (p_inputstr[i] == '\0')
 8000686:	687a      	ldr	r2, [r7, #4]
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	4413      	add	r3, r2
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d105      	bne.n	800069e <Str2Int+0x12e>
      {
        *p_intnum = val;
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	68fa      	ldr	r2, [r7, #12]
 8000696:	601a      	str	r2, [r3, #0]
        /* return 1 */
        res = 1;
 8000698:	2301      	movs	r3, #1
 800069a:	613b      	str	r3, [r7, #16]
 800069c:	e04c      	b.n	8000738 <Str2Int+0x1c8>
      }
      else if (((p_inputstr[i] == 'k') || (p_inputstr[i] == 'K')) && (i > 0))
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	4413      	add	r3, r2
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	2b6b      	cmp	r3, #107	; 0x6b
 80006a8:	d005      	beq.n	80006b6 <Str2Int+0x146>
 80006aa:	687a      	ldr	r2, [r7, #4]
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	4413      	add	r3, r2
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	2b4b      	cmp	r3, #75	; 0x4b
 80006b4:	d10b      	bne.n	80006ce <Str2Int+0x15e>
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d008      	beq.n	80006ce <Str2Int+0x15e>
      {
        val = val << 10;
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	029b      	lsls	r3, r3, #10
 80006c0:	60fb      	str	r3, [r7, #12]
        *p_intnum = val;
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	68fa      	ldr	r2, [r7, #12]
 80006c6:	601a      	str	r2, [r3, #0]
        res = 1;
 80006c8:	2301      	movs	r3, #1
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	e034      	b.n	8000738 <Str2Int+0x1c8>
      }
      else if (((p_inputstr[i] == 'm') || (p_inputstr[i] == 'M')) && (i > 0))
 80006ce:	687a      	ldr	r2, [r7, #4]
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	4413      	add	r3, r2
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b6d      	cmp	r3, #109	; 0x6d
 80006d8:	d005      	beq.n	80006e6 <Str2Int+0x176>
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	4413      	add	r3, r2
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	2b4d      	cmp	r3, #77	; 0x4d
 80006e4:	d10b      	bne.n	80006fe <Str2Int+0x18e>
 80006e6:	697b      	ldr	r3, [r7, #20]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d008      	beq.n	80006fe <Str2Int+0x18e>
      {
        val = val << 20;
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	051b      	lsls	r3, r3, #20
 80006f0:	60fb      	str	r3, [r7, #12]
        *p_intnum = val;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	68fa      	ldr	r2, [r7, #12]
 80006f6:	601a      	str	r2, [r3, #0]
        res = 1;
 80006f8:	2301      	movs	r3, #1
 80006fa:	613b      	str	r3, [r7, #16]
 80006fc:	e01c      	b.n	8000738 <Str2Int+0x1c8>
      }
      else if (ISVALIDDEC(p_inputstr[i]))
 80006fe:	687a      	ldr	r2, [r7, #4]
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	4413      	add	r3, r2
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b2f      	cmp	r3, #47	; 0x2f
 8000708:	d913      	bls.n	8000732 <Str2Int+0x1c2>
 800070a:	687a      	ldr	r2, [r7, #4]
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	4413      	add	r3, r2
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	2b39      	cmp	r3, #57	; 0x39
 8000714:	d80d      	bhi.n	8000732 <Str2Int+0x1c2>
      {
        val = val * 10 + CONVERTDEC(p_inputstr[i]);
 8000716:	68fa      	ldr	r2, [r7, #12]
 8000718:	4613      	mov	r3, r2
 800071a:	009b      	lsls	r3, r3, #2
 800071c:	4413      	add	r3, r2
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	4619      	mov	r1, r3
 8000722:	687a      	ldr	r2, [r7, #4]
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	4413      	add	r3, r2
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	440b      	add	r3, r1
 800072c:	3b30      	subs	r3, #48	; 0x30
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	e002      	b.n	8000738 <Str2Int+0x1c8>
      }
      else
      {
        /* return 0, Invalid input */
        res = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	613b      	str	r3, [r7, #16]
        break;
 8000736:	e008      	b.n	800074a <Str2Int+0x1da>
      }
      i++;
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	3301      	adds	r3, #1
 800073c:	617b      	str	r3, [r7, #20]
    while ( ( i < 11 ) && ( res != 1 ) )
 800073e:	697b      	ldr	r3, [r7, #20]
 8000740:	2b0a      	cmp	r3, #10
 8000742:	d802      	bhi.n	800074a <Str2Int+0x1da>
 8000744:	693b      	ldr	r3, [r7, #16]
 8000746:	2b01      	cmp	r3, #1
 8000748:	d19d      	bne.n	8000686 <Str2Int+0x116>
    }
  }

  return res;
 800074a:	693b      	ldr	r3, [r7, #16]
}
 800074c:	4618      	mov	r0, r3
 800074e:	371c      	adds	r7, #28
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr

08000758 <Serial_PutString>:
  * @brief  Print a string on the HyperTerminal
  * @param  p_string: The string to be printed
  * @retval None
  */
void Serial_PutString(uint8_t *p_string)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  uint16_t length = 0;
 8000760:	2300      	movs	r3, #0
 8000762:	81fb      	strh	r3, [r7, #14]

  while (p_string[length] != '\0')
 8000764:	e002      	b.n	800076c <Serial_PutString+0x14>
  {
    length++;
 8000766:	89fb      	ldrh	r3, [r7, #14]
 8000768:	3301      	adds	r3, #1
 800076a:	81fb      	strh	r3, [r7, #14]
  while (p_string[length] != '\0')
 800076c:	89fb      	ldrh	r3, [r7, #14]
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	4413      	add	r3, r2
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d1f6      	bne.n	8000766 <Serial_PutString+0xe>
  }
  HAL_UART_Transmit(&UartHandle, p_string, length, TX_TIMEOUT);
 8000778:	89fa      	ldrh	r2, [r7, #14]
 800077a:	2364      	movs	r3, #100	; 0x64
 800077c:	6879      	ldr	r1, [r7, #4]
 800077e:	4805      	ldr	r0, [pc, #20]	; (8000794 <Serial_PutString+0x3c>)
 8000780:	f002 fe77 	bl	8003472 <HAL_UART_Transmit>
  HAL_Delay(100);
 8000784:	2064      	movs	r0, #100	; 0x64
 8000786:	f001 fa39 	bl	8001bfc <HAL_Delay>
}
 800078a:	bf00      	nop
 800078c:	3710      	adds	r7, #16
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	20000030 	.word	0x20000030

08000798 <Serial_PutByte>:
  * @brief  Transmit a byte to the HyperTerminal
  * @param  param The byte to be sent
  * @retval HAL_StatusTypeDef HAL_OK if OK
  */
HAL_StatusTypeDef Serial_PutByte( uint8_t param )
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	71fb      	strb	r3, [r7, #7]
  /* May be timeouted... */
  if ( UartHandle.gState == HAL_UART_STATE_TIMEOUT )
 80007a2:	4b0a      	ldr	r3, [pc, #40]	; (80007cc <Serial_PutByte+0x34>)
 80007a4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	2ba0      	cmp	r3, #160	; 0xa0
 80007ac:	d103      	bne.n	80007b6 <Serial_PutByte+0x1e>
  {
    UartHandle.gState = HAL_UART_STATE_READY;
 80007ae:	4b07      	ldr	r3, [pc, #28]	; (80007cc <Serial_PutByte+0x34>)
 80007b0:	2220      	movs	r2, #32
 80007b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  return HAL_UART_Transmit(&UartHandle, &param, 1, TX_TIMEOUT);
 80007b6:	1df9      	adds	r1, r7, #7
 80007b8:	2364      	movs	r3, #100	; 0x64
 80007ba:	2201      	movs	r2, #1
 80007bc:	4803      	ldr	r0, [pc, #12]	; (80007cc <Serial_PutByte+0x34>)
 80007be:	f002 fe58 	bl	8003472 <HAL_UART_Transmit>
 80007c2:	4603      	mov	r3, r0
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000030 	.word	0x20000030

080007d0 <FLASH_If_Init>:
  * @brief  Unlocks Flash for write access
  * @param  None
  * @retval None
  */
void FLASH_If_Init(void)
{ 
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  HAL_FLASH_Unlock(); 
 80007d4:	f001 fbbc 	bl	8001f50 <HAL_FLASH_Unlock>

  /* Clear pending flags (if any) */  
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | 
 80007d8:	4b02      	ldr	r3, [pc, #8]	; (80007e4 <FLASH_If_Init+0x14>)
 80007da:	22f3      	movs	r2, #243	; 0xf3
 80007dc:	60da      	str	r2, [r3, #12]
                         FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40023c00 	.word	0x40023c00

080007e8 <FLASH_If_Erase>:
  * @param  StartSector: start of user flash area
  * @retval 0: user flash area successfully erased
  *         1: error occurred
  */
uint32_t FLASH_If_Erase(uint32_t StartSector)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08a      	sub	sp, #40	; 0x28
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  uint32_t UserStartSector;
  uint32_t SectorError;
  FLASH_EraseInitTypeDef pEraseInit;

  /* Unlock the Flash to enable the flash control register access *************/ 
  FLASH_If_Init();
 80007f0:	f7ff ffee 	bl	80007d0 <FLASH_If_Init>
  
  /* Get the sector where start the user flash area */
  UserStartSector = GetSector(APPLICATION_ADDRESS);
 80007f4:	480e      	ldr	r0, [pc, #56]	; (8000830 <FLASH_If_Erase+0x48>)
 80007f6:	f000 f879 	bl	80008ec <GetSector>
 80007fa:	6278      	str	r0, [r7, #36]	; 0x24
  
  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 80007fc:	2300      	movs	r3, #0
 80007fe:	60fb      	str	r3, [r7, #12]
  pEraseInit.Sector = UserStartSector;
 8000800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000802:	617b      	str	r3, [r7, #20]
  pEraseInit.NbSectors = 10;
 8000804:	230a      	movs	r3, #10
 8000806:	61bb      	str	r3, [r7, #24]
  pEraseInit.VoltageRange = VOLTAGE_RANGE_3;
 8000808:	2302      	movs	r3, #2
 800080a:	61fb      	str	r3, [r7, #28]
    
  if (HAL_FLASHEx_Erase(&pEraseInit, &SectorError) != HAL_OK)
 800080c:	f107 0220 	add.w	r2, r7, #32
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	4611      	mov	r1, r2
 8000816:	4618      	mov	r0, r3
 8000818:	f001 fd2a 	bl	8002270 <HAL_FLASHEx_Erase>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <FLASH_If_Erase+0x3e>
  {
     /* Error occurred while page erase */
     return (1);
 8000822:	2301      	movs	r3, #1
 8000824:	e000      	b.n	8000828 <FLASH_If_Erase+0x40>
  }
  
  return (0);
 8000826:	2300      	movs	r3, #0
}
 8000828:	4618      	mov	r0, r3
 800082a:	3728      	adds	r7, #40	; 0x28
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	08010000 	.word	0x08010000

08000834 <FLASH_If_Write>:
  * @retval 0: Data successfully written to Flash memory
  *         1: Error occurred while writing data in Flash memory
  *         2: Written Data in flash memory is different from expected one
  */
uint32_t FLASH_If_Write(uint32_t FlashAddress, uint32_t* Data ,uint32_t DataLength)
{
 8000834:	b590      	push	{r4, r7, lr}
 8000836:	b087      	sub	sp, #28
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	60b9      	str	r1, [r7, #8]
 800083e:	607a      	str	r2, [r7, #4]
  uint32_t i = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]

  for (i = 0; (i < DataLength) && (FlashAddress <= (USER_FLASH_END_ADDRESS-4)); i++)
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]
 8000848:	e023      	b.n	8000892 <FLASH_If_Write+0x5e>
  {
    /* Device voltage range supposed to be [2.7V to 3.6V], the operation will
       be done by word */ 
    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, FlashAddress, *(uint32_t*)(Data+i)) == HAL_OK)      
 800084a:	697b      	ldr	r3, [r7, #20]
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	68ba      	ldr	r2, [r7, #8]
 8000850:	4413      	add	r3, r2
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f04f 0400 	mov.w	r4, #0
 8000858:	461a      	mov	r2, r3
 800085a:	4623      	mov	r3, r4
 800085c:	68f9      	ldr	r1, [r7, #12]
 800085e:	2002      	movs	r0, #2
 8000860:	f001 fb22 	bl	8001ea8 <HAL_FLASH_Program>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d10e      	bne.n	8000888 <FLASH_If_Write+0x54>
    {
     /* Check the written value */
      if (*(uint32_t*)FlashAddress != *(uint32_t*)(Data+i))
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	68b9      	ldr	r1, [r7, #8]
 8000874:	440b      	add	r3, r1
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	429a      	cmp	r2, r3
 800087a:	d001      	beq.n	8000880 <FLASH_If_Write+0x4c>
      {
        /* Flash content doesn't match SRAM content */
        return(FLASHIF_WRITINGCTRL_ERROR);
 800087c:	2302      	movs	r3, #2
 800087e:	e011      	b.n	80008a4 <FLASH_If_Write+0x70>
      }
      /* Increment FLASH destination address */
      FlashAddress += 4;
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	3304      	adds	r3, #4
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	e001      	b.n	800088c <FLASH_If_Write+0x58>
    }
    else
    {
      /* Error occurred while writing data in Flash memory */
      return (FLASHIF_WRITING_ERROR);
 8000888:	2303      	movs	r3, #3
 800088a:	e00b      	b.n	80008a4 <FLASH_If_Write+0x70>
  for (i = 0; (i < DataLength) && (FlashAddress <= (USER_FLASH_END_ADDRESS-4)); i++)
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	3301      	adds	r3, #1
 8000890:	617b      	str	r3, [r7, #20]
 8000892:	697a      	ldr	r2, [r7, #20]
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	429a      	cmp	r2, r3
 8000898:	d203      	bcs.n	80008a2 <FLASH_If_Write+0x6e>
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	4a03      	ldr	r2, [pc, #12]	; (80008ac <FLASH_If_Write+0x78>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d9d3      	bls.n	800084a <FLASH_If_Write+0x16>
    }
  }

  return (FLASHIF_OK);
 80008a2:	2300      	movs	r3, #0
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	371c      	adds	r7, #28
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd90      	pop	{r4, r7, pc}
 80008ac:	080ffffb 	.word	0x080ffffb

080008b0 <FLASH_If_GetWriteProtectionStatus>:
  * @param  None
  * @retval 0: No write protected sectors inside the user flash area
  *         1: Some sectors inside the user flash area are write protected
  */
uint16_t FLASH_If_GetWriteProtectionStatus(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b088      	sub	sp, #32
 80008b4:	af00      	add	r7, sp, #0
  uint32_t ProtectedSECTOR = 0xFFF;
 80008b6:	f640 73ff 	movw	r3, #4095	; 0xfff
 80008ba:	61fb      	str	r3, [r7, #28]
  FLASH_OBProgramInitTypeDef OptionsBytesStruct;

  /* Unlock the Flash to enable the flash control register access *************/
  HAL_FLASH_Unlock();
 80008bc:	f001 fb48 	bl	8001f50 <HAL_FLASH_Unlock>

  /* Check if there are write protected sectors inside the user flash area ****/
  HAL_FLASHEx_OBGetConfig(&OptionsBytesStruct);
 80008c0:	463b      	mov	r3, r7
 80008c2:	4618      	mov	r0, r3
 80008c4:	f001 fdb2 	bl	800242c <HAL_FLASHEx_OBGetConfig>

  /* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
  HAL_FLASH_Lock();
 80008c8:	f001 fb64 	bl	8001f94 <HAL_FLASH_Lock>

  /* Get pages already write protected ****************************************/
  ProtectedSECTOR = ~(OptionsBytesStruct.WRPSector) & FLASH_SECTOR_TO_BE_PROTECTED;
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	43db      	mvns	r3, r3
 80008d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80008d4:	61fb      	str	r3, [r7, #28]

  /* Check if desired pages are already write protected ***********************/
  if(ProtectedSECTOR != 0)
 80008d6:	69fb      	ldr	r3, [r7, #28]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <FLASH_If_GetWriteProtectionStatus+0x30>
  {
    /* Some sectors inside the user flash area are write protected */
    return FLASHIF_PROTECTION_WRPENABLED;
 80008dc:	2302      	movs	r3, #2
 80008de:	e000      	b.n	80008e2 <FLASH_If_GetWriteProtectionStatus+0x32>
  }
  else
  { 
    /* No write protected sectors inside the user flash area */
    return FLASHIF_PROTECTION_NONE;
 80008e0:	2300      	movs	r3, #0
  }
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3720      	adds	r7, #32
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
	...

080008ec <GetSector>:
  * @brief  Gets the sector of a given address
  * @param  Address: Flash address
  * @retval The sector of a given address
  */
static uint32_t GetSector(uint32_t Address)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b085      	sub	sp, #20
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	60fb      	str	r3, [r7, #12]
  
  if((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0))
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	4a40      	ldr	r2, [pc, #256]	; (80009fc <GetSector+0x110>)
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d806      	bhi.n	800090e <GetSector+0x22>
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000906:	d302      	bcc.n	800090e <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;  
 8000908:	2300      	movs	r3, #0
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	e06f      	b.n	80009ee <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1))
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4a3b      	ldr	r2, [pc, #236]	; (8000a00 <GetSector+0x114>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d806      	bhi.n	8000924 <GetSector+0x38>
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	4a38      	ldr	r2, [pc, #224]	; (80009fc <GetSector+0x110>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d902      	bls.n	8000924 <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;  
 800091e:	2301      	movs	r3, #1
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	e064      	b.n	80009ee <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2))
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	4a37      	ldr	r2, [pc, #220]	; (8000a04 <GetSector+0x118>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d806      	bhi.n	800093a <GetSector+0x4e>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4a34      	ldr	r2, [pc, #208]	; (8000a00 <GetSector+0x114>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d902      	bls.n	800093a <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;  
 8000934:	2302      	movs	r3, #2
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	e059      	b.n	80009ee <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3))
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	4a32      	ldr	r2, [pc, #200]	; (8000a08 <GetSector+0x11c>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d806      	bhi.n	8000950 <GetSector+0x64>
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4a2f      	ldr	r2, [pc, #188]	; (8000a04 <GetSector+0x118>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d902      	bls.n	8000950 <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;  
 800094a:	2303      	movs	r3, #3
 800094c:	60fb      	str	r3, [r7, #12]
 800094e:	e04e      	b.n	80009ee <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4))
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	4a2e      	ldr	r2, [pc, #184]	; (8000a0c <GetSector+0x120>)
 8000954:	4293      	cmp	r3, r2
 8000956:	d806      	bhi.n	8000966 <GetSector+0x7a>
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4a2b      	ldr	r2, [pc, #172]	; (8000a08 <GetSector+0x11c>)
 800095c:	4293      	cmp	r3, r2
 800095e:	d902      	bls.n	8000966 <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;  
 8000960:	2304      	movs	r3, #4
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	e043      	b.n	80009ee <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5))
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4a29      	ldr	r2, [pc, #164]	; (8000a10 <GetSector+0x124>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d806      	bhi.n	800097c <GetSector+0x90>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4a26      	ldr	r2, [pc, #152]	; (8000a0c <GetSector+0x120>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d902      	bls.n	800097c <GetSector+0x90>
  {
    sector = FLASH_SECTOR_5;  
 8000976:	2305      	movs	r3, #5
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	e038      	b.n	80009ee <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6))
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	4a25      	ldr	r2, [pc, #148]	; (8000a14 <GetSector+0x128>)
 8000980:	4293      	cmp	r3, r2
 8000982:	d806      	bhi.n	8000992 <GetSector+0xa6>
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	4a22      	ldr	r2, [pc, #136]	; (8000a10 <GetSector+0x124>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d902      	bls.n	8000992 <GetSector+0xa6>
  {
    sector = FLASH_SECTOR_6;  
 800098c:	2306      	movs	r3, #6
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	e02d      	b.n	80009ee <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_8) && (Address >= ADDR_FLASH_SECTOR_7))
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4a20      	ldr	r2, [pc, #128]	; (8000a18 <GetSector+0x12c>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d806      	bhi.n	80009a8 <GetSector+0xbc>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4a1d      	ldr	r2, [pc, #116]	; (8000a14 <GetSector+0x128>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d902      	bls.n	80009a8 <GetSector+0xbc>
  {
    sector = FLASH_SECTOR_7;  
 80009a2:	2307      	movs	r3, #7
 80009a4:	60fb      	str	r3, [r7, #12]
 80009a6:	e022      	b.n	80009ee <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_9) && (Address >= ADDR_FLASH_SECTOR_8))
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4a1c      	ldr	r2, [pc, #112]	; (8000a1c <GetSector+0x130>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d806      	bhi.n	80009be <GetSector+0xd2>
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	4a19      	ldr	r2, [pc, #100]	; (8000a18 <GetSector+0x12c>)
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d902      	bls.n	80009be <GetSector+0xd2>
  {
    sector = FLASH_SECTOR_8;  
 80009b8:	2308      	movs	r3, #8
 80009ba:	60fb      	str	r3, [r7, #12]
 80009bc:	e017      	b.n	80009ee <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_10) && (Address >= ADDR_FLASH_SECTOR_9))
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4a17      	ldr	r2, [pc, #92]	; (8000a20 <GetSector+0x134>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d806      	bhi.n	80009d4 <GetSector+0xe8>
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4a14      	ldr	r2, [pc, #80]	; (8000a1c <GetSector+0x130>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d902      	bls.n	80009d4 <GetSector+0xe8>
  {
    sector = FLASH_SECTOR_9;  
 80009ce:	2309      	movs	r3, #9
 80009d0:	60fb      	str	r3, [r7, #12]
 80009d2:	e00c      	b.n	80009ee <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_11) && (Address >= ADDR_FLASH_SECTOR_10))
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	4a13      	ldr	r2, [pc, #76]	; (8000a24 <GetSector+0x138>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d806      	bhi.n	80009ea <GetSector+0xfe>
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a10      	ldr	r2, [pc, #64]	; (8000a20 <GetSector+0x134>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d902      	bls.n	80009ea <GetSector+0xfe>
  {
    sector = FLASH_SECTOR_10;  
 80009e4:	230a      	movs	r3, #10
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	e001      	b.n	80009ee <GetSector+0x102>
  }
  else /*(Address < FLASH_END_ADDR) && (Address >= ADDR_FLASH_SECTOR_11))*/
  {
    sector = FLASH_SECTOR_11;  
 80009ea:	230b      	movs	r3, #11
 80009ec:	60fb      	str	r3, [r7, #12]
  }
  return sector;
 80009ee:	68fb      	ldr	r3, [r7, #12]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3714      	adds	r7, #20
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	08003fff 	.word	0x08003fff
 8000a00:	08007fff 	.word	0x08007fff
 8000a04:	0800bfff 	.word	0x0800bfff
 8000a08:	0800ffff 	.word	0x0800ffff
 8000a0c:	0801ffff 	.word	0x0801ffff
 8000a10:	0803ffff 	.word	0x0803ffff
 8000a14:	0805ffff 	.word	0x0805ffff
 8000a18:	0807ffff 	.word	0x0807ffff
 8000a1c:	0809ffff 	.word	0x0809ffff
 8000a20:	080bffff 	.word	0x080bffff
 8000a24:	080dffff 	.word	0x080dffff

08000a28 <FLASH_If_WriteProtectionConfig>:
  * @brief  Configure the write protection status of user flash area.
  * @param  modifier DISABLE or ENABLE the protection
  * @retval HAL_StatusTypeDef HAL_OK if change is applied.
  */
HAL_StatusTypeDef FLASH_If_WriteProtectionConfig(uint32_t modifier)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b092      	sub	sp, #72	; 0x48
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  uint32_t ProtectedSECTOR = 0xFFF;
 8000a30:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000a34:	647b      	str	r3, [r7, #68]	; 0x44
  FLASH_OBProgramInitTypeDef config_new, config_old;
  HAL_StatusTypeDef result = HAL_OK;
 8000a36:	2300      	movs	r3, #0
 8000a38:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  
  /* Get pages write protection status ****************************************/
  HAL_FLASHEx_OBGetConfig(&config_old);
 8000a3c:	f107 0308 	add.w	r3, r7, #8
 8000a40:	4618      	mov	r0, r3
 8000a42:	f001 fcf3 	bl	800242c <HAL_FLASHEx_OBGetConfig>

  /* The parameter says whether we turn the protection on or off */
  config_new.WRPState = modifier;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	62bb      	str	r3, [r7, #40]	; 0x28

  /* We want to modify only the Write protection */
  config_new.OptionType = OPTIONBYTE_WRP;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* No read protection, keep BOR and reset settings */
  config_new.RDPLevel = OB_RDP_LEVEL_0;
 8000a4e:	23aa      	movs	r3, #170	; 0xaa
 8000a50:	637b      	str	r3, [r7, #52]	; 0x34
  config_new.USERConfig = config_old.USERConfig;  
 8000a52:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a56:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  /* Get pages already write protected ****************************************/
  ProtectedSECTOR = config_old.WRPSector | FLASH_SECTOR_TO_BE_PROTECTED;
 8000a5a:	693b      	ldr	r3, [r7, #16]
 8000a5c:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 8000a60:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 8000a64:	647b      	str	r3, [r7, #68]	; 0x44

  /* Unlock the Flash to enable the flash control register access *************/ 
  HAL_FLASH_Unlock();
 8000a66:	f001 fa73 	bl	8001f50 <HAL_FLASH_Unlock>

  /* Unlock the Options Bytes *************************************************/
  HAL_FLASH_OB_Unlock();
 8000a6a:	f001 faa3 	bl	8001fb4 <HAL_FLASH_OB_Unlock>
  
  config_new.WRPSector    = ProtectedSECTOR;
 8000a6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  result = HAL_FLASHEx_OBProgram(&config_new);
 8000a72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a76:	4618      	mov	r0, r3
 8000a78:	f001 fc6a 	bl	8002350 <HAL_FLASHEx_OBProgram>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  
  return result;
 8000a82:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3748      	adds	r7, #72	; 0x48
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a96:	f001 f83f 	bl	8001b18 <HAL_Init>

  /* USER CODE BEGIN Init */
  flag = 0;
 8000a9a:	4b20      	ldr	r3, [pc, #128]	; (8000b1c <main+0x8c>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	701a      	strb	r2, [r3, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aa0:	f000 f84e 	bl	8000b40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aa4:	f000 f8d4 	bl	8000c50 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8000aa8:	f000 f8a8 	bl	8000bfc <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart6, (uint8_t *)aRxBuffer, 7);
 8000aac:	2207      	movs	r2, #7
 8000aae:	491c      	ldr	r1, [pc, #112]	; (8000b20 <main+0x90>)
 8000ab0:	481c      	ldr	r0, [pc, #112]	; (8000b24 <main+0x94>)
 8000ab2:	f002 fe1d 	bl	80036f0 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(10000);
 8000ab6:	f242 7010 	movw	r0, #10000	; 0x2710
 8000aba:	f001 f89f 	bl	8001bfc <HAL_Delay>
	  if (flag==0)
 8000abe:	4b17      	ldr	r3, [pc, #92]	; (8000b1c <main+0x8c>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	f083 0301 	eor.w	r3, r3, #1
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d018      	beq.n	8000afe <main+0x6e>
	  {
		  if (((*(__IO uint32_t*) APPLICATION_ADDRESS) & 0x2FFE0000) == 0x20000000)
 8000acc:	4b16      	ldr	r3, [pc, #88]	; (8000b28 <main+0x98>)
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	4b16      	ldr	r3, [pc, #88]	; (8000b2c <main+0x9c>)
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000ad8:	d111      	bne.n	8000afe <main+0x6e>
		  {
			  JumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8000ada:	4b15      	ldr	r3, [pc, #84]	; (8000b30 <main+0xa0>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a15      	ldr	r2, [pc, #84]	; (8000b34 <main+0xa4>)
 8000ae0:	6013      	str	r3, [r2, #0]
			  JumpToApplication = (pFunction) JumpAddress;
 8000ae2:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <main+0xa4>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	4b13      	ldr	r3, [pc, #76]	; (8000b38 <main+0xa8>)
 8000aea:	601a      	str	r2, [r3, #0]
			  /* Initialize user application's Stack Pointer */
			  __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8000aec:	4b0e      	ldr	r3, [pc, #56]	; (8000b28 <main+0x98>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	f383 8808 	msr	MSP, r3
			  JumpToApplication();
 8000af8:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <main+0xa8>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4798      	blx	r3
		  }
	  }

	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);
 8000afe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b02:	480e      	ldr	r0, [pc, #56]	; (8000b3c <main+0xac>)
 8000b04:	f002 f811 	bl	8002b2a <HAL_GPIO_TogglePin>
	  if (flag ==1)
 8000b08:	4b04      	ldr	r3, [pc, #16]	; (8000b1c <main+0x8c>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d0d2      	beq.n	8000ab6 <main+0x26>
	  {
		  Main_Menu();
 8000b10:	f000 f9b4 	bl	8000e7c <Main_Menu>
		  flag = 0;
 8000b14:	4b01      	ldr	r3, [pc, #4]	; (8000b1c <main+0x8c>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(10000);
 8000b1a:	e7cc      	b.n	8000ab6 <main+0x26>
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	20000070 	.word	0x20000070
 8000b24:	20000030 	.word	0x20000030
 8000b28:	08010000 	.word	0x08010000
 8000b2c:	2ffe0000 	.word	0x2ffe0000
 8000b30:	08010004 	.word	0x08010004
 8000b34:	20000078 	.word	0x20000078
 8000b38:	2000007c 	.word	0x2000007c
 8000b3c:	40020c00 	.word	0x40020c00

08000b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b094      	sub	sp, #80	; 0x50
 8000b44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b46:	f107 0320 	add.w	r3, r7, #32
 8000b4a:	2230      	movs	r2, #48	; 0x30
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f003 fc44 	bl	80043dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b54:	f107 030c 	add.w	r3, r7, #12
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b64:	2300      	movs	r3, #0
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	4b22      	ldr	r3, [pc, #136]	; (8000bf4 <SystemClock_Config+0xb4>)
 8000b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6c:	4a21      	ldr	r2, [pc, #132]	; (8000bf4 <SystemClock_Config+0xb4>)
 8000b6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b72:	6413      	str	r3, [r2, #64]	; 0x40
 8000b74:	4b1f      	ldr	r3, [pc, #124]	; (8000bf4 <SystemClock_Config+0xb4>)
 8000b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b7c:	60bb      	str	r3, [r7, #8]
 8000b7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b80:	2300      	movs	r3, #0
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	4b1c      	ldr	r3, [pc, #112]	; (8000bf8 <SystemClock_Config+0xb8>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a1b      	ldr	r2, [pc, #108]	; (8000bf8 <SystemClock_Config+0xb8>)
 8000b8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b8e:	6013      	str	r3, [r2, #0]
 8000b90:	4b19      	ldr	r3, [pc, #100]	; (8000bf8 <SystemClock_Config+0xb8>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b98:	607b      	str	r3, [r7, #4]
 8000b9a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ba4:	2310      	movs	r3, #16
 8000ba6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bac:	f107 0320 	add.w	r3, r7, #32
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f001 ffd5 	bl	8002b60 <HAL_RCC_OscConfig>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000bbc:	f000 f8c0 	bl	8000d40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bc0:	230f      	movs	r3, #15
 8000bc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000bd4:	f107 030c 	add.w	r3, r7, #12
 8000bd8:	2100      	movs	r1, #0
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f002 fa30 	bl	8003040 <HAL_RCC_ClockConfig>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000be6:	f000 f8ab 	bl	8000d40 <Error_Handler>
  }
}
 8000bea:	bf00      	nop
 8000bec:	3750      	adds	r7, #80	; 0x50
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40023800 	.word	0x40023800
 8000bf8:	40007000 	.word	0x40007000

08000bfc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000c00:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <MX_USART6_UART_Init+0x4c>)
 8000c02:	4a12      	ldr	r2, [pc, #72]	; (8000c4c <MX_USART6_UART_Init+0x50>)
 8000c04:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000c06:	4b10      	ldr	r3, [pc, #64]	; (8000c48 <MX_USART6_UART_Init+0x4c>)
 8000c08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c0c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <MX_USART6_UART_Init+0x4c>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000c14:	4b0c      	ldr	r3, [pc, #48]	; (8000c48 <MX_USART6_UART_Init+0x4c>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	; (8000c48 <MX_USART6_UART_Init+0x4c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000c20:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <MX_USART6_UART_Init+0x4c>)
 8000c22:	220c      	movs	r2, #12
 8000c24:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c26:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <MX_USART6_UART_Init+0x4c>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	; (8000c48 <MX_USART6_UART_Init+0x4c>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000c32:	4805      	ldr	r0, [pc, #20]	; (8000c48 <MX_USART6_UART_Init+0x4c>)
 8000c34:	f002 fbd0 	bl	80033d8 <HAL_UART_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000c3e:	f000 f87f 	bl	8000d40 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000030 	.word	0x20000030
 8000c4c:	40011400 	.word	0x40011400

08000c50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b088      	sub	sp, #32
 8000c54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c56:	f107 030c 	add.w	r3, r7, #12
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	60da      	str	r2, [r3, #12]
 8000c64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	60bb      	str	r3, [r7, #8]
 8000c6a:	4b26      	ldr	r3, [pc, #152]	; (8000d04 <MX_GPIO_Init+0xb4>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a25      	ldr	r2, [pc, #148]	; (8000d04 <MX_GPIO_Init+0xb4>)
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b23      	ldr	r3, [pc, #140]	; (8000d04 <MX_GPIO_Init+0xb4>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	4b1f      	ldr	r3, [pc, #124]	; (8000d04 <MX_GPIO_Init+0xb4>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	4a1e      	ldr	r2, [pc, #120]	; (8000d04 <MX_GPIO_Init+0xb4>)
 8000c8c:	f043 0308 	orr.w	r3, r3, #8
 8000c90:	6313      	str	r3, [r2, #48]	; 0x30
 8000c92:	4b1c      	ldr	r3, [pc, #112]	; (8000d04 <MX_GPIO_Init+0xb4>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	f003 0308 	and.w	r3, r3, #8
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	603b      	str	r3, [r7, #0]
 8000ca2:	4b18      	ldr	r3, [pc, #96]	; (8000d04 <MX_GPIO_Init+0xb4>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	4a17      	ldr	r2, [pc, #92]	; (8000d04 <MX_GPIO_Init+0xb4>)
 8000ca8:	f043 0304 	orr.w	r3, r3, #4
 8000cac:	6313      	str	r3, [r2, #48]	; 0x30
 8000cae:	4b15      	ldr	r3, [pc, #84]	; (8000d04 <MX_GPIO_Init+0xb4>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	f003 0304 	and.w	r3, r3, #4
 8000cb6:	603b      	str	r3, [r7, #0]
 8000cb8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000cc0:	4811      	ldr	r0, [pc, #68]	; (8000d08 <MX_GPIO_Init+0xb8>)
 8000cc2:	f001 ff19 	bl	8002af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd2:	f107 030c 	add.w	r3, r7, #12
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	480c      	ldr	r0, [pc, #48]	; (8000d0c <MX_GPIO_Init+0xbc>)
 8000cda:	f001 fd73 	bl	80027c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000cde:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000ce2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cf0:	f107 030c 	add.w	r3, r7, #12
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4804      	ldr	r0, [pc, #16]	; (8000d08 <MX_GPIO_Init+0xb8>)
 8000cf8:	f001 fd64 	bl	80027c4 <HAL_GPIO_Init>

}
 8000cfc:	bf00      	nop
 8000cfe:	3720      	adds	r7, #32
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40023800 	.word	0x40023800
 8000d08:	40020c00 	.word	0x40020c00
 8000d0c:	40020000 	.word	0x40020000

08000d10 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file
   */
  HAL_UART_Transmit(&huart6, "IAP START", 9,0x2710);
 8000d18:	f242 7310 	movw	r3, #10000	; 0x2710
 8000d1c:	2209      	movs	r2, #9
 8000d1e:	4905      	ldr	r1, [pc, #20]	; (8000d34 <HAL_UART_RxCpltCallback+0x24>)
 8000d20:	4805      	ldr	r0, [pc, #20]	; (8000d38 <HAL_UART_RxCpltCallback+0x28>)
 8000d22:	f002 fba6 	bl	8003472 <HAL_UART_Transmit>
  flag=1;
 8000d26:	4b05      	ldr	r3, [pc, #20]	; (8000d3c <HAL_UART_RxCpltCallback+0x2c>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	701a      	strb	r2, [r3, #0]

}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	08004404 	.word	0x08004404
 8000d38:	20000030 	.word	0x20000030
 8000d3c:	20000000 	.word	0x20000000

08000d40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000d44:	bf00      	nop
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
	...

08000d50 <SerialDownload>:
  * @brief  Download a file via serial port
  * @param  None
  * @retval None
  */
void SerialDownload(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
  uint8_t number[11] = {0};
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	605a      	str	r2, [r3, #4]
 8000d5e:	f8c3 2007 	str.w	r2, [r3, #7]
  uint32_t size = 0;
 8000d62:	2300      	movs	r3, #0
 8000d64:	603b      	str	r3, [r7, #0]
  COM_StatusTypeDef result;

  Serial_PutString((uint8_t *)"IAP processing");
 8000d66:	4821      	ldr	r0, [pc, #132]	; (8000dec <SerialDownload+0x9c>)
 8000d68:	f7ff fcf6 	bl	8000758 <Serial_PutString>
  result = Ymodem_Receive( &size );
 8000d6c:	463b      	mov	r3, r7
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f000 fbf0 	bl	8001554 <Ymodem_Receive>
 8000d74:	4603      	mov	r3, r0
 8000d76:	73fb      	strb	r3, [r7, #15]
  if (result == COM_OK)
 8000d78:	7bfb      	ldrb	r3, [r7, #15]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d119      	bne.n	8000db2 <SerialDownload+0x62>
  {
    Serial_PutString((uint8_t *)"\n\n\r Programming Completed Successfully!\n\r--------------------------------\r\n Name: ");
 8000d7e:	481c      	ldr	r0, [pc, #112]	; (8000df0 <SerialDownload+0xa0>)
 8000d80:	f7ff fcea 	bl	8000758 <Serial_PutString>
    Serial_PutString(aFileName);
 8000d84:	481b      	ldr	r0, [pc, #108]	; (8000df4 <SerialDownload+0xa4>)
 8000d86:	f7ff fce7 	bl	8000758 <Serial_PutString>
    Int2Str(number, size);
 8000d8a:	683a      	ldr	r2, [r7, #0]
 8000d8c:	1d3b      	adds	r3, r7, #4
 8000d8e:	4611      	mov	r1, r2
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff fb99 	bl	80004c8 <Int2Str>
    Serial_PutString((uint8_t *)"\n\r Size: ");
 8000d96:	4818      	ldr	r0, [pc, #96]	; (8000df8 <SerialDownload+0xa8>)
 8000d98:	f7ff fcde 	bl	8000758 <Serial_PutString>
    Serial_PutString(number);
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff fcda 	bl	8000758 <Serial_PutString>
    Serial_PutString((uint8_t *)" Bytes\r\n");
 8000da4:	4815      	ldr	r0, [pc, #84]	; (8000dfc <SerialDownload+0xac>)
 8000da6:	f7ff fcd7 	bl	8000758 <Serial_PutString>
    Serial_PutString((uint8_t *)"-------------------\n");
 8000daa:	4815      	ldr	r0, [pc, #84]	; (8000e00 <SerialDownload+0xb0>)
 8000dac:	f7ff fcd4 	bl	8000758 <Serial_PutString>
  }
  else
  {
    Serial_PutString((uint8_t *)"\n\rFailed to receive the file!\n\r");
  }
}
 8000db0:	e017      	b.n	8000de2 <SerialDownload+0x92>
  else if (result == COM_LIMIT)
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
 8000db4:	2b05      	cmp	r3, #5
 8000db6:	d103      	bne.n	8000dc0 <SerialDownload+0x70>
    Serial_PutString((uint8_t *)"\n\n\rThe image size is higher than the allowed space memory!\n\r");
 8000db8:	4812      	ldr	r0, [pc, #72]	; (8000e04 <SerialDownload+0xb4>)
 8000dba:	f7ff fccd 	bl	8000758 <Serial_PutString>
}
 8000dbe:	e010      	b.n	8000de2 <SerialDownload+0x92>
  else if (result == COM_DATA)
 8000dc0:	7bfb      	ldrb	r3, [r7, #15]
 8000dc2:	2b04      	cmp	r3, #4
 8000dc4:	d103      	bne.n	8000dce <SerialDownload+0x7e>
    Serial_PutString((uint8_t *)"\n\n\rVerification failed!\n\r");
 8000dc6:	4810      	ldr	r0, [pc, #64]	; (8000e08 <SerialDownload+0xb8>)
 8000dc8:	f7ff fcc6 	bl	8000758 <Serial_PutString>
}
 8000dcc:	e009      	b.n	8000de2 <SerialDownload+0x92>
  else if (result == COM_ABORT)
 8000dce:	7bfb      	ldrb	r3, [r7, #15]
 8000dd0:	2b02      	cmp	r3, #2
 8000dd2:	d103      	bne.n	8000ddc <SerialDownload+0x8c>
    Serial_PutString((uint8_t *)"\r\n\nAborted by user.\n\r");
 8000dd4:	480d      	ldr	r0, [pc, #52]	; (8000e0c <SerialDownload+0xbc>)
 8000dd6:	f7ff fcbf 	bl	8000758 <Serial_PutString>
}
 8000dda:	e002      	b.n	8000de2 <SerialDownload+0x92>
    Serial_PutString((uint8_t *)"\n\rFailed to receive the file!\n\r");
 8000ddc:	480c      	ldr	r0, [pc, #48]	; (8000e10 <SerialDownload+0xc0>)
 8000dde:	f7ff fcbb 	bl	8000758 <Serial_PutString>
}
 8000de2:	bf00      	nop
 8000de4:	3710      	adds	r7, #16
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	08004410 	.word	0x08004410
 8000df0:	08004420 	.word	0x08004420
 8000df4:	20000080 	.word	0x20000080
 8000df8:	08004474 	.word	0x08004474
 8000dfc:	08004480 	.word	0x08004480
 8000e00:	0800448c 	.word	0x0800448c
 8000e04:	080044a4 	.word	0x080044a4
 8000e08:	080044e4 	.word	0x080044e4
 8000e0c:	08004500 	.word	0x08004500
 8000e10:	08004518 	.word	0x08004518

08000e14 <SerialUpload>:
  * @brief  Upload a file via serial port.
  * @param  None
  * @retval None
  */
void SerialUpload(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
  uint8_t status = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	71fb      	strb	r3, [r7, #7]

  Serial_PutString((uint8_t *)"\n\n\rSelect Receive File\n\r");
 8000e1e:	4811      	ldr	r0, [pc, #68]	; (8000e64 <SerialUpload+0x50>)
 8000e20:	f7ff fc9a 	bl	8000758 <Serial_PutString>

  HAL_UART_Receive(&UartHandle, &status, 1, RX_TIMEOUT);
 8000e24:	1df9      	adds	r1, r7, #7
 8000e26:	f04f 33ff 	mov.w	r3, #4294967295
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	480e      	ldr	r0, [pc, #56]	; (8000e68 <SerialUpload+0x54>)
 8000e2e:	f002 fbb9 	bl	80035a4 <HAL_UART_Receive>
  if ( status == CRC16)
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	2b43      	cmp	r3, #67	; 0x43
 8000e36:	d111      	bne.n	8000e5c <SerialUpload+0x48>
  {
    /* Transmit the flash image through ymodem protocol */
    status = Ymodem_Transmit((uint8_t*)APPLICATION_ADDRESS, (const uint8_t*)"UploadedFlashImage.bin", USER_FLASH_SIZE);
 8000e38:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
 8000e3c:	490b      	ldr	r1, [pc, #44]	; (8000e6c <SerialUpload+0x58>)
 8000e3e:	480c      	ldr	r0, [pc, #48]	; (8000e70 <SerialUpload+0x5c>)
 8000e40:	f000 fcb0 	bl	80017a4 <Ymodem_Transmit>
 8000e44:	4603      	mov	r3, r0
 8000e46:	71fb      	strb	r3, [r7, #7]

    if (status != 0)
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d003      	beq.n	8000e56 <SerialUpload+0x42>
    {
      Serial_PutString((uint8_t *)"\n\rError Occurred while Transmitting File\n\r");
 8000e4e:	4809      	ldr	r0, [pc, #36]	; (8000e74 <SerialUpload+0x60>)
 8000e50:	f7ff fc82 	bl	8000758 <Serial_PutString>
    else
    {
      Serial_PutString((uint8_t *)"\n\rFile uploaded successfully \n\r");
    }
  }
}
 8000e54:	e002      	b.n	8000e5c <SerialUpload+0x48>
      Serial_PutString((uint8_t *)"\n\rFile uploaded successfully \n\r");
 8000e56:	4808      	ldr	r0, [pc, #32]	; (8000e78 <SerialUpload+0x64>)
 8000e58:	f7ff fc7e 	bl	8000758 <Serial_PutString>
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	08004538 	.word	0x08004538
 8000e68:	20000030 	.word	0x20000030
 8000e6c:	08004554 	.word	0x08004554
 8000e70:	08010000 	.word	0x08010000
 8000e74:	0800456c 	.word	0x0800456c
 8000e78:	08004598 	.word	0x08004598

08000e7c <Main_Menu>:
  * @brief  Display the Main Menu on HyperTerminal
  * @param  None
  * @retval None
  */
void Main_Menu(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0

  uint8_t key = 0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	70fb      	strb	r3, [r7, #3]
  HAL_Delay(500);
 8000e86:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e8a:	f000 feb7 	bl	8001bfc <HAL_Delay>
  while (1)
  {

    /* Test if any sector of Flash memory where user application will be loaded is write protected */

    FlashProtection = FLASH_If_GetWriteProtectionStatus();
 8000e8e:	f7ff fd0f 	bl	80008b0 <FLASH_If_GetWriteProtectionStatus>
 8000e92:	4603      	mov	r3, r0
 8000e94:	461a      	mov	r2, r3
 8000e96:	4b4b      	ldr	r3, [pc, #300]	; (8000fc4 <Main_Menu+0x148>)
 8000e98:	601a      	str	r2, [r3, #0]
    
    Serial_PutString((uint8_t *)"\r\n=================== Main Menu ============================\r\n");
 8000e9a:	484b      	ldr	r0, [pc, #300]	; (8000fc8 <Main_Menu+0x14c>)
 8000e9c:	f7ff fc5c 	bl	8000758 <Serial_PutString>
    Serial_PutString((uint8_t *)"  Download image to the internal Flash ----------------- 1\r\n");
 8000ea0:	484a      	ldr	r0, [pc, #296]	; (8000fcc <Main_Menu+0x150>)
 8000ea2:	f7ff fc59 	bl	8000758 <Serial_PutString>
    Serial_PutString((uint8_t *)"  Upload image from the internal Flash ----------------- 2\r\n");
 8000ea6:	484a      	ldr	r0, [pc, #296]	; (8000fd0 <Main_Menu+0x154>)
 8000ea8:	f7ff fc56 	bl	8000758 <Serial_PutString>
    Serial_PutString((uint8_t *)"  Execute the loaded application ----------------------- 3\r\n");
 8000eac:	4849      	ldr	r0, [pc, #292]	; (8000fd4 <Main_Menu+0x158>)
 8000eae:	f7ff fc53 	bl	8000758 <Serial_PutString>

    if(FlashProtection != FLASHIF_PROTECTION_NONE)
 8000eb2:	4b44      	ldr	r3, [pc, #272]	; (8000fc4 <Main_Menu+0x148>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d003      	beq.n	8000ec2 <Main_Menu+0x46>
    {
      Serial_PutString((uint8_t *)"  Disable the write protection ------------------------- 4\r\n");
 8000eba:	4847      	ldr	r0, [pc, #284]	; (8000fd8 <Main_Menu+0x15c>)
 8000ebc:	f7ff fc4c 	bl	8000758 <Serial_PutString>
 8000ec0:	e002      	b.n	8000ec8 <Main_Menu+0x4c>
    }
    else
    {
      Serial_PutString((uint8_t *)"  Enable the write protection -------------------------- 4\r\n");
 8000ec2:	4846      	ldr	r0, [pc, #280]	; (8000fdc <Main_Menu+0x160>)
 8000ec4:	f7ff fc48 	bl	8000758 <Serial_PutString>
    }
    Serial_PutString((uint8_t *)"==========================================================\r\n");
 8000ec8:	4845      	ldr	r0, [pc, #276]	; (8000fe0 <Main_Menu+0x164>)
 8000eca:	f7ff fc45 	bl	8000758 <Serial_PutString>
    Serial_PutString((uint8_t *)"okay");
 8000ece:	4845      	ldr	r0, [pc, #276]	; (8000fe4 <Main_Menu+0x168>)
 8000ed0:	f7ff fc42 	bl	8000758 <Serial_PutString>

    /* Clean the input path */
    __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 8000ed4:	4b44      	ldr	r3, [pc, #272]	; (8000fe8 <Main_Menu+0x16c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	685b      	ldr	r3, [r3, #4]
	
    /* Receive key */
    //char aa = HAL_UART_Receive(&UartHandle, &key, 1, RX_TIMEOUT);
    //0x7530); //time out 30s
    if (HAL_UART_Receive(&UartHandle, &key, 1,0x2710) == HAL_TIMEOUT)
 8000eda:	1cf9      	adds	r1, r7, #3
 8000edc:	f242 7310 	movw	r3, #10000	; 0x2710
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	4841      	ldr	r0, [pc, #260]	; (8000fe8 <Main_Menu+0x16c>)
 8000ee4:	f002 fb5e 	bl	80035a4 <HAL_UART_Receive>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b03      	cmp	r3, #3
 8000eec:	d108      	bne.n	8000f00 <Main_Menu+0x84>
    {
    	Serial_PutString((uint8_t *)"  Time out \r\n\n");
 8000eee:	483f      	ldr	r0, [pc, #252]	; (8000fec <Main_Menu+0x170>)
 8000ef0:	f7ff fc32 	bl	8000758 <Serial_PutString>
    	HAL_UART_Receive_IT(&huart6, (uint8_t *)aRxBuffer, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	493e      	ldr	r1, [pc, #248]	; (8000ff0 <Main_Menu+0x174>)
 8000ef8:	483b      	ldr	r0, [pc, #236]	; (8000fe8 <Main_Menu+0x16c>)
 8000efa:	f002 fbf9 	bl	80036f0 <HAL_UART_Receive_IT>
    	break;
 8000efe:	e05c      	b.n	8000fba <Main_Menu+0x13e>
    }
    switch (key)
 8000f00:	78fb      	ldrb	r3, [r7, #3]
 8000f02:	3b31      	subs	r3, #49	; 0x31
 8000f04:	2b03      	cmp	r3, #3
 8000f06:	d853      	bhi.n	8000fb0 <Main_Menu+0x134>
 8000f08:	a201      	add	r2, pc, #4	; (adr r2, 8000f10 <Main_Menu+0x94>)
 8000f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f0e:	bf00      	nop
 8000f10:	08000f21 	.word	0x08000f21
 8000f14:	08000f27 	.word	0x08000f27
 8000f18:	08000f2d 	.word	0x08000f2d
 8000f1c:	08000f59 	.word	0x08000f59
    {
    case '1' :
      /* Download user application in the Flash */
      SerialDownload();
 8000f20:	f7ff ff16 	bl	8000d50 <SerialDownload>
      break;
 8000f24:	e048      	b.n	8000fb8 <Main_Menu+0x13c>
    case '2' :
      /* Upload user application from the Flash */
      SerialUpload();
 8000f26:	f7ff ff75 	bl	8000e14 <SerialUpload>
      break;
 8000f2a:	e045      	b.n	8000fb8 <Main_Menu+0x13c>
    case '3' :
      //
      Serial_PutString((uint8_t *)"Start program execution......\r\n");
 8000f2c:	4831      	ldr	r0, [pc, #196]	; (8000ff4 <Main_Menu+0x178>)
 8000f2e:	f7ff fc13 	bl	8000758 <Serial_PutString>
      /* execute the new program */
      JumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8000f32:	4b31      	ldr	r3, [pc, #196]	; (8000ff8 <Main_Menu+0x17c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a31      	ldr	r2, [pc, #196]	; (8000ffc <Main_Menu+0x180>)
 8000f38:	6013      	str	r3, [r2, #0]
      /* Jump to user application */
      JumpToApplication = (pFunction) JumpAddress;
 8000f3a:	4b30      	ldr	r3, [pc, #192]	; (8000ffc <Main_Menu+0x180>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	461a      	mov	r2, r3
 8000f40:	4b2f      	ldr	r3, [pc, #188]	; (8001000 <Main_Menu+0x184>)
 8000f42:	601a      	str	r2, [r3, #0]
      /* Initialize user application's Stack Pointer */
      __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8000f44:	4b2f      	ldr	r3, [pc, #188]	; (8001004 <Main_Menu+0x188>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	607b      	str	r3, [r7, #4]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f383 8808 	msr	MSP, r3
      //__disable_irq();
      JumpToApplication();
 8000f50:	4b2b      	ldr	r3, [pc, #172]	; (8001000 <Main_Menu+0x184>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4798      	blx	r3

      break;
 8000f56:	e02f      	b.n	8000fb8 <Main_Menu+0x13c>
    case '4' :
      if (FlashProtection != FLASHIF_PROTECTION_NONE)
 8000f58:	4b1a      	ldr	r3, [pc, #104]	; (8000fc4 <Main_Menu+0x148>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d014      	beq.n	8000f8a <Main_Menu+0x10e>
      {
        /* Disable the write protection */
        if (FLASH_If_WriteProtectionConfig(OB_WRPSTATE_DISABLE) == HAL_OK)
 8000f60:	2000      	movs	r0, #0
 8000f62:	f7ff fd61 	bl	8000a28 <FLASH_If_WriteProtectionConfig>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d10a      	bne.n	8000f82 <Main_Menu+0x106>
        {
          Serial_PutString((uint8_t *)"Write Protection disabled...\r\n");
 8000f6c:	4826      	ldr	r0, [pc, #152]	; (8001008 <Main_Menu+0x18c>)
 8000f6e:	f7ff fbf3 	bl	8000758 <Serial_PutString>
          Serial_PutString((uint8_t *)"System will now restart...\r\n");
 8000f72:	4826      	ldr	r0, [pc, #152]	; (800100c <Main_Menu+0x190>)
 8000f74:	f7ff fbf0 	bl	8000758 <Serial_PutString>
          /* Launch the option byte loading */
          HAL_FLASH_OB_Launch();
 8000f78:	f001 f838 	bl	8001fec <HAL_FLASH_OB_Launch>
          /* Ulock the flash */
          HAL_FLASH_Unlock();
 8000f7c:	f000 ffe8 	bl	8001f50 <HAL_FLASH_Unlock>
        else
        {
          Serial_PutString((uint8_t *)"Error: Flash write protection failed...\r\n");
        }
      }
      break;
 8000f80:	e01a      	b.n	8000fb8 <Main_Menu+0x13c>
          Serial_PutString((uint8_t *)"Error: Flash write un-protection failed...\r\n");
 8000f82:	4823      	ldr	r0, [pc, #140]	; (8001010 <Main_Menu+0x194>)
 8000f84:	f7ff fbe8 	bl	8000758 <Serial_PutString>
      break;
 8000f88:	e016      	b.n	8000fb8 <Main_Menu+0x13c>
        if (FLASH_If_WriteProtectionConfig(OB_WRPSTATE_ENABLE) == HAL_OK)
 8000f8a:	2001      	movs	r0, #1
 8000f8c:	f7ff fd4c 	bl	8000a28 <FLASH_If_WriteProtectionConfig>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d108      	bne.n	8000fa8 <Main_Menu+0x12c>
          Serial_PutString((uint8_t *)"Write Protection enabled...\r\n");
 8000f96:	481f      	ldr	r0, [pc, #124]	; (8001014 <Main_Menu+0x198>)
 8000f98:	f7ff fbde 	bl	8000758 <Serial_PutString>
          Serial_PutString((uint8_t *)"System will now restart...\r\n");
 8000f9c:	481b      	ldr	r0, [pc, #108]	; (800100c <Main_Menu+0x190>)
 8000f9e:	f7ff fbdb 	bl	8000758 <Serial_PutString>
          HAL_FLASH_OB_Launch();
 8000fa2:	f001 f823 	bl	8001fec <HAL_FLASH_OB_Launch>
      break;
 8000fa6:	e007      	b.n	8000fb8 <Main_Menu+0x13c>
          Serial_PutString((uint8_t *)"Error: Flash write protection failed...\r\n");
 8000fa8:	481b      	ldr	r0, [pc, #108]	; (8001018 <Main_Menu+0x19c>)
 8000faa:	f7ff fbd5 	bl	8000758 <Serial_PutString>
      break;
 8000fae:	e003      	b.n	8000fb8 <Main_Menu+0x13c>
    default:
	Serial_PutString((uint8_t *)"Invalid Number ! ==> The number should be either 1, 2, 3 or 4\r");
 8000fb0:	481a      	ldr	r0, [pc, #104]	; (800101c <Main_Menu+0x1a0>)
 8000fb2:	f7ff fbd1 	bl	8000758 <Serial_PutString>
	break;
 8000fb6:	bf00      	nop
    FlashProtection = FLASH_If_GetWriteProtectionStatus();
 8000fb8:	e769      	b.n	8000e8e <Main_Menu+0x12>
    }
  }
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	2000002c 	.word	0x2000002c
 8000fc8:	080045b8 	.word	0x080045b8
 8000fcc:	080045f8 	.word	0x080045f8
 8000fd0:	08004638 	.word	0x08004638
 8000fd4:	08004678 	.word	0x08004678
 8000fd8:	080046b8 	.word	0x080046b8
 8000fdc:	080046f8 	.word	0x080046f8
 8000fe0:	08004738 	.word	0x08004738
 8000fe4:	08004778 	.word	0x08004778
 8000fe8:	20000030 	.word	0x20000030
 8000fec:	08004780 	.word	0x08004780
 8000ff0:	20000070 	.word	0x20000070
 8000ff4:	08004790 	.word	0x08004790
 8000ff8:	08010004 	.word	0x08010004
 8000ffc:	20000078 	.word	0x20000078
 8001000:	2000007c 	.word	0x2000007c
 8001004:	08010000 	.word	0x08010000
 8001008:	080047b0 	.word	0x080047b0
 800100c:	080047d0 	.word	0x080047d0
 8001010:	080047f0 	.word	0x080047f0
 8001014:	08004820 	.word	0x08004820
 8001018:	08004840 	.word	0x08004840
 800101c:	0800486c 	.word	0x0800486c

08001020 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	607b      	str	r3, [r7, #4]
 800102a:	4b10      	ldr	r3, [pc, #64]	; (800106c <HAL_MspInit+0x4c>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102e:	4a0f      	ldr	r2, [pc, #60]	; (800106c <HAL_MspInit+0x4c>)
 8001030:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001034:	6453      	str	r3, [r2, #68]	; 0x44
 8001036:	4b0d      	ldr	r3, [pc, #52]	; (800106c <HAL_MspInit+0x4c>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	603b      	str	r3, [r7, #0]
 8001046:	4b09      	ldr	r3, [pc, #36]	; (800106c <HAL_MspInit+0x4c>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104a:	4a08      	ldr	r2, [pc, #32]	; (800106c <HAL_MspInit+0x4c>)
 800104c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001050:	6413      	str	r3, [r2, #64]	; 0x40
 8001052:	4b06      	ldr	r3, [pc, #24]	; (800106c <HAL_MspInit+0x4c>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	40023800 	.word	0x40023800

08001070 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08a      	sub	sp, #40	; 0x28
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	60da      	str	r2, [r3, #12]
 8001086:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a1d      	ldr	r2, [pc, #116]	; (8001104 <HAL_UART_MspInit+0x94>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d133      	bne.n	80010fa <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
 8001096:	4b1c      	ldr	r3, [pc, #112]	; (8001108 <HAL_UART_MspInit+0x98>)
 8001098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800109a:	4a1b      	ldr	r2, [pc, #108]	; (8001108 <HAL_UART_MspInit+0x98>)
 800109c:	f043 0320 	orr.w	r3, r3, #32
 80010a0:	6453      	str	r3, [r2, #68]	; 0x44
 80010a2:	4b19      	ldr	r3, [pc, #100]	; (8001108 <HAL_UART_MspInit+0x98>)
 80010a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010a6:	f003 0320 	and.w	r3, r3, #32
 80010aa:	613b      	str	r3, [r7, #16]
 80010ac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	4b15      	ldr	r3, [pc, #84]	; (8001108 <HAL_UART_MspInit+0x98>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b6:	4a14      	ldr	r2, [pc, #80]	; (8001108 <HAL_UART_MspInit+0x98>)
 80010b8:	f043 0304 	orr.w	r3, r3, #4
 80010bc:	6313      	str	r3, [r2, #48]	; 0x30
 80010be:	4b12      	ldr	r3, [pc, #72]	; (8001108 <HAL_UART_MspInit+0x98>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	f003 0304 	and.w	r3, r3, #4
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80010ca:	23c0      	movs	r3, #192	; 0xc0
 80010cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ce:	2302      	movs	r3, #2
 80010d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010d2:	2301      	movs	r3, #1
 80010d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d6:	2303      	movs	r3, #3
 80010d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80010da:	2308      	movs	r3, #8
 80010dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010de:	f107 0314 	add.w	r3, r7, #20
 80010e2:	4619      	mov	r1, r3
 80010e4:	4809      	ldr	r0, [pc, #36]	; (800110c <HAL_UART_MspInit+0x9c>)
 80010e6:	f001 fb6d 	bl	80027c4 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 1, 0);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2101      	movs	r1, #1
 80010ee:	2047      	movs	r0, #71	; 0x47
 80010f0:	f000 fe81 	bl	8001df6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80010f4:	2047      	movs	r0, #71	; 0x47
 80010f6:	f000 fe9a 	bl	8001e2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80010fa:	bf00      	nop
 80010fc:	3728      	adds	r7, #40	; 0x28
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40011400 	.word	0x40011400
 8001108:	40023800 	.word	0x40023800
 800110c:	40020800 	.word	0x40020800

08001110 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001122:	e7fe      	b.n	8001122 <HardFault_Handler+0x4>

08001124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001128:	e7fe      	b.n	8001128 <MemManage_Handler+0x4>

0800112a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800112a:	b480      	push	{r7}
 800112c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800112e:	e7fe      	b.n	800112e <BusFault_Handler+0x4>

08001130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001134:	e7fe      	b.n	8001134 <UsageFault_Handler+0x4>

08001136 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001136:	b480      	push	{r7}
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr

08001152 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001152:	b480      	push	{r7}
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001164:	f000 fd2a 	bl	8001bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}

0800116c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001170:	4802      	ldr	r0, [pc, #8]	; (800117c <USART6_IRQHandler+0x10>)
 8001172:	f002 fb13 	bl	800379c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000030 	.word	0x20000030

08001180 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001184:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <SystemInit+0x28>)
 8001186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800118a:	4a07      	ldr	r2, [pc, #28]	; (80011a8 <SystemInit+0x28>)
 800118c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001190:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001194:	4b04      	ldr	r3, [pc, #16]	; (80011a8 <SystemInit+0x28>)
 8001196:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800119a:	609a      	str	r2, [r3, #8]
#endif
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80011b0:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80011b4:	4b05      	ldr	r3, [pc, #20]	; (80011cc <__NVIC_SystemReset+0x20>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80011bc:	4903      	ldr	r1, [pc, #12]	; (80011cc <__NVIC_SystemReset+0x20>)
 80011be:	4b04      	ldr	r3, [pc, #16]	; (80011d0 <__NVIC_SystemReset+0x24>)
 80011c0:	4313      	orrs	r3, r2
 80011c2:	60cb      	str	r3, [r1, #12]
 80011c4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80011c8:	bf00      	nop
 80011ca:	e7fd      	b.n	80011c8 <__NVIC_SystemReset+0x1c>
 80011cc:	e000ed00 	.word	0xe000ed00
 80011d0:	05fa0004 	.word	0x05fa0004

080011d4 <ReceivePacket>:
  * @param  timeout
  * @retval HAL_OK: normally return
  *         HAL_BUSY: abort by user
  */
static HAL_StatusTypeDef ReceivePacket(uint8_t *p_data, uint32_t *p_length, uint32_t timeout)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b088      	sub	sp, #32
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
  uint32_t crc;
  uint32_t packet_size = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef status;
  uint8_t char1;

  *p_length = 0;
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
  status = HAL_UART_Receive(&UartHandle, &char1, 1, timeout);
 80011ea:	f107 0113 	add.w	r1, r7, #19
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2201      	movs	r2, #1
 80011f2:	4844      	ldr	r0, [pc, #272]	; (8001304 <ReceivePacket+0x130>)
 80011f4:	f002 f9d6 	bl	80035a4 <HAL_UART_Receive>
 80011f8:	4603      	mov	r3, r0
 80011fa:	76fb      	strb	r3, [r7, #27]

  if (status == HAL_OK)
 80011fc:	7efb      	ldrb	r3, [r7, #27]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d177      	bne.n	80012f2 <ReceivePacket+0x11e>
  {
    switch (char1)
 8001202:	7cfb      	ldrb	r3, [r7, #19]
 8001204:	2b04      	cmp	r3, #4
 8001206:	d02d      	beq.n	8001264 <ReceivePacket+0x90>
 8001208:	2b04      	cmp	r3, #4
 800120a:	dc04      	bgt.n	8001216 <ReceivePacket+0x42>
 800120c:	2b01      	cmp	r3, #1
 800120e:	d009      	beq.n	8001224 <ReceivePacket+0x50>
 8001210:	2b02      	cmp	r3, #2
 8001212:	d00a      	beq.n	800122a <ReceivePacket+0x56>
 8001214:	e023      	b.n	800125e <ReceivePacket+0x8a>
 8001216:	2b41      	cmp	r3, #65	; 0x41
 8001218:	d01e      	beq.n	8001258 <ReceivePacket+0x84>
 800121a:	2b61      	cmp	r3, #97	; 0x61
 800121c:	d01c      	beq.n	8001258 <ReceivePacket+0x84>
 800121e:	2b18      	cmp	r3, #24
 8001220:	d007      	beq.n	8001232 <ReceivePacket+0x5e>
 8001222:	e01c      	b.n	800125e <ReceivePacket+0x8a>
    {
      case SOH:
        packet_size = PACKET_SIZE;
 8001224:	2380      	movs	r3, #128	; 0x80
 8001226:	61fb      	str	r3, [r7, #28]
        break;
 8001228:	e01d      	b.n	8001266 <ReceivePacket+0x92>
      case STX:
        packet_size = PACKET_1K_SIZE;
 800122a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800122e:	61fb      	str	r3, [r7, #28]
        break;
 8001230:	e019      	b.n	8001266 <ReceivePacket+0x92>
      case EOT:
        break;
      case CA:
        if ((HAL_UART_Receive(&UartHandle, &char1, 1, timeout) == HAL_OK) && (char1 == CA))
 8001232:	f107 0113 	add.w	r1, r7, #19
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2201      	movs	r2, #1
 800123a:	4832      	ldr	r0, [pc, #200]	; (8001304 <ReceivePacket+0x130>)
 800123c:	f002 f9b2 	bl	80035a4 <HAL_UART_Receive>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d105      	bne.n	8001252 <ReceivePacket+0x7e>
 8001246:	7cfb      	ldrb	r3, [r7, #19]
 8001248:	2b18      	cmp	r3, #24
 800124a:	d102      	bne.n	8001252 <ReceivePacket+0x7e>
        {
          packet_size = 2;
 800124c:	2302      	movs	r3, #2
 800124e:	61fb      	str	r3, [r7, #28]
        }
        else
        {
          status = HAL_ERROR;
        }
        break;
 8001250:	e009      	b.n	8001266 <ReceivePacket+0x92>
          status = HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	76fb      	strb	r3, [r7, #27]
        break;
 8001256:	e006      	b.n	8001266 <ReceivePacket+0x92>
      case ABORT1:
      case ABORT2:
        status = HAL_BUSY;
 8001258:	2302      	movs	r3, #2
 800125a:	76fb      	strb	r3, [r7, #27]
        break;
 800125c:	e003      	b.n	8001266 <ReceivePacket+0x92>
      default:
        status = HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	76fb      	strb	r3, [r7, #27]
        break;
 8001262:	e000      	b.n	8001266 <ReceivePacket+0x92>
        break;
 8001264:	bf00      	nop
    }
    *p_data = char1;
 8001266:	7cfa      	ldrb	r2, [r7, #19]
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	701a      	strb	r2, [r3, #0]

    if (packet_size >= PACKET_SIZE )
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	2b7f      	cmp	r3, #127	; 0x7f
 8001270:	d93f      	bls.n	80012f2 <ReceivePacket+0x11e>
    {
      status = HAL_UART_Receive(&UartHandle, &p_data[PACKET_NUMBER_INDEX], packet_size + PACKET_OVERHEAD_SIZE, timeout);
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	1c99      	adds	r1, r3, #2
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	b29b      	uxth	r3, r3
 800127a:	3304      	adds	r3, #4
 800127c:	b29a      	uxth	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4820      	ldr	r0, [pc, #128]	; (8001304 <ReceivePacket+0x130>)
 8001282:	f002 f98f 	bl	80035a4 <HAL_UART_Receive>
 8001286:	4603      	mov	r3, r0
 8001288:	76fb      	strb	r3, [r7, #27]

      /* Simple packet sanity check */
      if (status == HAL_OK )
 800128a:	7efb      	ldrb	r3, [r7, #27]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d12e      	bne.n	80012ee <ReceivePacket+0x11a>
      {
        if (p_data[PACKET_NUMBER_INDEX] != ((p_data[PACKET_CNUMBER_INDEX]) ^ NEGATIVE_BYTE))
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	3302      	adds	r3, #2
 8001294:	781a      	ldrb	r2, [r3, #0]
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	3303      	adds	r3, #3
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	43db      	mvns	r3, r3
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d004      	beq.n	80012ae <ReceivePacket+0xda>
        {
          packet_size = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61fb      	str	r3, [r7, #28]
          status = HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	76fb      	strb	r3, [r7, #27]
 80012ac:	e021      	b.n	80012f2 <ReceivePacket+0x11e>
        }
        else
        {
          /* Check packet CRC */
          crc = p_data[ packet_size + PACKET_DATA_INDEX ] << 8;
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	3304      	adds	r3, #4
 80012b2:	68fa      	ldr	r2, [r7, #12]
 80012b4:	4413      	add	r3, r2
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	021b      	lsls	r3, r3, #8
 80012ba:	617b      	str	r3, [r7, #20]
          crc += p_data[ packet_size + PACKET_DATA_INDEX + 1 ];
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	3305      	adds	r3, #5
 80012c0:	68fa      	ldr	r2, [r7, #12]
 80012c2:	4413      	add	r3, r2
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	461a      	mov	r2, r3
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	4413      	add	r3, r2
 80012cc:	617b      	str	r3, [r7, #20]
          if (Cal_CRC16(&p_data[PACKET_DATA_INDEX], packet_size) != crc )
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	3304      	adds	r3, #4
 80012d2:	69f9      	ldr	r1, [r7, #28]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f000 f90c 	bl	80014f2 <Cal_CRC16>
 80012da:	4603      	mov	r3, r0
 80012dc:	461a      	mov	r2, r3
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d006      	beq.n	80012f2 <ReceivePacket+0x11e>
          {
            packet_size = 0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61fb      	str	r3, [r7, #28]
            status = HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	76fb      	strb	r3, [r7, #27]
 80012ec:	e001      	b.n	80012f2 <ReceivePacket+0x11e>
          }
        }
      }
      else
      {
        packet_size = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61fb      	str	r3, [r7, #28]
      }
    }
  }
  *p_length = packet_size;
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	69fa      	ldr	r2, [r7, #28]
 80012f6:	601a      	str	r2, [r3, #0]
  return status;
 80012f8:	7efb      	ldrb	r3, [r7, #27]
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3720      	adds	r7, #32
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000030 	.word	0x20000030

08001308 <PrepareIntialPacket>:
  * @param  p_file_name: name of the file to be sent
  * @param  length: length of the file to be sent in bytes
  * @retval None
  */
static void PrepareIntialPacket(uint8_t *p_data, const uint8_t *p_file_name, uint32_t length)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08a      	sub	sp, #40	; 0x28
 800130c:	af00      	add	r7, sp, #0
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
  uint32_t i, j = 0;
 8001314:	2300      	movs	r3, #0
 8001316:	623b      	str	r3, [r7, #32]
  uint8_t astring[10];

  /* first 3 bytes are constant */
  p_data[PACKET_START_INDEX] = SOH;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	3301      	adds	r3, #1
 800131c:	2201      	movs	r2, #1
 800131e:	701a      	strb	r2, [r3, #0]
  p_data[PACKET_NUMBER_INDEX] = 0x00;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	3302      	adds	r3, #2
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
  p_data[PACKET_CNUMBER_INDEX] = 0xff;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	3303      	adds	r3, #3
 800132c:	22ff      	movs	r2, #255	; 0xff
 800132e:	701a      	strb	r2, [r3, #0]

  /* Filename written */
  for (i = 0; (p_file_name[i] != '\0') && (i < FILE_NAME_LENGTH); i++)
 8001330:	2300      	movs	r3, #0
 8001332:	627b      	str	r3, [r7, #36]	; 0x24
 8001334:	e00b      	b.n	800134e <PrepareIntialPacket+0x46>
  {
    p_data[i + PACKET_DATA_INDEX] = p_file_name[i];
 8001336:	68ba      	ldr	r2, [r7, #8]
 8001338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133a:	441a      	add	r2, r3
 800133c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133e:	3304      	adds	r3, #4
 8001340:	68f9      	ldr	r1, [r7, #12]
 8001342:	440b      	add	r3, r1
 8001344:	7812      	ldrb	r2, [r2, #0]
 8001346:	701a      	strb	r2, [r3, #0]
  for (i = 0; (p_file_name[i] != '\0') && (i < FILE_NAME_LENGTH); i++)
 8001348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800134a:	3301      	adds	r3, #1
 800134c:	627b      	str	r3, [r7, #36]	; 0x24
 800134e:	68ba      	ldr	r2, [r7, #8]
 8001350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001352:	4413      	add	r3, r2
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d002      	beq.n	8001360 <PrepareIntialPacket+0x58>
 800135a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135c:	2b3f      	cmp	r3, #63	; 0x3f
 800135e:	d9ea      	bls.n	8001336 <PrepareIntialPacket+0x2e>
  }

  p_data[i + PACKET_DATA_INDEX] = 0x00;
 8001360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001362:	3304      	adds	r3, #4
 8001364:	68fa      	ldr	r2, [r7, #12]
 8001366:	4413      	add	r3, r2
 8001368:	2200      	movs	r2, #0
 800136a:	701a      	strb	r2, [r3, #0]

  /* file size written */
  Int2Str (astring, length);
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	6879      	ldr	r1, [r7, #4]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff f8a8 	bl	80004c8 <Int2Str>
  i = i + PACKET_DATA_INDEX + 1;
 8001378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800137a:	3305      	adds	r3, #5
 800137c:	627b      	str	r3, [r7, #36]	; 0x24
  while (astring[j] != '\0')
 800137e:	e00d      	b.n	800139c <PrepareIntialPacket+0x94>
  {
    p_data[i++] = astring[j++];
 8001380:	6a3b      	ldr	r3, [r7, #32]
 8001382:	1c5a      	adds	r2, r3, #1
 8001384:	623a      	str	r2, [r7, #32]
 8001386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001388:	1c51      	adds	r1, r2, #1
 800138a:	6279      	str	r1, [r7, #36]	; 0x24
 800138c:	68f9      	ldr	r1, [r7, #12]
 800138e:	440a      	add	r2, r1
 8001390:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001394:	440b      	add	r3, r1
 8001396:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800139a:	7013      	strb	r3, [r2, #0]
  while (astring[j] != '\0')
 800139c:	f107 0214 	add.w	r2, r7, #20
 80013a0:	6a3b      	ldr	r3, [r7, #32]
 80013a2:	4413      	add	r3, r2
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1ea      	bne.n	8001380 <PrepareIntialPacket+0x78>
  }

  /* padding with zeros */
  for (j = i; j < PACKET_SIZE + PACKET_DATA_INDEX; j++)
 80013aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ac:	623b      	str	r3, [r7, #32]
 80013ae:	e007      	b.n	80013c0 <PrepareIntialPacket+0xb8>
  {
    p_data[j] = 0;
 80013b0:	68fa      	ldr	r2, [r7, #12]
 80013b2:	6a3b      	ldr	r3, [r7, #32]
 80013b4:	4413      	add	r3, r2
 80013b6:	2200      	movs	r2, #0
 80013b8:	701a      	strb	r2, [r3, #0]
  for (j = i; j < PACKET_SIZE + PACKET_DATA_INDEX; j++)
 80013ba:	6a3b      	ldr	r3, [r7, #32]
 80013bc:	3301      	adds	r3, #1
 80013be:	623b      	str	r3, [r7, #32]
 80013c0:	6a3b      	ldr	r3, [r7, #32]
 80013c2:	2b83      	cmp	r3, #131	; 0x83
 80013c4:	d9f4      	bls.n	80013b0 <PrepareIntialPacket+0xa8>
  }
}
 80013c6:	bf00      	nop
 80013c8:	3728      	adds	r7, #40	; 0x28
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <PreparePacket>:
  * @param  pkt_nr: number of the packet
  * @param  size_blk: length of the block to be sent in bytes
  * @retval None
  */
static void PreparePacket(uint8_t *p_source, uint8_t *p_packet, uint8_t pkt_nr, uint32_t size_blk)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b089      	sub	sp, #36	; 0x24
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	60f8      	str	r0, [r7, #12]
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	4613      	mov	r3, r2
 80013dc:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_record;
  uint32_t i, size, packet_size;

  /* Make first three packet */
  packet_size = size_blk >= PACKET_1K_SIZE ? PACKET_1K_SIZE : PACKET_SIZE;
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013e4:	d302      	bcc.n	80013ec <PreparePacket+0x1e>
 80013e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013ea:	e000      	b.n	80013ee <PreparePacket+0x20>
 80013ec:	2380      	movs	r3, #128	; 0x80
 80013ee:	617b      	str	r3, [r7, #20]
  size = size_blk < packet_size ? size_blk : packet_size;
 80013f0:	697a      	ldr	r2, [r7, #20]
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	4293      	cmp	r3, r2
 80013f6:	bf28      	it	cs
 80013f8:	4613      	movcs	r3, r2
 80013fa:	613b      	str	r3, [r7, #16]
  if (packet_size == PACKET_1K_SIZE)
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001402:	d104      	bne.n	800140e <PreparePacket+0x40>
  {
    p_packet[PACKET_START_INDEX] = STX;
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	3301      	adds	r3, #1
 8001408:	2202      	movs	r2, #2
 800140a:	701a      	strb	r2, [r3, #0]
 800140c:	e003      	b.n	8001416 <PreparePacket+0x48>
  }
  else
  {
    p_packet[PACKET_START_INDEX] = SOH;
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	3301      	adds	r3, #1
 8001412:	2201      	movs	r2, #1
 8001414:	701a      	strb	r2, [r3, #0]
  }
  p_packet[PACKET_NUMBER_INDEX] = pkt_nr;
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	3302      	adds	r3, #2
 800141a:	79fa      	ldrb	r2, [r7, #7]
 800141c:	701a      	strb	r2, [r3, #0]
  p_packet[PACKET_CNUMBER_INDEX] = (~pkt_nr);
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	3303      	adds	r3, #3
 8001422:	79fa      	ldrb	r2, [r7, #7]
 8001424:	43d2      	mvns	r2, r2
 8001426:	b2d2      	uxtb	r2, r2
 8001428:	701a      	strb	r2, [r3, #0]
  p_record = p_source;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	61fb      	str	r3, [r7, #28]

  /* Filename packet has valid data */
  for (i = PACKET_DATA_INDEX; i < size + PACKET_DATA_INDEX;i++)
 800142e:	2304      	movs	r3, #4
 8001430:	61bb      	str	r3, [r7, #24]
 8001432:	e00a      	b.n	800144a <PreparePacket+0x7c>
  {
    p_packet[i] = *p_record++;
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	1c5a      	adds	r2, r3, #1
 8001438:	61fa      	str	r2, [r7, #28]
 800143a:	68b9      	ldr	r1, [r7, #8]
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	440a      	add	r2, r1
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	7013      	strb	r3, [r2, #0]
  for (i = PACKET_DATA_INDEX; i < size + PACKET_DATA_INDEX;i++)
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	3301      	adds	r3, #1
 8001448:	61bb      	str	r3, [r7, #24]
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	3304      	adds	r3, #4
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	429a      	cmp	r2, r3
 8001452:	d3ef      	bcc.n	8001434 <PreparePacket+0x66>
  }
  if ( size  <= packet_size)
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	429a      	cmp	r2, r3
 800145a:	d810      	bhi.n	800147e <PreparePacket+0xb0>
  {
    for (i = size + PACKET_DATA_INDEX; i < packet_size + PACKET_DATA_INDEX; i++)
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	3304      	adds	r3, #4
 8001460:	61bb      	str	r3, [r7, #24]
 8001462:	e007      	b.n	8001474 <PreparePacket+0xa6>
    {
      p_packet[i] = 0x1A; /* EOF (0x1A) or 0x00 */
 8001464:	68ba      	ldr	r2, [r7, #8]
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	4413      	add	r3, r2
 800146a:	221a      	movs	r2, #26
 800146c:	701a      	strb	r2, [r3, #0]
    for (i = size + PACKET_DATA_INDEX; i < packet_size + PACKET_DATA_INDEX; i++)
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	3301      	adds	r3, #1
 8001472:	61bb      	str	r3, [r7, #24]
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	3304      	adds	r3, #4
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	429a      	cmp	r2, r3
 800147c:	d3f2      	bcc.n	8001464 <PreparePacket+0x96>
    }
  }
}
 800147e:	bf00      	nop
 8001480:	3724      	adds	r7, #36	; 0x24
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <UpdateCRC16>:
  * @param  crc_in input value 
  * @param  input byte
  * @retval None
  */
uint16_t UpdateCRC16(uint16_t crc_in, uint8_t byte)
{
 800148a:	b480      	push	{r7}
 800148c:	b085      	sub	sp, #20
 800148e:	af00      	add	r7, sp, #0
 8001490:	4603      	mov	r3, r0
 8001492:	460a      	mov	r2, r1
 8001494:	80fb      	strh	r3, [r7, #6]
 8001496:	4613      	mov	r3, r2
 8001498:	717b      	strb	r3, [r7, #5]
  uint32_t crc = crc_in;
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	60fb      	str	r3, [r7, #12]
  uint32_t in = byte | 0x100;
 800149e:	797b      	ldrb	r3, [r7, #5]
 80014a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014a4:	60bb      	str	r3, [r7, #8]

  do
  {
    crc <<= 1;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	60fb      	str	r3, [r7, #12]
    in <<= 1;
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	60bb      	str	r3, [r7, #8]
    if(in & 0x100)
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d002      	beq.n	80014c2 <UpdateCRC16+0x38>
      ++crc;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	3301      	adds	r3, #1
 80014c0:	60fb      	str	r3, [r7, #12]
    if(crc & 0x10000)
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d005      	beq.n	80014d8 <UpdateCRC16+0x4e>
      crc ^= 0x1021;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 80014d2:	f083 0301 	eor.w	r3, r3, #1
 80014d6:	60fb      	str	r3, [r7, #12]
  }
  
  while(!(in & 0x10000));
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d0e1      	beq.n	80014a6 <UpdateCRC16+0x1c>

  return crc & 0xffffu;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	b29b      	uxth	r3, r3
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3714      	adds	r7, #20
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr

080014f2 <Cal_CRC16>:
  * @param  data
  * @param  length
  * @retval None
  */
uint16_t Cal_CRC16(const uint8_t* p_data, uint32_t size)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b084      	sub	sp, #16
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
 80014fa:	6039      	str	r1, [r7, #0]
  uint32_t crc = 0;
 80014fc:	2300      	movs	r3, #0
 80014fe:	60fb      	str	r3, [r7, #12]
  const uint8_t* dataEnd = p_data+size;
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	4413      	add	r3, r2
 8001506:	60bb      	str	r3, [r7, #8]

  while(p_data < dataEnd)
 8001508:	e00a      	b.n	8001520 <Cal_CRC16+0x2e>
    crc = UpdateCRC16(crc, *p_data++);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	b298      	uxth	r0, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	1c5a      	adds	r2, r3, #1
 8001512:	607a      	str	r2, [r7, #4]
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	4619      	mov	r1, r3
 8001518:	f7ff ffb7 	bl	800148a <UpdateCRC16>
 800151c:	4603      	mov	r3, r0
 800151e:	60fb      	str	r3, [r7, #12]
  while(p_data < dataEnd)
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	429a      	cmp	r2, r3
 8001526:	d3f0      	bcc.n	800150a <Cal_CRC16+0x18>
 
  crc = UpdateCRC16(crc, 0);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	b29b      	uxth	r3, r3
 800152c:	2100      	movs	r1, #0
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ffab 	bl	800148a <UpdateCRC16>
 8001534:	4603      	mov	r3, r0
 8001536:	60fb      	str	r3, [r7, #12]
  crc = UpdateCRC16(crc, 0);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	b29b      	uxth	r3, r3
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff ffa3 	bl	800148a <UpdateCRC16>
 8001544:	4603      	mov	r3, r0
 8001546:	60fb      	str	r3, [r7, #12]

  return crc&0xffffu;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	b29b      	uxth	r3, r3
}
 800154c:	4618      	mov	r0, r3
 800154e:	3710      	adds	r7, #16
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <Ymodem_Receive>:
  * @brief  Receive a file using the ymodem protocol with CRC16.
  * @param  p_size The size of the file.
  * @retval COM_StatusTypeDef result of reception/programming
  */
COM_StatusTypeDef Ymodem_Receive ( uint32_t *p_size )
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b092      	sub	sp, #72	; 0x48
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t i, packet_length, session_done = 0, file_done, errors = 0, session_begin = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	643b      	str	r3, [r7, #64]	; 0x40
 8001560:	2300      	movs	r3, #0
 8001562:	63bb      	str	r3, [r7, #56]	; 0x38
 8001564:	2300      	movs	r3, #0
 8001566:	637b      	str	r3, [r7, #52]	; 0x34
 // uint32_t flashdestination;
  uint32_t ramsource, filesize, packets_received;
  uint8_t *file_ptr;
  uint8_t file_size[FILE_SIZE_LENGTH], tmp;
  COM_StatusTypeDef result = COM_OK;
 8001568:	2300      	movs	r3, #0
 800156a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Initialize flashdestination variable */
  flashdestination = APPLICATION_ADDRESS;
 800156e:	4b86      	ldr	r3, [pc, #536]	; (8001788 <Ymodem_Receive+0x234>)
 8001570:	4a86      	ldr	r2, [pc, #536]	; (800178c <Ymodem_Receive+0x238>)
 8001572:	601a      	str	r2, [r3, #0]

  while ((session_done == 0) && (result == COM_OK))
 8001574:	e0fa      	b.n	800176c <Ymodem_Receive+0x218>
  {
    packets_received = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	633b      	str	r3, [r7, #48]	; 0x30
    file_done = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	63fb      	str	r3, [r7, #60]	; 0x3c
    while ((file_done == 0) && (result == COM_OK))
 800157e:	e0ed      	b.n	800175c <Ymodem_Receive+0x208>
    {
      switch (ReceivePacket(aPacketData, &packet_length, DOWNLOAD_TIMEOUT))
 8001580:	f107 0320 	add.w	r3, r7, #32
 8001584:	f241 3288 	movw	r2, #5000	; 0x1388
 8001588:	4619      	mov	r1, r3
 800158a:	4881      	ldr	r0, [pc, #516]	; (8001790 <Ymodem_Receive+0x23c>)
 800158c:	f7ff fe22 	bl	80011d4 <ReceivePacket>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d003      	beq.n	800159e <Ymodem_Receive+0x4a>
 8001596:	2b02      	cmp	r3, #2
 8001598:	f000 80c1 	beq.w	800171e <Ymodem_Receive+0x1ca>
 800159c:	e0c9      	b.n	8001732 <Ymodem_Receive+0x1de>
      {
        case HAL_OK:
          errors = 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	63bb      	str	r3, [r7, #56]	; 0x38
          switch (packet_length)
 80015a2:	6a3b      	ldr	r3, [r7, #32]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d008      	beq.n	80015ba <Ymodem_Receive+0x66>
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d10c      	bne.n	80015c6 <Ymodem_Receive+0x72>
          {
            case 2:
              /* Abort by sender */
              Serial_PutByte(ACK);
 80015ac:	2006      	movs	r0, #6
 80015ae:	f7ff f8f3 	bl	8000798 <Serial_PutByte>
              result = COM_ABORT;
 80015b2:	2302      	movs	r3, #2
 80015b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
              break;
 80015b8:	e0b0      	b.n	800171c <Ymodem_Receive+0x1c8>
            case 0:
              /* End of transmission */
              Serial_PutByte(ACK);
 80015ba:	2006      	movs	r0, #6
 80015bc:	f7ff f8ec 	bl	8000798 <Serial_PutByte>
              file_done = 1;
 80015c0:	2301      	movs	r3, #1
 80015c2:	63fb      	str	r3, [r7, #60]	; 0x3c
              break;
 80015c4:	e0aa      	b.n	800171c <Ymodem_Receive+0x1c8>
            default:
              /* Normal packet */
              if (aPacketData[PACKET_NUMBER_INDEX] != (uint8_t)packets_received)
 80015c6:	4b72      	ldr	r3, [pc, #456]	; (8001790 <Ymodem_Receive+0x23c>)
 80015c8:	789a      	ldrb	r2, [r3, #2]
 80015ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d003      	beq.n	80015da <Ymodem_Receive+0x86>
              {
                Serial_PutByte(NAK);
 80015d2:	2015      	movs	r0, #21
 80015d4:	f7ff f8e0 	bl	8000798 <Serial_PutByte>
                  }
                }
                packets_received ++;
                session_begin = 1;
              }
              break;
 80015d8:	e09f      	b.n	800171a <Ymodem_Receive+0x1c6>
                if (packets_received == 0)
 80015da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d177      	bne.n	80016d0 <Ymodem_Receive+0x17c>
                  if (aPacketData[PACKET_DATA_INDEX] != 0)
 80015e0:	4b6b      	ldr	r3, [pc, #428]	; (8001790 <Ymodem_Receive+0x23c>)
 80015e2:	791b      	ldrb	r3, [r3, #4]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d06b      	beq.n	80016c0 <Ymodem_Receive+0x16c>
                    i = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	647b      	str	r3, [r7, #68]	; 0x44
                    file_ptr = aPacketData + PACKET_DATA_INDEX;
 80015ec:	4b69      	ldr	r3, [pc, #420]	; (8001794 <Ymodem_Receive+0x240>)
 80015ee:	62fb      	str	r3, [r7, #44]	; 0x2c
                    while ( (*file_ptr != 0) && (i < FILE_NAME_LENGTH))
 80015f0:	e008      	b.n	8001604 <Ymodem_Receive+0xb0>
                      aFileName[i++] = *file_ptr++;
 80015f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015f4:	1c53      	adds	r3, r2, #1
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015fa:	1c59      	adds	r1, r3, #1
 80015fc:	6479      	str	r1, [r7, #68]	; 0x44
 80015fe:	7811      	ldrb	r1, [r2, #0]
 8001600:	4a65      	ldr	r2, [pc, #404]	; (8001798 <Ymodem_Receive+0x244>)
 8001602:	54d1      	strb	r1, [r2, r3]
                    while ( (*file_ptr != 0) && (i < FILE_NAME_LENGTH))
 8001604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d002      	beq.n	8001612 <Ymodem_Receive+0xbe>
 800160c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800160e:	2b3f      	cmp	r3, #63	; 0x3f
 8001610:	d9ef      	bls.n	80015f2 <Ymodem_Receive+0x9e>
                    aFileName[i++] = '\0';
 8001612:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001614:	1c5a      	adds	r2, r3, #1
 8001616:	647a      	str	r2, [r7, #68]	; 0x44
 8001618:	4a5f      	ldr	r2, [pc, #380]	; (8001798 <Ymodem_Receive+0x244>)
 800161a:	2100      	movs	r1, #0
 800161c:	54d1      	strb	r1, [r2, r3]
                    i = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	647b      	str	r3, [r7, #68]	; 0x44
                    file_ptr ++;
 8001622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001624:	3301      	adds	r3, #1
 8001626:	62fb      	str	r3, [r7, #44]	; 0x2c
                    while ( (*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 8001628:	e00b      	b.n	8001642 <Ymodem_Receive+0xee>
                      file_size[i++] = *file_ptr++;
 800162a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800162c:	1c53      	adds	r3, r2, #1
 800162e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001630:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001632:	1c59      	adds	r1, r3, #1
 8001634:	6479      	str	r1, [r7, #68]	; 0x44
 8001636:	7812      	ldrb	r2, [r2, #0]
 8001638:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800163c:	440b      	add	r3, r1
 800163e:	f803 2c3c 	strb.w	r2, [r3, #-60]
                    while ( (*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 8001642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	2b20      	cmp	r3, #32
 8001648:	d002      	beq.n	8001650 <Ymodem_Receive+0xfc>
 800164a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800164c:	2b0f      	cmp	r3, #15
 800164e:	d9ec      	bls.n	800162a <Ymodem_Receive+0xd6>
                    file_size[i++] = '\0';
 8001650:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001652:	1c5a      	adds	r2, r3, #1
 8001654:	647a      	str	r2, [r7, #68]	; 0x44
 8001656:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800165a:	4413      	add	r3, r2
 800165c:	2200      	movs	r2, #0
 800165e:	f803 2c3c 	strb.w	r2, [r3, #-60]
                    Str2Int(file_size, &filesize);
 8001662:	f107 021c 	add.w	r2, r7, #28
 8001666:	f107 030c 	add.w	r3, r7, #12
 800166a:	4611      	mov	r1, r2
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe ff7f 	bl	8000570 <Str2Int>
                    if (*p_size > (USER_FLASH_SIZE + 1))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a49      	ldr	r2, [pc, #292]	; (800179c <Ymodem_Receive+0x248>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d914      	bls.n	80016a6 <Ymodem_Receive+0x152>
                      tmp = CA;
 800167c:	2318      	movs	r3, #24
 800167e:	72fb      	strb	r3, [r7, #11]
                      HAL_UART_Transmit(&UartHandle, &tmp, 1, NAK_TIMEOUT);
 8001680:	f107 010b 	add.w	r1, r7, #11
 8001684:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001688:	2201      	movs	r2, #1
 800168a:	4845      	ldr	r0, [pc, #276]	; (80017a0 <Ymodem_Receive+0x24c>)
 800168c:	f001 fef1 	bl	8003472 <HAL_UART_Transmit>
                      HAL_UART_Transmit(&UartHandle, &tmp, 1, NAK_TIMEOUT);
 8001690:	f107 010b 	add.w	r1, r7, #11
 8001694:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001698:	2201      	movs	r2, #1
 800169a:	4841      	ldr	r0, [pc, #260]	; (80017a0 <Ymodem_Receive+0x24c>)
 800169c:	f001 fee9 	bl	8003472 <HAL_UART_Transmit>
                      result = COM_LIMIT;
 80016a0:	2305      	movs	r3, #5
 80016a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                    FLASH_If_Erase(APPLICATION_ADDRESS);
 80016a6:	4839      	ldr	r0, [pc, #228]	; (800178c <Ymodem_Receive+0x238>)
 80016a8:	f7ff f89e 	bl	80007e8 <FLASH_If_Erase>
                    *p_size = filesize;
 80016ac:	69fa      	ldr	r2, [r7, #28]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	601a      	str	r2, [r3, #0]
                    Serial_PutByte(ACK);
 80016b2:	2006      	movs	r0, #6
 80016b4:	f7ff f870 	bl	8000798 <Serial_PutByte>
                    Serial_PutByte(CRC16);
 80016b8:	2043      	movs	r0, #67	; 0x43
 80016ba:	f7ff f86d 	bl	8000798 <Serial_PutByte>
 80016be:	e027      	b.n	8001710 <Ymodem_Receive+0x1bc>
                    Serial_PutByte(ACK);
 80016c0:	2006      	movs	r0, #6
 80016c2:	f7ff f869 	bl	8000798 <Serial_PutByte>
                    file_done = 1;
 80016c6:	2301      	movs	r3, #1
 80016c8:	63fb      	str	r3, [r7, #60]	; 0x3c
                    session_done = 1;
 80016ca:	2301      	movs	r3, #1
 80016cc:	643b      	str	r3, [r7, #64]	; 0x40
                    break;
 80016ce:	e025      	b.n	800171c <Ymodem_Receive+0x1c8>
                  ramsource = (uint32_t) & aPacketData[PACKET_DATA_INDEX];
 80016d0:	4b30      	ldr	r3, [pc, #192]	; (8001794 <Ymodem_Receive+0x240>)
 80016d2:	627b      	str	r3, [r7, #36]	; 0x24
                  if (FLASH_If_Write(flashdestination, (uint32_t*) ramsource, packet_length/4) == FLASHIF_OK)
 80016d4:	4b2c      	ldr	r3, [pc, #176]	; (8001788 <Ymodem_Receive+0x234>)
 80016d6:	6818      	ldr	r0, [r3, #0]
 80016d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80016da:	6a3b      	ldr	r3, [r7, #32]
 80016dc:	089b      	lsrs	r3, r3, #2
 80016de:	461a      	mov	r2, r3
 80016e0:	f7ff f8a8 	bl	8000834 <FLASH_If_Write>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d109      	bne.n	80016fe <Ymodem_Receive+0x1aa>
                    flashdestination += packet_length;
 80016ea:	4b27      	ldr	r3, [pc, #156]	; (8001788 <Ymodem_Receive+0x234>)
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	6a3b      	ldr	r3, [r7, #32]
 80016f0:	4413      	add	r3, r2
 80016f2:	4a25      	ldr	r2, [pc, #148]	; (8001788 <Ymodem_Receive+0x234>)
 80016f4:	6013      	str	r3, [r2, #0]
                    Serial_PutByte(ACK);
 80016f6:	2006      	movs	r0, #6
 80016f8:	f7ff f84e 	bl	8000798 <Serial_PutByte>
 80016fc:	e008      	b.n	8001710 <Ymodem_Receive+0x1bc>
                    Serial_PutByte(CA);
 80016fe:	2018      	movs	r0, #24
 8001700:	f7ff f84a 	bl	8000798 <Serial_PutByte>
                    Serial_PutByte(CA);
 8001704:	2018      	movs	r0, #24
 8001706:	f7ff f847 	bl	8000798 <Serial_PutByte>
                    result = COM_DATA;
 800170a:	2304      	movs	r3, #4
 800170c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                packets_received ++;
 8001710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001712:	3301      	adds	r3, #1
 8001714:	633b      	str	r3, [r7, #48]	; 0x30
                session_begin = 1;
 8001716:	2301      	movs	r3, #1
 8001718:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 800171a:	bf00      	nop
          }
          break;
 800171c:	e01e      	b.n	800175c <Ymodem_Receive+0x208>
        case HAL_BUSY: /* Abort actually */
          Serial_PutByte(CA);
 800171e:	2018      	movs	r0, #24
 8001720:	f7ff f83a 	bl	8000798 <Serial_PutByte>
          Serial_PutByte(CA);
 8001724:	2018      	movs	r0, #24
 8001726:	f7ff f837 	bl	8000798 <Serial_PutByte>
          result = COM_ABORT;
 800172a:	2302      	movs	r3, #2
 800172c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
          break;
 8001730:	e014      	b.n	800175c <Ymodem_Receive+0x208>
        default:
          if (session_begin > 0)
 8001732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001734:	2b00      	cmp	r3, #0
 8001736:	d002      	beq.n	800173e <Ymodem_Receive+0x1ea>
          {
            errors ++;
 8001738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800173a:	3301      	adds	r3, #1
 800173c:	63bb      	str	r3, [r7, #56]	; 0x38
          }
          if (errors > MAX_ERRORS)
 800173e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001740:	2b05      	cmp	r3, #5
 8001742:	d907      	bls.n	8001754 <Ymodem_Receive+0x200>
          {
            /* Abort communication */
            Serial_PutByte(CA);
 8001744:	2018      	movs	r0, #24
 8001746:	f7ff f827 	bl	8000798 <Serial_PutByte>
            Serial_PutByte(CA);
 800174a:	2018      	movs	r0, #24
 800174c:	f7ff f824 	bl	8000798 <Serial_PutByte>
            NVIC_SystemReset();
 8001750:	f7ff fd2c 	bl	80011ac <__NVIC_SystemReset>
          }
          else
          {
            Serial_PutByte(CRC16); /* Ask for a packet */
 8001754:	2043      	movs	r0, #67	; 0x43
 8001756:	f7ff f81f 	bl	8000798 <Serial_PutByte>
          }
          break;
 800175a:	bf00      	nop
    while ((file_done == 0) && (result == COM_OK))
 800175c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800175e:	2b00      	cmp	r3, #0
 8001760:	d104      	bne.n	800176c <Ymodem_Receive+0x218>
 8001762:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001766:	2b00      	cmp	r3, #0
 8001768:	f43f af0a 	beq.w	8001580 <Ymodem_Receive+0x2c>
  while ((session_done == 0) && (result == COM_OK))
 800176c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800176e:	2b00      	cmp	r3, #0
 8001770:	d104      	bne.n	800177c <Ymodem_Receive+0x228>
 8001772:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001776:	2b00      	cmp	r3, #0
 8001778:	f43f aefd 	beq.w	8001576 <Ymodem_Receive+0x22>
      }
    }
  }
  return result;
 800177c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8001780:	4618      	mov	r0, r3
 8001782:	3748      	adds	r7, #72	; 0x48
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	200004c8 	.word	0x200004c8
 800178c:	08010000 	.word	0x08010000
 8001790:	200000c0 	.word	0x200000c0
 8001794:	200000c4 	.word	0x200000c4
 8001798:	20000080 	.word	0x20000080
 800179c:	000f0001 	.word	0x000f0001
 80017a0:	20000030 	.word	0x20000030

080017a4 <Ymodem_Transmit>:
  * @param  p_file_name: Name of the file sent
  * @param  file_size: Size of the transmission
  * @retval COM_StatusTypeDef result of the communication
  */
COM_StatusTypeDef Ymodem_Transmit (uint8_t *p_buf, const uint8_t *p_file_name, uint32_t file_size)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08e      	sub	sp, #56	; 0x38
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  uint32_t errors = 0, ack_recpt = 0, size = 0, pkt_size;
 80017b0:	2300      	movs	r3, #0
 80017b2:	637b      	str	r3, [r7, #52]	; 0x34
 80017b4:	2300      	movs	r3, #0
 80017b6:	633b      	str	r3, [r7, #48]	; 0x30
 80017b8:	2300      	movs	r3, #0
 80017ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint8_t *p_buf_int;
  COM_StatusTypeDef result = COM_OK;
 80017bc:	2300      	movs	r3, #0
 80017be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t blk_number = 1;
 80017c2:	2301      	movs	r3, #1
 80017c4:	61fb      	str	r3, [r7, #28]
#else /* CRC16_F */   
  uint8_t temp_chksum;
#endif /* CRC16_F */  

  /* Prepare first block - header */
  PrepareIntialPacket(aPacketData, p_file_name, file_size);
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	68b9      	ldr	r1, [r7, #8]
 80017ca:	4896      	ldr	r0, [pc, #600]	; (8001a24 <Ymodem_Transmit+0x280>)
 80017cc:	f7ff fd9c 	bl	8001308 <PrepareIntialPacket>

  while (( !ack_recpt ) && ( result == COM_OK ))
 80017d0:	e04c      	b.n	800186c <Ymodem_Transmit+0xc8>
  {
    /* Send Packet */
    HAL_UART_Transmit(&UartHandle, &aPacketData[PACKET_START_INDEX], PACKET_SIZE + PACKET_HEADER_SIZE, NAK_TIMEOUT);
 80017d2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80017d6:	2283      	movs	r2, #131	; 0x83
 80017d8:	4993      	ldr	r1, [pc, #588]	; (8001a28 <Ymodem_Transmit+0x284>)
 80017da:	4894      	ldr	r0, [pc, #592]	; (8001a2c <Ymodem_Transmit+0x288>)
 80017dc:	f001 fe49 	bl	8003472 <HAL_UART_Transmit>

    /* Send CRC or Check Sum based on CRC16_F */
#ifdef CRC16_F    
    temp_crc = Cal_CRC16(&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
 80017e0:	2180      	movs	r1, #128	; 0x80
 80017e2:	4893      	ldr	r0, [pc, #588]	; (8001a30 <Ymodem_Transmit+0x28c>)
 80017e4:	f7ff fe85 	bl	80014f2 <Cal_CRC16>
 80017e8:	4603      	mov	r3, r0
 80017ea:	617b      	str	r3, [r7, #20]
    Serial_PutByte(temp_crc >> 8);
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	0a1b      	lsrs	r3, r3, #8
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7fe ffd0 	bl	8000798 <Serial_PutByte>
    Serial_PutByte(temp_crc & 0xFF);
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7fe ffcb 	bl	8000798 <Serial_PutByte>
    temp_chksum = CalcChecksum (&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
    Serial_PutByte(temp_chksum);
#endif /* CRC16_F */

    /* Wait for Ack and 'C' */
    if (HAL_UART_Receive(&UartHandle, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK)
 8001802:	f107 0110 	add.w	r1, r7, #16
 8001806:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800180a:	2201      	movs	r2, #1
 800180c:	4887      	ldr	r0, [pc, #540]	; (8001a2c <Ymodem_Transmit+0x288>)
 800180e:	f001 fec9 	bl	80035a4 <HAL_UART_Receive>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d120      	bne.n	800185a <Ymodem_Transmit+0xb6>
    {
      if (a_rx_ctrl[0] == ACK)
 8001818:	7c3b      	ldrb	r3, [r7, #16]
 800181a:	2b06      	cmp	r3, #6
 800181c:	d102      	bne.n	8001824 <Ymodem_Transmit+0x80>
      {
        ack_recpt = 1;
 800181e:	2301      	movs	r3, #1
 8001820:	633b      	str	r3, [r7, #48]	; 0x30
 8001822:	e01d      	b.n	8001860 <Ymodem_Transmit+0xbc>
      }
      else if (a_rx_ctrl[0] == CA)
 8001824:	7c3b      	ldrb	r3, [r7, #16]
 8001826:	2b18      	cmp	r3, #24
 8001828:	d11a      	bne.n	8001860 <Ymodem_Transmit+0xbc>
      {
        if ((HAL_UART_Receive(&UartHandle, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK) && (a_rx_ctrl[0] == CA))
 800182a:	f107 0110 	add.w	r1, r7, #16
 800182e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001832:	2201      	movs	r2, #1
 8001834:	487d      	ldr	r0, [pc, #500]	; (8001a2c <Ymodem_Transmit+0x288>)
 8001836:	f001 feb5 	bl	80035a4 <HAL_UART_Receive>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d10f      	bne.n	8001860 <Ymodem_Transmit+0xbc>
 8001840:	7c3b      	ldrb	r3, [r7, #16]
 8001842:	2b18      	cmp	r3, #24
 8001844:	d10c      	bne.n	8001860 <Ymodem_Transmit+0xbc>
        {
          HAL_Delay( 2 );
 8001846:	2002      	movs	r0, #2
 8001848:	f000 f9d8 	bl	8001bfc <HAL_Delay>
          __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 800184c:	4b77      	ldr	r3, [pc, #476]	; (8001a2c <Ymodem_Transmit+0x288>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
          result = COM_ABORT;
 8001852:	2302      	movs	r3, #2
 8001854:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001858:	e002      	b.n	8001860 <Ymodem_Transmit+0xbc>
        }
      }
    }
    else
    {
      errors++;
 800185a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800185c:	3301      	adds	r3, #1
 800185e:	637b      	str	r3, [r7, #52]	; 0x34
    }
    if (errors >= MAX_ERRORS)
 8001860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001862:	2b04      	cmp	r3, #4
 8001864:	d902      	bls.n	800186c <Ymodem_Transmit+0xc8>
    {
      result = COM_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  while (( !ack_recpt ) && ( result == COM_OK ))
 800186c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800186e:	2b00      	cmp	r3, #0
 8001870:	d103      	bne.n	800187a <Ymodem_Transmit+0xd6>
 8001872:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0ab      	beq.n	80017d2 <Ymodem_Transmit+0x2e>
    }
  }

  p_buf_int = p_buf;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
  size = file_size;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Here 1024 bytes length is used to send the packets */
  while ((size) && (result == COM_OK ))
 8001882:	e071      	b.n	8001968 <Ymodem_Transmit+0x1c4>
  {
    /* Prepare next packet */
    PreparePacket(p_buf_int, aPacketData, blk_number, size);
 8001884:	69fb      	ldr	r3, [r7, #28]
 8001886:	b2da      	uxtb	r2, r3
 8001888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800188a:	4966      	ldr	r1, [pc, #408]	; (8001a24 <Ymodem_Transmit+0x280>)
 800188c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800188e:	f7ff fd9e 	bl	80013ce <PreparePacket>
    ack_recpt = 0;
 8001892:	2300      	movs	r3, #0
 8001894:	633b      	str	r3, [r7, #48]	; 0x30
    a_rx_ctrl[0] = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	743b      	strb	r3, [r7, #16]
    errors = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	637b      	str	r3, [r7, #52]	; 0x34

    /* Resend packet if NAK for few times else end of communication */
    while (( !ack_recpt ) && ( result == COM_OK ))
 800189e:	e05c      	b.n	800195a <Ymodem_Transmit+0x1b6>
    {
      /* Send next packet */
      if (size >= PACKET_1K_SIZE)
 80018a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018a6:	d303      	bcc.n	80018b0 <Ymodem_Transmit+0x10c>
      {
        pkt_size = PACKET_1K_SIZE;
 80018a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80018ae:	e001      	b.n	80018b4 <Ymodem_Transmit+0x110>
      }
      else
      {
        pkt_size = PACKET_SIZE;
 80018b0:	2380      	movs	r3, #128	; 0x80
 80018b2:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      HAL_UART_Transmit(&UartHandle, &aPacketData[PACKET_START_INDEX], pkt_size + PACKET_HEADER_SIZE, NAK_TIMEOUT);
 80018b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	3303      	adds	r3, #3
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80018c0:	4959      	ldr	r1, [pc, #356]	; (8001a28 <Ymodem_Transmit+0x284>)
 80018c2:	485a      	ldr	r0, [pc, #360]	; (8001a2c <Ymodem_Transmit+0x288>)
 80018c4:	f001 fdd5 	bl	8003472 <HAL_UART_Transmit>
      
      /* Send CRC or Check Sum based on CRC16_F */
#ifdef CRC16_F    
      temp_crc = Cal_CRC16(&aPacketData[PACKET_DATA_INDEX], pkt_size);
 80018c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018ca:	4859      	ldr	r0, [pc, #356]	; (8001a30 <Ymodem_Transmit+0x28c>)
 80018cc:	f7ff fe11 	bl	80014f2 <Cal_CRC16>
 80018d0:	4603      	mov	r3, r0
 80018d2:	617b      	str	r3, [r7, #20]
      Serial_PutByte(temp_crc >> 8);
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	0a1b      	lsrs	r3, r3, #8
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	4618      	mov	r0, r3
 80018dc:	f7fe ff5c 	bl	8000798 <Serial_PutByte>
      Serial_PutByte(temp_crc & 0xFF);
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7fe ff57 	bl	8000798 <Serial_PutByte>
      temp_chksum = CalcChecksum (&aPacketData[PACKET_DATA_INDEX], pkt_size);
      Serial_PutByte(temp_chksum);
#endif /* CRC16_F */
      
      /* Wait for Ack */
      if ((HAL_UART_Receive(&UartHandle, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK) && (a_rx_ctrl[0] == ACK))
 80018ea:	f107 0110 	add.w	r1, r7, #16
 80018ee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80018f2:	2201      	movs	r2, #1
 80018f4:	484d      	ldr	r0, [pc, #308]	; (8001a2c <Ymodem_Transmit+0x288>)
 80018f6:	f001 fe55 	bl	80035a4 <HAL_UART_Receive>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d123      	bne.n	8001948 <Ymodem_Transmit+0x1a4>
 8001900:	7c3b      	ldrb	r3, [r7, #16]
 8001902:	2b06      	cmp	r3, #6
 8001904:	d120      	bne.n	8001948 <Ymodem_Transmit+0x1a4>
      {
        ack_recpt = 1;
 8001906:	2301      	movs	r3, #1
 8001908:	633b      	str	r3, [r7, #48]	; 0x30
        if (size > pkt_size)
 800190a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800190c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800190e:	429a      	cmp	r2, r3
 8001910:	d913      	bls.n	800193a <Ymodem_Transmit+0x196>
        {
          p_buf_int += pkt_size;
 8001912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001916:	4413      	add	r3, r2
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
          size -= pkt_size;
 800191a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800191c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (blk_number == (USER_FLASH_SIZE / PACKET_1K_SIZE))
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	f5b3 7f70 	cmp.w	r3, #960	; 0x3c0
 8001928:	d103      	bne.n	8001932 <Ymodem_Transmit+0x18e>
          {
            result = COM_LIMIT; /* boundary error */
 800192a:	2305      	movs	r3, #5
 800192c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        if (size > pkt_size)
 8001930:	e00d      	b.n	800194e <Ymodem_Transmit+0x1aa>
          }
          else
          {
            blk_number++;
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	3301      	adds	r3, #1
 8001936:	61fb      	str	r3, [r7, #28]
        if (size > pkt_size)
 8001938:	e009      	b.n	800194e <Ymodem_Transmit+0x1aa>
          }
        }
        else
        {
          p_buf_int += pkt_size;
 800193a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800193c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800193e:	4413      	add	r3, r2
 8001940:	627b      	str	r3, [r7, #36]	; 0x24
          size = 0;
 8001942:	2300      	movs	r3, #0
 8001944:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (size > pkt_size)
 8001946:	e002      	b.n	800194e <Ymodem_Transmit+0x1aa>
        }
      }
      else
      {
        errors++;
 8001948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800194a:	3301      	adds	r3, #1
 800194c:	637b      	str	r3, [r7, #52]	; 0x34
      }

      /* Resend packet if NAK  for a count of 10 else end of communication */
      if (errors >= MAX_ERRORS)
 800194e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001950:	2b04      	cmp	r3, #4
 8001952:	d902      	bls.n	800195a <Ymodem_Transmit+0x1b6>
      {
        result = COM_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while (( !ack_recpt ) && ( result == COM_OK ))
 800195a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800195c:	2b00      	cmp	r3, #0
 800195e:	d103      	bne.n	8001968 <Ymodem_Transmit+0x1c4>
 8001960:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001964:	2b00      	cmp	r3, #0
 8001966:	d09b      	beq.n	80018a0 <Ymodem_Transmit+0xfc>
  while ((size) && (result == COM_OK ))
 8001968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800196a:	2b00      	cmp	r3, #0
 800196c:	d003      	beq.n	8001976 <Ymodem_Transmit+0x1d2>
 800196e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001972:	2b00      	cmp	r3, #0
 8001974:	d086      	beq.n	8001884 <Ymodem_Transmit+0xe0>
      }
    }
  }

  /* Sending End Of Transmission char */
  ack_recpt = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	633b      	str	r3, [r7, #48]	; 0x30
  a_rx_ctrl[0] = 0x00;
 800197a:	2300      	movs	r3, #0
 800197c:	743b      	strb	r3, [r7, #16]
  errors = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	637b      	str	r3, [r7, #52]	; 0x34
  while (( !ack_recpt ) && ( result == COM_OK ))
 8001982:	e037      	b.n	80019f4 <Ymodem_Transmit+0x250>
  {
    Serial_PutByte(EOT);
 8001984:	2004      	movs	r0, #4
 8001986:	f7fe ff07 	bl	8000798 <Serial_PutByte>

    /* Wait for Ack */
    if (HAL_UART_Receive(&UartHandle, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK)
 800198a:	f107 0110 	add.w	r1, r7, #16
 800198e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001992:	2201      	movs	r2, #1
 8001994:	4825      	ldr	r0, [pc, #148]	; (8001a2c <Ymodem_Transmit+0x288>)
 8001996:	f001 fe05 	bl	80035a4 <HAL_UART_Receive>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d120      	bne.n	80019e2 <Ymodem_Transmit+0x23e>
    {
      if (a_rx_ctrl[0] == ACK)
 80019a0:	7c3b      	ldrb	r3, [r7, #16]
 80019a2:	2b06      	cmp	r3, #6
 80019a4:	d102      	bne.n	80019ac <Ymodem_Transmit+0x208>
      {
        ack_recpt = 1;
 80019a6:	2301      	movs	r3, #1
 80019a8:	633b      	str	r3, [r7, #48]	; 0x30
 80019aa:	e01d      	b.n	80019e8 <Ymodem_Transmit+0x244>
      }
      else if (a_rx_ctrl[0] == CA)
 80019ac:	7c3b      	ldrb	r3, [r7, #16]
 80019ae:	2b18      	cmp	r3, #24
 80019b0:	d11a      	bne.n	80019e8 <Ymodem_Transmit+0x244>
      {
        if ((HAL_UART_Receive(&UartHandle, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK) && (a_rx_ctrl[0] == CA))
 80019b2:	f107 0110 	add.w	r1, r7, #16
 80019b6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80019ba:	2201      	movs	r2, #1
 80019bc:	481b      	ldr	r0, [pc, #108]	; (8001a2c <Ymodem_Transmit+0x288>)
 80019be:	f001 fdf1 	bl	80035a4 <HAL_UART_Receive>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d10f      	bne.n	80019e8 <Ymodem_Transmit+0x244>
 80019c8:	7c3b      	ldrb	r3, [r7, #16]
 80019ca:	2b18      	cmp	r3, #24
 80019cc:	d10c      	bne.n	80019e8 <Ymodem_Transmit+0x244>
        {
          HAL_Delay( 2 );
 80019ce:	2002      	movs	r0, #2
 80019d0:	f000 f914 	bl	8001bfc <HAL_Delay>
          __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 80019d4:	4b15      	ldr	r3, [pc, #84]	; (8001a2c <Ymodem_Transmit+0x288>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
          result = COM_ABORT;
 80019da:	2302      	movs	r3, #2
 80019dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80019e0:	e002      	b.n	80019e8 <Ymodem_Transmit+0x244>
        }
      }
    }
    else
    {
      errors++;
 80019e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019e4:	3301      	adds	r3, #1
 80019e6:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if (errors >=  MAX_ERRORS)
 80019e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019ea:	2b04      	cmp	r3, #4
 80019ec:	d902      	bls.n	80019f4 <Ymodem_Transmit+0x250>
    {
      result = COM_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  while (( !ack_recpt ) && ( result == COM_OK ))
 80019f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d103      	bne.n	8001a02 <Ymodem_Transmit+0x25e>
 80019fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0c0      	beq.n	8001984 <Ymodem_Transmit+0x1e0>
    }
  }

  /* Empty packet sent - some terminal emulators need this to close session */
  if ( result == COM_OK )
 8001a02:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d14d      	bne.n	8001aa6 <Ymodem_Transmit+0x302>
  {
    /* Preparing an empty packet */
    aPacketData[PACKET_START_INDEX] = SOH;
 8001a0a:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <Ymodem_Transmit+0x280>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	705a      	strb	r2, [r3, #1]
    aPacketData[PACKET_NUMBER_INDEX] = 0;
 8001a10:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <Ymodem_Transmit+0x280>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	709a      	strb	r2, [r3, #2]
    aPacketData[PACKET_CNUMBER_INDEX] = 0xFF;
 8001a16:	4b03      	ldr	r3, [pc, #12]	; (8001a24 <Ymodem_Transmit+0x280>)
 8001a18:	22ff      	movs	r2, #255	; 0xff
 8001a1a:	70da      	strb	r2, [r3, #3]
    for (i = PACKET_DATA_INDEX; i < (PACKET_SIZE + PACKET_DATA_INDEX); i++)
 8001a1c:	2304      	movs	r3, #4
 8001a1e:	76fb      	strb	r3, [r7, #27]
 8001a20:	e00f      	b.n	8001a42 <Ymodem_Transmit+0x29e>
 8001a22:	bf00      	nop
 8001a24:	200000c0 	.word	0x200000c0
 8001a28:	200000c1 	.word	0x200000c1
 8001a2c:	20000030 	.word	0x20000030
 8001a30:	200000c4 	.word	0x200000c4
    {
      aPacketData [i] = 0x00;
 8001a34:	7efb      	ldrb	r3, [r7, #27]
 8001a36:	4a1f      	ldr	r2, [pc, #124]	; (8001ab4 <Ymodem_Transmit+0x310>)
 8001a38:	2100      	movs	r1, #0
 8001a3a:	54d1      	strb	r1, [r2, r3]
    for (i = PACKET_DATA_INDEX; i < (PACKET_SIZE + PACKET_DATA_INDEX); i++)
 8001a3c:	7efb      	ldrb	r3, [r7, #27]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	76fb      	strb	r3, [r7, #27]
 8001a42:	7efb      	ldrb	r3, [r7, #27]
 8001a44:	2b83      	cmp	r3, #131	; 0x83
 8001a46:	d9f5      	bls.n	8001a34 <Ymodem_Transmit+0x290>
    }

    /* Send Packet */
    HAL_UART_Transmit(&UartHandle, &aPacketData[PACKET_START_INDEX], PACKET_SIZE + PACKET_HEADER_SIZE, NAK_TIMEOUT);
 8001a48:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001a4c:	2283      	movs	r2, #131	; 0x83
 8001a4e:	491a      	ldr	r1, [pc, #104]	; (8001ab8 <Ymodem_Transmit+0x314>)
 8001a50:	481a      	ldr	r0, [pc, #104]	; (8001abc <Ymodem_Transmit+0x318>)
 8001a52:	f001 fd0e 	bl	8003472 <HAL_UART_Transmit>

    /* Send CRC or Check Sum based on CRC16_F */
#ifdef CRC16_F    
    temp_crc = Cal_CRC16(&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
 8001a56:	2180      	movs	r1, #128	; 0x80
 8001a58:	4819      	ldr	r0, [pc, #100]	; (8001ac0 <Ymodem_Transmit+0x31c>)
 8001a5a:	f7ff fd4a 	bl	80014f2 <Cal_CRC16>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	617b      	str	r3, [r7, #20]
    Serial_PutByte(temp_crc >> 8);
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	0a1b      	lsrs	r3, r3, #8
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7fe fe95 	bl	8000798 <Serial_PutByte>
    Serial_PutByte(temp_crc & 0xFF);
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7fe fe90 	bl	8000798 <Serial_PutByte>
    temp_chksum = CalcChecksum (&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
    Serial_PutByte(temp_chksum);
#endif /* CRC16_F */

    /* Wait for Ack and 'C' */
    if (HAL_UART_Receive(&UartHandle, &a_rx_ctrl[0], 1, NAK_TIMEOUT) == HAL_OK)
 8001a78:	f107 0110 	add.w	r1, r7, #16
 8001a7c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001a80:	2201      	movs	r2, #1
 8001a82:	480e      	ldr	r0, [pc, #56]	; (8001abc <Ymodem_Transmit+0x318>)
 8001a84:	f001 fd8e 	bl	80035a4 <HAL_UART_Receive>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d10b      	bne.n	8001aa6 <Ymodem_Transmit+0x302>
    {
      if (a_rx_ctrl[0] == CA)
 8001a8e:	7c3b      	ldrb	r3, [r7, #16]
 8001a90:	2b18      	cmp	r3, #24
 8001a92:	d108      	bne.n	8001aa6 <Ymodem_Transmit+0x302>
      {
          HAL_Delay( 2 );
 8001a94:	2002      	movs	r0, #2
 8001a96:	f000 f8b1 	bl	8001bfc <HAL_Delay>
          __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 8001a9a:	4b08      	ldr	r3, [pc, #32]	; (8001abc <Ymodem_Transmit+0x318>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
          result = COM_ABORT;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
    }
  }

  return result; /* file transmitted successfully */
 8001aa6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3738      	adds	r7, #56	; 0x38
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200000c0 	.word	0x200000c0
 8001ab8:	200000c1 	.word	0x200000c1
 8001abc:	20000030 	.word	0x20000030
 8001ac0:	200000c4 	.word	0x200000c4

08001ac4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ac4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001afc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001ac8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001aca:	e003      	b.n	8001ad4 <LoopCopyDataInit>

08001acc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001ace:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ad0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001ad2:	3104      	adds	r1, #4

08001ad4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001ad4:	480b      	ldr	r0, [pc, #44]	; (8001b04 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001ad6:	4b0c      	ldr	r3, [pc, #48]	; (8001b08 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001ad8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001ada:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001adc:	d3f6      	bcc.n	8001acc <CopyDataInit>
  ldr  r2, =_sbss
 8001ade:	4a0b      	ldr	r2, [pc, #44]	; (8001b0c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001ae0:	e002      	b.n	8001ae8 <LoopFillZerobss>

08001ae2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001ae2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001ae4:	f842 3b04 	str.w	r3, [r2], #4

08001ae8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001ae8:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001aea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001aec:	d3f9      	bcc.n	8001ae2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001aee:	f7ff fb47 	bl	8001180 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001af2:	f002 fc4f 	bl	8004394 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001af6:	f7fe ffcb 	bl	8000a90 <main>
  bx  lr    
 8001afa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001afc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001b00:	080048d4 	.word	0x080048d4
  ldr  r0, =_sdata
 8001b04:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001b08:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8001b0c:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8001b10:	200004f0 	.word	0x200004f0

08001b14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b14:	e7fe      	b.n	8001b14 <ADC_IRQHandler>
	...

08001b18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b1c:	4b0e      	ldr	r3, [pc, #56]	; (8001b58 <HAL_Init+0x40>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a0d      	ldr	r2, [pc, #52]	; (8001b58 <HAL_Init+0x40>)
 8001b22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b28:	4b0b      	ldr	r3, [pc, #44]	; (8001b58 <HAL_Init+0x40>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <HAL_Init+0x40>)
 8001b2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b34:	4b08      	ldr	r3, [pc, #32]	; (8001b58 <HAL_Init+0x40>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a07      	ldr	r2, [pc, #28]	; (8001b58 <HAL_Init+0x40>)
 8001b3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b40:	2003      	movs	r0, #3
 8001b42:	f000 f94d 	bl	8001de0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b46:	2000      	movs	r0, #0
 8001b48:	f000 f808 	bl	8001b5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b4c:	f7ff fa68 	bl	8001020 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b50:	2300      	movs	r3, #0
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40023c00 	.word	0x40023c00

08001b5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b64:	4b12      	ldr	r3, [pc, #72]	; (8001bb0 <HAL_InitTick+0x54>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <HAL_InitTick+0x58>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f000 f965 	bl	8001e4a <HAL_SYSTICK_Config>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e00e      	b.n	8001ba8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2b0f      	cmp	r3, #15
 8001b8e:	d80a      	bhi.n	8001ba6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b90:	2200      	movs	r2, #0
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	f04f 30ff 	mov.w	r0, #4294967295
 8001b98:	f000 f92d 	bl	8001df6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b9c:	4a06      	ldr	r2, [pc, #24]	; (8001bb8 <HAL_InitTick+0x5c>)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	e000      	b.n	8001ba8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	20000004 	.word	0x20000004
 8001bb4:	2000000c 	.word	0x2000000c
 8001bb8:	20000008 	.word	0x20000008

08001bbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bc0:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <HAL_IncTick+0x20>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <HAL_IncTick+0x24>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4413      	add	r3, r2
 8001bcc:	4a04      	ldr	r2, [pc, #16]	; (8001be0 <HAL_IncTick+0x24>)
 8001bce:	6013      	str	r3, [r2, #0]
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	2000000c 	.word	0x2000000c
 8001be0:	200004cc 	.word	0x200004cc

08001be4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  return uwTick;
 8001be8:	4b03      	ldr	r3, [pc, #12]	; (8001bf8 <HAL_GetTick+0x14>)
 8001bea:	681b      	ldr	r3, [r3, #0]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	200004cc 	.word	0x200004cc

08001bfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c04:	f7ff ffee 	bl	8001be4 <HAL_GetTick>
 8001c08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c14:	d005      	beq.n	8001c22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c16:	4b09      	ldr	r3, [pc, #36]	; (8001c3c <HAL_Delay+0x40>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	4413      	add	r3, r2
 8001c20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c22:	bf00      	nop
 8001c24:	f7ff ffde 	bl	8001be4 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d8f7      	bhi.n	8001c24 <HAL_Delay+0x28>
  {
  }
}
 8001c34:	bf00      	nop
 8001c36:	3710      	adds	r7, #16
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	2000000c 	.word	0x2000000c

08001c40 <__NVIC_SetPriorityGrouping>:
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c50:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <__NVIC_SetPriorityGrouping+0x44>)
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c56:	68ba      	ldr	r2, [r7, #8]
 8001c58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c72:	4a04      	ldr	r2, [pc, #16]	; (8001c84 <__NVIC_SetPriorityGrouping+0x44>)
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	60d3      	str	r3, [r2, #12]
}
 8001c78:	bf00      	nop
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <__NVIC_GetPriorityGrouping>:
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c8c:	4b04      	ldr	r3, [pc, #16]	; (8001ca0 <__NVIC_GetPriorityGrouping+0x18>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	0a1b      	lsrs	r3, r3, #8
 8001c92:	f003 0307 	and.w	r3, r3, #7
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <__NVIC_EnableIRQ>:
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	db0b      	blt.n	8001cce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	f003 021f 	and.w	r2, r3, #31
 8001cbc:	4907      	ldr	r1, [pc, #28]	; (8001cdc <__NVIC_EnableIRQ+0x38>)
 8001cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc2:	095b      	lsrs	r3, r3, #5
 8001cc4:	2001      	movs	r0, #1
 8001cc6:	fa00 f202 	lsl.w	r2, r0, r2
 8001cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	e000e100 	.word	0xe000e100

08001ce0 <__NVIC_SetPriority>:
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	6039      	str	r1, [r7, #0]
 8001cea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	db0a      	blt.n	8001d0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	b2da      	uxtb	r2, r3
 8001cf8:	490c      	ldr	r1, [pc, #48]	; (8001d2c <__NVIC_SetPriority+0x4c>)
 8001cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfe:	0112      	lsls	r2, r2, #4
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	440b      	add	r3, r1
 8001d04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d08:	e00a      	b.n	8001d20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	b2da      	uxtb	r2, r3
 8001d0e:	4908      	ldr	r1, [pc, #32]	; (8001d30 <__NVIC_SetPriority+0x50>)
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	f003 030f 	and.w	r3, r3, #15
 8001d16:	3b04      	subs	r3, #4
 8001d18:	0112      	lsls	r2, r2, #4
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	440b      	add	r3, r1
 8001d1e:	761a      	strb	r2, [r3, #24]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr
 8001d2c:	e000e100 	.word	0xe000e100
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <NVIC_EncodePriority>:
{
 8001d34:	b480      	push	{r7}
 8001d36:	b089      	sub	sp, #36	; 0x24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f003 0307 	and.w	r3, r3, #7
 8001d46:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	f1c3 0307 	rsb	r3, r3, #7
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	bf28      	it	cs
 8001d52:	2304      	movcs	r3, #4
 8001d54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	3304      	adds	r3, #4
 8001d5a:	2b06      	cmp	r3, #6
 8001d5c:	d902      	bls.n	8001d64 <NVIC_EncodePriority+0x30>
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3b03      	subs	r3, #3
 8001d62:	e000      	b.n	8001d66 <NVIC_EncodePriority+0x32>
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d68:	f04f 32ff 	mov.w	r2, #4294967295
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	43da      	mvns	r2, r3
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	401a      	ands	r2, r3
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	fa01 f303 	lsl.w	r3, r1, r3
 8001d86:	43d9      	mvns	r1, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d8c:	4313      	orrs	r3, r2
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3724      	adds	r7, #36	; 0x24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
	...

08001d9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3b01      	subs	r3, #1
 8001da8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dac:	d301      	bcc.n	8001db2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dae:	2301      	movs	r3, #1
 8001db0:	e00f      	b.n	8001dd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001db2:	4a0a      	ldr	r2, [pc, #40]	; (8001ddc <SysTick_Config+0x40>)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3b01      	subs	r3, #1
 8001db8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dba:	210f      	movs	r1, #15
 8001dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc0:	f7ff ff8e 	bl	8001ce0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dc4:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <SysTick_Config+0x40>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dca:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <SysTick_Config+0x40>)
 8001dcc:	2207      	movs	r2, #7
 8001dce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	e000e010 	.word	0xe000e010

08001de0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff ff29 	bl	8001c40 <__NVIC_SetPriorityGrouping>
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b086      	sub	sp, #24
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	60b9      	str	r1, [r7, #8]
 8001e00:	607a      	str	r2, [r7, #4]
 8001e02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e08:	f7ff ff3e 	bl	8001c88 <__NVIC_GetPriorityGrouping>
 8001e0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	68b9      	ldr	r1, [r7, #8]
 8001e12:	6978      	ldr	r0, [r7, #20]
 8001e14:	f7ff ff8e 	bl	8001d34 <NVIC_EncodePriority>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e1e:	4611      	mov	r1, r2
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff ff5d 	bl	8001ce0 <__NVIC_SetPriority>
}
 8001e26:	bf00      	nop
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	4603      	mov	r3, r0
 8001e36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff ff31 	bl	8001ca4 <__NVIC_EnableIRQ>
}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b082      	sub	sp, #8
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f7ff ffa2 	bl	8001d9c <SysTick_Config>
 8001e58:	4603      	mov	r3, r0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d004      	beq.n	8001e80 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2280      	movs	r2, #128	; 0x80
 8001e7a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e00c      	b.n	8001e9a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2205      	movs	r2, #5
 8001e84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f022 0201 	bic.w	r2, r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
	...

08001ea8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001eba:	4b23      	ldr	r3, [pc, #140]	; (8001f48 <HAL_FLASH_Program+0xa0>)
 8001ebc:	7e1b      	ldrb	r3, [r3, #24]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d101      	bne.n	8001ec6 <HAL_FLASH_Program+0x1e>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e03b      	b.n	8001f3e <HAL_FLASH_Program+0x96>
 8001ec6:	4b20      	ldr	r3, [pc, #128]	; (8001f48 <HAL_FLASH_Program+0xa0>)
 8001ec8:	2201      	movs	r2, #1
 8001eca:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ecc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ed0:	f000 f8a0 	bl	8002014 <FLASH_WaitForLastOperation>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001ed8:	7dfb      	ldrb	r3, [r7, #23]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d12b      	bne.n	8001f36 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d105      	bne.n	8001ef0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001ee4:	783b      	ldrb	r3, [r7, #0]
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	68b8      	ldr	r0, [r7, #8]
 8001eea:	f000 f949 	bl	8002180 <FLASH_Program_Byte>
 8001eee:	e016      	b.n	8001f1e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d105      	bne.n	8001f02 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001ef6:	883b      	ldrh	r3, [r7, #0]
 8001ef8:	4619      	mov	r1, r3
 8001efa:	68b8      	ldr	r0, [r7, #8]
 8001efc:	f000 f91c 	bl	8002138 <FLASH_Program_HalfWord>
 8001f00:	e00d      	b.n	8001f1e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d105      	bne.n	8001f14 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	68b8      	ldr	r0, [r7, #8]
 8001f0e:	f000 f8f1 	bl	80020f4 <FLASH_Program_Word>
 8001f12:	e004      	b.n	8001f1e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001f14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f18:	68b8      	ldr	r0, [r7, #8]
 8001f1a:	f000 f8bb 	bl	8002094 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f1e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001f22:	f000 f877 	bl	8002014 <FLASH_WaitForLastOperation>
 8001f26:	4603      	mov	r3, r0
 8001f28:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001f2a:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <HAL_FLASH_Program+0xa4>)
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	4a07      	ldr	r2, [pc, #28]	; (8001f4c <HAL_FLASH_Program+0xa4>)
 8001f30:	f023 0301 	bic.w	r3, r3, #1
 8001f34:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001f36:	4b04      	ldr	r3, [pc, #16]	; (8001f48 <HAL_FLASH_Program+0xa0>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001f3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200004d0 	.word	0x200004d0
 8001f4c:	40023c00 	.word	0x40023c00

08001f50 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001f56:	2300      	movs	r3, #0
 8001f58:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001f5a:	4b0b      	ldr	r3, [pc, #44]	; (8001f88 <HAL_FLASH_Unlock+0x38>)
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	da0b      	bge.n	8001f7a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001f62:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <HAL_FLASH_Unlock+0x38>)
 8001f64:	4a09      	ldr	r2, [pc, #36]	; (8001f8c <HAL_FLASH_Unlock+0x3c>)
 8001f66:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001f68:	4b07      	ldr	r3, [pc, #28]	; (8001f88 <HAL_FLASH_Unlock+0x38>)
 8001f6a:	4a09      	ldr	r2, [pc, #36]	; (8001f90 <HAL_FLASH_Unlock+0x40>)
 8001f6c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001f6e:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <HAL_FLASH_Unlock+0x38>)
 8001f70:	691b      	ldr	r3, [r3, #16]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	da01      	bge.n	8001f7a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	40023c00 	.word	0x40023c00
 8001f8c:	45670123 	.word	0x45670123
 8001f90:	cdef89ab 	.word	0xcdef89ab

08001f94 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001f98:	4b05      	ldr	r3, [pc, #20]	; (8001fb0 <HAL_FLASH_Lock+0x1c>)
 8001f9a:	691b      	ldr	r3, [r3, #16]
 8001f9c:	4a04      	ldr	r2, [pc, #16]	; (8001fb0 <HAL_FLASH_Lock+0x1c>)
 8001f9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001fa2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	40023c00 	.word	0x40023c00

08001fb4 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8001fb8:	4b09      	ldr	r3, [pc, #36]	; (8001fe0 <HAL_FLASH_OB_Unlock+0x2c>)
 8001fba:	695b      	ldr	r3, [r3, #20]
 8001fbc:	f003 0301 	and.w	r3, r3, #1
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d007      	beq.n	8001fd4 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8001fc4:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <HAL_FLASH_OB_Unlock+0x2c>)
 8001fc6:	4a07      	ldr	r2, [pc, #28]	; (8001fe4 <HAL_FLASH_OB_Unlock+0x30>)
 8001fc8:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8001fca:	4b05      	ldr	r3, [pc, #20]	; (8001fe0 <HAL_FLASH_OB_Unlock+0x2c>)
 8001fcc:	4a06      	ldr	r2, [pc, #24]	; (8001fe8 <HAL_FLASH_OB_Unlock+0x34>)
 8001fce:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	e000      	b.n	8001fd6 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	40023c00 	.word	0x40023c00
 8001fe4:	08192a3b 	.word	0x08192a3b
 8001fe8:	4c5d6e7f 	.word	0x4c5d6e7f

08001fec <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 8001ff0:	4b07      	ldr	r3, [pc, #28]	; (8002010 <HAL_FLASH_OB_Launch+0x24>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	4a06      	ldr	r2, [pc, #24]	; (8002010 <HAL_FLASH_OB_Launch+0x24>)
 8001ff8:	f043 0302 	orr.w	r3, r3, #2
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	7013      	strb	r3, [r2, #0]

  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE)); 
 8002000:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002004:	f000 f806 	bl	8002014 <FLASH_WaitForLastOperation>
 8002008:	4603      	mov	r3, r0
}
 800200a:	4618      	mov	r0, r3
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40023c14 	.word	0x40023c14

08002014 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800201c:	2300      	movs	r3, #0
 800201e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002020:	4b1a      	ldr	r3, [pc, #104]	; (800208c <FLASH_WaitForLastOperation+0x78>)
 8002022:	2200      	movs	r2, #0
 8002024:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002026:	f7ff fddd 	bl	8001be4 <HAL_GetTick>
 800202a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800202c:	e010      	b.n	8002050 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002034:	d00c      	beq.n	8002050 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d007      	beq.n	800204c <FLASH_WaitForLastOperation+0x38>
 800203c:	f7ff fdd2 	bl	8001be4 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	429a      	cmp	r2, r3
 800204a:	d201      	bcs.n	8002050 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800204c:	2303      	movs	r3, #3
 800204e:	e019      	b.n	8002084 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002050:	4b0f      	ldr	r3, [pc, #60]	; (8002090 <FLASH_WaitForLastOperation+0x7c>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d1e8      	bne.n	800202e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800205c:	4b0c      	ldr	r3, [pc, #48]	; (8002090 <FLASH_WaitForLastOperation+0x7c>)
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	2b00      	cmp	r3, #0
 8002066:	d002      	beq.n	800206e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002068:	4b09      	ldr	r3, [pc, #36]	; (8002090 <FLASH_WaitForLastOperation+0x7c>)
 800206a:	2201      	movs	r2, #1
 800206c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800206e:	4b08      	ldr	r3, [pc, #32]	; (8002090 <FLASH_WaitForLastOperation+0x7c>)
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800207a:	f000 f8a3 	bl	80021c4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e000      	b.n	8002084 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002082:	2300      	movs	r3, #0
  
}  
 8002084:	4618      	mov	r0, r3
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	200004d0 	.word	0x200004d0
 8002090:	40023c00 	.word	0x40023c00

08002094 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002094:	b490      	push	{r4, r7}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80020a0:	4b13      	ldr	r3, [pc, #76]	; (80020f0 <FLASH_Program_DoubleWord+0x5c>)
 80020a2:	691b      	ldr	r3, [r3, #16]
 80020a4:	4a12      	ldr	r2, [pc, #72]	; (80020f0 <FLASH_Program_DoubleWord+0x5c>)
 80020a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020aa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80020ac:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <FLASH_Program_DoubleWord+0x5c>)
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	4a0f      	ldr	r2, [pc, #60]	; (80020f0 <FLASH_Program_DoubleWord+0x5c>)
 80020b2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80020b6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80020b8:	4b0d      	ldr	r3, [pc, #52]	; (80020f0 <FLASH_Program_DoubleWord+0x5c>)
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	4a0c      	ldr	r2, [pc, #48]	; (80020f0 <FLASH_Program_DoubleWord+0x5c>)
 80020be:	f043 0301 	orr.w	r3, r3, #1
 80020c2:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	683a      	ldr	r2, [r7, #0]
 80020c8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80020ca:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80020ce:	e9d7 1200 	ldrd	r1, r2, [r7]
 80020d2:	f04f 0300 	mov.w	r3, #0
 80020d6:	f04f 0400 	mov.w	r4, #0
 80020da:	0013      	movs	r3, r2
 80020dc:	2400      	movs	r4, #0
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	3204      	adds	r2, #4
 80020e2:	6013      	str	r3, [r2, #0]
}
 80020e4:	bf00      	nop
 80020e6:	3710      	adds	r7, #16
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc90      	pop	{r4, r7}
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	40023c00 	.word	0x40023c00

080020f4 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80020fe:	4b0d      	ldr	r3, [pc, #52]	; (8002134 <FLASH_Program_Word+0x40>)
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	4a0c      	ldr	r2, [pc, #48]	; (8002134 <FLASH_Program_Word+0x40>)
 8002104:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002108:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800210a:	4b0a      	ldr	r3, [pc, #40]	; (8002134 <FLASH_Program_Word+0x40>)
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	4a09      	ldr	r2, [pc, #36]	; (8002134 <FLASH_Program_Word+0x40>)
 8002110:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002114:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002116:	4b07      	ldr	r3, [pc, #28]	; (8002134 <FLASH_Program_Word+0x40>)
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	4a06      	ldr	r2, [pc, #24]	; (8002134 <FLASH_Program_Word+0x40>)
 800211c:	f043 0301 	orr.w	r3, r3, #1
 8002120:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	601a      	str	r2, [r3, #0]
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	40023c00 	.word	0x40023c00

08002138 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002144:	4b0d      	ldr	r3, [pc, #52]	; (800217c <FLASH_Program_HalfWord+0x44>)
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	4a0c      	ldr	r2, [pc, #48]	; (800217c <FLASH_Program_HalfWord+0x44>)
 800214a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800214e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002150:	4b0a      	ldr	r3, [pc, #40]	; (800217c <FLASH_Program_HalfWord+0x44>)
 8002152:	691b      	ldr	r3, [r3, #16]
 8002154:	4a09      	ldr	r2, [pc, #36]	; (800217c <FLASH_Program_HalfWord+0x44>)
 8002156:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800215a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800215c:	4b07      	ldr	r3, [pc, #28]	; (800217c <FLASH_Program_HalfWord+0x44>)
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	4a06      	ldr	r2, [pc, #24]	; (800217c <FLASH_Program_HalfWord+0x44>)
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	887a      	ldrh	r2, [r7, #2]
 800216c:	801a      	strh	r2, [r3, #0]
}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	40023c00 	.word	0x40023c00

08002180 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	460b      	mov	r3, r1
 800218a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <FLASH_Program_Byte+0x40>)
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	4a0b      	ldr	r2, [pc, #44]	; (80021c0 <FLASH_Program_Byte+0x40>)
 8002192:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002196:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002198:	4b09      	ldr	r3, [pc, #36]	; (80021c0 <FLASH_Program_Byte+0x40>)
 800219a:	4a09      	ldr	r2, [pc, #36]	; (80021c0 <FLASH_Program_Byte+0x40>)
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80021a0:	4b07      	ldr	r3, [pc, #28]	; (80021c0 <FLASH_Program_Byte+0x40>)
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	4a06      	ldr	r2, [pc, #24]	; (80021c0 <FLASH_Program_Byte+0x40>)
 80021a6:	f043 0301 	orr.w	r3, r3, #1
 80021aa:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	78fa      	ldrb	r2, [r7, #3]
 80021b0:	701a      	strb	r2, [r3, #0]
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	40023c00 	.word	0x40023c00

080021c4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80021c8:	4b27      	ldr	r3, [pc, #156]	; (8002268 <FLASH_SetErrorCode+0xa4>)
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	f003 0310 	and.w	r3, r3, #16
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d008      	beq.n	80021e6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80021d4:	4b25      	ldr	r3, [pc, #148]	; (800226c <FLASH_SetErrorCode+0xa8>)
 80021d6:	69db      	ldr	r3, [r3, #28]
 80021d8:	f043 0310 	orr.w	r3, r3, #16
 80021dc:	4a23      	ldr	r2, [pc, #140]	; (800226c <FLASH_SetErrorCode+0xa8>)
 80021de:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80021e0:	4b21      	ldr	r3, [pc, #132]	; (8002268 <FLASH_SetErrorCode+0xa4>)
 80021e2:	2210      	movs	r2, #16
 80021e4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80021e6:	4b20      	ldr	r3, [pc, #128]	; (8002268 <FLASH_SetErrorCode+0xa4>)
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	f003 0320 	and.w	r3, r3, #32
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d008      	beq.n	8002204 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80021f2:	4b1e      	ldr	r3, [pc, #120]	; (800226c <FLASH_SetErrorCode+0xa8>)
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	f043 0308 	orr.w	r3, r3, #8
 80021fa:	4a1c      	ldr	r2, [pc, #112]	; (800226c <FLASH_SetErrorCode+0xa8>)
 80021fc:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80021fe:	4b1a      	ldr	r3, [pc, #104]	; (8002268 <FLASH_SetErrorCode+0xa4>)
 8002200:	2220      	movs	r2, #32
 8002202:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002204:	4b18      	ldr	r3, [pc, #96]	; (8002268 <FLASH_SetErrorCode+0xa4>)
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800220c:	2b00      	cmp	r3, #0
 800220e:	d008      	beq.n	8002222 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002210:	4b16      	ldr	r3, [pc, #88]	; (800226c <FLASH_SetErrorCode+0xa8>)
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	f043 0304 	orr.w	r3, r3, #4
 8002218:	4a14      	ldr	r2, [pc, #80]	; (800226c <FLASH_SetErrorCode+0xa8>)
 800221a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800221c:	4b12      	ldr	r3, [pc, #72]	; (8002268 <FLASH_SetErrorCode+0xa4>)
 800221e:	2240      	movs	r2, #64	; 0x40
 8002220:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002222:	4b11      	ldr	r3, [pc, #68]	; (8002268 <FLASH_SetErrorCode+0xa4>)
 8002224:	68db      	ldr	r3, [r3, #12]
 8002226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800222a:	2b00      	cmp	r3, #0
 800222c:	d008      	beq.n	8002240 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800222e:	4b0f      	ldr	r3, [pc, #60]	; (800226c <FLASH_SetErrorCode+0xa8>)
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	f043 0302 	orr.w	r3, r3, #2
 8002236:	4a0d      	ldr	r2, [pc, #52]	; (800226c <FLASH_SetErrorCode+0xa8>)
 8002238:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800223a:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <FLASH_SetErrorCode+0xa4>)
 800223c:	2280      	movs	r2, #128	; 0x80
 800223e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002240:	4b09      	ldr	r3, [pc, #36]	; (8002268 <FLASH_SetErrorCode+0xa4>)
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d008      	beq.n	800225e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800224c:	4b07      	ldr	r3, [pc, #28]	; (800226c <FLASH_SetErrorCode+0xa8>)
 800224e:	69db      	ldr	r3, [r3, #28]
 8002250:	f043 0320 	orr.w	r3, r3, #32
 8002254:	4a05      	ldr	r2, [pc, #20]	; (800226c <FLASH_SetErrorCode+0xa8>)
 8002256:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002258:	4b03      	ldr	r3, [pc, #12]	; (8002268 <FLASH_SetErrorCode+0xa4>)
 800225a:	2202      	movs	r2, #2
 800225c:	60da      	str	r2, [r3, #12]
  }
}
 800225e:	bf00      	nop
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	40023c00 	.word	0x40023c00
 800226c:	200004d0 	.word	0x200004d0

08002270 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002282:	4b31      	ldr	r3, [pc, #196]	; (8002348 <HAL_FLASHEx_Erase+0xd8>)
 8002284:	7e1b      	ldrb	r3, [r3, #24]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d101      	bne.n	800228e <HAL_FLASHEx_Erase+0x1e>
 800228a:	2302      	movs	r3, #2
 800228c:	e058      	b.n	8002340 <HAL_FLASHEx_Erase+0xd0>
 800228e:	4b2e      	ldr	r3, [pc, #184]	; (8002348 <HAL_FLASHEx_Erase+0xd8>)
 8002290:	2201      	movs	r2, #1
 8002292:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002294:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002298:	f7ff febc 	bl	8002014 <FLASH_WaitForLastOperation>
 800229c:	4603      	mov	r3, r0
 800229e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d148      	bne.n	8002338 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	f04f 32ff 	mov.w	r2, #4294967295
 80022ac:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d115      	bne.n	80022e2 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	b2da      	uxtb	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	4619      	mov	r1, r3
 80022c2:	4610      	mov	r0, r2
 80022c4:	f000 f8d6 	bl	8002474 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80022c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80022cc:	f7ff fea2 	bl	8002014 <FLASH_WaitForLastOperation>
 80022d0:	4603      	mov	r3, r0
 80022d2:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80022d4:	4b1d      	ldr	r3, [pc, #116]	; (800234c <HAL_FLASHEx_Erase+0xdc>)
 80022d6:	691b      	ldr	r3, [r3, #16]
 80022d8:	4a1c      	ldr	r2, [pc, #112]	; (800234c <HAL_FLASHEx_Erase+0xdc>)
 80022da:	f023 0304 	bic.w	r3, r3, #4
 80022de:	6113      	str	r3, [r2, #16]
 80022e0:	e028      	b.n	8002334 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	e01c      	b.n	8002324 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	4619      	mov	r1, r3
 80022f2:	68b8      	ldr	r0, [r7, #8]
 80022f4:	f000 f8e2 	bl	80024bc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80022f8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80022fc:	f7ff fe8a 	bl	8002014 <FLASH_WaitForLastOperation>
 8002300:	4603      	mov	r3, r0
 8002302:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002304:	4b11      	ldr	r3, [pc, #68]	; (800234c <HAL_FLASHEx_Erase+0xdc>)
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	4a10      	ldr	r2, [pc, #64]	; (800234c <HAL_FLASHEx_Erase+0xdc>)
 800230a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800230e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d003      	beq.n	800231e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	601a      	str	r2, [r3, #0]
          break;
 800231c:	e00a      	b.n	8002334 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	3301      	adds	r3, #1
 8002322:	60bb      	str	r3, [r7, #8]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68da      	ldr	r2, [r3, #12]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	4413      	add	r3, r2
 800232e:	68ba      	ldr	r2, [r7, #8]
 8002330:	429a      	cmp	r2, r3
 8002332:	d3da      	bcc.n	80022ea <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8002334:	f000 fa00 	bl	8002738 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002338:	4b03      	ldr	r3, [pc, #12]	; (8002348 <HAL_FLASHEx_Erase+0xd8>)
 800233a:	2200      	movs	r2, #0
 800233c:	761a      	strb	r2, [r3, #24]

  return status;
 800233e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002340:	4618      	mov	r0, r3
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	200004d0 	.word	0x200004d0
 800234c:	40023c00 	.word	0x40023c00

08002350 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	73fb      	strb	r3, [r7, #15]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800235c:	4b32      	ldr	r3, [pc, #200]	; (8002428 <HAL_FLASHEx_OBProgram+0xd8>)
 800235e:	7e1b      	ldrb	r3, [r3, #24]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d101      	bne.n	8002368 <HAL_FLASHEx_OBProgram+0x18>
 8002364:	2302      	movs	r3, #2
 8002366:	e05b      	b.n	8002420 <HAL_FLASHEx_OBProgram+0xd0>
 8002368:	4b2f      	ldr	r3, [pc, #188]	; (8002428 <HAL_FLASHEx_OBProgram+0xd8>)
 800236a:	2201      	movs	r2, #1
 800236c:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /*Write protection configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b00      	cmp	r3, #0
 8002378:	d018      	beq.n	80023ac <HAL_FLASHEx_OBProgram+0x5c>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d10a      	bne.n	8002398 <HAL_FLASHEx_OBProgram+0x48>
    {
      /*Enable of Write protection on the selected Sector*/
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector, pOBInit->Banks);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	689a      	ldr	r2, [r3, #8]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	4619      	mov	r1, r3
 800238c:	4610      	mov	r0, r2
 800238e:	f000 f8dd 	bl	800254c <FLASH_OB_EnableWRP>
 8002392:	4603      	mov	r3, r0
 8002394:	73fb      	strb	r3, [r7, #15]
 8002396:	e009      	b.n	80023ac <HAL_FLASHEx_OBProgram+0x5c>
    }
    else
    {
      /*Disable of Write protection on the selected Sector*/
      status = FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	4619      	mov	r1, r3
 80023a2:	4610      	mov	r0, r2
 80023a4:	f000 f8f4 	bl	8002590 <FLASH_OB_DisableWRP>
 80023a8:	4603      	mov	r3, r0
 80023aa:	73fb      	strb	r3, [r7, #15]
    }
  }

  /*Read protection configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0302 	and.w	r3, r3, #2
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d007      	beq.n	80023c8 <HAL_FLASHEx_OBProgram+0x78>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f906 	bl	80025d0 <FLASH_OB_RDP_LevelConfig>
 80023c4:	4603      	mov	r3, r0
 80023c6:	73fb      	strb	r3, [r7, #15]
  }

  /*USER  configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0304 	and.w	r3, r3, #4
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d013      	beq.n	80023fc <HAL_FLASHEx_OBProgram+0xac>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	7e1b      	ldrb	r3, [r3, #24]
 80023d8:	f003 0320 	and.w	r3, r3, #32
 80023dc:	b2d8      	uxtb	r0, r3
                                     pOBInit->USERConfig&OB_STOP_NO_RST,
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 80023e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023e6:	b2d9      	uxtb	r1, r3
                                     pOBInit->USERConfig&OB_STDBY_NO_RST);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 80023ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	461a      	mov	r2, r3
 80023f4:	f000 f906 	bl	8002604 <FLASH_OB_UserConfig>
 80023f8:	4603      	mov	r3, r0
 80023fa:	73fb      	strb	r3, [r7, #15]
  }

  /*BOR Level  configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0308 	and.w	r3, r3, #8
 8002404:	2b00      	cmp	r3, #0
 8002406:	d007      	beq.n	8002418 <HAL_FLASHEx_OBProgram+0xc8>
  {
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	695b      	ldr	r3, [r3, #20]
 800240c:	b2db      	uxtb	r3, r3
 800240e:	4618      	mov	r0, r3
 8002410:	f000 f928 	bl	8002664 <FLASH_OB_BOR_LevelConfig>
 8002414:	4603      	mov	r3, r0
 8002416:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002418:	4b03      	ldr	r3, [pc, #12]	; (8002428 <HAL_FLASHEx_OBProgram+0xd8>)
 800241a:	2200      	movs	r2, #0
 800241c:	761a      	strb	r2, [r3, #24]

  return status;
 800241e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	200004d0 	.word	0x200004d0

0800242c <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  * 
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	220f      	movs	r2, #15
 8002438:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 800243a:	f000 f941 	bl	80026c0 <FLASH_OB_GetWRP>
 800243e:	4603      	mov	r3, r0
 8002440:	461a      	mov	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 8002446:	f000 f947 	bl	80026d8 <FLASH_OB_GetRDP>
 800244a:	4603      	mov	r3, r0
 800244c:	461a      	mov	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8002452:	f000 f925 	bl	80026a0 <FLASH_OB_GetUser>
 8002456:	4603      	mov	r3, r0
 8002458:	461a      	mov	r2, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 800245e:	f000 f95b 	bl	8002718 <FLASH_OB_GetBOR>
 8002462:	4603      	mov	r3, r0
 8002464:	461a      	mov	r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	615a      	str	r2, [r3, #20]
}
 800246a:	bf00      	nop
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
	...

08002474 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	6039      	str	r1, [r7, #0]
 800247e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002480:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <FLASH_MassErase+0x44>)
 8002482:	691b      	ldr	r3, [r3, #16]
 8002484:	4a0c      	ldr	r2, [pc, #48]	; (80024b8 <FLASH_MassErase+0x44>)
 8002486:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800248a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800248c:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <FLASH_MassErase+0x44>)
 800248e:	691b      	ldr	r3, [r3, #16]
 8002490:	4a09      	ldr	r2, [pc, #36]	; (80024b8 <FLASH_MassErase+0x44>)
 8002492:	f043 0304 	orr.w	r3, r3, #4
 8002496:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8002498:	4b07      	ldr	r3, [pc, #28]	; (80024b8 <FLASH_MassErase+0x44>)
 800249a:	691a      	ldr	r2, [r3, #16]
 800249c:	79fb      	ldrb	r3, [r7, #7]
 800249e:	021b      	lsls	r3, r3, #8
 80024a0:	4313      	orrs	r3, r2
 80024a2:	4a05      	ldr	r2, [pc, #20]	; (80024b8 <FLASH_MassErase+0x44>)
 80024a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a8:	6113      	str	r3, [r2, #16]
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40023c00 	.word	0x40023c00

080024bc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	460b      	mov	r3, r1
 80024c6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80024cc:	78fb      	ldrb	r3, [r7, #3]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d102      	bne.n	80024d8 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	e010      	b.n	80024fa <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80024d8:	78fb      	ldrb	r3, [r7, #3]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d103      	bne.n	80024e6 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80024de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	e009      	b.n	80024fa <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80024e6:	78fb      	ldrb	r3, [r7, #3]
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d103      	bne.n	80024f4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80024ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	e002      	b.n	80024fa <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80024f4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80024f8:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80024fa:	4b13      	ldr	r3, [pc, #76]	; (8002548 <FLASH_Erase_Sector+0x8c>)
 80024fc:	691b      	ldr	r3, [r3, #16]
 80024fe:	4a12      	ldr	r2, [pc, #72]	; (8002548 <FLASH_Erase_Sector+0x8c>)
 8002500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002504:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002506:	4b10      	ldr	r3, [pc, #64]	; (8002548 <FLASH_Erase_Sector+0x8c>)
 8002508:	691a      	ldr	r2, [r3, #16]
 800250a:	490f      	ldr	r1, [pc, #60]	; (8002548 <FLASH_Erase_Sector+0x8c>)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	4313      	orrs	r3, r2
 8002510:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002512:	4b0d      	ldr	r3, [pc, #52]	; (8002548 <FLASH_Erase_Sector+0x8c>)
 8002514:	691b      	ldr	r3, [r3, #16]
 8002516:	4a0c      	ldr	r2, [pc, #48]	; (8002548 <FLASH_Erase_Sector+0x8c>)
 8002518:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800251c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800251e:	4b0a      	ldr	r3, [pc, #40]	; (8002548 <FLASH_Erase_Sector+0x8c>)
 8002520:	691a      	ldr	r2, [r3, #16]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	4313      	orrs	r3, r2
 8002528:	4a07      	ldr	r2, [pc, #28]	; (8002548 <FLASH_Erase_Sector+0x8c>)
 800252a:	f043 0302 	orr.w	r3, r3, #2
 800252e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002530:	4b05      	ldr	r3, [pc, #20]	; (8002548 <FLASH_Erase_Sector+0x8c>)
 8002532:	691b      	ldr	r3, [r3, #16]
 8002534:	4a04      	ldr	r2, [pc, #16]	; (8002548 <FLASH_Erase_Sector+0x8c>)
 8002536:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800253a:	6113      	str	r3, [r2, #16]
}
 800253c:	bf00      	nop
 800253e:	3714      	adds	r7, #20
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	40023c00 	.word	0x40023c00

0800254c <FLASH_OB_EnableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status 
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002556:	2300      	movs	r3, #0
 8002558:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800255a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800255e:	f7ff fd59 	bl	8002014 <FLASH_WaitForLastOperation>
 8002562:	4603      	mov	r3, r0
 8002564:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8002566:	7bfb      	ldrb	r3, [r7, #15]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10a      	bne.n	8002582 <FLASH_OB_EnableWRP+0x36>
  { 
    *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~WRPSector);  
 800256c:	4b07      	ldr	r3, [pc, #28]	; (800258c <FLASH_OB_EnableWRP+0x40>)
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	b29a      	uxth	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	b29b      	uxth	r3, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	b29b      	uxth	r3, r3
 800257a:	4904      	ldr	r1, [pc, #16]	; (800258c <FLASH_OB_EnableWRP+0x40>)
 800257c:	4013      	ands	r3, r2
 800257e:	b29b      	uxth	r3, r3
 8002580:	800b      	strh	r3, [r1, #0]
  }
  
  return status;
 8002582:	7bfb      	ldrb	r3, [r7, #15]
}
 8002584:	4618      	mov	r0, r3
 8002586:	3710      	adds	r7, #16
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40023c16 	.word	0x40023c16

08002590 <FLASH_OB_DisableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status 
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800259a:	2300      	movs	r3, #0
 800259c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800259e:	f24c 3050 	movw	r0, #50000	; 0xc350
 80025a2:	f7ff fd37 	bl	8002014 <FLASH_WaitForLastOperation>
 80025a6:	4603      	mov	r3, r0
 80025a8:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80025aa:	7bfb      	ldrb	r3, [r7, #15]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d108      	bne.n	80025c2 <FLASH_OB_DisableWRP+0x32>
  { 
    *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector; 
 80025b0:	4b06      	ldr	r3, [pc, #24]	; (80025cc <FLASH_OB_DisableWRP+0x3c>)
 80025b2:	881b      	ldrh	r3, [r3, #0]
 80025b4:	b29a      	uxth	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	4904      	ldr	r1, [pc, #16]	; (80025cc <FLASH_OB_DisableWRP+0x3c>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	b29b      	uxth	r3, r3
 80025c0:	800b      	strh	r3, [r1, #0]
  }
  
  return status;
 80025c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40023c16 	.word	0x40023c16

080025d0 <FLASH_OB_RDP_LevelConfig>:
  * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *    
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80025da:	2300      	movs	r3, #0
 80025dc:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80025de:	f24c 3050 	movw	r0, #50000	; 0xc350
 80025e2:	f7ff fd17 	bl	8002014 <FLASH_WaitForLastOperation>
 80025e6:	4603      	mov	r3, r0
 80025e8:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d102      	bne.n	80025f6 <FLASH_OB_RDP_LevelConfig+0x26>
  { 
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = Level;
 80025f0:	4a03      	ldr	r2, [pc, #12]	; (8002600 <FLASH_OB_RDP_LevelConfig+0x30>)
 80025f2:	79fb      	ldrb	r3, [r7, #7]
 80025f4:	7013      	strb	r3, [r2, #0]
  }
  
  return status;
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3710      	adds	r7, #16
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40023c15 	.word	0x40023c15

08002604 <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	71fb      	strb	r3, [r7, #7]
 800260e:	460b      	mov	r3, r1
 8002610:	71bb      	strb	r3, [r7, #6]
 8002612:	4613      	mov	r3, r2
 8002614:	717b      	strb	r3, [r7, #5]
  uint8_t optiontmp = 0xFF;
 8002616:	23ff      	movs	r3, #255	; 0xff
 8002618:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status = HAL_OK;
 800261a:	2300      	movs	r3, #0
 800261c:	73bb      	strb	r3, [r7, #14]
  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
  assert_param(IS_OB_STOP_SOURCE(Stop));
  assert_param(IS_OB_STDBY_SOURCE(Stdby));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800261e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002622:	f7ff fcf7 	bl	8002014 <FLASH_WaitForLastOperation>
 8002626:	4603      	mov	r3, r0
 8002628:	73bb      	strb	r3, [r7, #14]
  
  if(status == HAL_OK)
 800262a:	7bbb      	ldrb	r3, [r7, #14]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d111      	bne.n	8002654 <FLASH_OB_UserConfig+0x50>
  {     
    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
    optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 8002630:	4b0b      	ldr	r3, [pc, #44]	; (8002660 <FLASH_OB_UserConfig+0x5c>)
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	b2db      	uxtb	r3, r3
 8002636:	f003 031f 	and.w	r3, r3, #31
 800263a:	73fb      	strb	r3, [r7, #15]

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp))); 
 800263c:	79ba      	ldrb	r2, [r7, #6]
 800263e:	7bfb      	ldrb	r3, [r7, #15]
 8002640:	4313      	orrs	r3, r2
 8002642:	b2da      	uxtb	r2, r3
 8002644:	797b      	ldrb	r3, [r7, #5]
 8002646:	4313      	orrs	r3, r2
 8002648:	b2da      	uxtb	r2, r3
 800264a:	4905      	ldr	r1, [pc, #20]	; (8002660 <FLASH_OB_UserConfig+0x5c>)
 800264c:	79fb      	ldrb	r3, [r7, #7]
 800264e:	4313      	orrs	r3, r2
 8002650:	b2db      	uxtb	r3, r3
 8002652:	700b      	strb	r3, [r1, #0]
  }
  
  return status; 
 8002654:	7bbb      	ldrb	r3, [r7, #14]
}
 8002656:	4618      	mov	r0, r3
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40023c14 	.word	0x40023c14

08002664 <FLASH_OB_BOR_LevelConfig>:
  *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	4603      	mov	r3, r0
 800266c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 800266e:	4b0b      	ldr	r3, [pc, #44]	; (800269c <FLASH_OB_BOR_LevelConfig+0x38>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	b2db      	uxtb	r3, r3
 8002674:	4a09      	ldr	r2, [pc, #36]	; (800269c <FLASH_OB_BOR_LevelConfig+0x38>)
 8002676:	f023 030c 	bic.w	r3, r3, #12
 800267a:	b2db      	uxtb	r3, r3
 800267c:	7013      	strb	r3, [r2, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
 800267e:	4b07      	ldr	r3, [pc, #28]	; (800269c <FLASH_OB_BOR_LevelConfig+0x38>)
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	b2da      	uxtb	r2, r3
 8002684:	4905      	ldr	r1, [pc, #20]	; (800269c <FLASH_OB_BOR_LevelConfig+0x38>)
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	4313      	orrs	r3, r2
 800268a:	b2db      	uxtb	r3, r3
 800268c:	700b      	strb	r3, [r1, #0]
  
  return HAL_OK;
 800268e:	2300      	movs	r3, #0
  
}
 8002690:	4618      	mov	r0, r3
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	40023c14 	.word	0x40023c14

080026a0 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 80026a4:	4b05      	ldr	r3, [pc, #20]	; (80026bc <FLASH_OB_GetUser+0x1c>)
 80026a6:	695b      	ldr	r3, [r3, #20]
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	f023 031f 	bic.w	r3, r3, #31
 80026ae:	b2db      	uxtb	r3, r3
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	40023c00 	.word	0x40023c00

080026c0 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 80026c4:	4b03      	ldr	r3, [pc, #12]	; (80026d4 <FLASH_OB_GetWRP+0x14>)
 80026c6:	881b      	ldrh	r3, [r3, #0]
 80026c8:	b29b      	uxth	r3, r3
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	40023c16 	.word	0x40023c16

080026d8 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 80026de:	23aa      	movs	r3, #170	; 0xaa
 80026e0:	71fb      	strb	r3, [r7, #7]

  if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2))
 80026e2:	4b0c      	ldr	r3, [pc, #48]	; (8002714 <FLASH_OB_GetRDP+0x3c>)
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2bcc      	cmp	r3, #204	; 0xcc
 80026ea:	d102      	bne.n	80026f2 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 80026ec:	23cc      	movs	r3, #204	; 0xcc
 80026ee:	71fb      	strb	r3, [r7, #7]
 80026f0:	e009      	b.n	8002706 <FLASH_OB_GetRDP+0x2e>
  }
  else if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0))
 80026f2:	4b08      	ldr	r3, [pc, #32]	; (8002714 <FLASH_OB_GetRDP+0x3c>)
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	2baa      	cmp	r3, #170	; 0xaa
 80026fa:	d102      	bne.n	8002702 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 80026fc:	23aa      	movs	r3, #170	; 0xaa
 80026fe:	71fb      	strb	r3, [r7, #7]
 8002700:	e001      	b.n	8002706 <FLASH_OB_GetRDP+0x2e>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_1;
 8002702:	2355      	movs	r3, #85	; 0x55
 8002704:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 8002706:	79fb      	ldrb	r3, [r7, #7]
}
 8002708:	4618      	mov	r0, r3
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	40023c15 	.word	0x40023c15

08002718 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 800271c:	4b05      	ldr	r3, [pc, #20]	; (8002734 <FLASH_OB_GetBOR+0x1c>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	b2db      	uxtb	r3, r3
 8002722:	f003 030c 	and.w	r3, r3, #12
 8002726:	b2db      	uxtb	r3, r3
}
 8002728:	4618      	mov	r0, r3
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	40023c14 	.word	0x40023c14

08002738 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800273c:	4b20      	ldr	r3, [pc, #128]	; (80027c0 <FLASH_FlushCaches+0x88>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002744:	2b00      	cmp	r3, #0
 8002746:	d017      	beq.n	8002778 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002748:	4b1d      	ldr	r3, [pc, #116]	; (80027c0 <FLASH_FlushCaches+0x88>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a1c      	ldr	r2, [pc, #112]	; (80027c0 <FLASH_FlushCaches+0x88>)
 800274e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002752:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002754:	4b1a      	ldr	r3, [pc, #104]	; (80027c0 <FLASH_FlushCaches+0x88>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a19      	ldr	r2, [pc, #100]	; (80027c0 <FLASH_FlushCaches+0x88>)
 800275a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800275e:	6013      	str	r3, [r2, #0]
 8002760:	4b17      	ldr	r3, [pc, #92]	; (80027c0 <FLASH_FlushCaches+0x88>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a16      	ldr	r2, [pc, #88]	; (80027c0 <FLASH_FlushCaches+0x88>)
 8002766:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800276a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800276c:	4b14      	ldr	r3, [pc, #80]	; (80027c0 <FLASH_FlushCaches+0x88>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a13      	ldr	r2, [pc, #76]	; (80027c0 <FLASH_FlushCaches+0x88>)
 8002772:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002776:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002778:	4b11      	ldr	r3, [pc, #68]	; (80027c0 <FLASH_FlushCaches+0x88>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002780:	2b00      	cmp	r3, #0
 8002782:	d017      	beq.n	80027b4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002784:	4b0e      	ldr	r3, [pc, #56]	; (80027c0 <FLASH_FlushCaches+0x88>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a0d      	ldr	r2, [pc, #52]	; (80027c0 <FLASH_FlushCaches+0x88>)
 800278a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800278e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002790:	4b0b      	ldr	r3, [pc, #44]	; (80027c0 <FLASH_FlushCaches+0x88>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a0a      	ldr	r2, [pc, #40]	; (80027c0 <FLASH_FlushCaches+0x88>)
 8002796:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800279a:	6013      	str	r3, [r2, #0]
 800279c:	4b08      	ldr	r3, [pc, #32]	; (80027c0 <FLASH_FlushCaches+0x88>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a07      	ldr	r2, [pc, #28]	; (80027c0 <FLASH_FlushCaches+0x88>)
 80027a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027a6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80027a8:	4b05      	ldr	r3, [pc, #20]	; (80027c0 <FLASH_FlushCaches+0x88>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a04      	ldr	r2, [pc, #16]	; (80027c0 <FLASH_FlushCaches+0x88>)
 80027ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027b2:	6013      	str	r3, [r2, #0]
  }
}
 80027b4:	bf00      	nop
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40023c00 	.word	0x40023c00

080027c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b089      	sub	sp, #36	; 0x24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027d2:	2300      	movs	r3, #0
 80027d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027d6:	2300      	movs	r3, #0
 80027d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]
 80027de:	e16b      	b.n	8002ab8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027e0:	2201      	movs	r2, #1
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	697a      	ldr	r2, [r7, #20]
 80027f0:	4013      	ands	r3, r2
 80027f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	f040 815a 	bne.w	8002ab2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d00b      	beq.n	800281e <HAL_GPIO_Init+0x5a>
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	2b02      	cmp	r3, #2
 800280c:	d007      	beq.n	800281e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002812:	2b11      	cmp	r3, #17
 8002814:	d003      	beq.n	800281e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2b12      	cmp	r3, #18
 800281c:	d130      	bne.n	8002880 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	2203      	movs	r2, #3
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	43db      	mvns	r3, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4013      	ands	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	68da      	ldr	r2, [r3, #12]
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4313      	orrs	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002854:	2201      	movs	r2, #1
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	f003 0201 	and.w	r2, r3, #1
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4313      	orrs	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	2203      	movs	r2, #3
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	4013      	ands	r3, r2
 8002896:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d003      	beq.n	80028c0 <HAL_GPIO_Init+0xfc>
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2b12      	cmp	r3, #18
 80028be:	d123      	bne.n	8002908 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	08da      	lsrs	r2, r3, #3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3208      	adds	r2, #8
 80028c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	f003 0307 	and.w	r3, r3, #7
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	220f      	movs	r2, #15
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	4013      	ands	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	691a      	ldr	r2, [r3, #16]
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	f003 0307 	and.w	r3, r3, #7
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	08da      	lsrs	r2, r3, #3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	3208      	adds	r2, #8
 8002902:	69b9      	ldr	r1, [r7, #24]
 8002904:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	2203      	movs	r2, #3
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f003 0203 	and.w	r2, r3, #3
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	4313      	orrs	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002944:	2b00      	cmp	r3, #0
 8002946:	f000 80b4 	beq.w	8002ab2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	4b5f      	ldr	r3, [pc, #380]	; (8002acc <HAL_GPIO_Init+0x308>)
 8002950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002952:	4a5e      	ldr	r2, [pc, #376]	; (8002acc <HAL_GPIO_Init+0x308>)
 8002954:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002958:	6453      	str	r3, [r2, #68]	; 0x44
 800295a:	4b5c      	ldr	r3, [pc, #368]	; (8002acc <HAL_GPIO_Init+0x308>)
 800295c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800295e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002966:	4a5a      	ldr	r2, [pc, #360]	; (8002ad0 <HAL_GPIO_Init+0x30c>)
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	089b      	lsrs	r3, r3, #2
 800296c:	3302      	adds	r3, #2
 800296e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002972:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	f003 0303 	and.w	r3, r3, #3
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	220f      	movs	r2, #15
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43db      	mvns	r3, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4013      	ands	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a51      	ldr	r2, [pc, #324]	; (8002ad4 <HAL_GPIO_Init+0x310>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d02b      	beq.n	80029ea <HAL_GPIO_Init+0x226>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a50      	ldr	r2, [pc, #320]	; (8002ad8 <HAL_GPIO_Init+0x314>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d025      	beq.n	80029e6 <HAL_GPIO_Init+0x222>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a4f      	ldr	r2, [pc, #316]	; (8002adc <HAL_GPIO_Init+0x318>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d01f      	beq.n	80029e2 <HAL_GPIO_Init+0x21e>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a4e      	ldr	r2, [pc, #312]	; (8002ae0 <HAL_GPIO_Init+0x31c>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d019      	beq.n	80029de <HAL_GPIO_Init+0x21a>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a4d      	ldr	r2, [pc, #308]	; (8002ae4 <HAL_GPIO_Init+0x320>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d013      	beq.n	80029da <HAL_GPIO_Init+0x216>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a4c      	ldr	r2, [pc, #304]	; (8002ae8 <HAL_GPIO_Init+0x324>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d00d      	beq.n	80029d6 <HAL_GPIO_Init+0x212>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a4b      	ldr	r2, [pc, #300]	; (8002aec <HAL_GPIO_Init+0x328>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d007      	beq.n	80029d2 <HAL_GPIO_Init+0x20e>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a4a      	ldr	r2, [pc, #296]	; (8002af0 <HAL_GPIO_Init+0x32c>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d101      	bne.n	80029ce <HAL_GPIO_Init+0x20a>
 80029ca:	2307      	movs	r3, #7
 80029cc:	e00e      	b.n	80029ec <HAL_GPIO_Init+0x228>
 80029ce:	2308      	movs	r3, #8
 80029d0:	e00c      	b.n	80029ec <HAL_GPIO_Init+0x228>
 80029d2:	2306      	movs	r3, #6
 80029d4:	e00a      	b.n	80029ec <HAL_GPIO_Init+0x228>
 80029d6:	2305      	movs	r3, #5
 80029d8:	e008      	b.n	80029ec <HAL_GPIO_Init+0x228>
 80029da:	2304      	movs	r3, #4
 80029dc:	e006      	b.n	80029ec <HAL_GPIO_Init+0x228>
 80029de:	2303      	movs	r3, #3
 80029e0:	e004      	b.n	80029ec <HAL_GPIO_Init+0x228>
 80029e2:	2302      	movs	r3, #2
 80029e4:	e002      	b.n	80029ec <HAL_GPIO_Init+0x228>
 80029e6:	2301      	movs	r3, #1
 80029e8:	e000      	b.n	80029ec <HAL_GPIO_Init+0x228>
 80029ea:	2300      	movs	r3, #0
 80029ec:	69fa      	ldr	r2, [r7, #28]
 80029ee:	f002 0203 	and.w	r2, r2, #3
 80029f2:	0092      	lsls	r2, r2, #2
 80029f4:	4093      	lsls	r3, r2
 80029f6:	69ba      	ldr	r2, [r7, #24]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029fc:	4934      	ldr	r1, [pc, #208]	; (8002ad0 <HAL_GPIO_Init+0x30c>)
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	089b      	lsrs	r3, r3, #2
 8002a02:	3302      	adds	r3, #2
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a0a:	4b3a      	ldr	r3, [pc, #232]	; (8002af4 <HAL_GPIO_Init+0x330>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	43db      	mvns	r3, r3
 8002a14:	69ba      	ldr	r2, [r7, #24]
 8002a16:	4013      	ands	r3, r2
 8002a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a2e:	4a31      	ldr	r2, [pc, #196]	; (8002af4 <HAL_GPIO_Init+0x330>)
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002a34:	4b2f      	ldr	r3, [pc, #188]	; (8002af4 <HAL_GPIO_Init+0x330>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	4013      	ands	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d003      	beq.n	8002a58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a58:	4a26      	ldr	r2, [pc, #152]	; (8002af4 <HAL_GPIO_Init+0x330>)
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a5e:	4b25      	ldr	r3, [pc, #148]	; (8002af4 <HAL_GPIO_Init+0x330>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	43db      	mvns	r3, r3
 8002a68:	69ba      	ldr	r2, [r7, #24]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d003      	beq.n	8002a82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a82:	4a1c      	ldr	r2, [pc, #112]	; (8002af4 <HAL_GPIO_Init+0x330>)
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a88:	4b1a      	ldr	r3, [pc, #104]	; (8002af4 <HAL_GPIO_Init+0x330>)
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	43db      	mvns	r3, r3
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	4013      	ands	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d003      	beq.n	8002aac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002aac:	4a11      	ldr	r2, [pc, #68]	; (8002af4 <HAL_GPIO_Init+0x330>)
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	61fb      	str	r3, [r7, #28]
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	2b0f      	cmp	r3, #15
 8002abc:	f67f ae90 	bls.w	80027e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ac0:	bf00      	nop
 8002ac2:	3724      	adds	r7, #36	; 0x24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	40023800 	.word	0x40023800
 8002ad0:	40013800 	.word	0x40013800
 8002ad4:	40020000 	.word	0x40020000
 8002ad8:	40020400 	.word	0x40020400
 8002adc:	40020800 	.word	0x40020800
 8002ae0:	40020c00 	.word	0x40020c00
 8002ae4:	40021000 	.word	0x40021000
 8002ae8:	40021400 	.word	0x40021400
 8002aec:	40021800 	.word	0x40021800
 8002af0:	40021c00 	.word	0x40021c00
 8002af4:	40013c00 	.word	0x40013c00

08002af8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	460b      	mov	r3, r1
 8002b02:	807b      	strh	r3, [r7, #2]
 8002b04:	4613      	mov	r3, r2
 8002b06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b08:	787b      	ldrb	r3, [r7, #1]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b0e:	887a      	ldrh	r2, [r7, #2]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b14:	e003      	b.n	8002b1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b16:	887b      	ldrh	r3, [r7, #2]
 8002b18:	041a      	lsls	r2, r3, #16
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	619a      	str	r2, [r3, #24]
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
 8002b32:	460b      	mov	r3, r1
 8002b34:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	695a      	ldr	r2, [r3, #20]
 8002b3a:	887b      	ldrh	r3, [r7, #2]
 8002b3c:	401a      	ands	r2, r3
 8002b3e:	887b      	ldrh	r3, [r7, #2]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d104      	bne.n	8002b4e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002b44:	887b      	ldrh	r3, [r7, #2]
 8002b46:	041a      	lsls	r2, r3, #16
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002b4c:	e002      	b.n	8002b54 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002b4e:	887a      	ldrh	r2, [r7, #2]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	619a      	str	r2, [r3, #24]
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e25b      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d075      	beq.n	8002c6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b7e:	4ba3      	ldr	r3, [pc, #652]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f003 030c 	and.w	r3, r3, #12
 8002b86:	2b04      	cmp	r3, #4
 8002b88:	d00c      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b8a:	4ba0      	ldr	r3, [pc, #640]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b92:	2b08      	cmp	r3, #8
 8002b94:	d112      	bne.n	8002bbc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b96:	4b9d      	ldr	r3, [pc, #628]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ba2:	d10b      	bne.n	8002bbc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ba4:	4b99      	ldr	r3, [pc, #612]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d05b      	beq.n	8002c68 <HAL_RCC_OscConfig+0x108>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d157      	bne.n	8002c68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e236      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bc4:	d106      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x74>
 8002bc6:	4b91      	ldr	r3, [pc, #580]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a90      	ldr	r2, [pc, #576]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002bcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bd0:	6013      	str	r3, [r2, #0]
 8002bd2:	e01d      	b.n	8002c10 <HAL_RCC_OscConfig+0xb0>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bdc:	d10c      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x98>
 8002bde:	4b8b      	ldr	r3, [pc, #556]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a8a      	ldr	r2, [pc, #552]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002be4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002be8:	6013      	str	r3, [r2, #0]
 8002bea:	4b88      	ldr	r3, [pc, #544]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a87      	ldr	r2, [pc, #540]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bf4:	6013      	str	r3, [r2, #0]
 8002bf6:	e00b      	b.n	8002c10 <HAL_RCC_OscConfig+0xb0>
 8002bf8:	4b84      	ldr	r3, [pc, #528]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a83      	ldr	r2, [pc, #524]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002bfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c02:	6013      	str	r3, [r2, #0]
 8002c04:	4b81      	ldr	r3, [pc, #516]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a80      	ldr	r2, [pc, #512]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002c0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d013      	beq.n	8002c40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c18:	f7fe ffe4 	bl	8001be4 <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c20:	f7fe ffe0 	bl	8001be4 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b64      	cmp	r3, #100	; 0x64
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e1fb      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c32:	4b76      	ldr	r3, [pc, #472]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d0f0      	beq.n	8002c20 <HAL_RCC_OscConfig+0xc0>
 8002c3e:	e014      	b.n	8002c6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c40:	f7fe ffd0 	bl	8001be4 <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c48:	f7fe ffcc 	bl	8001be4 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b64      	cmp	r3, #100	; 0x64
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e1e7      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c5a:	4b6c      	ldr	r3, [pc, #432]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1f0      	bne.n	8002c48 <HAL_RCC_OscConfig+0xe8>
 8002c66:	e000      	b.n	8002c6a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d063      	beq.n	8002d3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c76:	4b65      	ldr	r3, [pc, #404]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f003 030c 	and.w	r3, r3, #12
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00b      	beq.n	8002c9a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c82:	4b62      	ldr	r3, [pc, #392]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c8a:	2b08      	cmp	r3, #8
 8002c8c:	d11c      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c8e:	4b5f      	ldr	r3, [pc, #380]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d116      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c9a:	4b5c      	ldr	r3, [pc, #368]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d005      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x152>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d001      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e1bb      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cb2:	4b56      	ldr	r3, [pc, #344]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	691b      	ldr	r3, [r3, #16]
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	4952      	ldr	r1, [pc, #328]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cc6:	e03a      	b.n	8002d3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d020      	beq.n	8002d12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cd0:	4b4f      	ldr	r3, [pc, #316]	; (8002e10 <HAL_RCC_OscConfig+0x2b0>)
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd6:	f7fe ff85 	bl	8001be4 <HAL_GetTick>
 8002cda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cdc:	e008      	b.n	8002cf0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cde:	f7fe ff81 	bl	8001be4 <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d901      	bls.n	8002cf0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	e19c      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf0:	4b46      	ldr	r3, [pc, #280]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0302 	and.w	r3, r3, #2
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0f0      	beq.n	8002cde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cfc:	4b43      	ldr	r3, [pc, #268]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	691b      	ldr	r3, [r3, #16]
 8002d08:	00db      	lsls	r3, r3, #3
 8002d0a:	4940      	ldr	r1, [pc, #256]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	600b      	str	r3, [r1, #0]
 8002d10:	e015      	b.n	8002d3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d12:	4b3f      	ldr	r3, [pc, #252]	; (8002e10 <HAL_RCC_OscConfig+0x2b0>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d18:	f7fe ff64 	bl	8001be4 <HAL_GetTick>
 8002d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d1e:	e008      	b.n	8002d32 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d20:	f7fe ff60 	bl	8001be4 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e17b      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d32:	4b36      	ldr	r3, [pc, #216]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1f0      	bne.n	8002d20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0308 	and.w	r3, r3, #8
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d030      	beq.n	8002dac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	695b      	ldr	r3, [r3, #20]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d016      	beq.n	8002d80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d52:	4b30      	ldr	r3, [pc, #192]	; (8002e14 <HAL_RCC_OscConfig+0x2b4>)
 8002d54:	2201      	movs	r2, #1
 8002d56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d58:	f7fe ff44 	bl	8001be4 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d60:	f7fe ff40 	bl	8001be4 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e15b      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d72:	4b26      	ldr	r3, [pc, #152]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002d74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0f0      	beq.n	8002d60 <HAL_RCC_OscConfig+0x200>
 8002d7e:	e015      	b.n	8002dac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d80:	4b24      	ldr	r3, [pc, #144]	; (8002e14 <HAL_RCC_OscConfig+0x2b4>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d86:	f7fe ff2d 	bl	8001be4 <HAL_GetTick>
 8002d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d8e:	f7fe ff29 	bl	8001be4 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e144      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002da0:	4b1a      	ldr	r3, [pc, #104]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002da2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1f0      	bne.n	8002d8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0304 	and.w	r3, r3, #4
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	f000 80a0 	beq.w	8002efa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dbe:	4b13      	ldr	r3, [pc, #76]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d10f      	bne.n	8002dea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dca:	2300      	movs	r3, #0
 8002dcc:	60bb      	str	r3, [r7, #8]
 8002dce:	4b0f      	ldr	r3, [pc, #60]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	4a0e      	ldr	r2, [pc, #56]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002dd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dd8:	6413      	str	r3, [r2, #64]	; 0x40
 8002dda:	4b0c      	ldr	r3, [pc, #48]	; (8002e0c <HAL_RCC_OscConfig+0x2ac>)
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002de2:	60bb      	str	r3, [r7, #8]
 8002de4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002de6:	2301      	movs	r3, #1
 8002de8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dea:	4b0b      	ldr	r3, [pc, #44]	; (8002e18 <HAL_RCC_OscConfig+0x2b8>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d121      	bne.n	8002e3a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002df6:	4b08      	ldr	r3, [pc, #32]	; (8002e18 <HAL_RCC_OscConfig+0x2b8>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a07      	ldr	r2, [pc, #28]	; (8002e18 <HAL_RCC_OscConfig+0x2b8>)
 8002dfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e02:	f7fe feef 	bl	8001be4 <HAL_GetTick>
 8002e06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e08:	e011      	b.n	8002e2e <HAL_RCC_OscConfig+0x2ce>
 8002e0a:	bf00      	nop
 8002e0c:	40023800 	.word	0x40023800
 8002e10:	42470000 	.word	0x42470000
 8002e14:	42470e80 	.word	0x42470e80
 8002e18:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e1c:	f7fe fee2 	bl	8001be4 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e0fd      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e2e:	4b81      	ldr	r3, [pc, #516]	; (8003034 <HAL_RCC_OscConfig+0x4d4>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0f0      	beq.n	8002e1c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d106      	bne.n	8002e50 <HAL_RCC_OscConfig+0x2f0>
 8002e42:	4b7d      	ldr	r3, [pc, #500]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002e44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e46:	4a7c      	ldr	r2, [pc, #496]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	6713      	str	r3, [r2, #112]	; 0x70
 8002e4e:	e01c      	b.n	8002e8a <HAL_RCC_OscConfig+0x32a>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	2b05      	cmp	r3, #5
 8002e56:	d10c      	bne.n	8002e72 <HAL_RCC_OscConfig+0x312>
 8002e58:	4b77      	ldr	r3, [pc, #476]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002e5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e5c:	4a76      	ldr	r2, [pc, #472]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002e5e:	f043 0304 	orr.w	r3, r3, #4
 8002e62:	6713      	str	r3, [r2, #112]	; 0x70
 8002e64:	4b74      	ldr	r3, [pc, #464]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e68:	4a73      	ldr	r2, [pc, #460]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002e6a:	f043 0301 	orr.w	r3, r3, #1
 8002e6e:	6713      	str	r3, [r2, #112]	; 0x70
 8002e70:	e00b      	b.n	8002e8a <HAL_RCC_OscConfig+0x32a>
 8002e72:	4b71      	ldr	r3, [pc, #452]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e76:	4a70      	ldr	r2, [pc, #448]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002e78:	f023 0301 	bic.w	r3, r3, #1
 8002e7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002e7e:	4b6e      	ldr	r3, [pc, #440]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002e80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e82:	4a6d      	ldr	r2, [pc, #436]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002e84:	f023 0304 	bic.w	r3, r3, #4
 8002e88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d015      	beq.n	8002ebe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e92:	f7fe fea7 	bl	8001be4 <HAL_GetTick>
 8002e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e98:	e00a      	b.n	8002eb0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e9a:	f7fe fea3 	bl	8001be4 <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d901      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e0bc      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb0:	4b61      	ldr	r3, [pc, #388]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d0ee      	beq.n	8002e9a <HAL_RCC_OscConfig+0x33a>
 8002ebc:	e014      	b.n	8002ee8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ebe:	f7fe fe91 	bl	8001be4 <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ec4:	e00a      	b.n	8002edc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ec6:	f7fe fe8d 	bl	8001be4 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e0a6      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002edc:	4b56      	ldr	r3, [pc, #344]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1ee      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ee8:	7dfb      	ldrb	r3, [r7, #23]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d105      	bne.n	8002efa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eee:	4b52      	ldr	r3, [pc, #328]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef2:	4a51      	ldr	r2, [pc, #324]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002ef4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ef8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 8092 	beq.w	8003028 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f04:	4b4c      	ldr	r3, [pc, #304]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f003 030c 	and.w	r3, r3, #12
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d05c      	beq.n	8002fca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d141      	bne.n	8002f9c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f18:	4b48      	ldr	r3, [pc, #288]	; (800303c <HAL_RCC_OscConfig+0x4dc>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f1e:	f7fe fe61 	bl	8001be4 <HAL_GetTick>
 8002f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f24:	e008      	b.n	8002f38 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f26:	f7fe fe5d 	bl	8001be4 <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d901      	bls.n	8002f38 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e078      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f38:	4b3f      	ldr	r3, [pc, #252]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1f0      	bne.n	8002f26 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	69da      	ldr	r2, [r3, #28]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	431a      	orrs	r2, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f52:	019b      	lsls	r3, r3, #6
 8002f54:	431a      	orrs	r2, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5a:	085b      	lsrs	r3, r3, #1
 8002f5c:	3b01      	subs	r3, #1
 8002f5e:	041b      	lsls	r3, r3, #16
 8002f60:	431a      	orrs	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f66:	061b      	lsls	r3, r3, #24
 8002f68:	4933      	ldr	r1, [pc, #204]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f6e:	4b33      	ldr	r3, [pc, #204]	; (800303c <HAL_RCC_OscConfig+0x4dc>)
 8002f70:	2201      	movs	r2, #1
 8002f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f74:	f7fe fe36 	bl	8001be4 <HAL_GetTick>
 8002f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f7c:	f7fe fe32 	bl	8001be4 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e04d      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f8e:	4b2a      	ldr	r3, [pc, #168]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d0f0      	beq.n	8002f7c <HAL_RCC_OscConfig+0x41c>
 8002f9a:	e045      	b.n	8003028 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f9c:	4b27      	ldr	r3, [pc, #156]	; (800303c <HAL_RCC_OscConfig+0x4dc>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa2:	f7fe fe1f 	bl	8001be4 <HAL_GetTick>
 8002fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fa8:	e008      	b.n	8002fbc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002faa:	f7fe fe1b 	bl	8001be4 <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e036      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fbc:	4b1e      	ldr	r3, [pc, #120]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1f0      	bne.n	8002faa <HAL_RCC_OscConfig+0x44a>
 8002fc8:	e02e      	b.n	8003028 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d101      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e029      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fd6:	4b18      	ldr	r3, [pc, #96]	; (8003038 <HAL_RCC_OscConfig+0x4d8>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d11c      	bne.n	8003024 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d115      	bne.n	8003024 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ffe:	4013      	ands	r3, r2
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003004:	4293      	cmp	r3, r2
 8003006:	d10d      	bne.n	8003024 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003012:	429a      	cmp	r2, r3
 8003014:	d106      	bne.n	8003024 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003020:	429a      	cmp	r2, r3
 8003022:	d001      	beq.n	8003028 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e000      	b.n	800302a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3718      	adds	r7, #24
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	40007000 	.word	0x40007000
 8003038:	40023800 	.word	0x40023800
 800303c:	42470060 	.word	0x42470060

08003040 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d101      	bne.n	8003054 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e0cc      	b.n	80031ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003054:	4b68      	ldr	r3, [pc, #416]	; (80031f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 030f 	and.w	r3, r3, #15
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	429a      	cmp	r2, r3
 8003060:	d90c      	bls.n	800307c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003062:	4b65      	ldr	r3, [pc, #404]	; (80031f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003064:	683a      	ldr	r2, [r7, #0]
 8003066:	b2d2      	uxtb	r2, r2
 8003068:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800306a:	4b63      	ldr	r3, [pc, #396]	; (80031f8 <HAL_RCC_ClockConfig+0x1b8>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	429a      	cmp	r2, r3
 8003076:	d001      	beq.n	800307c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e0b8      	b.n	80031ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d020      	beq.n	80030ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0304 	and.w	r3, r3, #4
 8003090:	2b00      	cmp	r3, #0
 8003092:	d005      	beq.n	80030a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003094:	4b59      	ldr	r3, [pc, #356]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	4a58      	ldr	r2, [pc, #352]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 800309a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800309e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0308 	and.w	r3, r3, #8
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d005      	beq.n	80030b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030ac:	4b53      	ldr	r3, [pc, #332]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	4a52      	ldr	r2, [pc, #328]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 80030b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80030b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030b8:	4b50      	ldr	r3, [pc, #320]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	494d      	ldr	r1, [pc, #308]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d044      	beq.n	8003160 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d107      	bne.n	80030ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030de:	4b47      	ldr	r3, [pc, #284]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d119      	bne.n	800311e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e07f      	b.n	80031ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d003      	beq.n	80030fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030fa:	2b03      	cmp	r3, #3
 80030fc:	d107      	bne.n	800310e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030fe:	4b3f      	ldr	r3, [pc, #252]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d109      	bne.n	800311e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e06f      	b.n	80031ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800310e:	4b3b      	ldr	r3, [pc, #236]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d101      	bne.n	800311e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e067      	b.n	80031ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800311e:	4b37      	ldr	r3, [pc, #220]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f023 0203 	bic.w	r2, r3, #3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	4934      	ldr	r1, [pc, #208]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 800312c:	4313      	orrs	r3, r2
 800312e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003130:	f7fe fd58 	bl	8001be4 <HAL_GetTick>
 8003134:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003136:	e00a      	b.n	800314e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003138:	f7fe fd54 	bl	8001be4 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	f241 3288 	movw	r2, #5000	; 0x1388
 8003146:	4293      	cmp	r3, r2
 8003148:	d901      	bls.n	800314e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e04f      	b.n	80031ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800314e:	4b2b      	ldr	r3, [pc, #172]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 020c 	and.w	r2, r3, #12
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	429a      	cmp	r2, r3
 800315e:	d1eb      	bne.n	8003138 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003160:	4b25      	ldr	r3, [pc, #148]	; (80031f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 030f 	and.w	r3, r3, #15
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	429a      	cmp	r2, r3
 800316c:	d20c      	bcs.n	8003188 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800316e:	4b22      	ldr	r3, [pc, #136]	; (80031f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	b2d2      	uxtb	r2, r2
 8003174:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003176:	4b20      	ldr	r3, [pc, #128]	; (80031f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 030f 	and.w	r3, r3, #15
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d001      	beq.n	8003188 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e032      	b.n	80031ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0304 	and.w	r3, r3, #4
 8003190:	2b00      	cmp	r3, #0
 8003192:	d008      	beq.n	80031a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003194:	4b19      	ldr	r3, [pc, #100]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	4916      	ldr	r1, [pc, #88]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0308 	and.w	r3, r3, #8
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d009      	beq.n	80031c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031b2:	4b12      	ldr	r3, [pc, #72]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	00db      	lsls	r3, r3, #3
 80031c0:	490e      	ldr	r1, [pc, #56]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80031c6:	f000 f821 	bl	800320c <HAL_RCC_GetSysClockFreq>
 80031ca:	4601      	mov	r1, r0
 80031cc:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <HAL_RCC_ClockConfig+0x1bc>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	f003 030f 	and.w	r3, r3, #15
 80031d6:	4a0a      	ldr	r2, [pc, #40]	; (8003200 <HAL_RCC_ClockConfig+0x1c0>)
 80031d8:	5cd3      	ldrb	r3, [r2, r3]
 80031da:	fa21 f303 	lsr.w	r3, r1, r3
 80031de:	4a09      	ldr	r2, [pc, #36]	; (8003204 <HAL_RCC_ClockConfig+0x1c4>)
 80031e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80031e2:	4b09      	ldr	r3, [pc, #36]	; (8003208 <HAL_RCC_ClockConfig+0x1c8>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7fe fcb8 	bl	8001b5c <HAL_InitTick>

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40023c00 	.word	0x40023c00
 80031fc:	40023800 	.word	0x40023800
 8003200:	080048ac 	.word	0x080048ac
 8003204:	20000004 	.word	0x20000004
 8003208:	20000008 	.word	0x20000008

0800320c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800320c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003212:	2300      	movs	r3, #0
 8003214:	607b      	str	r3, [r7, #4]
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
 800321a:	2300      	movs	r3, #0
 800321c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800321e:	2300      	movs	r3, #0
 8003220:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003222:	4b50      	ldr	r3, [pc, #320]	; (8003364 <HAL_RCC_GetSysClockFreq+0x158>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f003 030c 	and.w	r3, r3, #12
 800322a:	2b04      	cmp	r3, #4
 800322c:	d007      	beq.n	800323e <HAL_RCC_GetSysClockFreq+0x32>
 800322e:	2b08      	cmp	r3, #8
 8003230:	d008      	beq.n	8003244 <HAL_RCC_GetSysClockFreq+0x38>
 8003232:	2b00      	cmp	r3, #0
 8003234:	f040 808d 	bne.w	8003352 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003238:	4b4b      	ldr	r3, [pc, #300]	; (8003368 <HAL_RCC_GetSysClockFreq+0x15c>)
 800323a:	60bb      	str	r3, [r7, #8]
       break;
 800323c:	e08c      	b.n	8003358 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800323e:	4b4b      	ldr	r3, [pc, #300]	; (800336c <HAL_RCC_GetSysClockFreq+0x160>)
 8003240:	60bb      	str	r3, [r7, #8]
      break;
 8003242:	e089      	b.n	8003358 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003244:	4b47      	ldr	r3, [pc, #284]	; (8003364 <HAL_RCC_GetSysClockFreq+0x158>)
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800324c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800324e:	4b45      	ldr	r3, [pc, #276]	; (8003364 <HAL_RCC_GetSysClockFreq+0x158>)
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d023      	beq.n	80032a2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800325a:	4b42      	ldr	r3, [pc, #264]	; (8003364 <HAL_RCC_GetSysClockFreq+0x158>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	099b      	lsrs	r3, r3, #6
 8003260:	f04f 0400 	mov.w	r4, #0
 8003264:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003268:	f04f 0200 	mov.w	r2, #0
 800326c:	ea03 0501 	and.w	r5, r3, r1
 8003270:	ea04 0602 	and.w	r6, r4, r2
 8003274:	4a3d      	ldr	r2, [pc, #244]	; (800336c <HAL_RCC_GetSysClockFreq+0x160>)
 8003276:	fb02 f106 	mul.w	r1, r2, r6
 800327a:	2200      	movs	r2, #0
 800327c:	fb02 f205 	mul.w	r2, r2, r5
 8003280:	440a      	add	r2, r1
 8003282:	493a      	ldr	r1, [pc, #232]	; (800336c <HAL_RCC_GetSysClockFreq+0x160>)
 8003284:	fba5 0101 	umull	r0, r1, r5, r1
 8003288:	1853      	adds	r3, r2, r1
 800328a:	4619      	mov	r1, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f04f 0400 	mov.w	r4, #0
 8003292:	461a      	mov	r2, r3
 8003294:	4623      	mov	r3, r4
 8003296:	f7fc ff97 	bl	80001c8 <__aeabi_uldivmod>
 800329a:	4603      	mov	r3, r0
 800329c:	460c      	mov	r4, r1
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	e049      	b.n	8003336 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032a2:	4b30      	ldr	r3, [pc, #192]	; (8003364 <HAL_RCC_GetSysClockFreq+0x158>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	099b      	lsrs	r3, r3, #6
 80032a8:	f04f 0400 	mov.w	r4, #0
 80032ac:	f240 11ff 	movw	r1, #511	; 0x1ff
 80032b0:	f04f 0200 	mov.w	r2, #0
 80032b4:	ea03 0501 	and.w	r5, r3, r1
 80032b8:	ea04 0602 	and.w	r6, r4, r2
 80032bc:	4629      	mov	r1, r5
 80032be:	4632      	mov	r2, r6
 80032c0:	f04f 0300 	mov.w	r3, #0
 80032c4:	f04f 0400 	mov.w	r4, #0
 80032c8:	0154      	lsls	r4, r2, #5
 80032ca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80032ce:	014b      	lsls	r3, r1, #5
 80032d0:	4619      	mov	r1, r3
 80032d2:	4622      	mov	r2, r4
 80032d4:	1b49      	subs	r1, r1, r5
 80032d6:	eb62 0206 	sbc.w	r2, r2, r6
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	f04f 0400 	mov.w	r4, #0
 80032e2:	0194      	lsls	r4, r2, #6
 80032e4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80032e8:	018b      	lsls	r3, r1, #6
 80032ea:	1a5b      	subs	r3, r3, r1
 80032ec:	eb64 0402 	sbc.w	r4, r4, r2
 80032f0:	f04f 0100 	mov.w	r1, #0
 80032f4:	f04f 0200 	mov.w	r2, #0
 80032f8:	00e2      	lsls	r2, r4, #3
 80032fa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80032fe:	00d9      	lsls	r1, r3, #3
 8003300:	460b      	mov	r3, r1
 8003302:	4614      	mov	r4, r2
 8003304:	195b      	adds	r3, r3, r5
 8003306:	eb44 0406 	adc.w	r4, r4, r6
 800330a:	f04f 0100 	mov.w	r1, #0
 800330e:	f04f 0200 	mov.w	r2, #0
 8003312:	02a2      	lsls	r2, r4, #10
 8003314:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003318:	0299      	lsls	r1, r3, #10
 800331a:	460b      	mov	r3, r1
 800331c:	4614      	mov	r4, r2
 800331e:	4618      	mov	r0, r3
 8003320:	4621      	mov	r1, r4
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f04f 0400 	mov.w	r4, #0
 8003328:	461a      	mov	r2, r3
 800332a:	4623      	mov	r3, r4
 800332c:	f7fc ff4c 	bl	80001c8 <__aeabi_uldivmod>
 8003330:	4603      	mov	r3, r0
 8003332:	460c      	mov	r4, r1
 8003334:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003336:	4b0b      	ldr	r3, [pc, #44]	; (8003364 <HAL_RCC_GetSysClockFreq+0x158>)
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	0c1b      	lsrs	r3, r3, #16
 800333c:	f003 0303 	and.w	r3, r3, #3
 8003340:	3301      	adds	r3, #1
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	fbb2 f3f3 	udiv	r3, r2, r3
 800334e:	60bb      	str	r3, [r7, #8]
      break;
 8003350:	e002      	b.n	8003358 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003352:	4b05      	ldr	r3, [pc, #20]	; (8003368 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003354:	60bb      	str	r3, [r7, #8]
      break;
 8003356:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003358:	68bb      	ldr	r3, [r7, #8]
}
 800335a:	4618      	mov	r0, r3
 800335c:	3714      	adds	r7, #20
 800335e:	46bd      	mov	sp, r7
 8003360:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003362:	bf00      	nop
 8003364:	40023800 	.word	0x40023800
 8003368:	00f42400 	.word	0x00f42400
 800336c:	017d7840 	.word	0x017d7840

08003370 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003374:	4b03      	ldr	r3, [pc, #12]	; (8003384 <HAL_RCC_GetHCLKFreq+0x14>)
 8003376:	681b      	ldr	r3, [r3, #0]
}
 8003378:	4618      	mov	r0, r3
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	20000004 	.word	0x20000004

08003388 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800338c:	f7ff fff0 	bl	8003370 <HAL_RCC_GetHCLKFreq>
 8003390:	4601      	mov	r1, r0
 8003392:	4b05      	ldr	r3, [pc, #20]	; (80033a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	0a9b      	lsrs	r3, r3, #10
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	4a03      	ldr	r2, [pc, #12]	; (80033ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800339e:	5cd3      	ldrb	r3, [r2, r3]
 80033a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	40023800 	.word	0x40023800
 80033ac:	080048bc 	.word	0x080048bc

080033b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80033b4:	f7ff ffdc 	bl	8003370 <HAL_RCC_GetHCLKFreq>
 80033b8:	4601      	mov	r1, r0
 80033ba:	4b05      	ldr	r3, [pc, #20]	; (80033d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	0b5b      	lsrs	r3, r3, #13
 80033c0:	f003 0307 	and.w	r3, r3, #7
 80033c4:	4a03      	ldr	r2, [pc, #12]	; (80033d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033c6:	5cd3      	ldrb	r3, [r2, r3]
 80033c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	40023800 	.word	0x40023800
 80033d4:	080048bc 	.word	0x080048bc

080033d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e03f      	b.n	800346a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d106      	bne.n	8003404 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f7fd fe36 	bl	8001070 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2224      	movs	r2, #36	; 0x24
 8003408:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68da      	ldr	r2, [r3, #12]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800341a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 fc3d 	bl	8003c9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	691a      	ldr	r2, [r3, #16]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003430:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	695a      	ldr	r2, [r3, #20]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003440:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68da      	ldr	r2, [r3, #12]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003450:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2220      	movs	r2, #32
 800345c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2220      	movs	r2, #32
 8003464:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b088      	sub	sp, #32
 8003476:	af02      	add	r7, sp, #8
 8003478:	60f8      	str	r0, [r7, #12]
 800347a:	60b9      	str	r1, [r7, #8]
 800347c:	603b      	str	r3, [r7, #0]
 800347e:	4613      	mov	r3, r2
 8003480:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003482:	2300      	movs	r3, #0
 8003484:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b20      	cmp	r3, #32
 8003490:	f040 8083 	bne.w	800359a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d002      	beq.n	80034a0 <HAL_UART_Transmit+0x2e>
 800349a:	88fb      	ldrh	r3, [r7, #6]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d101      	bne.n	80034a4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e07b      	b.n	800359c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d101      	bne.n	80034b2 <HAL_UART_Transmit+0x40>
 80034ae:	2302      	movs	r3, #2
 80034b0:	e074      	b.n	800359c <HAL_UART_Transmit+0x12a>
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2221      	movs	r2, #33	; 0x21
 80034c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80034c8:	f7fe fb8c 	bl	8001be4 <HAL_GetTick>
 80034cc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	88fa      	ldrh	r2, [r7, #6]
 80034d2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	88fa      	ldrh	r2, [r7, #6]
 80034d8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80034e2:	e042      	b.n	800356a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	3b01      	subs	r3, #1
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034fa:	d122      	bne.n	8003542 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	2200      	movs	r2, #0
 8003504:	2180      	movs	r1, #128	; 0x80
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f000 fa5c 	bl	80039c4 <UART_WaitOnFlagUntilTimeout>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e042      	b.n	800359c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	881b      	ldrh	r3, [r3, #0]
 800351e:	461a      	mov	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003528:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d103      	bne.n	800353a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	3302      	adds	r3, #2
 8003536:	60bb      	str	r3, [r7, #8]
 8003538:	e017      	b.n	800356a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	3301      	adds	r3, #1
 800353e:	60bb      	str	r3, [r7, #8]
 8003540:	e013      	b.n	800356a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	2200      	movs	r2, #0
 800354a:	2180      	movs	r1, #128	; 0x80
 800354c:	68f8      	ldr	r0, [r7, #12]
 800354e:	f000 fa39 	bl	80039c4 <UART_WaitOnFlagUntilTimeout>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e01f      	b.n	800359c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	1c5a      	adds	r2, r3, #1
 8003560:	60ba      	str	r2, [r7, #8]
 8003562:	781a      	ldrb	r2, [r3, #0]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800356e:	b29b      	uxth	r3, r3
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1b7      	bne.n	80034e4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	2200      	movs	r2, #0
 800357c:	2140      	movs	r1, #64	; 0x40
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f000 fa20 	bl	80039c4 <UART_WaitOnFlagUntilTimeout>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e006      	b.n	800359c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2220      	movs	r2, #32
 8003592:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003596:	2300      	movs	r3, #0
 8003598:	e000      	b.n	800359c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800359a:	2302      	movs	r3, #2
  }
}
 800359c:	4618      	mov	r0, r3
 800359e:	3718      	adds	r7, #24
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b088      	sub	sp, #32
 80035a8:	af02      	add	r7, sp, #8
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	603b      	str	r3, [r7, #0]
 80035b0:	4613      	mov	r3, r2
 80035b2:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80035b4:	2300      	movs	r3, #0
 80035b6:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	2b20      	cmp	r3, #32
 80035c2:	f040 8090 	bne.w	80036e6 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d002      	beq.n	80035d2 <HAL_UART_Receive+0x2e>
 80035cc:	88fb      	ldrh	r3, [r7, #6]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e088      	b.n	80036e8 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d101      	bne.n	80035e4 <HAL_UART_Receive+0x40>
 80035e0:	2302      	movs	r3, #2
 80035e2:	e081      	b.n	80036e8 <HAL_UART_Receive+0x144>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2200      	movs	r2, #0
 80035f0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2222      	movs	r2, #34	; 0x22
 80035f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80035fa:	f7fe faf3 	bl	8001be4 <HAL_GetTick>
 80035fe:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	88fa      	ldrh	r2, [r7, #6]
 8003604:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	88fa      	ldrh	r2, [r7, #6]
 800360a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003614:	e05c      	b.n	80036d0 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800361a:	b29b      	uxth	r3, r3
 800361c:	3b01      	subs	r3, #1
 800361e:	b29a      	uxth	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800362c:	d12b      	bne.n	8003686 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	2200      	movs	r2, #0
 8003636:	2120      	movs	r1, #32
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 f9c3 	bl	80039c4 <UART_WaitOnFlagUntilTimeout>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d001      	beq.n	8003648 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8003644:	2303      	movs	r3, #3
 8003646:	e04f      	b.n	80036e8 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10c      	bne.n	800366e <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	b29b      	uxth	r3, r3
 800365c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003660:	b29a      	uxth	r2, r3
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	3302      	adds	r3, #2
 800366a:	60bb      	str	r3, [r7, #8]
 800366c:	e030      	b.n	80036d0 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	b29b      	uxth	r3, r3
 8003676:	b2db      	uxtb	r3, r3
 8003678:	b29a      	uxth	r2, r3
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	3301      	adds	r3, #1
 8003682:	60bb      	str	r3, [r7, #8]
 8003684:	e024      	b.n	80036d0 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	9300      	str	r3, [sp, #0]
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	2200      	movs	r2, #0
 800368e:	2120      	movs	r1, #32
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f000 f997 	bl	80039c4 <UART_WaitOnFlagUntilTimeout>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e023      	b.n	80036e8 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d108      	bne.n	80036ba <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	6859      	ldr	r1, [r3, #4]
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	1c5a      	adds	r2, r3, #1
 80036b2:	60ba      	str	r2, [r7, #8]
 80036b4:	b2ca      	uxtb	r2, r1
 80036b6:	701a      	strb	r2, [r3, #0]
 80036b8:	e00a      	b.n	80036d0 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	b2da      	uxtb	r2, r3
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	1c59      	adds	r1, r3, #1
 80036c6:	60b9      	str	r1, [r7, #8]
 80036c8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80036cc:	b2d2      	uxtb	r2, r2
 80036ce:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d19d      	bne.n	8003616 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2220      	movs	r2, #32
 80036de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	e000      	b.n	80036e8 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80036e6:	2302      	movs	r3, #2
  }
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3718      	adds	r7, #24
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	4613      	mov	r3, r2
 80036fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b20      	cmp	r3, #32
 8003708:	d140      	bne.n	800378c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d002      	beq.n	8003716 <HAL_UART_Receive_IT+0x26>
 8003710:	88fb      	ldrh	r3, [r7, #6]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d101      	bne.n	800371a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e039      	b.n	800378e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003720:	2b01      	cmp	r3, #1
 8003722:	d101      	bne.n	8003728 <HAL_UART_Receive_IT+0x38>
 8003724:	2302      	movs	r3, #2
 8003726:	e032      	b.n	800378e <HAL_UART_Receive_IT+0x9e>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	88fa      	ldrh	r2, [r7, #6]
 800373a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	88fa      	ldrh	r2, [r7, #6]
 8003740:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2222      	movs	r2, #34	; 0x22
 800374c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003766:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695a      	ldr	r2, [r3, #20]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f042 0201 	orr.w	r2, r2, #1
 8003776:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f042 0220 	orr.w	r2, r2, #32
 8003786:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003788:	2300      	movs	r3, #0
 800378a:	e000      	b.n	800378e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800378c:	2302      	movs	r3, #2
  }
}
 800378e:	4618      	mov	r0, r3
 8003790:	3714      	adds	r7, #20
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr
	...

0800379c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b088      	sub	sp, #32
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80037bc:	2300      	movs	r3, #0
 80037be:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80037c0:	2300      	movs	r3, #0
 80037c2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f003 030f 	and.w	r3, r3, #15
 80037ca:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10d      	bne.n	80037ee <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	f003 0320 	and.w	r3, r3, #32
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d008      	beq.n	80037ee <HAL_UART_IRQHandler+0x52>
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	f003 0320 	and.w	r3, r3, #32
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d003      	beq.n	80037ee <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f000 f9d6 	bl	8003b98 <UART_Receive_IT>
      return;
 80037ec:	e0d1      	b.n	8003992 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 80b0 	beq.w	8003956 <HAL_UART_IRQHandler+0x1ba>
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d105      	bne.n	800380c <HAL_UART_IRQHandler+0x70>
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 80a5 	beq.w	8003956 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <HAL_UART_IRQHandler+0x90>
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381c:	2b00      	cmp	r3, #0
 800381e:	d005      	beq.n	800382c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003824:	f043 0201 	orr.w	r2, r3, #1
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	f003 0304 	and.w	r3, r3, #4
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00a      	beq.n	800384c <HAL_UART_IRQHandler+0xb0>
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003844:	f043 0202 	orr.w	r2, r3, #2
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d00a      	beq.n	800386c <HAL_UART_IRQHandler+0xd0>
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	f003 0301 	and.w	r3, r3, #1
 800385c:	2b00      	cmp	r3, #0
 800385e:	d005      	beq.n	800386c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003864:	f043 0204 	orr.w	r2, r3, #4
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	f003 0308 	and.w	r3, r3, #8
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00f      	beq.n	8003896 <HAL_UART_IRQHandler+0xfa>
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	f003 0320 	and.w	r3, r3, #32
 800387c:	2b00      	cmp	r3, #0
 800387e:	d104      	bne.n	800388a <HAL_UART_IRQHandler+0xee>
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b00      	cmp	r3, #0
 8003888:	d005      	beq.n	8003896 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800388e:	f043 0208 	orr.w	r2, r3, #8
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389a:	2b00      	cmp	r3, #0
 800389c:	d078      	beq.n	8003990 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	f003 0320 	and.w	r3, r3, #32
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d007      	beq.n	80038b8 <HAL_UART_IRQHandler+0x11c>
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	f003 0320 	and.w	r3, r3, #32
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d002      	beq.n	80038b8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f970 	bl	8003b98 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038c2:	2b40      	cmp	r3, #64	; 0x40
 80038c4:	bf0c      	ite	eq
 80038c6:	2301      	moveq	r3, #1
 80038c8:	2300      	movne	r3, #0
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038d2:	f003 0308 	and.w	r3, r3, #8
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d102      	bne.n	80038e0 <HAL_UART_IRQHandler+0x144>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d031      	beq.n	8003944 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 f8b9 	bl	8003a58 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038f0:	2b40      	cmp	r3, #64	; 0x40
 80038f2:	d123      	bne.n	800393c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695a      	ldr	r2, [r3, #20]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003902:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003908:	2b00      	cmp	r3, #0
 800390a:	d013      	beq.n	8003934 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003910:	4a21      	ldr	r2, [pc, #132]	; (8003998 <HAL_UART_IRQHandler+0x1fc>)
 8003912:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003918:	4618      	mov	r0, r3
 800391a:	f7fe faa2 	bl	8001e62 <HAL_DMA_Abort_IT>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d016      	beq.n	8003952 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003928:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800392e:	4610      	mov	r0, r2
 8003930:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003932:	e00e      	b.n	8003952 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 f83b 	bl	80039b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800393a:	e00a      	b.n	8003952 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f000 f837 	bl	80039b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003942:	e006      	b.n	8003952 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 f833 	bl	80039b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003950:	e01e      	b.n	8003990 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003952:	bf00      	nop
    return;
 8003954:	e01c      	b.n	8003990 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800395c:	2b00      	cmp	r3, #0
 800395e:	d008      	beq.n	8003972 <HAL_UART_IRQHandler+0x1d6>
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003966:	2b00      	cmp	r3, #0
 8003968:	d003      	beq.n	8003972 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 f8a6 	bl	8003abc <UART_Transmit_IT>
    return;
 8003970:	e00f      	b.n	8003992 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003978:	2b00      	cmp	r3, #0
 800397a:	d00a      	beq.n	8003992 <HAL_UART_IRQHandler+0x1f6>
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003982:	2b00      	cmp	r3, #0
 8003984:	d005      	beq.n	8003992 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f8ee 	bl	8003b68 <UART_EndTransmit_IT>
    return;
 800398c:	bf00      	nop
 800398e:	e000      	b.n	8003992 <HAL_UART_IRQHandler+0x1f6>
    return;
 8003990:	bf00      	nop
  }
}
 8003992:	3720      	adds	r7, #32
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	08003a95 	.word	0x08003a95

0800399c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	603b      	str	r3, [r7, #0]
 80039d0:	4613      	mov	r3, r2
 80039d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039d4:	e02c      	b.n	8003a30 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039dc:	d028      	beq.n	8003a30 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d007      	beq.n	80039f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80039e4:	f7fe f8fe 	bl	8001be4 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d21d      	bcs.n	8003a30 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a02:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	695a      	ldr	r2, [r3, #20]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f022 0201 	bic.w	r2, r2, #1
 8003a12:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2220      	movs	r2, #32
 8003a18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	e00f      	b.n	8003a50 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	4013      	ands	r3, r2
 8003a3a:	68ba      	ldr	r2, [r7, #8]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	bf0c      	ite	eq
 8003a40:	2301      	moveq	r3, #1
 8003a42:	2300      	movne	r3, #0
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	461a      	mov	r2, r3
 8003a48:	79fb      	ldrb	r3, [r7, #7]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d0c3      	beq.n	80039d6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68da      	ldr	r2, [r3, #12]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003a6e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	695a      	ldr	r2, [r3, #20]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f022 0201 	bic.w	r2, r2, #1
 8003a7e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2220      	movs	r2, #32
 8003a84:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aa0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f7ff ff7e 	bl	80039b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ab4:	bf00      	nop
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b085      	sub	sp, #20
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	2b21      	cmp	r3, #33	; 0x21
 8003ace:	d144      	bne.n	8003b5a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ad8:	d11a      	bne.n	8003b10 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	881b      	ldrh	r3, [r3, #0]
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003aee:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d105      	bne.n	8003b04 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	1c9a      	adds	r2, r3, #2
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	621a      	str	r2, [r3, #32]
 8003b02:	e00e      	b.n	8003b22 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	1c5a      	adds	r2, r3, #1
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	621a      	str	r2, [r3, #32]
 8003b0e:	e008      	b.n	8003b22 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	1c59      	adds	r1, r3, #1
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	6211      	str	r1, [r2, #32]
 8003b1a:	781a      	ldrb	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	4619      	mov	r1, r3
 8003b30:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10f      	bne.n	8003b56 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68da      	ldr	r2, [r3, #12]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b44:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b54:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003b56:	2300      	movs	r3, #0
 8003b58:	e000      	b.n	8003b5c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003b5a:	2302      	movs	r3, #2
  }
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68da      	ldr	r2, [r3, #12]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b7e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2220      	movs	r2, #32
 8003b84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f7ff ff07 	bl	800399c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	2b22      	cmp	r3, #34	; 0x22
 8003baa:	d171      	bne.n	8003c90 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bb4:	d123      	bne.n	8003bfe <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bba:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10e      	bne.n	8003be2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bd0:	b29a      	uxth	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bda:	1c9a      	adds	r2, r3, #2
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	629a      	str	r2, [r3, #40]	; 0x28
 8003be0:	e029      	b.n	8003c36 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf6:	1c5a      	adds	r2, r3, #1
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	629a      	str	r2, [r3, #40]	; 0x28
 8003bfc:	e01b      	b.n	8003c36 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d10a      	bne.n	8003c1c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	6858      	ldr	r0, [r3, #4]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c10:	1c59      	adds	r1, r3, #1
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	6291      	str	r1, [r2, #40]	; 0x28
 8003c16:	b2c2      	uxtb	r2, r0
 8003c18:	701a      	strb	r2, [r3, #0]
 8003c1a:	e00c      	b.n	8003c36 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	b2da      	uxtb	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c28:	1c58      	adds	r0, r3, #1
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	6288      	str	r0, [r1, #40]	; 0x28
 8003c2e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003c32:	b2d2      	uxtb	r2, r2
 8003c34:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	4619      	mov	r1, r3
 8003c44:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d120      	bne.n	8003c8c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68da      	ldr	r2, [r3, #12]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f022 0220 	bic.w	r2, r2, #32
 8003c58:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68da      	ldr	r2, [r3, #12]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	695a      	ldr	r2, [r3, #20]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0201 	bic.w	r2, r2, #1
 8003c78:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2220      	movs	r2, #32
 8003c7e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f7fd f844 	bl	8000d10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	e002      	b.n	8003c92 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	e000      	b.n	8003c92 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003c90:	2302      	movs	r3, #2
  }
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
	...

08003c9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ca0:	b085      	sub	sp, #20
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689a      	ldr	r2, [r3, #8]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	691b      	ldr	r3, [r3, #16]
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	69db      	ldr	r3, [r3, #28]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003cde:	f023 030c 	bic.w	r3, r3, #12
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	6812      	ldr	r2, [r2, #0]
 8003ce6:	68f9      	ldr	r1, [r7, #12]
 8003ce8:	430b      	orrs	r3, r1
 8003cea:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	699a      	ldr	r2, [r3, #24]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d0a:	f040 818b 	bne.w	8004024 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4ac1      	ldr	r2, [pc, #772]	; (8004018 <UART_SetConfig+0x37c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d005      	beq.n	8003d24 <UART_SetConfig+0x88>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4abf      	ldr	r2, [pc, #764]	; (800401c <UART_SetConfig+0x380>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	f040 80bd 	bne.w	8003e9e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d24:	f7ff fb44 	bl	80033b0 <HAL_RCC_GetPCLK2Freq>
 8003d28:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	461d      	mov	r5, r3
 8003d2e:	f04f 0600 	mov.w	r6, #0
 8003d32:	46a8      	mov	r8, r5
 8003d34:	46b1      	mov	r9, r6
 8003d36:	eb18 0308 	adds.w	r3, r8, r8
 8003d3a:	eb49 0409 	adc.w	r4, r9, r9
 8003d3e:	4698      	mov	r8, r3
 8003d40:	46a1      	mov	r9, r4
 8003d42:	eb18 0805 	adds.w	r8, r8, r5
 8003d46:	eb49 0906 	adc.w	r9, r9, r6
 8003d4a:	f04f 0100 	mov.w	r1, #0
 8003d4e:	f04f 0200 	mov.w	r2, #0
 8003d52:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003d56:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003d5a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003d5e:	4688      	mov	r8, r1
 8003d60:	4691      	mov	r9, r2
 8003d62:	eb18 0005 	adds.w	r0, r8, r5
 8003d66:	eb49 0106 	adc.w	r1, r9, r6
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	461d      	mov	r5, r3
 8003d70:	f04f 0600 	mov.w	r6, #0
 8003d74:	196b      	adds	r3, r5, r5
 8003d76:	eb46 0406 	adc.w	r4, r6, r6
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	4623      	mov	r3, r4
 8003d7e:	f7fc fa23 	bl	80001c8 <__aeabi_uldivmod>
 8003d82:	4603      	mov	r3, r0
 8003d84:	460c      	mov	r4, r1
 8003d86:	461a      	mov	r2, r3
 8003d88:	4ba5      	ldr	r3, [pc, #660]	; (8004020 <UART_SetConfig+0x384>)
 8003d8a:	fba3 2302 	umull	r2, r3, r3, r2
 8003d8e:	095b      	lsrs	r3, r3, #5
 8003d90:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	461d      	mov	r5, r3
 8003d98:	f04f 0600 	mov.w	r6, #0
 8003d9c:	46a9      	mov	r9, r5
 8003d9e:	46b2      	mov	sl, r6
 8003da0:	eb19 0309 	adds.w	r3, r9, r9
 8003da4:	eb4a 040a 	adc.w	r4, sl, sl
 8003da8:	4699      	mov	r9, r3
 8003daa:	46a2      	mov	sl, r4
 8003dac:	eb19 0905 	adds.w	r9, r9, r5
 8003db0:	eb4a 0a06 	adc.w	sl, sl, r6
 8003db4:	f04f 0100 	mov.w	r1, #0
 8003db8:	f04f 0200 	mov.w	r2, #0
 8003dbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003dc0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003dc4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003dc8:	4689      	mov	r9, r1
 8003dca:	4692      	mov	sl, r2
 8003dcc:	eb19 0005 	adds.w	r0, r9, r5
 8003dd0:	eb4a 0106 	adc.w	r1, sl, r6
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	461d      	mov	r5, r3
 8003dda:	f04f 0600 	mov.w	r6, #0
 8003dde:	196b      	adds	r3, r5, r5
 8003de0:	eb46 0406 	adc.w	r4, r6, r6
 8003de4:	461a      	mov	r2, r3
 8003de6:	4623      	mov	r3, r4
 8003de8:	f7fc f9ee 	bl	80001c8 <__aeabi_uldivmod>
 8003dec:	4603      	mov	r3, r0
 8003dee:	460c      	mov	r4, r1
 8003df0:	461a      	mov	r2, r3
 8003df2:	4b8b      	ldr	r3, [pc, #556]	; (8004020 <UART_SetConfig+0x384>)
 8003df4:	fba3 1302 	umull	r1, r3, r3, r2
 8003df8:	095b      	lsrs	r3, r3, #5
 8003dfa:	2164      	movs	r1, #100	; 0x64
 8003dfc:	fb01 f303 	mul.w	r3, r1, r3
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	00db      	lsls	r3, r3, #3
 8003e04:	3332      	adds	r3, #50	; 0x32
 8003e06:	4a86      	ldr	r2, [pc, #536]	; (8004020 <UART_SetConfig+0x384>)
 8003e08:	fba2 2303 	umull	r2, r3, r2, r3
 8003e0c:	095b      	lsrs	r3, r3, #5
 8003e0e:	005b      	lsls	r3, r3, #1
 8003e10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e14:	4498      	add	r8, r3
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	461d      	mov	r5, r3
 8003e1a:	f04f 0600 	mov.w	r6, #0
 8003e1e:	46a9      	mov	r9, r5
 8003e20:	46b2      	mov	sl, r6
 8003e22:	eb19 0309 	adds.w	r3, r9, r9
 8003e26:	eb4a 040a 	adc.w	r4, sl, sl
 8003e2a:	4699      	mov	r9, r3
 8003e2c:	46a2      	mov	sl, r4
 8003e2e:	eb19 0905 	adds.w	r9, r9, r5
 8003e32:	eb4a 0a06 	adc.w	sl, sl, r6
 8003e36:	f04f 0100 	mov.w	r1, #0
 8003e3a:	f04f 0200 	mov.w	r2, #0
 8003e3e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e42:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003e46:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003e4a:	4689      	mov	r9, r1
 8003e4c:	4692      	mov	sl, r2
 8003e4e:	eb19 0005 	adds.w	r0, r9, r5
 8003e52:	eb4a 0106 	adc.w	r1, sl, r6
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	461d      	mov	r5, r3
 8003e5c:	f04f 0600 	mov.w	r6, #0
 8003e60:	196b      	adds	r3, r5, r5
 8003e62:	eb46 0406 	adc.w	r4, r6, r6
 8003e66:	461a      	mov	r2, r3
 8003e68:	4623      	mov	r3, r4
 8003e6a:	f7fc f9ad 	bl	80001c8 <__aeabi_uldivmod>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	460c      	mov	r4, r1
 8003e72:	461a      	mov	r2, r3
 8003e74:	4b6a      	ldr	r3, [pc, #424]	; (8004020 <UART_SetConfig+0x384>)
 8003e76:	fba3 1302 	umull	r1, r3, r3, r2
 8003e7a:	095b      	lsrs	r3, r3, #5
 8003e7c:	2164      	movs	r1, #100	; 0x64
 8003e7e:	fb01 f303 	mul.w	r3, r1, r3
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	00db      	lsls	r3, r3, #3
 8003e86:	3332      	adds	r3, #50	; 0x32
 8003e88:	4a65      	ldr	r2, [pc, #404]	; (8004020 <UART_SetConfig+0x384>)
 8003e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8e:	095b      	lsrs	r3, r3, #5
 8003e90:	f003 0207 	and.w	r2, r3, #7
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4442      	add	r2, r8
 8003e9a:	609a      	str	r2, [r3, #8]
 8003e9c:	e26f      	b.n	800437e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e9e:	f7ff fa73 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003ea2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	461d      	mov	r5, r3
 8003ea8:	f04f 0600 	mov.w	r6, #0
 8003eac:	46a8      	mov	r8, r5
 8003eae:	46b1      	mov	r9, r6
 8003eb0:	eb18 0308 	adds.w	r3, r8, r8
 8003eb4:	eb49 0409 	adc.w	r4, r9, r9
 8003eb8:	4698      	mov	r8, r3
 8003eba:	46a1      	mov	r9, r4
 8003ebc:	eb18 0805 	adds.w	r8, r8, r5
 8003ec0:	eb49 0906 	adc.w	r9, r9, r6
 8003ec4:	f04f 0100 	mov.w	r1, #0
 8003ec8:	f04f 0200 	mov.w	r2, #0
 8003ecc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003ed0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003ed4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003ed8:	4688      	mov	r8, r1
 8003eda:	4691      	mov	r9, r2
 8003edc:	eb18 0005 	adds.w	r0, r8, r5
 8003ee0:	eb49 0106 	adc.w	r1, r9, r6
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	461d      	mov	r5, r3
 8003eea:	f04f 0600 	mov.w	r6, #0
 8003eee:	196b      	adds	r3, r5, r5
 8003ef0:	eb46 0406 	adc.w	r4, r6, r6
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	4623      	mov	r3, r4
 8003ef8:	f7fc f966 	bl	80001c8 <__aeabi_uldivmod>
 8003efc:	4603      	mov	r3, r0
 8003efe:	460c      	mov	r4, r1
 8003f00:	461a      	mov	r2, r3
 8003f02:	4b47      	ldr	r3, [pc, #284]	; (8004020 <UART_SetConfig+0x384>)
 8003f04:	fba3 2302 	umull	r2, r3, r3, r2
 8003f08:	095b      	lsrs	r3, r3, #5
 8003f0a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	461d      	mov	r5, r3
 8003f12:	f04f 0600 	mov.w	r6, #0
 8003f16:	46a9      	mov	r9, r5
 8003f18:	46b2      	mov	sl, r6
 8003f1a:	eb19 0309 	adds.w	r3, r9, r9
 8003f1e:	eb4a 040a 	adc.w	r4, sl, sl
 8003f22:	4699      	mov	r9, r3
 8003f24:	46a2      	mov	sl, r4
 8003f26:	eb19 0905 	adds.w	r9, r9, r5
 8003f2a:	eb4a 0a06 	adc.w	sl, sl, r6
 8003f2e:	f04f 0100 	mov.w	r1, #0
 8003f32:	f04f 0200 	mov.w	r2, #0
 8003f36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f3a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003f3e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003f42:	4689      	mov	r9, r1
 8003f44:	4692      	mov	sl, r2
 8003f46:	eb19 0005 	adds.w	r0, r9, r5
 8003f4a:	eb4a 0106 	adc.w	r1, sl, r6
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	461d      	mov	r5, r3
 8003f54:	f04f 0600 	mov.w	r6, #0
 8003f58:	196b      	adds	r3, r5, r5
 8003f5a:	eb46 0406 	adc.w	r4, r6, r6
 8003f5e:	461a      	mov	r2, r3
 8003f60:	4623      	mov	r3, r4
 8003f62:	f7fc f931 	bl	80001c8 <__aeabi_uldivmod>
 8003f66:	4603      	mov	r3, r0
 8003f68:	460c      	mov	r4, r1
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	4b2c      	ldr	r3, [pc, #176]	; (8004020 <UART_SetConfig+0x384>)
 8003f6e:	fba3 1302 	umull	r1, r3, r3, r2
 8003f72:	095b      	lsrs	r3, r3, #5
 8003f74:	2164      	movs	r1, #100	; 0x64
 8003f76:	fb01 f303 	mul.w	r3, r1, r3
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	00db      	lsls	r3, r3, #3
 8003f7e:	3332      	adds	r3, #50	; 0x32
 8003f80:	4a27      	ldr	r2, [pc, #156]	; (8004020 <UART_SetConfig+0x384>)
 8003f82:	fba2 2303 	umull	r2, r3, r2, r3
 8003f86:	095b      	lsrs	r3, r3, #5
 8003f88:	005b      	lsls	r3, r3, #1
 8003f8a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003f8e:	4498      	add	r8, r3
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	461d      	mov	r5, r3
 8003f94:	f04f 0600 	mov.w	r6, #0
 8003f98:	46a9      	mov	r9, r5
 8003f9a:	46b2      	mov	sl, r6
 8003f9c:	eb19 0309 	adds.w	r3, r9, r9
 8003fa0:	eb4a 040a 	adc.w	r4, sl, sl
 8003fa4:	4699      	mov	r9, r3
 8003fa6:	46a2      	mov	sl, r4
 8003fa8:	eb19 0905 	adds.w	r9, r9, r5
 8003fac:	eb4a 0a06 	adc.w	sl, sl, r6
 8003fb0:	f04f 0100 	mov.w	r1, #0
 8003fb4:	f04f 0200 	mov.w	r2, #0
 8003fb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fbc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003fc0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003fc4:	4689      	mov	r9, r1
 8003fc6:	4692      	mov	sl, r2
 8003fc8:	eb19 0005 	adds.w	r0, r9, r5
 8003fcc:	eb4a 0106 	adc.w	r1, sl, r6
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	461d      	mov	r5, r3
 8003fd6:	f04f 0600 	mov.w	r6, #0
 8003fda:	196b      	adds	r3, r5, r5
 8003fdc:	eb46 0406 	adc.w	r4, r6, r6
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	4623      	mov	r3, r4
 8003fe4:	f7fc f8f0 	bl	80001c8 <__aeabi_uldivmod>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	460c      	mov	r4, r1
 8003fec:	461a      	mov	r2, r3
 8003fee:	4b0c      	ldr	r3, [pc, #48]	; (8004020 <UART_SetConfig+0x384>)
 8003ff0:	fba3 1302 	umull	r1, r3, r3, r2
 8003ff4:	095b      	lsrs	r3, r3, #5
 8003ff6:	2164      	movs	r1, #100	; 0x64
 8003ff8:	fb01 f303 	mul.w	r3, r1, r3
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	00db      	lsls	r3, r3, #3
 8004000:	3332      	adds	r3, #50	; 0x32
 8004002:	4a07      	ldr	r2, [pc, #28]	; (8004020 <UART_SetConfig+0x384>)
 8004004:	fba2 2303 	umull	r2, r3, r2, r3
 8004008:	095b      	lsrs	r3, r3, #5
 800400a:	f003 0207 	and.w	r2, r3, #7
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4442      	add	r2, r8
 8004014:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004016:	e1b2      	b.n	800437e <UART_SetConfig+0x6e2>
 8004018:	40011000 	.word	0x40011000
 800401c:	40011400 	.word	0x40011400
 8004020:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4ad7      	ldr	r2, [pc, #860]	; (8004388 <UART_SetConfig+0x6ec>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d005      	beq.n	800403a <UART_SetConfig+0x39e>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4ad6      	ldr	r2, [pc, #856]	; (800438c <UART_SetConfig+0x6f0>)
 8004034:	4293      	cmp	r3, r2
 8004036:	f040 80d1 	bne.w	80041dc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800403a:	f7ff f9b9 	bl	80033b0 <HAL_RCC_GetPCLK2Freq>
 800403e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	469a      	mov	sl, r3
 8004044:	f04f 0b00 	mov.w	fp, #0
 8004048:	46d0      	mov	r8, sl
 800404a:	46d9      	mov	r9, fp
 800404c:	eb18 0308 	adds.w	r3, r8, r8
 8004050:	eb49 0409 	adc.w	r4, r9, r9
 8004054:	4698      	mov	r8, r3
 8004056:	46a1      	mov	r9, r4
 8004058:	eb18 080a 	adds.w	r8, r8, sl
 800405c:	eb49 090b 	adc.w	r9, r9, fp
 8004060:	f04f 0100 	mov.w	r1, #0
 8004064:	f04f 0200 	mov.w	r2, #0
 8004068:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800406c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004070:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004074:	4688      	mov	r8, r1
 8004076:	4691      	mov	r9, r2
 8004078:	eb1a 0508 	adds.w	r5, sl, r8
 800407c:	eb4b 0609 	adc.w	r6, fp, r9
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	4619      	mov	r1, r3
 8004086:	f04f 0200 	mov.w	r2, #0
 800408a:	f04f 0300 	mov.w	r3, #0
 800408e:	f04f 0400 	mov.w	r4, #0
 8004092:	0094      	lsls	r4, r2, #2
 8004094:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004098:	008b      	lsls	r3, r1, #2
 800409a:	461a      	mov	r2, r3
 800409c:	4623      	mov	r3, r4
 800409e:	4628      	mov	r0, r5
 80040a0:	4631      	mov	r1, r6
 80040a2:	f7fc f891 	bl	80001c8 <__aeabi_uldivmod>
 80040a6:	4603      	mov	r3, r0
 80040a8:	460c      	mov	r4, r1
 80040aa:	461a      	mov	r2, r3
 80040ac:	4bb8      	ldr	r3, [pc, #736]	; (8004390 <UART_SetConfig+0x6f4>)
 80040ae:	fba3 2302 	umull	r2, r3, r3, r2
 80040b2:	095b      	lsrs	r3, r3, #5
 80040b4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	469b      	mov	fp, r3
 80040bc:	f04f 0c00 	mov.w	ip, #0
 80040c0:	46d9      	mov	r9, fp
 80040c2:	46e2      	mov	sl, ip
 80040c4:	eb19 0309 	adds.w	r3, r9, r9
 80040c8:	eb4a 040a 	adc.w	r4, sl, sl
 80040cc:	4699      	mov	r9, r3
 80040ce:	46a2      	mov	sl, r4
 80040d0:	eb19 090b 	adds.w	r9, r9, fp
 80040d4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80040d8:	f04f 0100 	mov.w	r1, #0
 80040dc:	f04f 0200 	mov.w	r2, #0
 80040e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80040e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80040ec:	4689      	mov	r9, r1
 80040ee:	4692      	mov	sl, r2
 80040f0:	eb1b 0509 	adds.w	r5, fp, r9
 80040f4:	eb4c 060a 	adc.w	r6, ip, sl
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	4619      	mov	r1, r3
 80040fe:	f04f 0200 	mov.w	r2, #0
 8004102:	f04f 0300 	mov.w	r3, #0
 8004106:	f04f 0400 	mov.w	r4, #0
 800410a:	0094      	lsls	r4, r2, #2
 800410c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004110:	008b      	lsls	r3, r1, #2
 8004112:	461a      	mov	r2, r3
 8004114:	4623      	mov	r3, r4
 8004116:	4628      	mov	r0, r5
 8004118:	4631      	mov	r1, r6
 800411a:	f7fc f855 	bl	80001c8 <__aeabi_uldivmod>
 800411e:	4603      	mov	r3, r0
 8004120:	460c      	mov	r4, r1
 8004122:	461a      	mov	r2, r3
 8004124:	4b9a      	ldr	r3, [pc, #616]	; (8004390 <UART_SetConfig+0x6f4>)
 8004126:	fba3 1302 	umull	r1, r3, r3, r2
 800412a:	095b      	lsrs	r3, r3, #5
 800412c:	2164      	movs	r1, #100	; 0x64
 800412e:	fb01 f303 	mul.w	r3, r1, r3
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	3332      	adds	r3, #50	; 0x32
 8004138:	4a95      	ldr	r2, [pc, #596]	; (8004390 <UART_SetConfig+0x6f4>)
 800413a:	fba2 2303 	umull	r2, r3, r2, r3
 800413e:	095b      	lsrs	r3, r3, #5
 8004140:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004144:	4498      	add	r8, r3
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	469b      	mov	fp, r3
 800414a:	f04f 0c00 	mov.w	ip, #0
 800414e:	46d9      	mov	r9, fp
 8004150:	46e2      	mov	sl, ip
 8004152:	eb19 0309 	adds.w	r3, r9, r9
 8004156:	eb4a 040a 	adc.w	r4, sl, sl
 800415a:	4699      	mov	r9, r3
 800415c:	46a2      	mov	sl, r4
 800415e:	eb19 090b 	adds.w	r9, r9, fp
 8004162:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004166:	f04f 0100 	mov.w	r1, #0
 800416a:	f04f 0200 	mov.w	r2, #0
 800416e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004172:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004176:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800417a:	4689      	mov	r9, r1
 800417c:	4692      	mov	sl, r2
 800417e:	eb1b 0509 	adds.w	r5, fp, r9
 8004182:	eb4c 060a 	adc.w	r6, ip, sl
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	4619      	mov	r1, r3
 800418c:	f04f 0200 	mov.w	r2, #0
 8004190:	f04f 0300 	mov.w	r3, #0
 8004194:	f04f 0400 	mov.w	r4, #0
 8004198:	0094      	lsls	r4, r2, #2
 800419a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800419e:	008b      	lsls	r3, r1, #2
 80041a0:	461a      	mov	r2, r3
 80041a2:	4623      	mov	r3, r4
 80041a4:	4628      	mov	r0, r5
 80041a6:	4631      	mov	r1, r6
 80041a8:	f7fc f80e 	bl	80001c8 <__aeabi_uldivmod>
 80041ac:	4603      	mov	r3, r0
 80041ae:	460c      	mov	r4, r1
 80041b0:	461a      	mov	r2, r3
 80041b2:	4b77      	ldr	r3, [pc, #476]	; (8004390 <UART_SetConfig+0x6f4>)
 80041b4:	fba3 1302 	umull	r1, r3, r3, r2
 80041b8:	095b      	lsrs	r3, r3, #5
 80041ba:	2164      	movs	r1, #100	; 0x64
 80041bc:	fb01 f303 	mul.w	r3, r1, r3
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	011b      	lsls	r3, r3, #4
 80041c4:	3332      	adds	r3, #50	; 0x32
 80041c6:	4a72      	ldr	r2, [pc, #456]	; (8004390 <UART_SetConfig+0x6f4>)
 80041c8:	fba2 2303 	umull	r2, r3, r2, r3
 80041cc:	095b      	lsrs	r3, r3, #5
 80041ce:	f003 020f 	and.w	r2, r3, #15
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4442      	add	r2, r8
 80041d8:	609a      	str	r2, [r3, #8]
 80041da:	e0d0      	b.n	800437e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80041dc:	f7ff f8d4 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 80041e0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	469a      	mov	sl, r3
 80041e6:	f04f 0b00 	mov.w	fp, #0
 80041ea:	46d0      	mov	r8, sl
 80041ec:	46d9      	mov	r9, fp
 80041ee:	eb18 0308 	adds.w	r3, r8, r8
 80041f2:	eb49 0409 	adc.w	r4, r9, r9
 80041f6:	4698      	mov	r8, r3
 80041f8:	46a1      	mov	r9, r4
 80041fa:	eb18 080a 	adds.w	r8, r8, sl
 80041fe:	eb49 090b 	adc.w	r9, r9, fp
 8004202:	f04f 0100 	mov.w	r1, #0
 8004206:	f04f 0200 	mov.w	r2, #0
 800420a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800420e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004212:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004216:	4688      	mov	r8, r1
 8004218:	4691      	mov	r9, r2
 800421a:	eb1a 0508 	adds.w	r5, sl, r8
 800421e:	eb4b 0609 	adc.w	r6, fp, r9
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	4619      	mov	r1, r3
 8004228:	f04f 0200 	mov.w	r2, #0
 800422c:	f04f 0300 	mov.w	r3, #0
 8004230:	f04f 0400 	mov.w	r4, #0
 8004234:	0094      	lsls	r4, r2, #2
 8004236:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800423a:	008b      	lsls	r3, r1, #2
 800423c:	461a      	mov	r2, r3
 800423e:	4623      	mov	r3, r4
 8004240:	4628      	mov	r0, r5
 8004242:	4631      	mov	r1, r6
 8004244:	f7fb ffc0 	bl	80001c8 <__aeabi_uldivmod>
 8004248:	4603      	mov	r3, r0
 800424a:	460c      	mov	r4, r1
 800424c:	461a      	mov	r2, r3
 800424e:	4b50      	ldr	r3, [pc, #320]	; (8004390 <UART_SetConfig+0x6f4>)
 8004250:	fba3 2302 	umull	r2, r3, r3, r2
 8004254:	095b      	lsrs	r3, r3, #5
 8004256:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	469b      	mov	fp, r3
 800425e:	f04f 0c00 	mov.w	ip, #0
 8004262:	46d9      	mov	r9, fp
 8004264:	46e2      	mov	sl, ip
 8004266:	eb19 0309 	adds.w	r3, r9, r9
 800426a:	eb4a 040a 	adc.w	r4, sl, sl
 800426e:	4699      	mov	r9, r3
 8004270:	46a2      	mov	sl, r4
 8004272:	eb19 090b 	adds.w	r9, r9, fp
 8004276:	eb4a 0a0c 	adc.w	sl, sl, ip
 800427a:	f04f 0100 	mov.w	r1, #0
 800427e:	f04f 0200 	mov.w	r2, #0
 8004282:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004286:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800428a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800428e:	4689      	mov	r9, r1
 8004290:	4692      	mov	sl, r2
 8004292:	eb1b 0509 	adds.w	r5, fp, r9
 8004296:	eb4c 060a 	adc.w	r6, ip, sl
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	4619      	mov	r1, r3
 80042a0:	f04f 0200 	mov.w	r2, #0
 80042a4:	f04f 0300 	mov.w	r3, #0
 80042a8:	f04f 0400 	mov.w	r4, #0
 80042ac:	0094      	lsls	r4, r2, #2
 80042ae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80042b2:	008b      	lsls	r3, r1, #2
 80042b4:	461a      	mov	r2, r3
 80042b6:	4623      	mov	r3, r4
 80042b8:	4628      	mov	r0, r5
 80042ba:	4631      	mov	r1, r6
 80042bc:	f7fb ff84 	bl	80001c8 <__aeabi_uldivmod>
 80042c0:	4603      	mov	r3, r0
 80042c2:	460c      	mov	r4, r1
 80042c4:	461a      	mov	r2, r3
 80042c6:	4b32      	ldr	r3, [pc, #200]	; (8004390 <UART_SetConfig+0x6f4>)
 80042c8:	fba3 1302 	umull	r1, r3, r3, r2
 80042cc:	095b      	lsrs	r3, r3, #5
 80042ce:	2164      	movs	r1, #100	; 0x64
 80042d0:	fb01 f303 	mul.w	r3, r1, r3
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	011b      	lsls	r3, r3, #4
 80042d8:	3332      	adds	r3, #50	; 0x32
 80042da:	4a2d      	ldr	r2, [pc, #180]	; (8004390 <UART_SetConfig+0x6f4>)
 80042dc:	fba2 2303 	umull	r2, r3, r2, r3
 80042e0:	095b      	lsrs	r3, r3, #5
 80042e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042e6:	4498      	add	r8, r3
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	469b      	mov	fp, r3
 80042ec:	f04f 0c00 	mov.w	ip, #0
 80042f0:	46d9      	mov	r9, fp
 80042f2:	46e2      	mov	sl, ip
 80042f4:	eb19 0309 	adds.w	r3, r9, r9
 80042f8:	eb4a 040a 	adc.w	r4, sl, sl
 80042fc:	4699      	mov	r9, r3
 80042fe:	46a2      	mov	sl, r4
 8004300:	eb19 090b 	adds.w	r9, r9, fp
 8004304:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004308:	f04f 0100 	mov.w	r1, #0
 800430c:	f04f 0200 	mov.w	r2, #0
 8004310:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004314:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004318:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800431c:	4689      	mov	r9, r1
 800431e:	4692      	mov	sl, r2
 8004320:	eb1b 0509 	adds.w	r5, fp, r9
 8004324:	eb4c 060a 	adc.w	r6, ip, sl
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	4619      	mov	r1, r3
 800432e:	f04f 0200 	mov.w	r2, #0
 8004332:	f04f 0300 	mov.w	r3, #0
 8004336:	f04f 0400 	mov.w	r4, #0
 800433a:	0094      	lsls	r4, r2, #2
 800433c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004340:	008b      	lsls	r3, r1, #2
 8004342:	461a      	mov	r2, r3
 8004344:	4623      	mov	r3, r4
 8004346:	4628      	mov	r0, r5
 8004348:	4631      	mov	r1, r6
 800434a:	f7fb ff3d 	bl	80001c8 <__aeabi_uldivmod>
 800434e:	4603      	mov	r3, r0
 8004350:	460c      	mov	r4, r1
 8004352:	461a      	mov	r2, r3
 8004354:	4b0e      	ldr	r3, [pc, #56]	; (8004390 <UART_SetConfig+0x6f4>)
 8004356:	fba3 1302 	umull	r1, r3, r3, r2
 800435a:	095b      	lsrs	r3, r3, #5
 800435c:	2164      	movs	r1, #100	; 0x64
 800435e:	fb01 f303 	mul.w	r3, r1, r3
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	011b      	lsls	r3, r3, #4
 8004366:	3332      	adds	r3, #50	; 0x32
 8004368:	4a09      	ldr	r2, [pc, #36]	; (8004390 <UART_SetConfig+0x6f4>)
 800436a:	fba2 2303 	umull	r2, r3, r2, r3
 800436e:	095b      	lsrs	r3, r3, #5
 8004370:	f003 020f 	and.w	r2, r3, #15
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4442      	add	r2, r8
 800437a:	609a      	str	r2, [r3, #8]
}
 800437c:	e7ff      	b.n	800437e <UART_SetConfig+0x6e2>
 800437e:	bf00      	nop
 8004380:	3714      	adds	r7, #20
 8004382:	46bd      	mov	sp, r7
 8004384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004388:	40011000 	.word	0x40011000
 800438c:	40011400 	.word	0x40011400
 8004390:	51eb851f 	.word	0x51eb851f

08004394 <__libc_init_array>:
 8004394:	b570      	push	{r4, r5, r6, lr}
 8004396:	4e0d      	ldr	r6, [pc, #52]	; (80043cc <__libc_init_array+0x38>)
 8004398:	4c0d      	ldr	r4, [pc, #52]	; (80043d0 <__libc_init_array+0x3c>)
 800439a:	1ba4      	subs	r4, r4, r6
 800439c:	10a4      	asrs	r4, r4, #2
 800439e:	2500      	movs	r5, #0
 80043a0:	42a5      	cmp	r5, r4
 80043a2:	d109      	bne.n	80043b8 <__libc_init_array+0x24>
 80043a4:	4e0b      	ldr	r6, [pc, #44]	; (80043d4 <__libc_init_array+0x40>)
 80043a6:	4c0c      	ldr	r4, [pc, #48]	; (80043d8 <__libc_init_array+0x44>)
 80043a8:	f000 f820 	bl	80043ec <_init>
 80043ac:	1ba4      	subs	r4, r4, r6
 80043ae:	10a4      	asrs	r4, r4, #2
 80043b0:	2500      	movs	r5, #0
 80043b2:	42a5      	cmp	r5, r4
 80043b4:	d105      	bne.n	80043c2 <__libc_init_array+0x2e>
 80043b6:	bd70      	pop	{r4, r5, r6, pc}
 80043b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043bc:	4798      	blx	r3
 80043be:	3501      	adds	r5, #1
 80043c0:	e7ee      	b.n	80043a0 <__libc_init_array+0xc>
 80043c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043c6:	4798      	blx	r3
 80043c8:	3501      	adds	r5, #1
 80043ca:	e7f2      	b.n	80043b2 <__libc_init_array+0x1e>
 80043cc:	080048cc 	.word	0x080048cc
 80043d0:	080048cc 	.word	0x080048cc
 80043d4:	080048cc 	.word	0x080048cc
 80043d8:	080048d0 	.word	0x080048d0

080043dc <memset>:
 80043dc:	4402      	add	r2, r0
 80043de:	4603      	mov	r3, r0
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d100      	bne.n	80043e6 <memset+0xa>
 80043e4:	4770      	bx	lr
 80043e6:	f803 1b01 	strb.w	r1, [r3], #1
 80043ea:	e7f9      	b.n	80043e0 <memset+0x4>

080043ec <_init>:
 80043ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ee:	bf00      	nop
 80043f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043f2:	bc08      	pop	{r3}
 80043f4:	469e      	mov	lr, r3
 80043f6:	4770      	bx	lr

080043f8 <_fini>:
 80043f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043fa:	bf00      	nop
 80043fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043fe:	bc08      	pop	{r3}
 8004400:	469e      	mov	lr, r3
 8004402:	4770      	bx	lr
