{"vcs1":{"timestamp_begin":1681678804.602401417, "rt":1.19, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681678805.827631095, "rt":1.27, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681678807.363763849, "rt":0.98, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681678804.308846272}
{"VCS_COMP_START_TIME": 1681678804.308846272}
{"VCS_COMP_END_TIME": 1681678809.072729321}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
