{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572593400834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572593400834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 04:30:00 2019 " "Processing started: Fri Nov 01 04:30:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572593400834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572593400834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ProjFinal -c ProjFinal --generate_functional_sim_netlist " "Command: quartus_map ProjFinal -c ProjFinal --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572593400834 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572593401303 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux1.bdf " "Can't analyze file -- file mux1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572593401397 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux8.v " "Can't analyze file -- file mux8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572593401397 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "somador.v " "Can't analyze file -- file somador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572593401413 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "somasub8.bdf " "Can't analyze file -- file somasub8.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572593401413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binbcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file binbcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BinBCD " "Found entity 1: BinBCD" {  } { { "BinBCD.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/BinBCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572593401413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572593401413 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Positivo.v " "Can't analyze file -- file Positivo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572593401428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572593401428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572593401428 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "muxdisplay.v " "Can't analyze file -- file muxdisplay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572593401444 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "soma1.bdf " "Can't analyze file -- file soma1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572593401444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.v 1 1 " "Found 1 design units, including 1 entities, in source file adder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Found entity 1: adder8" {  } { { "adder8.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/adder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572593401444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572593401444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572593401459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572593401459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 soma8 " "Found entity 1: soma8" {  } { { "soma8.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/soma8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572593401459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572593401459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2tomod.v 1 1 " "Found 1 design units, including 1 entities, in source file 2tomod.v" { { "Info" "ISGN_ENTITY_NAME" "1 toMod " "Found entity 1: toMod" {  } { { "2toMod.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/2toMod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572593401459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572593401459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtodisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtodisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoDisplay " "Found entity 1: BCDtoDisplay" {  } { { "BCDtoDisplay.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/BCDtoDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572593401459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572593401459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinal " "Found entity 1: sinal" {  } { { "sinal.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/sinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572593401459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572593401459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumb.v 1 1 " "Found 1 design units, including 1 entities, in source file sumb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SumB " "Found entity 1: SumB" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572593401475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572593401475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.v 1 1 " "Found 1 design units, including 1 entities, in source file suma.v" { { "Info" "ISGN_ENTITY_NAME" "1 SumA " "Found entity 1: SumA" {  } { { "SumA.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572593401475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572593401475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D4 SumB.v(18) " "Verilog HDL Implicit Net warning at SumB.v(18): created implicit net for \"D4\"" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572593401475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5 SumB.v(19) " "Verilog HDL Implicit Net warning at SumB.v(19): created implicit net for \"D5\"" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572593401475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D6 SumB.v(20) " "Verilog HDL Implicit Net warning at SumB.v(20): created implicit net for \"D6\"" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572593401475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D7 SumB.v(21) " "Verilog HDL Implicit Net warning at SumB.v(21): created implicit net for \"D7\"" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572593401475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display " "Elaborating entity \"Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572593401506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 adder8:inst11 " "Elaborating entity \"adder8\" for hierarchy \"adder8:inst11\"" {  } { { "Display.bdf" "inst11" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 176 600 760 288 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572593401522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder8:inst11\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"adder8:inst11\|full_adder:FA0\"" {  } { { "adder8.v" "FA0" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/adder8.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572593401522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumB SumB:inst28 " "Elaborating entity \"SumB\" for hierarchy \"SumB:inst28\"" {  } { { "Display.bdf" "inst28" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 32 2384 2576 240 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572593401538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D4 SumB.v(18) " "Verilog HDL or VHDL warning at SumB.v(18): object \"D4\" assigned a value but never read" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D5 SumB.v(19) " "Verilog HDL or VHDL warning at SumB.v(19): object \"D5\" assigned a value but never read" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D6 SumB.v(20) " "Verilog HDL or VHDL warning at SumB.v(20): object \"D6\" assigned a value but never read" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D7 SumB.v(21) " "Verilog HDL or VHDL warning at SumB.v(21): object \"D7\" assigned a value but never read" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 SumB.v(18) " "Verilog HDL assignment warning at SumB.v(18): truncated value with size 7 to match size of target (1)" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 SumB.v(19) " "Verilog HDL assignment warning at SumB.v(19): truncated value with size 7 to match size of target (1)" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 SumB.v(20) " "Verilog HDL assignment warning at SumB.v(20): truncated value with size 7 to match size of target (1)" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 SumB.v(21) " "Verilog HDL assignment warning at SumB.v(21): truncated value with size 7 to match size of target (1)" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D0 SumB.v(12) " "Output port \"D0\" at SumB.v(12) has no driver" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D1 SumB.v(13) " "Output port \"D1\" at SumB.v(13) has no driver" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D2 SumB.v(14) " "Output port \"D2\" at SumB.v(14) has no driver" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D3 SumB.v(16) " "Output port \"D3\" at SumB.v(16) has no driver" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572593401538 "|Display|SumB:inst28"}
{ "Warning" "WSGN_EMPTY_SHELL" "SumB " "Entity \"SumB\" contains only dangling pins" {  } { { "Display.bdf" "inst28" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 32 2384 2576 240 "inst28" "" } } } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1572593401538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoDisplay BCDtoDisplay:inst " "Elaborating entity \"BCDtoDisplay\" for hierarchy \"BCDtoDisplay:inst\"" {  } { { "Display.bdf" "inst" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 728 1648 1808 808 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572593401538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinBCD BinBCD:inst22 " "Elaborating entity \"BinBCD\" for hierarchy \"BinBCD:inst22\"" {  } { { "Display.bdf" "inst22" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 944 808 952 1040 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572593401553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74185 BinBCD:inst22\|74185:inst1 " "Elaborating entity \"74185\" for hierarchy \"BinBCD:inst22\|74185:inst1\"" {  } { { "BinBCD.bdf" "inst1" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/BinBCD.bdf" { { 224 800 920 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572593401569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinBCD:inst22\|74185:inst1 " "Elaborated megafunction instantiation \"BinBCD:inst22\|74185:inst1\"" {  } { { "BinBCD.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/BinBCD.bdf" { { 224 800 920 384 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572593401615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toMod toMod:inst21 " "Elaborating entity \"toMod\" for hierarchy \"toMod:inst21\"" {  } { { "Display.bdf" "inst21" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 944 560 728 1024 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572593401615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 2toMod.v(6) " "Verilog HDL assignment warning at 2toMod.v(6): truncated value with size 32 to match size of target (8)" {  } { { "2toMod.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/2toMod.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572593401615 "|Display|toMod:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinal sinal:inst20 " "Elaborating entity \"sinal\" for hierarchy \"sinal:inst20\"" {  } { { "Display.bdf" "inst20" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 1056 1664 1816 1136 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572593401631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumA SumA:inst29 " "Elaborating entity \"SumA\" for hierarchy \"SumA:inst29\"" {  } { { "Display.bdf" "inst29" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { -352 2008 2176 -208 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572593401647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572593401803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 01 04:30:01 2019 " "Processing ended: Fri Nov 01 04:30:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572593401803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572593401803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572593401803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572593401803 ""}
