{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676377088822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676377088823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 09:18:08 2023 " "Processing started: Tue Feb 14 09:18:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676377088823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676377088823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676377088824 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676377089072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/will/Documents/UnB/Disciplinas/LCL/EXP_10/EXP 10/fdiv2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/will/Documents/UnB/Disciplinas/LCL/EXP_10/EXP 10/fdiv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv2 " "Found entity 1: fdiv2" {  } { { "../../EXP_10/EXP 10/fdiv2.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/EXP_10/EXP 10/fdiv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_final " "Found entity 1: projeto_final" {  } { { "projeto_final.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/projeto_final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM_KEY.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM_KEY.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_KEY " "Found entity 1: ROM_KEY" {  } { { "ROM_KEY.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM_KEY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/decoder7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 3 3 " "Found 3 design units, including 3 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089136 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlador " "Found entity 2: controlador" {  } { { "teclado.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teclado.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089136 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "teclado.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teclado.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089136 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "operador.v(13) " "Verilog HDL information at operador.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "operador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/operador.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676377089137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operador.v 1 1 " "Found 1 design units, including 1 entities, in source file operador.v" { { "Info" "ISGN_ENTITY_NAME" "1 operador " "Found entity 1: operador" {  } { { "operador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/operador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separador.v 1 1 " "Found 1 design units, including 1 entities, in source file separador.v" { { "Info" "ISGN_ENTITY_NAME" "1 separador " "Found entity 1: separador" {  } { { "separador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/separador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_sinal " "Found entity 1: decoder_sinal" {  } { { "decoder_sinal.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/decoder_sinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_N.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_N.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_N " "Found entity 1: decoder_N" {  } { { "decoder_N.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/decoder_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089139 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROM.v(26) " "Verilog HDL information at ROM.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676377089140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maquina.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maquina " "Found entity 1: maquina" {  } { { "maquina.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/maquina.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_OP.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_OP.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_OP " "Found entity 1: decoder_OP" {  } { { "decoder_OP.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/decoder_OP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacao.v 1 1 " "Found 1 design units, including 1 entities, in source file operacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 operacao " "Found entity 1: operacao" {  } { { "operacao.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/operacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste2 " "Found entity 1: teste2" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089142 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlador_b.v(9) " "Verilog HDL information at controlador_b.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "controlador_b.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/controlador_b.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676377089142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_b.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_b " "Found entity 1: controlador_b" {  } { { "controlador_b.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/controlador_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste2 " "Elaborating entity \"teste2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676377089191 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "HEX4\[6..0\] " "Pin \"HEX4\[6..0\]\" overlaps another pin, block, or symbol" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 776 1256 1432 792 "HEX4\[6..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Quartus II" 0 -1 1676377089194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:inst10 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:inst10\"" {  } { { "teste2.bdf" "inst10" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 528 1552 1712 608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separador separador:inst7 " "Elaborating entity \"separador\" for hierarchy \"separador:inst7\"" {  } { { "teste2.bdf" "inst7" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 480 1296 1488 560 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 separador.v(14) " "Verilog HDL assignment warning at separador.v(14): truncated value with size 32 to match size of target (8)" {  } { { "separador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/separador.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676377089200 "|separador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separador.v(19) " "Verilog HDL assignment warning at separador.v(19): truncated value with size 32 to match size of target (4)" {  } { { "separador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/separador.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676377089200 "|separador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separador.v(20) " "Verilog HDL assignment warning at separador.v(20): truncated value with size 32 to match size of target (4)" {  } { { "separador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/separador.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676377089200 "|separador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operador operador:inst12 " "Elaborating entity \"operador\" for hierarchy \"operador:inst12\"" {  } { { "teste2.bdf" "inst12" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 240 1088 1264 384 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina maquina:inst " "Elaborating entity \"maquina\" for hierarchy \"maquina:inst\"" {  } { { "teste2.bdf" "inst" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 432 824 1000 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM maquina:inst\|ROM:inst1 " "Elaborating entity \"ROM\" for hierarchy \"maquina:inst\|ROM:inst1\"" {  } { { "maquina.bdf" "inst1" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/maquina.bdf" { { 480 560 736 624 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089215 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ROM.v(40) " "Verilog HDL Case Statement warning at ROM.v(40): incomplete case statement has no default case item" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676377089216 "|teste2|maquina:inst|ROM:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ROM.v(64) " "Verilog HDL Case Statement warning at ROM.v(64): incomplete case statement has no default case item" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676377089217 "|teste2|maquina:inst|ROM:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ROM.v(89) " "Verilog HDL Case Statement warning at ROM.v(89): incomplete case statement has no default case item" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676377089217 "|teste2|maquina:inst|ROM:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ROM.v(113) " "Verilog HDL Case Statement warning at ROM.v(113): incomplete case statement has no default case item" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 113 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676377089218 "|teste2|maquina:inst|ROM:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N1 ROM.v(26) " "Verilog HDL Always Construct warning at ROM.v(26): inferring latch(es) for variable \"N1\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676377089218 "|teste2|maquina:inst|ROM:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OP ROM.v(26) " "Verilog HDL Always Construct warning at ROM.v(26): inferring latch(es) for variable \"OP\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676377089218 "|teste2|maquina:inst|ROM:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N2 ROM.v(26) " "Verilog HDL Always Construct warning at ROM.v(26): inferring latch(es) for variable \"N2\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676377089218 "|teste2|maquina:inst|ROM:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E ROM.v(26) " "Verilog HDL Always Construct warning at ROM.v(26): inferring latch(es) for variable \"E\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676377089218 "|teste2|maquina:inst|ROM:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next ROM.v(26) " "Verilog HDL Always Construct warning at ROM.v(26): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676377089218 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E ROM.v(26) " "Inferred latch for \"E\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089219 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2\[0\] ROM.v(26) " "Inferred latch for \"N2\[0\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2\[1\] ROM.v(26) " "Inferred latch for \"N2\[1\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2\[2\] ROM.v(26) " "Inferred latch for \"N2\[2\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2\[3\] ROM.v(26) " "Inferred latch for \"N2\[3\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP\[0\] ROM.v(26) " "Inferred latch for \"OP\[0\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP\[1\] ROM.v(26) " "Inferred latch for \"OP\[1\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP\[2\] ROM.v(26) " "Inferred latch for \"OP\[2\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP\[3\] ROM.v(26) " "Inferred latch for \"OP\[3\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1\[0\] ROM.v(26) " "Inferred latch for \"N1\[0\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1\[1\] ROM.v(26) " "Inferred latch for \"N1\[1\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1\[2\] ROM.v(26) " "Inferred latch for \"N1\[2\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1\[3\] ROM.v(26) " "Inferred latch for \"N1\[3\]\" at ROM.v(26)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] ROM.v(37) " "Inferred latch for \"next\[0\]\" at ROM.v(37)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] ROM.v(37) " "Inferred latch for \"next\[1\]\" at ROM.v(37)" {  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676377089220 "|teste2|maquina:inst|ROM:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_b controlador_b:inst93 " "Elaborating entity \"controlador_b\" for hierarchy \"controlador_b:inst93\"" {  } { { "teste2.bdf" "inst93" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 464 408 584 544 "inst93" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089226 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controlador_b.v(9) " "Verilog HDL Case Statement information at controlador_b.v(9): all case item expressions in this case statement are onehot" {  } { { "controlador_b.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/controlador_b.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1676377089227 "|teste2|controlador_b:inst93"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_sinal decoder_sinal:inst8 " "Elaborating entity \"decoder_sinal\" for hierarchy \"decoder_sinal:inst8\"" {  } { { "teste2.bdf" "inst8" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 360 1552 1712 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_N decoder_N:decoder_A1 " "Elaborating entity \"decoder_N\" for hierarchy \"decoder_N:decoder_A1\"" {  } { { "teste2.bdf" "decoder_A1" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 992 1088 1256 1072 "decoder_A1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_OP decoder_OP:inst4 " "Elaborating entity \"decoder_OP\" for hierarchy \"decoder_OP:inst4\"" {  } { { "teste2.bdf" "inst4" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 680 1088 1264 760 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089233 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "operador:inst12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"operador:inst12\|Mult0\"" {  } { { "operador.v" "Mult0" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/operador.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676377089393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separador:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separador:inst7\|Mod0\"" {  } { { "separador.v" "Mod0" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/separador.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676377089393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separador:inst7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separador:inst7\|Div0\"" {  } { { "separador.v" "Div0" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/separador.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676377089393 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1676377089393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operador:inst12\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"operador:inst12\|lpm_mult:Mult0\"" {  } { { "operador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/operador.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676377089447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operador:inst12\|lpm_mult:Mult0 " "Instantiated megafunction \"operador:inst12\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089448 ""}  } { { "operador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/operador.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1676377089448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_14t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_14t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_14t " "Found entity 1: mult_14t" {  } { { "db/mult_14t.tdf" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/db/mult_14t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "separador:inst7\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"separador:inst7\|lpm_divide:Mod0\"" {  } { { "separador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/separador.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676377089499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separador:inst7\|lpm_divide:Mod0 " "Instantiated megafunction \"separador:inst7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089499 ""}  } { { "separador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/separador.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1676377089499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "separador:inst7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"separador:inst7\|lpm_divide:Div0\"" {  } { { "separador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/separador.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676377089616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separador:inst7\|lpm_divide:Div0 " "Instantiated megafunction \"separador:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676377089616 ""}  } { { "separador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/separador.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1676377089616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676377089679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676377089679 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operador:inst12\|lpm_mult:Mult0\|mult_14t:auto_generated\|le5a\[4\] " "Synthesized away node \"operador:inst12\|lpm_mult:Mult0\|mult_14t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_14t.tdf" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/db/mult_14t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/home/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "operador.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/operador.v" 23 -1 0 } } { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 240 1088 1264 384 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676377089763 "|teste2|operador:inst12|lpm_mult:Mult0|mult_14t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1676377089763 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1676377089763 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1676377089933 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1676377089933 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1676377089933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina:inst\|ROM:inst1\|OP\[1\] " "Latch maquina:inst\|ROM:inst1\|OP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 488 232 400 504 "SW\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676377089940 ""}  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676377089940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina:inst\|ROM:inst1\|OP\[3\] " "Latch maquina:inst\|ROM:inst1\|OP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 488 232 400 504 "SW\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676377089940 ""}  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676377089940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina:inst\|ROM:inst1\|OP\[0\] " "Latch maquina:inst\|ROM:inst1\|OP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_b:inst93\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal controlador_b:inst93\|WideNor0" {  } { { "controlador_b.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/controlador_b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676377089940 ""}  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676377089940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maquina:inst\|ROM:inst1\|OP\[2\] " "Latch maquina:inst\|ROM:inst1\|OP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlador_b:inst93\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal controlador_b:inst93\|WideNor0" {  } { { "controlador_b.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/controlador_b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676377089941 ""}  } { { "ROM.v" "" { Text "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/ROM.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676377089941 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1000 1272 1448 1016 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1000 1272 1448 1016 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1000 1272 1448 1016 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1000 1272 1448 1016 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1000 1272 1448 1016 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1000 1272 1448 1016 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1000 1272 1448 1016 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1016 1272 1448 1032 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1016 1272 1448 1032 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1016 1272 1448 1032 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1016 1272 1448 1032 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1016 1272 1448 1032 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1016 1272 1448 1032 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1016 1272 1448 1032 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1032 1272 1448 1048 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1032 1272 1448 1048 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1032 1272 1448 1048 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1032 1272 1448 1048 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1032 1272 1448 1048 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1032 1272 1448 1048 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 1032 1272 1448 1048 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 696 1264 1440 712 "LEDG\[1..0\]" "" } { 616 648 824 632 "LEDG\[8\]" "" } { 384 824 1000 400 "LEDG\[2\]" "" } { 976 1088 1264 992 "LEDG\[7..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 696 1264 1440 712 "LEDG\[1..0\]" "" } { 616 648 824 632 "LEDG\[8\]" "" } { 384 824 1000 400 "LEDG\[2\]" "" } { 976 1088 1264 992 "LEDG\[7..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 696 1264 1440 712 "LEDG\[1..0\]" "" } { 616 648 824 632 "LEDG\[8\]" "" } { 384 824 1000 400 "LEDG\[2\]" "" } { 976 1088 1264 992 "LEDG\[7..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 696 1264 1440 712 "LEDG\[1..0\]" "" } { 616 648 824 632 "LEDG\[8\]" "" } { 384 824 1000 400 "LEDG\[2\]" "" } { 976 1088 1264 992 "LEDG\[7..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 696 1264 1440 712 "LEDG\[1..0\]" "" } { 616 648 824 632 "LEDG\[8\]" "" } { 384 824 1000 400 "LEDG\[2\]" "" } { 976 1088 1264 992 "LEDG\[7..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 568 1088 1267 584 "LEDR\[17..14\]" "" } { 776 1088 1267 792 "LEDR\[13..10\]" "" } { 576 696 872 592 "LEDR\[9..6\]" "" } { 520 1088 1264 536 "LEDR\[1..0\]" "" } { 960 1088 1264 976 "LEDR\[5..2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 568 1088 1267 584 "LEDR\[17..14\]" "" } { 776 1088 1267 792 "LEDR\[13..10\]" "" } { 576 696 872 592 "LEDR\[9..6\]" "" } { 520 1088 1264 536 "LEDR\[1..0\]" "" } { 960 1088 1264 976 "LEDR\[5..2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 568 1088 1267 584 "LEDR\[17..14\]" "" } { 776 1088 1267 792 "LEDR\[13..10\]" "" } { 576 696 872 592 "LEDR\[9..6\]" "" } { 520 1088 1264 536 "LEDR\[1..0\]" "" } { 960 1088 1264 976 "LEDR\[5..2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "teste2.bdf" "" { Schematic "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/teste2.bdf" { { 568 1088 1267 584 "LEDR\[17..14\]" "" } { 776 1088 1267 792 "LEDR\[13..10\]" "" } { 576 696 872 592 "LEDR\[9..6\]" "" } { 520 1088 1264 536 "LEDR\[1..0\]" "" } { 960 1088 1264 976 "LEDR\[5..2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676377090032 "|teste2|LEDR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1676377090032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/output_files/projeto_final.map.smsg " "Generated suppressed messages file /home/will/Documents/UnB/Disciplinas/LCL/projeto/projeto_quartus/output_files/projeto_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676377090199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676377090326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676377090326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "446 " "Implemented 446 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676377090389 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676377090389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "345 " "Implemented 345 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676377090389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676377090389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676377090400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 09:18:10 2023 " "Processing ended: Tue Feb 14 09:18:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676377090400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676377090400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676377090400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676377090400 ""}
