/// Complete Register Map for STM32F407
/// Generated by Alloy Code Generator from CMSIS-SVD
///
/// Device:  STM32F407
/// Vendor:  STMicro
/// Family:  stm32f4
/// CPU:     CM4
///
/// This is the main convenience header that includes all generated
/// register definitions, bit fields, enumerations, and utilities.
///
/// Usage:
///   #include <hal/st/stm32f4/stm32f407/register_map.hpp>
///
///   using namespace alloy::hal::st::stm32f4::stm32f407;
///
///   // Access registers
///   rcc::RCC->CR = rcc::cr::HSEON::set(rcc::RCC->CR);
///
/// DO NOT EDIT - Regenerate if SVD file changes

#pragma once

// ============================================================================
// Core utilities
// ============================================================================

// ============================================================================
// Peripheral Register Structures (Family Level)
// ============================================================================

#include "../generated/registers/adc1_registers.hpp"
#include "../generated/registers/adc_common_registers.hpp"
#include "../generated/registers/c_adc_registers.hpp"
#include "../generated/registers/can1_registers.hpp"
#include "../generated/registers/crc_registers.hpp"
#include "../generated/registers/cryp_registers.hpp"
#include "../generated/registers/dac_registers.hpp"
#include "../generated/registers/dbg_registers.hpp"
#include "../generated/registers/dcmi_registers.hpp"
#include "../generated/registers/dma2_registers.hpp"
#include "../generated/registers/ethernet_dma_registers.hpp"
#include "../generated/registers/ethernet_mac_registers.hpp"
#include "../generated/registers/ethernet_mmc_registers.hpp"
#include "../generated/registers/ethernet_ptp_registers.hpp"
#include "../generated/registers/exti_registers.hpp"
#include "../generated/registers/flash_registers.hpp"
#include "../generated/registers/fpu_cpacr_registers.hpp"
#include "../generated/registers/fpu_registers.hpp"
#include "../generated/registers/fsmc_registers.hpp"
#include "../generated/registers/gpioa_registers.hpp"
#include "../generated/registers/gpiob_registers.hpp"
#include "../generated/registers/gpioh_registers.hpp"
#include "../generated/registers/gpioi_registers.hpp"
#include "../generated/registers/hash_registers.hpp"
#include "../generated/registers/i2c3_registers.hpp"
#include "../generated/registers/i2s2ext_registers.hpp"
#include "../generated/registers/iwdg_registers.hpp"
#include "../generated/registers/ltdc_registers.hpp"
#include "../generated/registers/mpu_registers.hpp"
#include "../generated/registers/nvic_registers.hpp"
#include "../generated/registers/nvic_stir_registers.hpp"
#include "../generated/registers/otg_fs_device_registers.hpp"
#include "../generated/registers/otg_fs_global_registers.hpp"
#include "../generated/registers/otg_fs_host_registers.hpp"
#include "../generated/registers/otg_fs_pwrclk_registers.hpp"
#include "../generated/registers/otg_hs_device_registers.hpp"
#include "../generated/registers/otg_hs_global_registers.hpp"
#include "../generated/registers/otg_hs_host_registers.hpp"
#include "../generated/registers/otg_hs_pwrclk_registers.hpp"
#include "../generated/registers/pwr_registers.hpp"
#include "../generated/registers/rcc_registers.hpp"
#include "../generated/registers/rng_registers.hpp"
#include "../generated/registers/rtc_registers.hpp"
#include "../generated/registers/sai1_registers.hpp"
#include "../generated/registers/scb_actrl_registers.hpp"
#include "../generated/registers/scb_registers.hpp"
#include "../generated/registers/sdio_registers.hpp"
#include "../generated/registers/spi1_registers.hpp"
#include "../generated/registers/stk_registers.hpp"
#include "../generated/registers/syscfg_registers.hpp"
#include "../generated/registers/tim10_registers.hpp"
#include "../generated/registers/tim11_registers.hpp"
#include "../generated/registers/tim1_registers.hpp"
#include "../generated/registers/tim2_registers.hpp"
#include "../generated/registers/tim3_registers.hpp"
#include "../generated/registers/tim5_registers.hpp"
#include "../generated/registers/tim6_registers.hpp"
#include "../generated/registers/tim9_registers.hpp"
#include "../generated/registers/uart4_registers.hpp"
#include "../generated/registers/usart1_registers.hpp"
#include "../generated/registers/usart6_registers.hpp"
#include "../generated/registers/wwdg_registers.hpp"

// ============================================================================
// Peripheral Bit Field Definitions (Family Level)
// ============================================================================

#include "../generated/bitfields/adc1_bitfields.hpp"
#include "../generated/bitfields/adc_common_bitfields.hpp"
#include "../generated/bitfields/c_adc_bitfields.hpp"
#include "../generated/bitfields/can1_bitfields.hpp"
#include "../generated/bitfields/crc_bitfields.hpp"
#include "../generated/bitfields/cryp_bitfields.hpp"
#include "../generated/bitfields/dac_bitfields.hpp"
#include "../generated/bitfields/dbg_bitfields.hpp"
#include "../generated/bitfields/dcmi_bitfields.hpp"
#include "../generated/bitfields/dma2_bitfields.hpp"
#include "../generated/bitfields/ethernet_dma_bitfields.hpp"
#include "../generated/bitfields/ethernet_mac_bitfields.hpp"
#include "../generated/bitfields/ethernet_mmc_bitfields.hpp"
#include "../generated/bitfields/ethernet_ptp_bitfields.hpp"
#include "../generated/bitfields/exti_bitfields.hpp"
#include "../generated/bitfields/flash_bitfields.hpp"
#include "../generated/bitfields/fpu_bitfields.hpp"
#include "../generated/bitfields/fpu_cpacr_bitfields.hpp"
#include "../generated/bitfields/fsmc_bitfields.hpp"
#include "../generated/bitfields/gpioa_bitfields.hpp"
#include "../generated/bitfields/gpiob_bitfields.hpp"
#include "../generated/bitfields/gpioh_bitfields.hpp"
#include "../generated/bitfields/gpioi_bitfields.hpp"
#include "../generated/bitfields/hash_bitfields.hpp"
#include "../generated/bitfields/i2c3_bitfields.hpp"
#include "../generated/bitfields/i2s2ext_bitfields.hpp"
#include "../generated/bitfields/iwdg_bitfields.hpp"
#include "../generated/bitfields/ltdc_bitfields.hpp"
#include "../generated/bitfields/mpu_bitfields.hpp"
#include "../generated/bitfields/nvic_bitfields.hpp"
#include "../generated/bitfields/nvic_stir_bitfields.hpp"
#include "../generated/bitfields/otg_fs_device_bitfields.hpp"
#include "../generated/bitfields/otg_fs_global_bitfields.hpp"
#include "../generated/bitfields/otg_fs_host_bitfields.hpp"
#include "../generated/bitfields/otg_fs_pwrclk_bitfields.hpp"
#include "../generated/bitfields/otg_hs_device_bitfields.hpp"
#include "../generated/bitfields/otg_hs_global_bitfields.hpp"
#include "../generated/bitfields/otg_hs_host_bitfields.hpp"
#include "../generated/bitfields/otg_hs_pwrclk_bitfields.hpp"
#include "../generated/bitfields/pwr_bitfields.hpp"
#include "../generated/bitfields/rcc_bitfields.hpp"
#include "../generated/bitfields/rng_bitfields.hpp"
#include "../generated/bitfields/rtc_bitfields.hpp"
#include "../generated/bitfields/sai1_bitfields.hpp"
#include "../generated/bitfields/scb_actrl_bitfields.hpp"
#include "../generated/bitfields/scb_bitfields.hpp"
#include "../generated/bitfields/sdio_bitfields.hpp"
#include "../generated/bitfields/spi1_bitfields.hpp"
#include "../generated/bitfields/stk_bitfields.hpp"
#include "../generated/bitfields/syscfg_bitfields.hpp"
#include "../generated/bitfields/tim10_bitfields.hpp"
#include "../generated/bitfields/tim11_bitfields.hpp"
#include "../generated/bitfields/tim1_bitfields.hpp"
#include "../generated/bitfields/tim2_bitfields.hpp"
#include "../generated/bitfields/tim3_bitfields.hpp"
#include "../generated/bitfields/tim5_bitfields.hpp"
#include "../generated/bitfields/tim6_bitfields.hpp"
#include "../generated/bitfields/tim9_bitfields.hpp"
#include "../generated/bitfields/uart4_bitfields.hpp"
#include "../generated/bitfields/usart1_bitfields.hpp"
#include "../generated/bitfields/usart6_bitfields.hpp"
#include "../generated/bitfields/wwdg_bitfields.hpp"

// ============================================================================
// Enumerated Value Definitions
// ============================================================================

#include "enums.hpp"

// ============================================================================
// Pin Alternate Function Mappings
// ============================================================================

#include "pin_functions.hpp"

// ============================================================================
// Namespace Convenience Aliases
// ============================================================================

namespace alloy::hal::st::stm32f4::stm32f407 {

/// Main namespace alias for this MCU
///
/// Usage:
///   using namespace alloy::hal::st::stm32f4::stm32f407;
///   // Now you can use rcc::RCC, gpio::GPIOA, etc.

}  // namespace alloy::hal::st::stm32f4::stm32f407

// ============================================================================
// Global Namespace Aliases (Optional)
// ============================================================================

/// You can define shorter aliases if desired:
///
/// namespace mcu = alloy::hal::st::stm32f4::stm32f407;
///
/// Then use:
///   mcu::rcc::RCC->CR = ...

// ============================================================================
// Generated File Summary
// ============================================================================
//
// This header includes:
//   - 62 peripheral register structures
//   - 62 peripheral bit field definitions
//   - Enumeration definitions
//   - Pin alternate function mappings
//
// Total peripherals with registers: 62
//
// For detailed documentation, see:
//   - REGISTER_USAGE.md (register access patterns)
//   - BITFIELD_USAGE.md (bit field operations)
//   - ENUM_USAGE.md (enumeration usage)
//   - PIN_FUNCTIONS_USAGE.md (pin configuration)
//
