// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "skeleton")
  (DATE "12/06/2022 16:27:46")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3671:3671:3671) (4220:4220:4220))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2131:2131:2131) (2488:2488:2488))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1547:1547:1547) (1819:1819:1819))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2339:2339:2339) (2744:2744:2744))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4183:4183:4183) (4765:4765:4765))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3542:3542:3542) (4050:4050:4050))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1960:1960:1960) (2280:2280:2280))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2620:2620:2620) (3041:3041:3041))
        (IOPATH i o (2466:2466:2466) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2728:2728:2728) (3147:3147:3147))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_rs\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2797:2797:2797) (3247:3247:3247))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2540:2540:2540) (2888:2888:2888))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1049:1049:1049) (1207:1207:1207))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1573:1573:1573) (1817:1817:1817))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (789:789:789) (905:905:905))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (747:747:747) (840:840:840))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1556:1556:1556) (1746:1746:1746))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1441:1441:1441) (1268:1268:1268))
        (IOPATH i o (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (787:787:787) (890:890:890))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (414:414:414) (462:462:462))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (584:584:584) (646:646:646))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (420:420:420) (466:466:466))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (740:740:740) (823:823:823))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (693:693:693) (782:782:782))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (482:482:482) (431:431:431))
        (IOPATH i o (2527:2527:2527) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1026:1026:1026) (1067:1067:1067))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2314:2314:2314) (2646:2646:2646))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1176:1176:1176) (1349:1349:1349))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2153:2153:2153) (2458:2458:2458))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (600:600:600) (697:697:697))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (754:754:754) (852:852:852))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (678:678:678) (765:765:765))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (693:693:693) (784:784:784))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (869:869:869) (992:992:992))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (517:517:517) (588:588:588))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (911:911:911) (1054:1054:1054))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1086:1086:1086) (1236:1236:1236))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (927:927:927) (1069:1069:1069))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1098:1098:1098) (1264:1264:1264))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1221:1221:1221) (1386:1386:1386))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1096:1096:1096) (1249:1249:1249))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1033:1033:1033) (1184:1184:1184))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (830:830:830) (974:974:974))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1156:1156:1156) (1302:1302:1302))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (757:757:757) (875:875:875))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (547:547:547) (621:621:621))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (541:541:541) (613:613:613))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (739:739:739) (860:860:860))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (427:427:427) (488:488:488))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (419:419:419) (480:480:480))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (464:464:464) (529:529:529))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1110:1110:1110) (1277:1277:1277))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (452:452:452) (513:513:513))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (178:178:178))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE resetn\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (213:213:213))
        (PORT datac (144:144:144) (198:198:198))
        (PORT datad (133:133:133) (176:176:176))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (211:211:211))
        (PORT datac (140:140:140) (192:192:192))
        (PORT datad (129:129:129) (172:172:172))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (124:124:124) (160:160:160))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (293:293:293))
        (PORT datab (158:158:158) (212:212:212))
        (PORT datad (427:427:427) (504:504:504))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT ena (662:662:662) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|prestart\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (364:364:364))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|prestart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2393:2393:2393))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (552:552:552))
        (PORT datab (322:322:322) (390:390:390))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|mstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2393:2393:2393))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2727:2727:2727) (2435:2435:2435))
        (PORT ena (818:818:818) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (123:123:123) (159:159:159))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2727:2727:2727) (2435:2435:2435))
        (PORT ena (818:818:818) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (123:123:123) (159:159:159))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2727:2727:2727) (2435:2435:2435))
        (PORT ena (818:818:818) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (116:116:116) (152:152:152))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2727:2727:2727) (2435:2435:2435))
        (PORT ena (818:818:818) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (215:215:215))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (141:141:141) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2727:2727:2727) (2435:2435:2435))
        (PORT ena (818:818:818) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (211:211:211))
        (PORT datad (129:129:129) (172:172:172))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2727:2727:2727) (2435:2435:2435))
        (PORT ena (818:818:818) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|state2\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (217:217:217))
        (PORT datad (483:483:483) (575:575:575))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2727:2727:2727) (2435:2435:2435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (210:210:210))
        (PORT datac (140:140:140) (192:192:192))
        (PORT datad (483:483:483) (574:574:574))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|cdone\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (549:549:549))
        (PORT datab (320:320:320) (388:388:388))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cdone)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2393:2393:2393))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (202:202:202))
        (PORT datad (428:428:428) (505:505:505))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT ena (662:662:662) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (191:191:191))
        (PORT datab (133:133:133) (172:172:172))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2639:2639:2639) (2363:2363:2363))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (288:288:288))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (191:191:191))
        (PORT datab (134:134:134) (172:172:172))
        (PORT datad (163:163:163) (187:187:187))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2639:2639:2639) (2363:2363:2363))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (183:183:183))
        (PORT datab (126:126:126) (163:163:163))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2639:2639:2639) (2363:2363:2363))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (198:198:198))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (126:126:126) (159:159:159))
        (PORT datad (117:117:117) (147:147:147))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2639:2639:2639) (2363:2363:2363))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (422:422:422))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datac (381:381:381) (463:463:463))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT sclr (549:549:549) (632:632:632))
        (PORT ena (420:420:420) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT sclr (549:549:549) (632:632:632))
        (PORT ena (420:420:420) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT sclr (549:549:549) (632:632:632))
        (PORT ena (420:420:420) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT sclr (549:549:549) (632:632:632))
        (PORT ena (420:420:420) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT sclr (549:549:549) (632:632:632))
        (PORT ena (420:420:420) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT sclr (549:549:549) (632:632:632))
        (PORT ena (420:420:420) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT sclr (549:549:549) (632:632:632))
        (PORT ena (420:420:420) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT sclr (549:549:549) (632:632:632))
        (PORT ena (420:420:420) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT sclr (549:549:549) (632:632:632))
        (PORT ena (420:420:420) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2481:2481:2481) (2224:2224:2224))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (644:644:644) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2481:2481:2481) (2224:2224:2224))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (644:644:644) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2481:2481:2481) (2224:2224:2224))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (644:644:644) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2481:2481:2481) (2224:2224:2224))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (644:644:644) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2481:2481:2481) (2224:2224:2224))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (644:644:644) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2481:2481:2481) (2224:2224:2224))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (644:644:644) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2481:2481:2481) (2224:2224:2224))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (644:644:644) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2481:2481:2481) (2224:2224:2224))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (644:644:644) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2481:2481:2481) (2224:2224:2224))
        (PORT sclr (396:396:396) (458:458:458))
        (PORT ena (644:644:644) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (272:272:272))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (318:318:318) (367:367:367))
        (PORT datad (316:316:316) (365:365:365))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (394:394:394))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datad (429:429:429) (506:506:506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2689:2689:2689) (2401:2401:2401))
        (PORT ena (662:662:662) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed_ack\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (125:125:125) (158:158:158))
        (PORT datad (600:600:600) (703:703:703))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed_ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2639:2639:2639) (2363:2363:2363))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_data\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2257:2257:2257) (2572:2572:2572))
        (PORT datac (2888:2888:2888) (3305:3305:3305))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_data_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (484:484:484) (560:560:560))
        (PORT datad (2203:2203:2203) (2516:2516:2516))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2960:2960:2960) (3386:3386:3386))
        (PORT datac (2237:2237:2237) (2545:2545:2545))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_clk_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|last_ps2_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (206:206:206))
        (PORT datac (2238:2238:2238) (2547:2547:2547))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|last_ps2_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_posedge)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (302:302:302))
        (PORT datac (225:225:225) (282:282:282))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (305:305:305))
        (PORT datab (144:144:144) (198:198:198))
        (PORT datac (225:225:225) (282:282:282))
        (PORT datad (2329:2329:2329) (2640:2640:2640))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (306:306:306))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datac (221:221:221) (278:278:278))
        (PORT datad (2330:2330:2330) (2642:2642:2642))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (193:193:193))
        (PORT datad (101:101:101) (125:125:125))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (142:142:142) (194:194:194))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (123:123:123) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (240:240:240) (301:301:301))
        (PORT datac (225:225:225) (282:282:282))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datad (133:133:133) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_3_PARITY_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2865:2865:2865) (2596:2596:2596))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (306:306:306))
        (PORT datab (236:236:236) (297:297:297))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_4_STOP_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2865:2865:2865) (2596:2596:2596))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datad (211:211:211) (260:260:260))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2769:2769:2769) (2506:2506:2506))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2253:2253:2253) (2567:2567:2567))
        (PORT datab (218:218:218) (283:283:283))
        (PORT datac (95:95:95) (118:118:118))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (142:142:142))
        (PORT datab (217:217:217) (282:282:282))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_1_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2769:2769:2769) (2506:2506:2506))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (201:201:201) (259:259:259))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2253:2253:2253) (2568:2568:2568))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (213:213:213) (268:268:268))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_2_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2865:2865:2865) (2596:2596:2596))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (306:306:306))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datac (220:220:220) (276:276:276))
        (PORT datad (2330:2330:2330) (2642:2642:2642))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (2201:2201:2201) (2514:2514:2514))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (237:237:237))
        (PORT datad (2200:2200:2200) (2513:2513:2513))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (186:186:186))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (2330:2330:2330) (2642:2642:2642))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (278:278:278))
        (PORT datad (2175:2175:2175) (2480:2480:2480))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (432:432:432))
        (PORT datad (2175:2175:2175) (2479:2479:2479))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (2214:2214:2214) (2506:2506:2506))
        (PORT datad (359:359:359) (432:432:432))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (2203:2203:2203) (2516:2516:2516))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (2217:2217:2217) (2509:2509:2509))
        (PORT datad (369:369:369) (447:447:447))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (560:560:560))
        (PORT datac (152:152:152) (208:208:208))
        (PORT datad (163:163:163) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (235:235:235))
        (PORT datad (2203:2203:2203) (2516:2516:2516))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT asdata (352:352:352) (385:385:385))
        (PORT ena (648:648:648) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (2220:2220:2220) (2512:2512:2512))
        (PORT datad (352:352:352) (423:423:423))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (178:178:178))
        (PORT datad (2203:2203:2203) (2516:2516:2516))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (PORT datad (2201:2201:2201) (2514:2514:2514))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (235:235:235))
        (PORT datad (2202:2202:2202) (2515:2515:2515))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (661:661:661) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (2200:2200:2200) (2513:2513:2513))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (259:259:259))
        (PORT datad (2174:2174:2174) (2478:2478:2478))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (240:240:240))
        (PORT datad (2175:2175:2175) (2480:2480:2480))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (499:499:499))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datac (145:145:145) (193:193:193))
        (PORT datad (144:144:144) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (162:162:162) (187:187:187))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (257:257:257))
        (PORT datad (2174:2174:2174) (2478:2478:2478))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (304:304:304))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (648:648:648) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2220:2220:2220) (2513:2513:2513))
        (PORT datad (354:354:354) (427:427:427))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (243:243:243))
        (PORT datab (409:409:409) (494:494:494))
        (PORT datac (151:151:151) (209:209:209))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (317:317:317))
        (PORT datad (342:342:342) (399:399:399))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (682:682:682))
        (PORT datab (399:399:399) (474:474:474))
        (PORT datad (116:116:116) (145:145:145))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2774:2774:2774) (2462:2462:2462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (468:468:468))
        (PORT datab (364:364:364) (441:441:441))
        (PORT datac (124:124:124) (158:158:158))
        (PORT datad (598:598:598) (700:700:700))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (182:182:182))
        (PORT datab (123:123:123) (161:161:161))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2639:2639:2639) (2363:2363:2363))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (206:206:206) (263:263:263))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (114:114:114) (140:140:140))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (190:190:190))
        (PORT datab (132:132:132) (171:171:171))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2639:2639:2639) (2363:2363:2363))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (484:484:484))
        (PORT datab (425:425:425) (513:513:513))
        (PORT datac (388:388:388) (467:467:467))
        (PORT datad (376:376:376) (450:450:450))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (483:483:483))
        (PORT datab (421:421:421) (508:508:508))
        (PORT datac (500:500:500) (591:591:591))
        (PORT datad (398:398:398) (484:484:484))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (485:485:485))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datad (377:377:377) (450:450:450))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (482:482:482))
        (PORT datac (500:500:500) (590:590:590))
        (PORT datad (401:401:401) (483:483:483))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (385:385:385) (459:459:459))
        (PORT datad (488:488:488) (577:577:577))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (344:344:344))
        (PORT datab (396:396:396) (470:470:470))
        (PORT datad (341:341:341) (398:398:398))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2774:2774:2774) (2462:2462:2462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (230:230:230))
        (PORT datab (401:401:401) (476:476:476))
        (PORT datad (118:118:118) (147:147:147))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2774:2774:2774) (2462:2462:2462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (PORT datac (141:141:141) (197:197:197))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (219:219:219))
        (PORT datab (401:401:401) (476:476:476))
        (PORT datad (119:119:119) (147:147:147))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2774:2774:2774) (2462:2462:2462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (222:222:222))
        (PORT datab (396:396:396) (471:471:471))
        (PORT datac (279:279:279) (317:317:317))
        (PORT datad (342:342:342) (399:399:399))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (313:313:313))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (148:148:148) (205:205:205))
        (PORT datad (141:141:141) (185:185:185))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (398:398:398) (473:473:473))
        (PORT datad (115:115:115) (144:144:144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2774:2774:2774) (2462:2462:2462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (664:664:664))
        (PORT datab (437:437:437) (539:539:539))
        (PORT datac (437:437:437) (504:504:504))
        (PORT datad (501:501:501) (592:592:592))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (515:515:515))
        (PORT datac (368:368:368) (444:444:444))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|printed_crlf\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (342:342:342))
        (PORT datab (400:400:400) (475:475:475))
        (PORT datad (345:345:345) (403:403:403))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|printed_crlf)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2774:2774:2774) (2462:2462:2462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (311:311:311))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datac (147:147:147) (204:204:204))
        (PORT datad (140:140:140) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (396:396:396) (470:470:470))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (115:115:115) (142:142:142))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[10\]\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (373:373:373) (449:449:449))
        (PORT datad (466:466:466) (544:544:544))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (698:698:698))
        (PORT datab (440:440:440) (510:510:510))
        (PORT datac (562:562:562) (683:683:683))
        (PORT datad (587:587:587) (685:685:685))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (512:512:512))
        (PORT datac (213:213:213) (260:260:260))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[14\]\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (254:254:254))
        (PORT datad (468:468:468) (545:545:545))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (405:405:405) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (692:692:692))
        (PORT datab (495:495:495) (569:569:569))
        (PORT datac (371:371:371) (452:452:452))
        (PORT datad (370:370:370) (447:447:447))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (316:316:316))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datac (169:169:169) (199:199:199))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (388:388:388) (474:474:474))
        (PORT datad (444:444:444) (517:517:517))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[2\]\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (562:562:562))
        (PORT datad (489:489:489) (569:569:569))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2745:2745:2745) (2445:2445:2445))
        (PORT ena (831:831:831) (913:913:913))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (664:664:664))
        (PORT datab (438:438:438) (539:539:539))
        (PORT datac (437:437:437) (504:504:504))
        (PORT datad (502:502:502) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (214:214:214))
        (PORT datac (370:370:370) (456:456:456))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[6\]\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (366:366:366) (452:452:452))
        (PORT datad (308:308:308) (356:356:356))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2783:2783:2783) (2470:2470:2470))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (362:362:362) (442:442:442))
        (PORT datad (582:582:582) (666:666:666))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (403:403:403))
        (PORT datab (129:129:129) (166:166:166))
        (PORT datac (140:140:140) (195:195:195))
        (PORT datad (374:374:374) (440:440:440))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (358:358:358) (432:432:432))
        (PORT datac (378:378:378) (465:465:465))
        (PORT datad (695:695:695) (824:824:824))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[7\]\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (404:404:404))
        (PORT datab (384:384:384) (476:476:476))
        (PORT datac (678:678:678) (794:794:794))
        (PORT datad (691:691:691) (820:820:820))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (401:401:401))
        (PORT datab (130:130:130) (167:167:167))
        (PORT datac (147:147:147) (203:203:203))
        (PORT datad (378:378:378) (444:444:444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (389:389:389))
        (PORT datab (357:357:357) (432:432:432))
        (PORT datac (381:381:381) (469:469:469))
        (PORT datad (696:696:696) (825:825:825))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[15\]\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (391:391:391))
        (PORT datab (385:385:385) (477:477:477))
        (PORT datac (677:677:677) (794:794:794))
        (PORT datad (692:692:692) (820:820:820))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (618:618:618))
        (PORT datab (493:493:493) (586:586:586))
        (PORT datac (533:533:533) (641:641:641))
        (PORT datad (462:462:462) (539:539:539))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[11\]\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (829:829:829))
        (PORT datab (520:520:520) (627:627:627))
        (PORT datac (498:498:498) (599:599:599))
        (PORT datad (458:458:458) (535:535:535))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (385:385:385))
        (PORT datab (132:132:132) (167:167:167))
        (PORT datac (471:471:471) (554:554:554))
        (PORT datad (201:201:201) (254:254:254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (714:714:714))
        (PORT datab (495:495:495) (580:580:580))
        (PORT datac (570:570:570) (691:691:691))
        (PORT datad (487:487:487) (578:578:578))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[3\]\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (715:715:715))
        (PORT datab (491:491:491) (575:575:575))
        (PORT datac (546:546:546) (676:676:676))
        (PORT datad (471:471:471) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (454:454:454))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (472:472:472) (555:555:555))
        (PORT datad (302:302:302) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (492:492:492))
        (PORT datab (501:501:501) (598:598:598))
        (PORT datac (445:445:445) (514:514:514))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (571:571:571))
        (PORT datab (429:429:429) (518:518:518))
        (PORT datac (444:444:444) (560:560:560))
        (PORT datad (504:504:504) (598:598:598))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[9\]\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (592:592:592))
        (PORT datab (431:431:431) (520:520:520))
        (PORT datac (442:442:442) (543:543:543))
        (PORT datad (367:367:367) (432:432:432))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (659:659:659))
        (PORT datab (427:427:427) (529:529:529))
        (PORT datac (372:372:372) (452:452:452))
        (PORT datad (361:361:361) (437:437:437))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[1\]\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (468:468:468))
        (PORT datab (524:524:524) (632:632:632))
        (PORT datac (459:459:459) (535:535:535))
        (PORT datad (412:412:412) (501:501:501))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2922:2922:2922) (2604:2604:2604))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (520:520:520))
        (PORT datab (487:487:487) (570:570:570))
        (PORT datac (323:323:323) (387:387:387))
        (PORT datad (176:176:176) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (700:700:700))
        (PORT datab (489:489:489) (573:573:573))
        (PORT datac (564:564:564) (684:684:684))
        (PORT datad (492:492:492) (583:583:583))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[5\]\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (571:571:571))
        (PORT datab (344:344:344) (411:411:411))
        (PORT datac (448:448:448) (564:564:564))
        (PORT datad (367:367:367) (432:432:432))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (603:603:603) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (572:572:572))
        (PORT datab (432:432:432) (521:521:521))
        (PORT datac (450:450:450) (567:567:567))
        (PORT datad (502:502:502) (596:596:596))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[13\]\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (427:427:427))
        (PORT datab (525:525:525) (633:633:633))
        (PORT datac (461:461:461) (538:538:538))
        (PORT datad (420:420:420) (510:510:510))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (479:479:479) (505:505:505))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (134:134:134) (168:168:168))
        (PORT datac (290:290:290) (348:348:348))
        (PORT datad (412:412:412) (483:483:483))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (578:578:578))
        (PORT datab (533:533:533) (629:629:629))
        (PORT datac (439:439:439) (539:539:539))
        (PORT datad (340:340:340) (398:398:398))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (310:310:310) (365:365:365))
        (PORT datad (510:510:510) (609:609:609))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[4\]\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (304:304:304) (358:358:358))
        (PORT datad (616:616:616) (705:705:705))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (708:708:708))
        (PORT datab (437:437:437) (506:506:506))
        (PORT datac (567:567:567) (688:688:688))
        (PORT datad (590:590:590) (689:689:689))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (427:427:427))
        (PORT datad (509:509:509) (607:607:607))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[12\]\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (427:427:427))
        (PORT datad (619:619:619) (709:709:709))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (659:659:659))
        (PORT datab (429:429:429) (530:530:530))
        (PORT datac (440:440:440) (507:507:507))
        (PORT datad (498:498:498) (589:589:589))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (518:518:518))
        (PORT datad (351:351:351) (416:416:416))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[8\]\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (453:453:453))
        (PORT datad (472:472:472) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (405:405:405))
        (PORT datab (330:330:330) (403:403:403))
        (PORT datac (273:273:273) (312:312:312))
        (PORT datad (632:632:632) (740:740:740))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (367:367:367) (433:433:433))
        (PORT datad (406:406:406) (492:492:492))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[0\]\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (367:367:367) (433:433:433))
        (PORT datad (474:474:474) (552:552:552))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (691:691:691))
        (PORT datab (497:497:497) (571:571:571))
        (PORT datac (379:379:379) (466:466:466))
        (PORT datad (368:368:368) (443:443:443))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (471:471:471))
        (PORT datab (495:495:495) (569:569:569))
        (PORT datac (374:374:374) (449:449:449))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (505:505:505) (602:602:602))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (444:444:444) (510:510:510))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (485:485:485))
        (PORT datab (422:422:422) (509:509:509))
        (PORT datac (501:501:501) (592:592:592))
        (PORT datad (377:377:377) (451:451:451))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (504:504:504))
        (PORT datac (503:503:503) (594:594:594))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (513:513:513))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (386:386:386) (463:463:463))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (275:275:275))
        (PORT datab (781:781:781) (911:911:911))
        (PORT datac (207:207:207) (248:248:248))
        (PORT datad (519:519:519) (622:622:622))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (717:717:717))
        (PORT datab (624:624:624) (725:725:725))
        (PORT datad (774:774:774) (902:902:902))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT asdata (539:539:539) (618:618:618))
        (PORT clrn (2745:2745:2745) (2445:2445:2445))
        (PORT ena (766:766:766) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (2745:2745:2745) (2445:2445:2445))
        (PORT ena (766:766:766) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (637:637:637) (742:742:742))
        (PORT datad (787:787:787) (916:916:916))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (551:551:551))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (303:303:303) (348:348:348))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (367:367:367) (442:442:442))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2745:2745:2745) (2445:2445:2445))
        (PORT ena (766:766:766) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT asdata (552:552:552) (625:625:625))
        (PORT clrn (2745:2745:2745) (2445:2445:2445))
        (PORT ena (766:766:766) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (304:304:304) (350:350:350))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (486:486:486))
        (PORT datab (423:423:423) (510:510:510))
        (PORT datac (502:502:502) (593:593:593))
        (PORT datad (392:392:392) (477:477:477))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (471:471:471) (531:531:531))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (1000:1000:1000) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (576:576:576) (641:641:641))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (1000:1000:1000) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (420:420:420) (492:492:492))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (1000:1000:1000) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (465:465:465) (519:519:519))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (1000:1000:1000) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (502:502:502) (595:595:595))
        (PORT datad (469:469:469) (544:544:544))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (259:259:259))
        (PORT datab (499:499:499) (591:591:591))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (372:372:372) (450:450:450))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2745:2745:2745) (2445:2445:2445))
        (PORT ena (766:766:766) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT asdata (554:554:554) (638:638:638))
        (PORT clrn (2745:2745:2745) (2445:2445:2445))
        (PORT ena (766:766:766) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT asdata (550:550:550) (630:630:630))
        (PORT clrn (2745:2745:2745) (2445:2445:2445))
        (PORT ena (766:766:766) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (554:554:554))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datad (304:304:304) (349:349:349))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT asdata (552:552:552) (625:625:625))
        (PORT clrn (2745:2745:2745) (2445:2445:2445))
        (PORT ena (766:766:766) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (455:455:455) (528:528:528))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (780:780:780))
        (PORT datab (442:442:442) (505:505:505))
        (PORT datac (661:661:661) (770:770:770))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (246:246:246))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2922:2922:2922) (2604:2604:2604))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT asdata (631:631:631) (705:705:705))
        (PORT clrn (2922:2922:2922) (2604:2604:2604))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT asdata (490:490:490) (553:553:553))
        (PORT clrn (2922:2922:2922) (2604:2604:2604))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (546:546:546))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (469:469:469) (544:544:544))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (2922:2922:2922) (2604:2604:2604))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (470:470:470) (545:545:545))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (650:650:650) (755:755:755))
        (PORT datad (321:321:321) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (162:162:162))
        (PORT datab (177:177:177) (216:216:216))
        (PORT datac (175:175:175) (203:203:203))
        (PORT datad (434:434:434) (499:499:499))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (284:284:284))
        (PORT datab (787:787:787) (917:917:917))
        (PORT datac (175:175:175) (212:212:212))
        (PORT datad (516:516:516) (619:619:619))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (421:421:421))
        (PORT datab (158:158:158) (212:212:212))
        (PORT datac (382:382:382) (465:465:465))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2728:2728:2728) (2436:2436:2436))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (426:426:426))
        (PORT datad (491:491:491) (572:572:572))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (342:342:342) (410:410:410))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2628:2628:2628) (2370:2370:2370))
        (PORT ena (827:827:827) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (389:389:389) (473:473:473))
        (PORT datad (359:359:359) (427:427:427))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (386:386:386) (440:440:440))
        (PORT clrn (2628:2628:2628) (2370:2370:2370))
        (PORT ena (827:827:827) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (264:264:264))
        (PORT datab (657:657:657) (765:765:765))
        (PORT datad (453:453:453) (525:525:525))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~35)
    (DELAY
      (ABSOLUTE
        (PORT datac (306:306:306) (361:361:361))
        (PORT datad (490:490:490) (572:572:572))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (529:529:529) (597:597:597))
        (PORT clrn (2628:2628:2628) (2370:2370:2370))
        (PORT ena (827:827:827) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (496:496:496))
        (PORT datac (369:369:369) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (527:527:527) (601:601:601))
        (PORT clrn (2628:2628:2628) (2370:2370:2370))
        (PORT ena (827:827:827) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (655:655:655) (762:762:762))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (582:582:582))
        (PORT datab (427:427:427) (515:515:515))
        (PORT datac (440:440:440) (541:541:541))
        (PORT datad (492:492:492) (588:588:588))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (479:479:479) (505:505:505))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[13\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (472:472:472) (556:556:556))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2628:2628:2628) (2370:2370:2370))
        (PORT ena (827:827:827) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (594:594:594))
        (PORT datab (432:432:432) (521:521:521))
        (PORT datac (443:443:443) (543:543:543))
        (PORT datad (489:489:489) (583:583:583))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (655:655:655) (742:742:742))
        (PORT clrn (2628:2628:2628) (2370:2370:2370))
        (PORT ena (827:827:827) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (650:650:650) (757:757:757))
        (PORT datad (457:457:457) (530:530:530))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (467:467:467))
        (PORT datab (384:384:384) (465:465:465))
        (PORT datac (527:527:527) (635:635:635))
        (PORT datad (413:413:413) (502:502:502))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2922:2922:2922) (2604:2604:2604))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (526:526:526) (599:599:599))
        (PORT clrn (2628:2628:2628) (2370:2370:2370))
        (PORT ena (827:827:827) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (721:721:721))
        (PORT datab (387:387:387) (475:475:475))
        (PORT datac (556:556:556) (689:689:689))
        (PORT datad (482:482:482) (554:554:554))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (603:603:603) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (554:554:554) (638:638:638))
        (PORT clrn (2628:2628:2628) (2370:2370:2370))
        (PORT ena (827:827:827) (918:918:918))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (213:213:213))
        (PORT datab (651:651:651) (758:758:758))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (391:391:391))
        (PORT datab (359:359:359) (433:433:433))
        (PORT datac (368:368:368) (453:453:453))
        (PORT datad (692:692:692) (821:821:821))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (543:543:543) (615:615:615))
        (PORT clrn (2487:2487:2487) (2241:2241:2241))
        (PORT ena (807:807:807) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (565:565:565))
        (PORT datab (520:520:520) (627:627:627))
        (PORT datac (499:499:499) (599:599:599))
        (PORT datad (453:453:453) (531:531:531))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (777:777:777) (878:878:878))
        (PORT clrn (2487:2487:2487) (2241:2241:2241))
        (PORT ena (807:807:807) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (476:476:476) (564:564:564))
        (PORT datad (644:644:644) (751:751:751))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (393:393:393))
        (PORT datab (354:354:354) (427:427:427))
        (PORT datac (381:381:381) (468:468:468))
        (PORT datad (696:696:696) (825:825:825))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (531:531:531) (601:601:601))
        (PORT clrn (2487:2487:2487) (2241:2241:2241))
        (PORT ena (807:807:807) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (713:713:713))
        (PORT datab (391:391:391) (480:480:480))
        (PORT datac (543:543:543) (673:673:673))
        (PORT datad (474:474:474) (545:545:545))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (450:450:450))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2487:2487:2487) (2241:2241:2241))
        (PORT ena (807:807:807) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (781:781:781))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~41)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (254:254:254))
        (PORT datad (493:493:493) (584:584:584))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (405:405:405) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (437:437:437))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2487:2487:2487) (2241:2241:2241))
        (PORT ena (807:807:807) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~42)
    (DELAY
      (ABSOLUTE
        (PORT datac (371:371:371) (447:447:447))
        (PORT datad (494:494:494) (584:584:584))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (537:537:537) (613:613:613))
        (PORT clrn (2487:2487:2487) (2241:2241:2241))
        (PORT ena (807:807:807) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (472:472:472) (560:560:560))
        (PORT datad (647:647:647) (755:755:755))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (506:506:506))
        (PORT datac (634:634:634) (739:739:739))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2606:2606:2606) (2336:2336:2336))
        (PORT ena (661:661:661) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (518:518:518) (585:585:585))
        (PORT clrn (2487:2487:2487) (2241:2241:2241))
        (PORT ena (807:807:807) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (489:489:489))
        (PORT datad (465:465:465) (540:540:540))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2487:2487:2487) (2241:2241:2241))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (2487:2487:2487) (2241:2241:2241))
        (PORT ena (807:807:807) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (783:783:783))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (755:755:755) (884:884:884))
        (PORT datac (685:685:685) (790:790:790))
        (PORT datad (158:158:158) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (914:914:914))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (639:639:639))
        (PORT datab (494:494:494) (586:586:586))
        (PORT datac (347:347:347) (421:421:421))
        (PORT datad (925:925:925) (1062:1062:1062))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (636:636:636))
        (PORT datab (394:394:394) (482:482:482))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (470:470:470) (554:554:554))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (634:634:634))
        (PORT datab (362:362:362) (445:445:445))
        (PORT datac (202:202:202) (257:257:257))
        (PORT datad (928:928:928) (1065:1065:1065))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (637:637:637))
        (PORT datab (357:357:357) (436:436:436))
        (PORT datac (351:351:351) (421:421:421))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (572:572:572))
        (PORT datab (378:378:378) (457:457:457))
        (PORT datac (502:502:502) (585:585:585))
        (PORT datad (356:356:356) (426:426:426))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (448:448:448))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (474:474:474) (549:549:549))
        (PORT datad (372:372:372) (451:451:451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (575:575:575))
        (PORT datab (516:516:516) (601:601:601))
        (PORT datac (363:363:363) (442:442:442))
        (PORT datad (362:362:362) (437:437:437))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (432:432:432))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (472:472:472) (546:546:546))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (755:755:755) (884:884:884))
        (PORT datac (686:686:686) (792:792:792))
        (PORT datad (167:167:167) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (700:700:700) (812:812:812))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (168:168:168))
        (PORT datab (460:460:460) (529:529:529))
        (PORT datac (453:453:453) (520:520:520))
        (PORT datad (188:188:188) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (283:283:283))
        (PORT datab (786:786:786) (917:917:917))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (516:516:516) (619:619:619))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2728:2728:2728) (2436:2436:2436))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (569:569:569))
        (PORT datab (426:426:426) (514:514:514))
        (PORT datac (438:438:438) (553:553:553))
        (PORT datad (496:496:496) (580:580:580))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (464:464:464))
        (PORT datab (525:525:525) (629:629:629))
        (PORT datac (529:529:529) (637:637:637))
        (PORT datad (417:417:417) (507:507:507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2922:2922:2922) (2604:2604:2604))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (607:607:607))
        (PORT datab (450:450:450) (534:534:534))
        (PORT datac (474:474:474) (567:567:567))
        (PORT datad (747:747:747) (857:857:857))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (707:707:707))
        (PORT datab (492:492:492) (576:576:576))
        (PORT datac (566:566:566) (688:688:688))
        (PORT datad (497:497:497) (584:584:584))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (603:603:603) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (570:570:570))
        (PORT datab (429:429:429) (517:517:517))
        (PORT datac (443:443:443) (559:559:559))
        (PORT datad (495:495:495) (580:580:580))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (479:479:479) (505:505:505))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (219:219:219))
        (PORT datab (596:596:596) (683:683:683))
        (PORT datac (449:449:449) (527:527:527))
        (PORT datad (462:462:462) (548:548:548))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~58)
    (DELAY
      (ABSOLUTE
        (PORT datac (377:377:377) (453:453:453))
        (PORT datad (391:391:391) (473:473:473))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~57)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (252:252:252))
        (PORT datad (391:391:391) (473:473:473))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (405:405:405) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (498:498:498) (584:584:584))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (447:447:447) (511:511:511))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (510:510:510))
        (PORT datad (464:464:464) (539:539:539))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2487:2487:2487) (2241:2241:2241))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (478:478:478))
        (PORT datac (150:150:150) (199:199:199))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2783:2783:2783) (2470:2470:2470))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (337:337:337))
        (PORT datab (477:477:477) (560:560:560))
        (PORT datac (359:359:359) (436:436:436))
        (PORT datad (463:463:463) (544:544:544))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (403:403:403))
        (PORT datab (386:386:386) (478:478:478))
        (PORT datac (348:348:348) (424:424:424))
        (PORT datad (692:692:692) (821:821:821))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (617:617:617))
        (PORT datab (698:698:698) (838:838:838))
        (PORT datac (533:533:533) (641:641:641))
        (PORT datad (463:463:463) (540:540:540))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (390:390:390))
        (PORT datab (398:398:398) (493:493:493))
        (PORT datac (352:352:352) (428:428:428))
        (PORT datad (696:696:696) (825:825:825))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (428:428:428))
        (PORT datab (476:476:476) (559:559:559))
        (PORT datac (362:362:362) (439:439:439))
        (PORT datad (577:577:577) (658:658:658))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (706:706:706))
        (PORT datab (491:491:491) (576:576:576))
        (PORT datac (566:566:566) (687:687:687))
        (PORT datad (497:497:497) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (440:440:440))
        (PORT datab (478:478:478) (561:561:561))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (454:454:454) (541:541:541))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (653:653:653) (778:778:778))
        (PORT datac (475:475:475) (567:567:567))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~51)
    (DELAY
      (ABSOLUTE
        (PORT datac (308:308:308) (363:363:363))
        (PORT datad (403:403:403) (496:496:496))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~50)
    (DELAY
      (ABSOLUTE
        (PORT datac (410:410:410) (498:498:498))
        (PORT datad (353:353:353) (419:419:419))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (522:522:522))
        (PORT datac (368:368:368) (435:435:435))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (496:496:496) (580:580:580))
        (PORT datac (782:782:782) (912:912:912))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (427:427:427))
        (PORT datad (402:402:402) (495:495:495))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (607:607:607))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (258:258:258) (293:293:293))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (475:475:475) (567:567:567))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (545:545:545))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2655:2655:2655) (2381:2381:2381))
        (PORT ena (992:992:992) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (482:482:482) (540:540:540))
        (PORT clrn (2655:2655:2655) (2381:2381:2381))
        (PORT ena (992:992:992) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (551:551:551))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (495:495:495) (579:579:579))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (391:391:391) (443:443:443))
        (PORT clrn (2655:2655:2655) (2381:2381:2381))
        (PORT ena (992:992:992) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (490:490:490) (542:542:542))
        (PORT clrn (2655:2655:2655) (2381:2381:2381))
        (PORT ena (992:992:992) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (493:493:493) (577:577:577))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (631:631:631) (708:708:708))
        (PORT clrn (2655:2655:2655) (2381:2381:2381))
        (PORT ena (992:992:992) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (348:348:348) (417:417:417))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2655:2655:2655) (2381:2381:2381))
        (PORT ena (992:992:992) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (538:538:538) (613:613:613))
        (PORT clrn (2655:2655:2655) (2381:2381:2381))
        (PORT ena (992:992:992) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (550:550:550))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datad (493:493:493) (577:577:577))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (636:636:636) (718:718:718))
        (PORT clrn (2655:2655:2655) (2381:2381:2381))
        (PORT ena (992:992:992) (1114:1114:1114))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (496:496:496) (580:580:580))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (254:254:254))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (PORT ena (802:802:802) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (658:658:658) (741:741:741))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (PORT ena (802:802:802) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (495:495:495) (579:579:579))
        (PORT datad (494:494:494) (576:576:576))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (378:378:378) (421:421:421))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (PORT ena (802:802:802) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (457:457:457) (533:533:533))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (PORT ena (802:802:802) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (595:595:595))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (598:598:598) (703:703:703))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (PORT ena (802:802:802) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (643:643:643) (732:732:732))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (PORT ena (802:802:802) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (595:595:595))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (491:491:491) (572:572:572))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (530:530:530) (598:598:598))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (PORT ena (802:802:802) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (631:631:631) (704:704:704))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (PORT ena (802:802:802) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (595:595:595))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (714:714:714))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (92:92:92) (113:113:113))
        (PORT datad (462:462:462) (540:540:540))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (395:395:395) (459:459:459))
        (PORT datad (266:266:266) (303:303:303))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (163:163:163))
        (PORT datab (333:333:333) (395:395:395))
        (PORT datac (176:176:176) (204:204:204))
        (PORT datad (332:332:332) (390:390:390))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (781:781:781) (911:911:911))
        (PORT datac (163:163:163) (197:197:197))
        (PORT datad (208:208:208) (248:248:248))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2728:2728:2728) (2436:2436:2436))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (663:663:663))
        (PORT datab (435:435:435) (537:537:537))
        (PORT datac (496:496:496) (582:582:582))
        (PORT datad (356:356:356) (432:432:432))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2922:2922:2922) (2604:2604:2604))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (2922:2922:2922) (2604:2604:2604))
        (PORT ena (778:778:778) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (721:721:721))
        (PORT datab (522:522:522) (619:619:619))
        (PORT datac (555:555:555) (688:688:688))
        (PORT datad (481:481:481) (554:554:554))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (473:473:473) (524:524:524))
        (PORT clrn (2591:2591:2591) (2310:2310:2310))
        (PORT ena (988:988:988) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (584:584:584))
        (PORT datab (319:319:319) (390:390:390))
        (PORT datad (481:481:481) (570:570:570))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (714:714:714))
        (PORT datab (525:525:525) (622:622:622))
        (PORT datac (544:544:544) (675:675:675))
        (PORT datad (474:474:474) (546:546:546))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (603:603:603) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (362:362:362))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2591:2591:2591) (2310:2310:2310))
        (PORT ena (988:988:988) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (396:396:396))
        (PORT datab (395:395:395) (489:489:489))
        (PORT datac (540:540:540) (658:658:658))
        (PORT datad (695:695:695) (824:824:824))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (637:637:637) (723:723:723))
        (PORT clrn (2591:2591:2591) (2310:2310:2310))
        (PORT ena (988:988:988) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (482:482:482) (571:571:571))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (573:573:573))
        (PORT datab (434:434:434) (523:523:523))
        (PORT datac (453:453:453) (571:571:571))
        (PORT datad (495:495:495) (586:586:586))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (589:589:589) (656:656:656))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (1000:1000:1000) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (665:665:665))
        (PORT datab (686:686:686) (821:821:821))
        (PORT datac (498:498:498) (598:598:598))
        (PORT datad (459:459:459) (536:536:536))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (1000:1000:1000) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (263:263:263))
        (PORT datab (504:504:504) (597:597:597))
        (PORT datad (469:469:469) (544:544:544))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (571:571:571))
        (PORT datab (430:430:430) (519:519:519))
        (PORT datac (446:446:446) (562:562:562))
        (PORT datad (497:497:497) (588:588:588))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (479:479:479) (505:505:505))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (693:693:693) (776:776:776))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (1000:1000:1000) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (390:390:390))
        (PORT datab (394:394:394) (488:488:488))
        (PORT datac (539:539:539) (657:657:657))
        (PORT datad (694:694:694) (823:823:823))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (640:640:640) (726:726:726))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (1000:1000:1000) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (502:502:502) (595:595:595))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~73)
    (DELAY
      (ABSOLUTE
        (PORT datac (215:215:215) (262:262:262))
        (PORT datad (489:489:489) (575:575:575))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (405:405:405) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT asdata (541:541:541) (622:622:622))
        (PORT clrn (2606:2606:2606) (2336:2336:2336))
        (PORT ena (793:793:793) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (428:428:428))
        (PORT datad (682:682:682) (812:812:812))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT asdata (517:517:517) (589:589:589))
        (PORT clrn (2606:2606:2606) (2336:2336:2336))
        (PORT ena (793:793:793) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~74)
    (DELAY
      (ABSOLUTE
        (PORT datac (369:369:369) (445:445:445))
        (PORT datad (489:489:489) (575:575:575))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT asdata (623:623:623) (702:702:702))
        (PORT clrn (2606:2606:2606) (2336:2336:2336))
        (PORT ena (793:793:793) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~66)
    (DELAY
      (ABSOLUTE
        (PORT datac (310:310:310) (370:370:370))
        (PORT datad (358:358:358) (425:425:425))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (258:258:258))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2606:2606:2606) (2336:2336:2336))
        (PORT ena (793:793:793) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (566:566:566))
        (PORT datab (611:611:611) (718:718:718))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (567:567:567))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (580:580:580))
        (PORT datab (330:330:330) (386:386:386))
        (PORT datac (475:475:475) (551:551:551))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (394:394:394))
        (PORT datac (369:369:369) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (255:255:255))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2606:2606:2606) (2336:2336:2336))
        (PORT ena (793:793:793) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~67)
    (DELAY
      (ABSOLUTE
        (PORT datac (311:311:311) (366:366:366))
        (PORT datad (681:681:681) (811:811:811))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT asdata (380:380:380) (434:434:434))
        (PORT clrn (2606:2606:2606) (2336:2336:2336))
        (PORT ena (793:793:793) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (855:855:855))
        (PORT datad (466:466:466) (541:541:541))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2487:2487:2487) (2241:2241:2241))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT asdata (529:529:529) (597:597:597))
        (PORT clrn (2606:2606:2606) (2336:2336:2336))
        (PORT ena (793:793:793) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (760:760:760))
        (PORT datac (677:677:677) (804:804:804))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2606:2606:2606) (2336:2336:2336))
        (PORT ena (661:661:661) (724:724:724))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2606:2606:2606) (2336:2336:2336))
        (PORT ena (793:793:793) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (558:558:558))
        (PORT datab (609:609:609) (716:716:716))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (570:570:570))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (576:576:576))
        (PORT datab (351:351:351) (413:413:413))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (901:901:901))
        (PORT datab (613:613:613) (707:707:707))
        (PORT datac (366:366:366) (449:449:449))
        (PORT datad (334:334:334) (401:401:401))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (900:900:900))
        (PORT datab (204:204:204) (263:263:263))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (268:268:268))
        (PORT datab (481:481:481) (563:563:563))
        (PORT datac (307:307:307) (358:358:358))
        (PORT datad (458:458:458) (537:537:537))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (571:571:571))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (453:453:453) (524:524:524))
        (PORT datad (203:203:203) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (491:491:491))
        (PORT datab (502:502:502) (599:599:599))
        (PORT datac (435:435:435) (498:498:498))
        (PORT datad (270:270:270) (309:309:309))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (899:899:899))
        (PORT datab (221:221:221) (281:281:281))
        (PORT datac (669:669:669) (779:779:779))
        (PORT datad (203:203:203) (256:256:256))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (284:284:284))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (337:337:337) (410:410:410))
        (PORT datad (596:596:596) (683:683:683))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (498:498:498))
        (PORT datab (130:130:130) (164:164:164))
        (PORT datac (467:467:467) (549:549:549))
        (PORT datad (320:320:320) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (504:504:504))
        (PORT datab (128:128:128) (162:162:162))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (307:307:307) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (494:494:494) (590:590:590))
        (PORT datac (452:452:452) (520:520:520))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (173:173:173))
        (PORT datab (446:446:446) (515:515:515))
        (PORT datac (327:327:327) (384:384:384))
        (PORT datad (192:192:192) (226:226:226))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (536:536:536) (644:644:644))
        (PORT datac (200:200:200) (241:241:241))
        (PORT datad (217:217:217) (258:258:258))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2728:2728:2728) (2436:2436:2436))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~88)
    (DELAY
      (ABSOLUTE
        (PORT datac (489:489:489) (579:579:579))
        (PORT datad (299:299:299) (350:350:350))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2618:2618:2618) (2327:2327:2327))
        (PORT ena (686:686:686) (759:759:759))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2618:2618:2618) (2327:2327:2327))
        (PORT ena (615:615:615) (658:658:658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (506:506:506))
        (PORT datac (373:373:373) (459:459:459))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2783:2783:2783) (2470:2470:2470))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (474:474:474) (535:535:535))
        (PORT clrn (2618:2618:2618) (2327:2327:2327))
        (PORT ena (615:615:615) (658:658:658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (491:491:491))
        (PORT datac (212:212:212) (259:259:259))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (405:405:405) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (445:445:445))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2618:2618:2618) (2327:2327:2327))
        (PORT ena (615:615:615) (658:658:658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (490:490:490))
        (PORT datac (379:379:379) (456:456:456))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (639:639:639) (727:727:727))
        (PORT clrn (2618:2618:2618) (2327:2327:2327))
        (PORT ena (615:615:615) (658:658:658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (376:376:376))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (482:482:482) (565:565:565))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (377:377:377))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (391:391:391))
        (PORT datab (391:391:391) (484:484:484))
        (PORT datac (500:500:500) (595:595:595))
        (PORT datad (693:693:693) (822:822:822))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2618:2618:2618) (2327:2327:2327))
        (PORT ena (615:615:615) (658:658:658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (665:665:665))
        (PORT datab (511:511:511) (615:615:615))
        (PORT datac (502:502:502) (603:603:603))
        (PORT datad (456:456:456) (532:532:532))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (467:467:467) (521:521:521))
        (PORT clrn (2618:2618:2618) (2327:2327:2327))
        (PORT ena (615:615:615) (658:658:658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (376:376:376))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (483:483:483) (566:566:566))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (397:397:397))
        (PORT datab (393:393:393) (487:487:487))
        (PORT datac (501:501:501) (596:596:596))
        (PORT datad (694:694:694) (823:823:823))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (370:370:370) (417:417:417))
        (PORT clrn (2618:2618:2618) (2327:2327:2327))
        (PORT ena (615:615:615) (658:658:658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (703:703:703))
        (PORT datab (490:490:490) (574:574:574))
        (PORT datac (565:565:565) (686:686:686))
        (PORT datad (404:404:404) (492:492:492))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (536:536:536) (613:613:613))
        (PORT clrn (2618:2618:2618) (2327:2327:2327))
        (PORT ena (615:615:615) (658:658:658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (374:374:374))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (790:790:790))
        (PORT datab (518:518:518) (617:617:617))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~82)
    (DELAY
      (ABSOLUTE
        (PORT datac (383:383:383) (472:472:472))
        (PORT datad (353:353:353) (420:420:420))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (561:561:561) (640:640:640))
        (PORT clrn (2591:2591:2591) (2310:2310:2310))
        (PORT ena (988:988:988) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (428:428:428))
        (PORT datac (495:495:495) (590:590:590))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (519:519:519) (586:586:586))
        (PORT clrn (2591:2591:2591) (2310:2310:2310))
        (PORT ena (988:988:988) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (596:596:596))
        (PORT datab (462:462:462) (536:536:536))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (611:611:611))
        (PORT datac (305:305:305) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (518:518:518) (591:591:591))
        (PORT clrn (2591:2591:2591) (2310:2310:2310))
        (PORT ena (988:988:988) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (493:493:493))
        (PORT datac (367:367:367) (433:433:433))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (479:479:479) (533:533:533))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (PORT ena (802:802:802) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (463:463:463) (537:537:537))
        (PORT datad (476:476:476) (565:565:565))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (713:713:713))
        (PORT datab (495:495:495) (580:580:580))
        (PORT datac (569:569:569) (691:691:691))
        (PORT datad (401:401:401) (489:489:489))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (603:603:603) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (384:384:384) (440:440:440))
        (PORT clrn (2591:2591:2591) (2310:2310:2310))
        (PORT ena (988:988:988) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (462:462:462))
        (PORT datab (512:512:512) (610:610:610))
        (PORT datac (531:531:531) (639:639:639))
        (PORT datad (421:421:421) (511:511:511))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2922:2922:2922) (2604:2604:2604))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (473:473:473) (534:534:534))
        (PORT clrn (2591:2591:2591) (2310:2310:2310))
        (PORT ena (988:988:988) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (596:596:596))
        (PORT datab (522:522:522) (620:620:620))
        (PORT datac (443:443:443) (544:544:544))
        (PORT datad (412:412:412) (493:493:493))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (472:472:472) (530:530:530))
        (PORT clrn (2591:2591:2591) (2310:2310:2310))
        (PORT ena (988:988:988) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (598:598:598))
        (PORT datab (522:522:522) (619:619:619))
        (PORT datac (443:443:443) (544:544:544))
        (PORT datad (413:413:413) (494:494:494))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (479:479:479) (505:505:505))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[13\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (439:439:439))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2774:2774:2774) (2462:2462:2462))
        (PORT ena (419:419:419) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (591:591:591))
        (PORT datab (463:463:463) (537:537:537))
        (PORT datad (437:437:437) (516:516:516))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (463:463:463) (537:537:537))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (387:387:387))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (478:478:478) (562:562:562))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (379:379:379))
        (PORT datab (309:309:309) (375:375:375))
        (PORT datac (296:296:296) (358:358:358))
        (PORT datad (465:465:465) (541:541:541))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (223:223:223) (283:283:283))
        (PORT datac (306:306:306) (358:358:358))
        (PORT datad (313:313:313) (377:377:377))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (494:494:494) (578:578:578))
        (PORT datac (783:783:783) (912:912:912))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (434:434:434))
        (PORT datab (356:356:356) (437:437:437))
        (PORT datac (309:309:309) (361:361:361))
        (PORT datad (354:354:354) (417:417:417))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (471:471:471))
        (PORT datab (317:317:317) (370:370:370))
        (PORT datac (542:542:542) (612:612:612))
        (PORT datad (359:359:359) (434:434:434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (744:744:744) (853:853:853))
        (PORT datad (194:194:194) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (635:635:635))
        (PORT datab (317:317:317) (370:370:370))
        (PORT datac (289:289:289) (344:344:344))
        (PORT datad (193:193:193) (238:238:238))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (265:265:265))
        (PORT datab (375:375:375) (457:457:457))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (300:300:300) (347:347:347))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (792:792:792))
        (PORT datab (516:516:516) (614:614:614))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (597:597:597) (692:692:692))
        (PORT datad (316:316:316) (367:367:367))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (248:248:248))
        (PORT datab (450:450:450) (528:528:528))
        (PORT datac (205:205:205) (246:246:246))
        (PORT datad (414:414:414) (468:468:468))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (535:535:535) (643:643:643))
        (PORT datac (770:770:770) (897:897:897))
        (PORT datad (218:218:218) (258:258:258))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2728:2728:2728) (2436:2436:2436))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (591:591:591))
        (PORT datab (463:463:463) (533:533:533))
        (PORT datad (395:395:395) (481:481:481))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (593:593:593))
        (PORT datab (454:454:454) (523:523:523))
        (PORT datad (393:393:393) (480:480:480))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (592:592:592))
        (PORT datab (461:461:461) (537:537:537))
        (PORT datad (394:394:394) (481:481:481))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (548:548:548))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (731:731:731) (838:838:838))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (460:460:460))
        (PORT datab (331:331:331) (387:387:387))
        (PORT datad (489:489:489) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (173:173:173) (212:212:212))
        (PORT datac (438:438:438) (520:520:520))
        (PORT datad (198:198:198) (242:242:242))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (585:585:585))
        (PORT datab (645:645:645) (758:758:758))
        (PORT datad (401:401:401) (488:488:488))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (590:590:590))
        (PORT datab (373:373:373) (443:443:443))
        (PORT datad (396:396:396) (483:483:483))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (190:190:190))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (440:440:440) (522:522:522))
        (PORT datad (730:730:730) (838:838:838))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (587:587:587))
        (PORT datab (347:347:347) (407:407:407))
        (PORT datad (399:399:399) (486:486:486))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (461:461:461))
        (PORT datab (506:506:506) (593:593:593))
        (PORT datad (435:435:435) (502:502:502))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (551:551:551))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (199:199:199) (240:240:240))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (497:497:497))
        (PORT datab (460:460:460) (533:533:533))
        (PORT datac (475:475:475) (559:559:559))
        (PORT datad (433:433:433) (496:496:496))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (449:449:449))
        (PORT datab (516:516:516) (615:615:615))
        (PORT datad (391:391:391) (471:471:471))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (504:504:504))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (394:394:394) (469:469:469))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2704:2704:2704) (2409:2409:2409))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (451:451:451))
        (PORT datab (520:520:520) (620:620:620))
        (PORT datad (388:388:388) (466:466:466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (512:512:512))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (400:400:400) (475:475:475))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2704:2704:2704) (2409:2409:2409))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (503:503:503))
        (PORT datab (366:366:366) (433:433:433))
        (PORT datac (394:394:394) (482:482:482))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (596:596:596))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (386:386:386) (468:468:468))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2393:2393:2393))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (718:718:718))
        (PORT datab (625:625:625) (726:726:726))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (302:302:302) (354:354:354))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (509:509:509))
        (PORT datab (368:368:368) (435:435:435))
        (PORT datac (391:391:391) (479:479:479))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (505:505:505))
        (PORT datab (171:171:171) (209:209:209))
        (PORT datad (395:395:395) (470:470:470))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2704:2704:2704) (2409:2409:2409))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (718:718:718))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (441:441:441))
        (PORT datac (504:504:504) (596:596:596))
        (PORT datad (388:388:388) (467:467:467))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (511:511:511))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (400:400:400) (475:475:475))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2704:2704:2704) (2409:2409:2409))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (507:507:507))
        (PORT datac (392:392:392) (481:481:481))
        (PORT datad (341:341:341) (399:399:399))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (600:600:600))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (383:383:383) (464:464:464))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2393:2393:2393))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (717:717:717))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (607:607:607) (706:706:706))
        (PORT datad (195:195:195) (238:238:238))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (506:506:506))
        (PORT datac (393:393:393) (481:481:481))
        (PORT datad (342:342:342) (400:400:400))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (595:595:595))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (387:387:387) (469:469:469))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2393:2393:2393))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (534:534:534))
        (PORT datab (516:516:516) (615:615:615))
        (PORT datad (390:390:390) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (507:507:507))
        (PORT datab (173:173:173) (211:211:211))
        (PORT datad (396:396:396) (471:471:471))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2704:2704:2704) (2409:2409:2409))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (608:608:608) (712:712:712))
        (PORT datac (207:207:207) (257:257:257))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (439:439:439))
        (PORT datab (191:191:191) (229:229:229))
        (PORT datac (727:727:727) (838:838:838))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (PORT ena (802:802:802) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (PORT ena (805:805:805) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (PORT ena (805:805:805) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (881:881:881))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (488:488:488) (564:564:564))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (2608:2608:2608) (2338:2338:2338))
        (PORT ena (802:802:802) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (180:180:180) (220:220:220))
        (PORT datad (494:494:494) (576:576:576))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (300:300:300) (343:343:343))
        (PORT clrn (2704:2704:2704) (2409:2409:2409))
        (PORT ena (713:713:713) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (376:376:376) (420:420:420))
        (PORT clrn (2704:2704:2704) (2409:2409:2409))
        (PORT ena (713:713:713) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (691:691:691))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (477:477:477) (548:548:548))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (375:375:375) (422:422:422))
        (PORT clrn (2704:2704:2704) (2409:2409:2409))
        (PORT ena (713:713:713) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (383:383:383) (428:428:428))
        (PORT clrn (2704:2704:2704) (2409:2409:2409))
        (PORT ena (713:713:713) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (133:133:133) (181:181:181))
        (PORT datad (478:478:478) (549:549:549))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (715:715:715))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (254:254:254) (289:289:289))
        (PORT datad (460:460:460) (538:538:538))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (PORT ena (805:805:805) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (PORT ena (805:805:805) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (883:883:883))
        (PORT datab (202:202:202) (256:256:256))
        (PORT datad (487:487:487) (563:563:563))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (PORT ena (805:805:805) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT asdata (299:299:299) (342:342:342))
        (PORT clrn (2468:2468:2468) (2221:2221:2221))
        (PORT ena (805:805:805) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (882:882:882))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2393:2393:2393))
        (PORT ena (809:809:809) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (2678:2678:2678) (2393:2393:2393))
        (PORT ena (809:809:809) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (472:472:472) (553:553:553))
        (PORT datad (496:496:496) (585:585:585))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (361:361:361))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2393:2393:2393))
        (PORT ena (809:809:809) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (2678:2678:2678) (2393:2393:2393))
        (PORT ena (809:809:809) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (495:495:495) (583:583:583))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (327:327:327) (384:384:384))
        (PORT datad (459:459:459) (536:536:536))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (164:164:164))
        (PORT datab (446:446:446) (515:515:515))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (446:446:446) (514:514:514))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (274:274:274))
        (PORT datab (175:175:175) (214:214:214))
        (PORT datac (764:764:764) (889:889:889))
        (PORT datad (521:521:521) (624:624:624))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2728:2728:2728) (2436:2436:2436))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (247:247:247))
        (PORT datad (210:210:210) (250:250:250))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~117)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (211:211:211))
        (PORT datac (371:371:371) (457:457:457))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2783:2783:2783) (2470:2470:2470))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (534:534:534))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2432:2432:2432))
        (PORT ena (687:687:687) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~119)
    (DELAY
      (ABSOLUTE
        (PORT datac (309:309:309) (364:364:364))
        (PORT datad (495:495:495) (588:588:588))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (664:664:664) (746:746:746))
        (PORT clrn (2723:2723:2723) (2432:2432:2432))
        (PORT ena (687:687:687) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~123)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (526:526:526))
        (PORT datac (368:368:368) (434:434:434))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (646:646:646) (723:723:723))
        (PORT clrn (2723:2723:2723) (2432:2432:2432))
        (PORT ena (687:687:687) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (293:293:293))
        (PORT datad (297:297:297) (347:347:347))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2618:2618:2618) (2327:2327:2327))
        (PORT ena (686:686:686) (759:759:759))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (731:731:731) (817:817:817))
        (PORT clrn (2723:2723:2723) (2432:2432:2432))
        (PORT ena (687:687:687) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (582:582:582))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (587:587:587))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (470:470:470))
        (PORT datab (524:524:524) (632:632:632))
        (PORT datac (388:388:388) (472:472:472))
        (PORT datad (410:410:410) (498:498:498))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2922:2922:2922) (2604:2604:2604))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (667:667:667) (763:763:763))
        (PORT clrn (2582:2582:2582) (2307:2307:2307))
        (PORT ena (806:806:806) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (719:719:719))
        (PORT datab (404:404:404) (490:490:490))
        (PORT datac (552:552:552) (684:684:684))
        (PORT datad (479:479:479) (551:551:551))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (649:649:649) (737:737:737))
        (PORT clrn (2582:2582:2582) (2307:2307:2307))
        (PORT ena (806:806:806) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (617:617:617))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (290:290:290) (331:331:331))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (720:720:720))
        (PORT datab (405:405:405) (491:491:491))
        (PORT datac (554:554:554) (687:687:687))
        (PORT datad (481:481:481) (553:553:553))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2737:2737:2737) (2433:2433:2433))
        (PORT ena (603:603:603) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (649:649:649) (737:737:737))
        (PORT clrn (2582:2582:2582) (2307:2307:2307))
        (PORT ena (806:806:806) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (401:401:401))
        (PORT datab (389:389:389) (482:482:482))
        (PORT datac (672:672:672) (790:790:790))
        (PORT datad (693:693:693) (822:822:822))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (526:526:526) (594:594:594))
        (PORT clrn (2582:2582:2582) (2307:2307:2307))
        (PORT ena (806:806:806) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (618:618:618))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (391:391:391))
        (PORT datab (388:388:388) (481:481:481))
        (PORT datac (672:672:672) (790:790:790))
        (PORT datad (693:693:693) (821:821:821))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2610:2610:2610) (2320:2320:2320))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (430:430:430))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2582:2582:2582) (2307:2307:2307))
        (PORT ena (806:806:806) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (570:570:570))
        (PORT datab (427:427:427) (516:516:516))
        (PORT datac (440:440:440) (555:555:555))
        (PORT datad (482:482:482) (568:568:568))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (479:479:479) (505:505:505))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (834:834:834) (948:948:948))
        (PORT clrn (2582:2582:2582) (2307:2307:2307))
        (PORT ena (806:806:806) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (570:570:570))
        (PORT datab (428:428:428) (516:516:516))
        (PORT datac (441:441:441) (556:556:556))
        (PORT datad (483:483:483) (568:568:568))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2721:2721:2721) (2425:2425:2425))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (552:552:552))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2582:2582:2582) (2307:2307:2307))
        (PORT ena (806:806:806) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (664:664:664))
        (PORT datab (674:674:674) (804:804:804))
        (PORT datac (494:494:494) (594:594:594))
        (PORT datad (462:462:462) (539:539:539))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2607:2607:2607) (2321:2321:2321))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1199:1199:1199))
        (PORT asdata (534:534:534) (604:604:604))
        (PORT clrn (2582:2582:2582) (2307:2307:2307))
        (PORT ena (806:806:806) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (621:621:621))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datad (292:292:292) (332:332:332))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (619:619:619))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (668:668:668) (785:785:785))
        (PORT datad (648:648:648) (751:751:751))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~116)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (427:427:427))
        (PORT datad (495:495:495) (588:588:588))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2577:2577:2577) (2299:2299:2299))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (473:473:473) (555:555:555))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2432:2432:2432))
        (PORT ena (687:687:687) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (510:510:510))
        (PORT datac (210:210:210) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (405:405:405) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (676:676:676) (770:770:770))
        (PORT clrn (2723:2723:2723) (2432:2432:2432))
        (PORT ena (687:687:687) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~120)
    (DELAY
      (ABSOLUTE
        (PORT datac (419:419:419) (511:511:511))
        (PORT datad (359:359:359) (426:426:426))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2611:2611:2611) (2340:2340:2340))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (480:480:480) (562:562:562))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2723:2723:2723) (2432:2432:2432))
        (PORT ena (687:687:687) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (509:509:509))
        (PORT datac (370:370:370) (446:446:446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2794:2794:2794) (2497:2497:2497))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT asdata (737:737:737) (821:821:821))
        (PORT clrn (2723:2723:2723) (2432:2432:2432))
        (PORT ena (687:687:687) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (580:580:580))
        (PORT datab (133:133:133) (181:181:181))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (585:585:585))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (947:947:947))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (273:273:273) (313:313:313))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (559:559:559))
        (PORT datab (521:521:521) (616:616:616))
        (PORT datac (357:357:357) (429:429:429))
        (PORT datad (354:354:354) (426:426:426))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (477:477:477) (572:572:572))
        (PORT datac (489:489:489) (586:586:586))
        (PORT datad (505:505:505) (595:595:595))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (557:557:557))
        (PORT datab (524:524:524) (620:620:620))
        (PORT datac (344:344:344) (414:414:414))
        (PORT datad (361:361:361) (429:429:429))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (584:584:584))
        (PORT datab (523:523:523) (619:619:619))
        (PORT datac (655:655:655) (771:771:771))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (704:704:704))
        (PORT datab (478:478:478) (571:571:571))
        (PORT datac (639:639:639) (744:744:744))
        (PORT datad (470:470:470) (556:556:556))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (483:483:483) (569:569:569))
        (PORT datac (636:636:636) (741:741:741))
        (PORT datad (480:480:480) (562:562:562))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (704:704:704))
        (PORT datab (514:514:514) (612:612:612))
        (PORT datac (642:642:642) (748:748:748))
        (PORT datad (457:457:457) (536:536:536))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (593:593:593))
        (PORT datab (489:489:489) (579:579:579))
        (PORT datac (634:634:634) (739:739:739))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (322:322:322))
        (PORT datab (499:499:499) (573:573:573))
        (PORT datac (661:661:661) (770:770:770))
        (PORT datad (274:274:274) (316:316:316))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (669:669:669) (786:786:786))
        (PORT datad (166:166:166) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (171:171:171))
        (PORT datab (544:544:544) (623:623:623))
        (PORT datac (445:445:445) (515:515:515))
        (PORT datad (190:190:190) (224:224:224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (489:489:489))
        (PORT datad (397:397:397) (483:483:483))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (174:174:174) (205:205:205))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2728:2728:2728) (2436:2436:2436))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2728:2728:2728) (2436:2436:2436))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (223:223:223))
        (PORT datab (157:157:157) (214:214:214))
        (PORT datad (486:486:486) (578:578:578))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2727:2727:2727) (2435:2435:2435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_rs\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (145:145:145))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_rs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2728:2728:2728) (2436:2436:2436))
        (PORT ena (664:664:664) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (680:680:680))
        (PORT datab (356:356:356) (429:429:429))
        (PORT datac (350:350:350) (425:425:425))
        (PORT datad (335:335:335) (402:402:402))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (675:675:675))
        (PORT datab (356:356:356) (430:430:430))
        (PORT datac (348:348:348) (423:423:423))
        (PORT datad (338:338:338) (405:405:405))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (474:474:474))
        (PORT datab (521:521:521) (618:618:618))
        (PORT datac (372:372:372) (453:453:453))
        (PORT datad (487:487:487) (578:578:578))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (300:300:300))
        (PORT datab (164:164:164) (220:220:220))
        (PORT datac (511:511:511) (613:613:613))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (614:614:614))
        (PORT datab (516:516:516) (615:615:615))
        (PORT datac (397:397:397) (481:481:481))
        (PORT datad (503:503:503) (597:597:597))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (302:302:302))
        (PORT datab (161:161:161) (216:216:216))
        (PORT datac (507:507:507) (610:610:610))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (304:304:304))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (506:506:506) (609:609:609))
        (PORT datad (148:148:148) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (563:563:563))
        (PORT datab (176:176:176) (237:237:237))
        (PORT datac (151:151:151) (208:208:208))
        (PORT datad (164:164:164) (216:216:216))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (564:564:564))
        (PORT datab (176:176:176) (237:237:237))
        (PORT datac (151:151:151) (209:209:209))
        (PORT datad (165:165:165) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (556:556:556))
        (PORT datab (172:172:172) (233:233:233))
        (PORT datac (153:153:153) (212:212:212))
        (PORT datad (161:161:161) (213:213:213))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (552:552:552))
        (PORT datab (168:168:168) (228:228:228))
        (PORT datac (155:155:155) (214:214:214))
        (PORT datad (160:160:160) (211:211:211))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (554:554:554))
        (PORT datab (170:170:170) (230:230:230))
        (PORT datac (154:154:154) (214:214:214))
        (PORT datad (160:160:160) (210:210:210))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (554:554:554))
        (PORT datab (170:170:170) (231:231:231))
        (PORT datac (154:154:154) (213:213:213))
        (PORT datad (160:160:160) (210:210:210))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (562:562:562))
        (PORT datab (175:175:175) (236:236:236))
        (PORT datac (151:151:151) (208:208:208))
        (PORT datad (164:164:164) (216:216:216))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (405:405:405))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (190:190:190))
        (PORT datab (134:134:134) (185:185:185))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (714:714:714) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (714:714:714) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (714:714:714) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (714:714:714) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (714:714:714) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (714:714:714) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (714:714:714) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (122:122:122) (164:164:164))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (714:714:714) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (714:714:714) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (450:450:450))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (214:214:214) (266:266:266))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[17\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (186:186:186))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[19\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (387:387:387))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|oRESET\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (405:405:405))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|oRESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT areset (1841:1841:1841) (1841:1841:1841))
        (PORT inclk[0] (1176:1176:1176) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|_clk2\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1192:1192:1192) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2135:2135:2135) (1895:1895:1895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2135:2135:2135) (1895:1895:1895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2135:2135:2135) (1895:1895:1895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (198:198:198))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2135:2135:2135) (1895:1895:1895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (289:289:289))
        (PORT datab (240:240:240) (300:300:300))
        (PORT datac (224:224:224) (282:282:282))
        (PORT datad (220:220:220) (273:273:273))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2135:2135:2135) (1895:1895:1895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2135:2135:2135) (1895:1895:1895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (196:196:196) (245:245:245))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (240:240:240))
        (PORT datab (124:124:124) (156:156:156))
        (PORT datac (112:112:112) (138:138:138))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2135:2135:2135) (1895:1895:1895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2135:2135:2135) (1895:1895:1895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2135:2135:2135) (1895:1895:1895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (269:269:269))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (164:164:164))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (185:185:185) (216:216:216))
        (PORT datad (112:112:112) (134:134:134))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2135:2135:2135) (1895:1895:1895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (163:163:163))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (185:185:185) (216:216:216))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2135:2135:2135) (1895:1895:1895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (412:412:412))
        (PORT datab (226:226:226) (287:287:287))
        (PORT datac (225:225:225) (283:283:283))
        (PORT datad (218:218:218) (271:271:271))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (240:240:240) (300:300:300))
        (PORT datac (213:213:213) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oHS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT asdata (305:305:305) (345:345:345))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (192:192:192))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (187:187:187) (221:221:221))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2207:2207:2207) (1974:1974:1974))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (210:210:210))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datac (105:105:105) (133:133:133))
        (PORT datad (179:179:179) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2207:2207:2207) (1974:1974:1974))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2207:2207:2207) (1974:1974:1974))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2207:2207:2207) (1974:1974:1974))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2207:2207:2207) (1974:1974:1974))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2207:2207:2207) (1974:1974:1974))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2207:2207:2207) (1974:1974:1974))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (293:293:293))
        (PORT datab (319:319:319) (379:379:379))
        (PORT datac (174:174:174) (209:209:209))
        (PORT datad (211:211:211) (261:261:261))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (105:105:105) (132:132:132))
        (PORT datad (181:181:181) (215:215:215))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2207:2207:2207) (1974:1974:1974))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (105:105:105) (133:133:133))
        (PORT datad (180:180:180) (213:213:213))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2207:2207:2207) (1974:1974:1974))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (145:145:145) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (156:156:156))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (180:180:180) (214:214:214))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2207:2207:2207) (1974:1974:1974))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (222:222:222) (278:278:278))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (219:219:219) (269:269:269))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oVS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1197:1197:1197))
        (PORT asdata (464:464:464) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (218:218:218) (274:274:274))
        (PORT datac (169:169:169) (201:201:201))
        (PORT datad (215:215:215) (265:265:265))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (291:291:291))
        (PORT datab (236:236:236) (289:289:289))
        (PORT datac (304:304:304) (356:356:356))
        (PORT datad (205:205:205) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (288:288:288))
        (PORT datab (239:239:239) (296:296:296))
        (PORT datac (178:178:178) (214:214:214))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (300:300:300))
        (PORT datac (213:213:213) (265:265:265))
        (PORT datad (221:221:221) (274:274:274))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (241:241:241) (300:300:300))
        (PORT datac (329:329:329) (389:389:389))
        (PORT datad (208:208:208) (263:263:263))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (213:213:213) (268:268:268))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|blank_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oBLANK_n\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oBLANK_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE up\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (315:315:315))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE start\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|trigger\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2130:2130:2130) (2406:2406:2406))
        (PORT datad (2103:2103:2103) (2358:2358:2358))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|trigger)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1406:1406:1406))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[0\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datad (379:379:379) (460:460:460))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (280:280:280))
        (PORT datab (748:748:748) (872:872:872))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[3\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[4\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (368:368:368))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[8\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[9\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[10\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[11\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[12\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[13\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[14\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[15\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT asdata (270:270:270) (291:291:291))
        (PORT ena (1085:1085:1085) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[16\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (599:599:599))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (725:725:725) (797:797:797))
        (PORT ena (1113:1113:1113) (1240:1240:1240))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[17\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (945:945:945))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (702:702:702) (782:782:782))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1079:1079:1079) (1198:1198:1198))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[18\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (547:547:547))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (437:437:437) (467:467:467))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[19\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (738:738:738))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (465:465:465) (508:508:508))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[20\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (400:400:400))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (438:438:438) (467:467:467))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[21\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (524:524:524))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (463:463:463) (507:507:507))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[22\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (795:795:795))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (457:457:457) (499:499:499))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[23\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (793:793:793) (923:923:923))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (453:453:453) (485:485:485))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[24\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (765:765:765))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (580:580:580) (642:642:642))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[25\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (394:394:394))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (456:456:456) (496:496:496))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[26\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (652:652:652) (760:760:760))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (443:443:443) (476:476:476))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[27\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (398:398:398))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (456:456:456) (492:492:492))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[28\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (426:426:426))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (437:437:437) (468:468:468))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[29\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (408:408:408))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (439:439:439) (471:471:471))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[30\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (396:396:396))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (437:437:437) (468:468:468))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|counter\[31\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (370:370:370))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|counter\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (455:455:455) (497:497:497))
        (PORT ena (1225:1225:1225) (1382:1382:1382))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (185:185:185))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (186:186:186))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (186:186:186))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (190:190:190))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (186:186:186))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (189:189:189))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (189:189:189))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (186:186:186))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (186:186:186))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (186:186:186))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (186:186:186))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (189:189:189))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (186:186:186))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (190:190:190))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[18\]\~28)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[338\]\~536)
    (DELAY
      (ABSOLUTE
        (PORT datac (597:597:597) (689:689:689))
        (PORT datad (419:419:419) (495:495:495))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[338\]\~537)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (333:333:333))
        (PORT datad (175:175:175) (208:208:208))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[337\]\~539)
    (DELAY
      (ABSOLUTE
        (PORT datac (338:338:338) (394:394:394))
        (PORT datad (415:415:415) (492:492:492))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[337\]\~538)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (761:761:761))
        (PORT datad (419:419:419) (496:496:496))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[336\]\~541)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (439:439:439))
        (PORT datad (421:421:421) (497:497:497))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[336\]\~540)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (288:288:288))
        (PORT datad (264:264:264) (311:311:311))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[335\]\~542)
    (DELAY
      (ABSOLUTE
        (PORT datac (307:307:307) (365:365:365))
        (PORT datad (270:270:270) (316:316:316))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[335\]\~543)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (218:218:218))
        (PORT datad (269:269:269) (315:315:315))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[334\]\~544)
    (DELAY
      (ABSOLUTE
        (PORT datac (215:215:215) (268:268:268))
        (PORT datad (267:267:267) (314:314:314))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[334\]\~545)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (221:221:221))
        (PORT datad (202:202:202) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[333\]\~547)
    (DELAY
      (ABSOLUTE
        (PORT datac (180:180:180) (217:217:217))
        (PORT datad (255:255:255) (300:300:300))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[333\]\~546)
    (DELAY
      (ABSOLUTE
        (PORT datac (587:587:587) (678:678:678))
        (PORT datad (365:365:365) (425:425:425))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[332\]\~548)
    (DELAY
      (ABSOLUTE
        (PORT datac (318:318:318) (379:379:379))
        (PORT datad (263:263:263) (310:310:310))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[332\]\~549)
    (DELAY
      (ABSOLUTE
        (PORT datac (166:166:166) (201:201:201))
        (PORT datad (266:266:266) (313:313:313))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[331\]\~550)
    (DELAY
      (ABSOLUTE
        (PORT datac (215:215:215) (270:270:270))
        (PORT datad (256:256:256) (301:301:301))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[331\]\~551)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (355:355:355))
        (PORT datad (253:253:253) (298:298:298))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[330\]\~553)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (323:323:323))
        (PORT datad (262:262:262) (308:308:308))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[330\]\~552)
    (DELAY
      (ABSOLUTE
        (PORT datac (319:319:319) (386:386:386))
        (PORT datad (258:258:258) (304:304:304))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[329\]\~555)
    (DELAY
      (ABSOLUTE
        (PORT datac (437:437:437) (505:505:505))
        (PORT datad (364:364:364) (423:423:423))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[329\]\~554)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (303:303:303))
        (PORT datad (254:254:254) (299:299:299))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[328\]\~557)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (225:225:225))
        (PORT datad (265:265:265) (312:312:312))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[328\]\~556)
    (DELAY
      (ABSOLUTE
        (PORT datac (314:314:314) (374:374:374))
        (PORT datad (259:259:259) (305:305:305))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[327\]\~558)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (497:497:497))
        (PORT datad (386:386:386) (452:452:452))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[327\]\~559)
    (DELAY
      (ABSOLUTE
        (PORT datac (180:180:180) (217:217:217))
        (PORT datad (257:257:257) (302:302:302))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[326\]\~560)
    (DELAY
      (ABSOLUTE
        (PORT datac (139:139:139) (185:185:185))
        (PORT datad (529:529:529) (602:602:602))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[326\]\~561)
    (DELAY
      (ABSOLUTE
        (PORT datac (139:139:139) (185:185:185))
        (PORT datad (529:529:529) (602:602:602))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (501:501:501))
        (PORT datab (492:492:492) (570:570:570))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (395:395:395))
        (PORT datab (340:340:340) (402:402:402))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (415:415:415))
        (PORT datab (455:455:455) (526:526:526))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (410:410:410))
        (PORT datab (344:344:344) (410:410:410))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (410:410:410))
        (PORT datab (363:363:363) (430:430:430))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (407:407:407))
        (PORT datab (450:450:450) (515:515:515))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (421:421:421))
        (PORT datab (336:336:336) (396:396:396))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (504:504:504))
        (PORT datab (339:339:339) (403:403:403))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (429:429:429))
        (PORT datab (356:356:356) (418:418:418))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (550:550:550))
        (PORT datab (454:454:454) (524:524:524))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (224:224:224))
        (PORT datab (451:451:451) (519:519:519))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (214:214:214))
        (PORT datab (273:273:273) (316:316:316))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (339:339:339))
        (PORT datab (462:462:462) (542:542:542))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[340\]\~532)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (130:130:130))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[340\]\~533)
    (DELAY
      (ABSOLUTE
        (PORT datac (466:466:466) (541:541:541))
        (PORT datad (415:415:415) (491:491:491))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[339\]\~534)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (762:762:762))
        (PORT datad (421:421:421) (498:498:498))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[339\]\~535)
    (DELAY
      (ABSOLUTE
        (PORT datac (560:560:560) (640:640:640))
        (PORT datad (414:414:414) (489:489:489))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (234:234:234))
        (PORT datab (187:187:187) (224:224:224))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (624:624:624))
        (PORT datab (302:302:302) (355:355:355))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[358\]\~563)
    (DELAY
      (ABSOLUTE
        (PORT datac (276:276:276) (314:314:314))
        (PORT datad (298:298:298) (342:342:342))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[358\]\~993)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (590:590:590))
        (PORT datab (405:405:405) (481:481:481))
        (PORT datac (246:246:246) (304:304:304))
        (PORT datad (587:587:587) (673:673:673))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[357\]\~994)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (752:752:752))
        (PORT datab (656:656:656) (774:774:774))
        (PORT datac (255:255:255) (315:315:315))
        (PORT datad (395:395:395) (462:462:462))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[357\]\~564)
    (DELAY
      (ABSOLUTE
        (PORT datac (252:252:252) (311:311:311))
        (PORT datad (179:179:179) (213:213:213))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[356\]\~565)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (317:317:317))
        (PORT datad (268:268:268) (305:305:305))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[356\]\~995)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (851:851:851))
        (PORT datab (478:478:478) (555:555:555))
        (PORT datac (508:508:508) (588:588:588))
        (PORT datad (361:361:361) (420:420:420))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[355\]\~996)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (611:611:611))
        (PORT datab (503:503:503) (599:599:599))
        (PORT datac (445:445:445) (505:505:505))
        (PORT datad (361:361:361) (420:420:420))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[355\]\~566)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (318:318:318))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[354\]\~567)
    (DELAY
      (ABSOLUTE
        (PORT datac (317:317:317) (370:370:370))
        (PORT datad (271:271:271) (308:308:308))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[354\]\~997)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (645:645:645))
        (PORT datab (588:588:588) (687:687:687))
        (PORT datac (376:376:376) (441:441:441))
        (PORT datad (339:339:339) (392:392:392))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[353\]\~998)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (663:663:663))
        (PORT datab (658:658:658) (773:773:773))
        (PORT datac (242:242:242) (300:300:300))
        (PORT datad (390:390:390) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[353\]\~568)
    (DELAY
      (ABSOLUTE
        (PORT datac (178:178:178) (216:216:216))
        (PORT datad (299:299:299) (343:343:343))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[352\]\~999)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (521:521:521))
        (PORT datab (372:372:372) (446:446:446))
        (PORT datac (360:360:360) (417:417:417))
        (PORT datad (503:503:503) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[352\]\~569)
    (DELAY
      (ABSOLUTE
        (PORT datac (299:299:299) (345:345:345))
        (PORT datad (331:331:331) (387:387:387))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[351\]\~571)
    (DELAY
      (ABSOLUTE
        (PORT datac (288:288:288) (327:327:327))
        (PORT datad (331:331:331) (387:387:387))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[351\]\~570)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (569:569:569))
        (PORT datab (646:646:646) (752:752:752))
        (PORT datac (529:529:529) (608:608:608))
        (PORT datad (341:341:341) (394:394:394))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[350\]\~573)
    (DELAY
      (ABSOLUTE
        (PORT datac (320:320:320) (373:373:373))
        (PORT datad (295:295:295) (337:337:337))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[350\]\~572)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (598:598:598))
        (PORT datab (674:674:674) (784:784:784))
        (PORT datac (440:440:440) (503:503:503))
        (PORT datad (474:474:474) (536:536:536))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[349\]\~575)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (324:324:324))
        (PORT datad (332:332:332) (389:389:389))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[349\]\~574)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (781:781:781))
        (PORT datab (599:599:599) (682:682:682))
        (PORT datac (692:692:692) (787:787:787))
        (PORT datad (480:480:480) (542:542:542))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[348\]\~577)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (319:319:319))
        (PORT datad (333:333:333) (390:390:390))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[348\]\~576)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (771:771:771))
        (PORT datab (433:433:433) (515:515:515))
        (PORT datac (473:473:473) (549:549:549))
        (PORT datad (192:192:192) (225:225:225))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[347\]\~579)
    (DELAY
      (ABSOLUTE
        (PORT datac (319:319:319) (372:372:372))
        (PORT datad (293:293:293) (340:340:340))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[347\]\~578)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (656:656:656))
        (PORT datab (521:521:521) (612:612:612))
        (PORT datac (610:610:610) (698:698:698))
        (PORT datad (485:485:485) (561:561:561))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[346\]\~581)
    (DELAY
      (ABSOLUTE
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (196:196:196) (230:230:230))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[346\]\~580)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (601:601:601))
        (PORT datad (341:341:341) (395:395:395))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[345\]\~583)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[345\]\~582)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (267:267:267))
        (PORT datad (332:332:332) (380:380:380))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (342:342:342))
        (PORT datab (289:289:289) (339:339:339))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (346:346:346))
        (PORT datab (292:292:292) (344:344:344))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (334:334:334))
        (PORT datab (464:464:464) (531:531:531))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (328:328:328))
        (PORT datab (296:296:296) (342:342:342))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (327:327:327))
        (PORT datab (455:455:455) (520:520:520))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (331:331:331))
        (PORT datab (460:460:460) (533:533:533))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (348:348:348))
        (PORT datab (324:324:324) (374:374:374))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (542:542:542))
        (PORT datab (274:274:274) (319:319:319))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (240:240:240))
        (PORT datab (188:188:188) (225:225:225))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (327:327:327))
        (PORT datab (291:291:291) (334:334:334))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (507:507:507))
        (PORT datab (192:192:192) (232:232:232))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (219:219:219))
        (PORT datab (341:341:341) (402:402:402))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (247:247:247))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (323:323:323))
        (PORT datab (200:200:200) (236:236:236))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[359\]\~562)
    (DELAY
      (ABSOLUTE
        (PORT datac (247:247:247) (305:305:305))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[359\]\~992)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (529:529:529))
        (PORT datab (498:498:498) (593:593:593))
        (PORT datac (248:248:248) (307:307:307))
        (PORT datad (393:393:393) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (303:303:303) (354:354:354))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[378\]\~584)
    (DELAY
      (ABSOLUTE
        (PORT datac (325:325:325) (377:377:377))
        (PORT datad (401:401:401) (480:480:480))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[378\]\~816)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (401:401:401))
        (PORT datab (460:460:460) (529:529:529))
        (PORT datac (454:454:454) (524:524:524))
        (PORT datad (403:403:403) (482:482:482))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[377\]\~585)
    (DELAY
      (ABSOLUTE
        (PORT datac (335:335:335) (397:397:397))
        (PORT datad (397:397:397) (475:475:475))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[377\]\~817)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (336:336:336))
        (PORT datab (196:196:196) (236:236:236))
        (PORT datac (101:101:101) (123:123:123))
        (PORT datad (205:205:205) (242:242:242))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[376\]\~586)
    (DELAY
      (ABSOLUTE
        (PORT datac (331:331:331) (385:385:385))
        (PORT datad (398:398:398) (476:476:476))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[376\]\~818)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (446:446:446))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (448:448:448) (521:521:521))
        (PORT datad (396:396:396) (473:473:473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[375\]\~587)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (510:510:510))
        (PORT datad (327:327:327) (381:381:381))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[375\]\~819)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (452:452:452))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (429:429:429) (485:485:485))
        (PORT datad (407:407:407) (486:486:486))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[374\]\~588)
    (DELAY
      (ABSOLUTE
        (PORT datac (440:440:440) (501:501:501))
        (PORT datad (486:486:486) (566:566:566))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[374\]\~820)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (485:485:485) (561:561:561))
        (PORT datac (457:457:457) (522:522:522))
        (PORT datad (336:336:336) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[373\]\~821)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (146:146:146))
        (PORT datab (195:195:195) (235:235:235))
        (PORT datac (245:245:245) (303:303:303))
        (PORT datad (201:201:201) (237:237:237))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[373\]\~589)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (378:378:378))
        (PORT datad (405:405:405) (484:484:484))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[372\]\~822)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (406:406:406))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (361:361:361) (419:419:419))
        (PORT datad (445:445:445) (507:507:507))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[372\]\~590)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (385:385:385))
        (PORT datad (406:406:406) (485:485:485))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[371\]\~823)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (372:372:372))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (327:327:327) (372:372:372))
        (PORT datad (458:458:458) (521:521:521))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[371\]\~591)
    (DELAY
      (ABSOLUTE
        (PORT datac (271:271:271) (306:306:306))
        (PORT datad (207:207:207) (244:244:244))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[370\]\~824)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (803:803:803))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (512:512:512) (587:587:587))
        (PORT datad (591:591:591) (673:673:673))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[370\]\~592)
    (DELAY
      (ABSOLUTE
        (PORT datac (445:445:445) (509:509:509))
        (PORT datad (487:487:487) (567:567:567))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[369\]\~593)
    (DELAY
      (ABSOLUTE
        (PORT datac (338:338:338) (390:390:390))
        (PORT datad (327:327:327) (375:375:375))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[369\]\~825)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (147:147:147))
        (PORT datab (491:491:491) (563:563:563))
        (PORT datac (440:440:440) (499:499:499))
        (PORT datad (459:459:459) (520:520:520))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[368\]\~594)
    (DELAY
      (ABSOLUTE
        (PORT datac (174:174:174) (200:200:200))
        (PORT datad (207:207:207) (244:244:244))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[368\]\~826)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (211:211:211) (254:254:254))
        (PORT datac (171:171:171) (199:199:199))
        (PORT datad (314:314:314) (363:363:363))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[367\]\~595)
    (DELAY
      (ABSOLUTE
        (PORT datac (338:338:338) (401:401:401))
        (PORT datad (396:396:396) (474:474:474))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[367\]\~827)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (585:585:585))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (471:471:471) (535:535:535))
        (PORT datad (588:588:588) (669:669:669))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[366\]\~597)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (237:237:237))
        (PORT datad (200:200:200) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[366\]\~596)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (669:669:669))
        (PORT datab (150:150:150) (203:203:203))
        (PORT datac (631:631:631) (718:718:718))
        (PORT datad (619:619:619) (705:705:705))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[365\]\~598)
    (DELAY
      (ABSOLUTE
        (PORT datac (439:439:439) (507:507:507))
        (PORT datad (487:487:487) (566:566:566))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[365\]\~1000)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (492:492:492))
        (PORT datad (491:491:491) (570:570:570))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[324\]\~599)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (639:639:639))
        (PORT datac (477:477:477) (557:557:557))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[324\]\~600)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (638:638:638))
        (PORT datac (477:477:477) (557:557:557))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[364\]\~1001)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (402:402:402))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (478:478:478) (558:558:558))
        (PORT datad (307:307:307) (353:353:353))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[364\]\~1002)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (400:400:400))
        (PORT datab (105:105:105) (136:136:136))
        (PORT datac (481:481:481) (562:562:562))
        (PORT datad (304:304:304) (350:350:350))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (532:532:532))
        (PORT datab (438:438:438) (503:503:503))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (218:218:218))
        (PORT datab (192:192:192) (231:231:231))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (413:413:413))
        (PORT datab (529:529:529) (611:611:611))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (209:209:209))
        (PORT datab (295:295:295) (337:337:337))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (403:403:403))
        (PORT datab (362:362:362) (424:424:424))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (337:337:337))
        (PORT datab (531:531:531) (613:613:613))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (534:534:534))
        (PORT datab (189:189:189) (229:229:229))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (537:537:537))
        (PORT datab (425:425:425) (492:492:492))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (413:413:413))
        (PORT datab (277:277:277) (318:318:318))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (434:434:434))
        (PORT datab (187:187:187) (224:224:224))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (219:219:219))
        (PORT datab (364:364:364) (425:425:425))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (210:210:210))
        (PORT datab (195:195:195) (229:229:229))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (184:184:184) (217:217:217))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (343:343:343) (401:401:401))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (212:212:212))
        (PORT datab (184:184:184) (220:220:220))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[397\]\~601)
    (DELAY
      (ABSOLUTE
        (PORT datac (508:508:508) (599:599:599))
        (PORT datad (329:329:329) (382:382:382))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[397\]\~828)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (319:319:319))
        (PORT datab (220:220:220) (265:265:265))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (480:480:480) (558:558:558))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[396\]\~602)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (525:525:525))
        (PORT datad (487:487:487) (560:560:560))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[396\]\~829)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (520:520:520))
        (PORT datab (348:348:348) (409:409:409))
        (PORT datac (202:202:202) (244:244:244))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[395\]\~830)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (505:505:505))
        (PORT datab (346:346:346) (407:407:407))
        (PORT datac (207:207:207) (251:251:251))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[395\]\~603)
    (DELAY
      (ABSOLUTE
        (PORT datac (453:453:453) (514:514:514))
        (PORT datad (491:491:491) (564:564:564))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[394\]\~604)
    (DELAY
      (ABSOLUTE
        (PORT datac (502:502:502) (592:592:592))
        (PORT datad (353:353:353) (408:408:408))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[394\]\~831)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (512:512:512))
        (PORT datab (113:113:113) (141:141:141))
        (PORT datac (457:457:457) (522:522:522))
        (PORT datad (380:380:380) (449:449:449))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[393\]\~605)
    (DELAY
      (ABSOLUTE
        (PORT datab (177:177:177) (216:216:216))
        (PORT datad (209:209:209) (242:242:242))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[393\]\~832)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (537:537:537))
        (PORT datab (473:473:473) (547:547:547))
        (PORT datac (370:370:370) (433:433:433))
        (PORT datad (447:447:447) (509:509:509))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[392\]\~833)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (532:532:532))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (423:423:423) (487:487:487))
        (PORT datad (401:401:401) (480:480:480))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[392\]\~606)
    (DELAY
      (ABSOLUTE
        (PORT datac (348:348:348) (405:405:405))
        (PORT datad (400:400:400) (479:479:479))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[391\]\~607)
    (DELAY
      (ABSOLUTE
        (PORT datac (343:343:343) (405:405:405))
        (PORT datad (490:490:490) (563:563:563))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[391\]\~834)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (347:347:347))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (439:439:439) (498:498:498))
        (PORT datad (476:476:476) (545:545:545))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[390\]\~835)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (642:642:642))
        (PORT datab (611:611:611) (699:699:699))
        (PORT datac (497:497:497) (568:568:568))
        (PORT datad (166:166:166) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[390\]\~608)
    (DELAY
      (ABSOLUTE
        (PORT datac (358:358:358) (421:421:421))
        (PORT datad (492:492:492) (566:566:566))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[389\]\~836)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (624:624:624))
        (PORT datab (113:113:113) (142:142:142))
        (PORT datac (579:579:579) (651:651:651))
        (PORT datad (604:604:604) (684:684:684))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[389\]\~609)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datad (201:201:201) (234:234:234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[388\]\~610)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (216:216:216))
        (PORT datad (210:210:210) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[388\]\~837)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (398:398:398))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (290:290:290) (325:325:325))
        (PORT datad (359:359:359) (426:426:426))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[387\]\~838)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (579:579:579) (658:658:658))
        (PORT datac (592:592:592) (677:677:677))
        (PORT datad (313:313:313) (360:360:360))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[387\]\~611)
    (DELAY
      (ABSOLUTE
        (PORT datac (507:507:507) (598:598:598))
        (PORT datad (336:336:336) (392:392:392))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[386\]\~612)
    (DELAY
      (ABSOLUTE
        (PORT datac (160:160:160) (191:191:191))
        (PORT datad (206:206:206) (239:239:239))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[386\]\~839)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (734:734:734))
        (PORT datab (610:610:610) (696:696:696))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (644:644:644) (730:730:730))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[385\]\~613)
    (DELAY
      (ABSOLUTE
        (PORT datac (505:505:505) (596:596:596))
        (PORT datad (361:361:361) (427:427:427))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[385\]\~1014)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (582:582:582))
        (PORT datab (383:383:383) (469:469:469))
        (PORT datac (619:619:619) (711:711:711))
        (PORT datad (309:309:309) (356:356:356))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[384\]\~615)
    (DELAY
      (ABSOLUTE
        (PORT datac (334:334:334) (391:391:391))
        (PORT datad (404:404:404) (484:484:484))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[384\]\~614)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (491:491:491) (564:564:564))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[323\]\~617)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (461:461:461))
        (PORT datad (376:376:376) (450:450:450))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[323\]\~618)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (461:461:461))
        (PORT datad (377:377:377) (450:450:450))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[343\]\~619)
    (DELAY
      (ABSOLUTE
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (457:457:457) (522:522:522))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[343\]\~616)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (473:473:473))
        (PORT datac (464:464:464) (529:529:529))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[363\]\~1003)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (568:568:568))
        (PORT datab (477:477:477) (549:549:549))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (451:451:451) (518:518:518))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[383\]\~840)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (485:485:485) (567:567:567))
        (PORT datad (449:449:449) (516:516:516))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[383\]\~841)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (144:144:144))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (486:486:486) (569:569:569))
        (PORT datad (450:450:450) (517:517:517))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (346:346:346))
        (PORT datab (328:328:328) (378:378:378))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (216:216:216))
        (PORT datab (440:440:440) (506:506:506))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datab (471:471:471) (542:542:542))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (556:556:556))
        (PORT datab (519:519:519) (599:599:599))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (552:552:552))
        (PORT datab (170:170:170) (207:207:207))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (407:407:407))
        (PORT datab (354:354:354) (411:411:411))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (631:631:631))
        (PORT datab (346:346:346) (411:411:411))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (363:363:363))
        (PORT datab (184:184:184) (220:220:220))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (470:470:470) (544:544:544))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (354:354:354))
        (PORT datab (187:187:187) (225:225:225))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (428:428:428))
        (PORT datab (301:301:301) (347:347:347))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (209:209:209))
        (PORT datab (343:343:343) (403:403:403))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (432:432:432))
        (PORT datab (170:170:170) (208:208:208))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (377:377:377) (443:443:443))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (331:331:331) (386:386:386))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[416\]\~620)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (385:385:385))
        (PORT datad (334:334:334) (392:392:392))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[416\]\~842)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (594:594:594))
        (PORT datab (448:448:448) (524:524:524))
        (PORT datac (328:328:328) (386:386:386))
        (PORT datad (359:359:359) (417:417:417))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[415\]\~621)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (384:384:384))
        (PORT datad (326:326:326) (374:374:374))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[415\]\~843)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (270:270:270))
        (PORT datab (201:201:201) (237:237:237))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (377:377:377) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[414\]\~622)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (384:384:384))
        (PORT datad (435:435:435) (500:500:500))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[414\]\~844)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (236:236:236))
        (PORT datab (397:397:397) (471:471:471))
        (PORT datac (337:337:337) (386:386:386))
        (PORT datad (324:324:324) (379:379:379))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[413\]\~623)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (403:403:403))
        (PORT datad (452:452:452) (519:519:519))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[413\]\~845)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (149:149:149))
        (PORT datab (518:518:518) (605:605:605))
        (PORT datac (360:360:360) (419:419:419))
        (PORT datad (343:343:343) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[412\]\~624)
    (DELAY
      (ABSOLUTE
        (PORT datab (175:175:175) (213:213:213))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[412\]\~846)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (429:429:429))
        (PORT datab (418:418:418) (502:502:502))
        (PORT datac (172:172:172) (197:197:197))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[411\]\~625)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (248:248:248))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[411\]\~847)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (570:570:570))
        (PORT datab (451:451:451) (521:521:521))
        (PORT datac (102:102:102) (122:122:122))
        (PORT datad (534:534:534) (620:620:620))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[410\]\~848)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (587:587:587))
        (PORT datab (117:117:117) (145:145:145))
        (PORT datac (501:501:501) (571:571:571))
        (PORT datad (325:325:325) (375:375:375))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[410\]\~626)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (248:248:248))
        (PORT datad (284:284:284) (322:322:322))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[409\]\~627)
    (DELAY
      (ABSOLUTE
        (PORT datac (325:325:325) (383:383:383))
        (PORT datad (425:425:425) (483:483:483))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[409\]\~849)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (598:598:598) (680:680:680))
        (PORT datac (633:633:633) (722:722:722))
        (PORT datad (602:602:602) (682:682:682))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[408\]\~628)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (230:230:230))
        (PORT datad (203:203:203) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[408\]\~850)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (393:393:393))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (504:504:504) (585:585:585))
        (PORT datad (374:374:374) (438:438:438))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[407\]\~629)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (253:253:253))
        (PORT datad (289:289:289) (326:326:326))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[407\]\~851)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (363:363:363))
        (PORT datab (324:324:324) (381:381:381))
        (PORT datac (174:174:174) (204:204:204))
        (PORT datad (490:490:490) (564:564:564))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[406\]\~630)
    (DELAY
      (ABSOLUTE
        (PORT datac (438:438:438) (499:499:499))
        (PORT datad (327:327:327) (382:382:382))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[406\]\~852)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (772:772:772))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (601:601:601) (678:678:678))
        (PORT datad (465:465:465) (526:526:526))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[405\]\~853)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (321:321:321) (378:378:378))
        (PORT datac (282:282:282) (327:327:327))
        (PORT datad (473:473:473) (539:539:539))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[405\]\~631)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (560:560:560))
        (PORT datad (377:377:377) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[404\]\~854)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (555:555:555))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (483:483:483) (558:558:558))
        (PORT datad (476:476:476) (549:549:549))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[404\]\~632)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (636:636:636))
        (PORT datad (327:327:327) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[403\]\~634)
    (DELAY
      (ABSOLUTE
        (PORT datac (316:316:316) (361:361:361))
        (PORT datad (576:576:576) (654:654:654))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[403\]\~633)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datac (325:325:325) (383:383:383))
        (PORT datad (101:101:101) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[342\]\~636)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (484:484:484))
        (PORT datad (604:604:604) (686:686:686))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[342\]\~637)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (483:483:483))
        (PORT datad (604:604:604) (686:686:686))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_19_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[382\]\~1004)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (620:620:620))
        (PORT datab (782:782:782) (891:891:891))
        (PORT datac (770:770:770) (874:874:874))
        (PORT datad (616:616:616) (695:695:695))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[362\]\~635)
    (DELAY
      (ABSOLUTE
        (PORT datac (770:770:770) (874:874:874))
        (PORT datad (770:770:770) (868:868:868))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[362\]\~638)
    (DELAY
      (ABSOLUTE
        (PORT datac (768:768:768) (872:872:872))
        (PORT datad (536:536:536) (596:596:596))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[402\]\~855)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (772:772:772) (880:880:880))
        (PORT datad (448:448:448) (502:502:502))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[402\]\~856)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (775:775:775) (883:883:883))
        (PORT datad (447:447:447) (501:501:501))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (682:682:682))
        (PORT datab (594:594:594) (678:678:678))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (352:352:352))
        (PORT datab (173:173:173) (208:208:208))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (526:526:526))
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (543:543:543))
        (PORT datab (344:344:344) (411:411:411))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (215:215:215))
        (PORT datab (358:358:358) (414:414:414))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (381:381:381))
        (PORT datab (487:487:487) (561:561:561))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (425:425:425))
        (PORT datab (286:286:286) (334:334:334))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (207:207:207))
        (PORT datab (458:458:458) (533:533:533))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (351:351:351))
        (PORT datab (338:338:338) (395:395:395))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (326:326:326))
        (PORT datab (316:316:316) (364:364:364))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (399:399:399))
        (PORT datab (364:364:364) (427:427:427))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (223:223:223))
        (PORT datab (454:454:454) (527:527:527))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (201:201:201) (239:239:239))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (210:210:210))
        (PORT datab (465:465:465) (533:533:533))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (210:210:210))
        (PORT datab (184:184:184) (220:220:220))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[435\]\~639)
    (DELAY
      (ABSOLUTE
        (PORT datac (173:173:173) (208:208:208))
        (PORT datad (219:219:219) (256:256:256))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[435\]\~857)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (396:396:396))
        (PORT datab (484:484:484) (554:554:554))
        (PORT datac (316:316:316) (362:362:362))
        (PORT datad (559:559:559) (630:630:630))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[434\]\~858)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (407:407:407))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (323:323:323) (382:382:382))
        (PORT datad (222:222:222) (260:260:260))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[434\]\~640)
    (DELAY
      (ABSOLUTE
        (PORT datab (192:192:192) (231:231:231))
        (PORT datad (216:216:216) (254:254:254))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[433\]\~859)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (441:441:441))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (322:322:322) (368:368:368))
        (PORT datad (368:368:368) (428:428:428))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[433\]\~641)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (213:213:213))
        (PORT datad (216:216:216) (253:253:253))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[432\]\~642)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (228:228:228))
        (PORT datad (221:221:221) (259:259:259))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[432\]\~860)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (176:176:176) (214:214:214))
        (PORT datac (350:350:350) (407:407:407))
        (PORT datad (203:203:203) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[431\]\~861)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (544:544:544))
        (PORT datab (548:548:548) (639:639:639))
        (PORT datac (324:324:324) (372:372:372))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[431\]\~643)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (212:212:212))
        (PORT datad (214:214:214) (251:251:251))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[430\]\~862)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (346:346:346))
        (PORT datab (343:343:343) (399:399:399))
        (PORT datac (100:100:100) (122:122:122))
        (PORT datad (474:474:474) (542:542:542))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[430\]\~644)
    (DELAY
      (ABSOLUTE
        (PORT datac (324:324:324) (377:377:377))
        (PORT datad (270:270:270) (309:309:309))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[429\]\~863)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (742:742:742))
        (PORT datab (514:514:514) (596:596:596))
        (PORT datac (186:186:186) (219:219:219))
        (PORT datad (470:470:470) (535:535:535))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[429\]\~645)
    (DELAY
      (ABSOLUTE
        (PORT datac (318:318:318) (370:370:370))
        (PORT datad (282:282:282) (315:315:315))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[428\]\~864)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (602:602:602))
        (PORT datab (113:113:113) (141:141:141))
        (PORT datac (467:467:467) (540:540:540))
        (PORT datad (320:320:320) (368:368:368))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[428\]\~646)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datad (224:224:224) (262:262:262))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[427\]\~647)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (234:234:234))
        (PORT datad (222:222:222) (259:259:259))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[427\]\~865)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (528:528:528))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (491:491:491) (572:572:572))
        (PORT datad (493:493:493) (567:567:567))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[426\]\~648)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (379:379:379))
        (PORT datad (294:294:294) (335:335:335))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[426\]\~866)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (550:550:550))
        (PORT datab (114:114:114) (143:143:143))
        (PORT datac (446:446:446) (499:499:499))
        (PORT datad (485:485:485) (555:555:555))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[425\]\~649)
    (DELAY
      (ABSOLUTE
        (PORT datac (172:172:172) (197:197:197))
        (PORT datad (215:215:215) (252:252:252))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[425\]\~867)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (667:667:667))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (511:511:511) (590:590:590))
        (PORT datad (489:489:489) (566:566:566))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[424\]\~868)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (583:583:583))
        (PORT datab (491:491:491) (575:575:575))
        (PORT datac (102:102:102) (122:122:122))
        (PORT datad (309:309:309) (355:355:355))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[424\]\~650)
    (DELAY
      (ABSOLUTE
        (PORT datac (322:322:322) (374:374:374))
        (PORT datad (272:272:272) (309:309:309))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[423\]\~869)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (497:497:497))
        (PORT datab (639:639:639) (733:733:733))
        (PORT datac (594:594:594) (667:667:667))
        (PORT datad (515:515:515) (586:586:586))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[423\]\~651)
    (DELAY
      (ABSOLUTE
        (PORT datac (321:321:321) (374:374:374))
        (PORT datad (309:309:309) (352:352:352))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[422\]\~652)
    (DELAY
      (ABSOLUTE
        (PORT datab (117:117:117) (145:145:145))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (605:605:605) (684:684:684))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[422\]\~653)
    (DELAY
      (ABSOLUTE
        (PORT datac (325:325:325) (378:378:378))
        (PORT datad (304:304:304) (343:343:343))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[381\]\~654)
    (DELAY
      (ABSOLUTE
        (PORT datac (658:658:658) (763:763:763))
        (PORT datad (651:651:651) (748:748:748))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[361\]\~655)
    (DELAY
      (ABSOLUTE
        (PORT datac (626:626:626) (720:720:720))
        (PORT datad (648:648:648) (744:744:744))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[361\]\~656)
    (DELAY
      (ABSOLUTE
        (PORT datac (626:626:626) (720:720:720))
        (PORT datad (647:647:647) (744:744:744))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_20_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[381\]\~657)
    (DELAY
      (ABSOLUTE
        (PORT datac (658:658:658) (763:763:763))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[401\]\~1005)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (784:784:784))
        (PORT datab (662:662:662) (768:768:768))
        (PORT datac (486:486:486) (554:554:554))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[421\]\~871)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (488:488:488) (557:557:557))
        (PORT datad (465:465:465) (527:527:527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[421\]\~870)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (485:485:485) (553:553:553))
        (PORT datad (467:467:467) (529:529:529))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (399:399:399))
        (PORT datab (353:353:353) (410:410:410))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (524:524:524))
        (PORT datab (187:187:187) (226:226:226))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (567:567:567))
        (PORT datab (190:190:190) (228:228:228))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (328:328:328))
        (PORT datab (173:173:173) (211:211:211))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (353:353:353) (418:418:418))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (218:218:218))
        (PORT datab (337:337:337) (387:387:387))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (227:227:227))
        (PORT datab (375:375:375) (441:441:441))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (416:416:416))
        (PORT datab (176:176:176) (211:211:211))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (579:579:579))
        (PORT datab (175:175:175) (214:214:214))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (410:410:410))
        (PORT datab (174:174:174) (213:213:213))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (424:424:424))
        (PORT datab (187:187:187) (223:223:223))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (213:213:213))
        (PORT datab (347:347:347) (418:418:418))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (434:434:434))
        (PORT datab (187:187:187) (224:224:224))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (240:240:240))
        (PORT datab (173:173:173) (210:210:210))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[452\]\~874)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (432:432:432))
        (PORT datab (335:335:335) (393:393:393))
        (PORT datac (393:393:393) (467:467:467))
        (PORT datad (167:167:167) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[454\]\~872)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (241:241:241) (289:289:289))
        (PORT datac (217:217:217) (261:261:261))
        (PORT datad (178:178:178) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[454\]\~658)
    (DELAY
      (ABSOLUTE
        (PORT datac (476:476:476) (544:544:544))
        (PORT datad (397:397:397) (464:464:464))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[453\]\~873)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (341:341:341) (400:400:400))
        (PORT datac (415:415:415) (496:496:496))
        (PORT datad (367:367:367) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[453\]\~659)
    (DELAY
      (ABSOLUTE
        (PORT datac (494:494:494) (560:560:560))
        (PORT datad (396:396:396) (463:463:463))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[452\]\~660)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (404:404:404))
        (PORT datad (397:397:397) (464:464:464))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[451\]\~661)
    (DELAY
      (ABSOLUTE
        (PORT datac (322:322:322) (372:372:372))
        (PORT datad (394:394:394) (460:460:460))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[451\]\~875)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (635:635:635))
        (PORT datab (114:114:114) (143:143:143))
        (PORT datac (323:323:323) (370:370:370))
        (PORT datad (355:355:355) (413:413:413))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[450\]\~662)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (377:377:377))
        (PORT datad (396:396:396) (463:463:463))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[450\]\~876)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (567:567:567))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (432:432:432) (493:493:493))
        (PORT datad (352:352:352) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[449\]\~663)
    (DELAY
      (ABSOLUTE
        (PORT datac (167:167:167) (197:197:197))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[449\]\~877)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (562:562:562))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (382:382:382) (436:436:436))
        (PORT datad (595:595:595) (672:672:672))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[448\]\~664)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (415:415:415))
        (PORT datac (415:415:415) (496:496:496))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[448\]\~878)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (385:385:385))
        (PORT datab (117:117:117) (145:145:145))
        (PORT datac (290:290:290) (333:333:333))
        (PORT datad (324:324:324) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[447\]\~879)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (593:593:593))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (453:453:453) (514:514:514))
        (PORT datad (515:515:515) (588:588:588))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[447\]\~665)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datad (395:395:395) (462:462:462))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[446\]\~880)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (519:519:519))
        (PORT datab (467:467:467) (534:534:534))
        (PORT datac (350:350:350) (399:399:399))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[446\]\~666)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (234:234:234))
        (PORT datad (186:186:186) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[445\]\~881)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (222:222:222))
        (PORT datab (507:507:507) (591:591:591))
        (PORT datac (401:401:401) (469:469:469))
        (PORT datad (550:550:550) (609:609:609))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[445\]\~667)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (405:405:405))
        (PORT datad (395:395:395) (461:461:461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[444\]\~882)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (387:387:387))
        (PORT datab (466:466:466) (542:542:542))
        (PORT datac (220:220:220) (267:267:267))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[444\]\~668)
    (DELAY
      (ABSOLUTE
        (PORT datac (338:338:338) (390:390:390))
        (PORT datad (397:397:397) (464:464:464))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[443\]\~883)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (612:612:612))
        (PORT datab (187:187:187) (221:221:221))
        (PORT datac (585:585:585) (660:660:660))
        (PORT datad (564:564:564) (644:644:644))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[443\]\~669)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (405:405:405))
        (PORT datad (396:396:396) (463:463:463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[442\]\~884)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (150:150:150))
        (PORT datab (630:630:630) (727:727:727))
        (PORT datac (580:580:580) (674:674:674))
        (PORT datad (610:610:610) (692:692:692))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[442\]\~670)
    (DELAY
      (ABSOLUTE
        (PORT datac (329:329:329) (379:379:379))
        (PORT datad (396:396:396) (464:464:464))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[441\]\~672)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (527:527:527))
        (PORT datad (394:394:394) (461:461:461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[441\]\~671)
    (DELAY
      (ABSOLUTE
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (359:359:359) (413:413:413))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[380\]\~674)
    (DELAY
      (ABSOLUTE
        (PORT datac (643:643:643) (740:740:740))
        (PORT datad (200:200:200) (233:233:233))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[380\]\~675)
    (DELAY
      (ABSOLUTE
        (PORT datac (640:640:640) (737:737:737))
        (PORT datad (204:204:204) (237:237:237))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_21_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (87:87:87) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[400\]\~676)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (505:505:505) (587:587:587))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[400\]\~673)
    (DELAY
      (ABSOLUTE
        (PORT datab (656:656:656) (759:759:759))
        (PORT datac (505:505:505) (588:588:588))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[420\]\~1006)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (722:722:722))
        (PORT datab (720:720:720) (823:823:823))
        (PORT datac (632:632:632) (713:713:713))
        (PORT datad (635:635:635) (720:720:720))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[440\]\~885)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (719:719:719))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (630:630:630) (712:712:712))
        (PORT datad (520:520:520) (596:596:596))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[440\]\~886)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (718:718:718))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (630:630:630) (712:712:712))
        (PORT datad (520:520:520) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (500:500:500))
        (PORT datab (468:468:468) (536:536:536))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (230:230:230))
        (PORT datab (497:497:497) (576:576:576))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (523:523:523))
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (395:395:395))
        (PORT datab (173:173:173) (211:211:211))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (441:441:441))
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (441:441:441))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (596:596:596))
        (PORT datab (324:324:324) (383:383:383))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (447:447:447))
        (PORT datab (279:279:279) (325:325:325))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (227:227:227))
        (PORT datab (380:380:380) (445:445:445))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (532:532:532))
        (PORT datab (540:540:540) (623:623:623))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (214:214:214))
        (PORT datab (358:358:358) (420:420:420))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (224:224:224))
        (PORT datab (356:356:356) (413:413:413))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (333:333:333))
        (PORT datab (348:348:348) (402:402:402))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (236:236:236))
        (PORT datab (188:188:188) (225:225:225))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (395:395:395))
        (PORT datab (172:172:172) (210:210:210))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[472\]\~888)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (366:366:366) (426:426:426))
        (PORT datac (394:394:394) (468:468:468))
        (PORT datad (407:407:407) (491:491:491))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[473\]\~887)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (622:622:622))
        (PORT datab (410:410:410) (486:486:486))
        (PORT datac (532:532:532) (597:597:597))
        (PORT datad (411:411:411) (496:496:496))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[473\]\~677)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (429:429:429))
        (PORT datad (317:317:317) (370:370:370))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[472\]\~678)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (435:435:435))
        (PORT datad (321:321:321) (375:375:375))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[471\]\~679)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (519:519:519))
        (PORT datad (442:442:442) (510:510:510))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[471\]\~889)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (444:444:444))
        (PORT datab (188:188:188) (226:226:226))
        (PORT datac (327:327:327) (379:379:379))
        (PORT datad (374:374:374) (446:446:446))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[470\]\~890)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (440:440:440))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (462:462:462) (533:533:533))
        (PORT datad (356:356:356) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[470\]\~680)
    (DELAY
      (ABSOLUTE
        (PORT datac (359:359:359) (428:428:428))
        (PORT datad (344:344:344) (400:400:400))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[469\]\~681)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (432:432:432))
        (PORT datad (321:321:321) (374:374:374))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[469\]\~891)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (820:820:820))
        (PORT datab (397:397:397) (457:457:457))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (547:547:547) (628:628:628))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[468\]\~682)
    (DELAY
      (ABSOLUTE
        (PORT datac (315:315:315) (365:365:365))
        (PORT datad (357:357:357) (413:413:413))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[468\]\~892)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (560:560:560))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (291:291:291) (334:334:334))
        (PORT datad (384:384:384) (448:448:448))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[467\]\~893)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (533:533:533) (612:612:612))
        (PORT datac (333:333:333) (385:385:385))
        (PORT datad (528:528:528) (614:614:614))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[467\]\~683)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (325:325:325))
        (PORT datad (190:190:190) (221:221:221))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[466\]\~894)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (364:364:364) (414:414:414))
        (PORT datac (353:353:353) (404:404:404))
        (PORT datad (541:541:541) (618:618:618))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[466\]\~684)
    (DELAY
      (ABSOLUTE
        (PORT datac (343:343:343) (402:402:402))
        (PORT datad (357:357:357) (414:414:414))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[465\]\~895)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (355:355:355) (418:418:418))
        (PORT datac (399:399:399) (467:467:467))
        (PORT datad (382:382:382) (443:443:443))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[465\]\~685)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (234:234:234))
        (PORT datad (200:200:200) (232:232:232))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[464\]\~896)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (288:288:288))
        (PORT datab (348:348:348) (408:408:408))
        (PORT datac (101:101:101) (123:123:123))
        (PORT datad (397:397:397) (465:465:465))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[464\]\~686)
    (DELAY
      (ABSOLUTE
        (PORT datac (349:349:349) (414:414:414))
        (PORT datad (408:408:408) (492:492:492))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[463\]\~897)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (669:669:669))
        (PORT datab (113:113:113) (141:141:141))
        (PORT datac (471:471:471) (534:534:534))
        (PORT datad (355:355:355) (409:409:409))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[463\]\~687)
    (DELAY
      (ABSOLUTE
        (PORT datac (306:306:306) (353:353:353))
        (PORT datad (198:198:198) (230:230:230))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[462\]\~688)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (439:439:439))
        (PORT datad (409:409:409) (493:493:493))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[462\]\~898)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (698:698:698))
        (PORT datab (113:113:113) (141:141:141))
        (PORT datac (638:638:638) (721:721:721))
        (PORT datad (473:473:473) (536:536:536))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[461\]\~899)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (434:434:434))
        (PORT datab (338:338:338) (394:394:394))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (529:529:529) (614:614:614))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[461\]\~689)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (433:433:433))
        (PORT datad (476:476:476) (543:543:543))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[460\]\~691)
    (DELAY
      (ABSOLUTE
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (197:197:197) (228:228:228))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[460\]\~690)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (149:149:149))
        (PORT datac (174:174:174) (200:200:200))
        (PORT datad (483:483:483) (548:548:548))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[399\]\~693)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (416:416:416))
        (PORT datad (467:467:467) (544:544:544))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[399\]\~694)
    (DELAY
      (ABSOLUTE
        (PORT datac (361:361:361) (420:420:420))
        (PORT datad (464:464:464) (541:541:541))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[419\]\~695)
    (DELAY
      (ABSOLUTE
        (PORT datac (298:298:298) (333:333:333))
        (PORT datad (367:367:367) (427:427:427))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[419\]\~692)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (566:566:566))
        (PORT datad (367:367:367) (427:427:427))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (130:130:130))
        (PORT datad (164:164:164) (192:192:192))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[439\]\~1007)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (568:568:568))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (415:415:415) (497:497:497))
        (PORT datad (368:368:368) (428:428:428))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[459\]\~900)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (433:433:433) (516:516:516))
        (PORT datac (213:213:213) (255:255:255))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[459\]\~901)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (434:434:434) (516:516:516))
        (PORT datac (210:210:210) (253:253:253))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (437:437:437))
        (PORT datab (361:361:361) (430:430:430))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (408:408:408))
        (PORT datab (502:502:502) (585:585:585))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (578:578:578))
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (445:445:445) (507:507:507))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (407:407:407))
        (PORT datab (344:344:344) (405:405:405))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (441:441:441))
        (PORT datab (175:175:175) (213:213:213))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (456:456:456))
        (PORT datab (340:340:340) (402:402:402))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (390:390:390))
        (PORT datab (188:188:188) (227:227:227))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (443:443:443))
        (PORT datab (284:284:284) (328:328:328))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (350:350:350) (415:415:415))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (338:338:338))
        (PORT datab (507:507:507) (589:589:589))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (351:351:351))
        (PORT datab (306:306:306) (356:356:356))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (228:228:228))
        (PORT datab (460:460:460) (527:527:527))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (238:238:238))
        (PORT datab (174:174:174) (212:212:212))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (214:214:214))
        (PORT datab (188:188:188) (227:227:227))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[492\]\~902)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (432:432:432) (522:522:522))
        (PORT datac (210:210:210) (252:252:252))
        (PORT datad (430:430:430) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[492\]\~696)
    (DELAY
      (ABSOLUTE
        (PORT datac (317:317:317) (359:359:359))
        (PORT datad (372:372:372) (429:429:429))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[491\]\~903)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (388:388:388) (470:470:470))
        (PORT datac (585:585:585) (673:673:673))
        (PORT datad (358:358:358) (421:421:421))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[491\]\~697)
    (DELAY
      (ABSOLUTE
        (PORT datac (382:382:382) (443:443:443))
        (PORT datad (336:336:336) (382:382:382))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[490\]\~904)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (438:438:438))
        (PORT datab (113:113:113) (141:141:141))
        (PORT datac (491:491:491) (566:566:566))
        (PORT datad (342:342:342) (393:393:393))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[490\]\~698)
    (DELAY
      (ABSOLUTE
        (PORT datac (384:384:384) (445:445:445))
        (PORT datad (335:335:335) (389:389:389))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[489\]\~699)
    (DELAY
      (ABSOLUTE
        (PORT datac (386:386:386) (447:447:447))
        (PORT datad (338:338:338) (380:380:380))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[489\]\~905)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (556:556:556) (647:647:647))
        (PORT datac (613:613:613) (702:702:702))
        (PORT datad (529:529:529) (609:609:609))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[488\]\~906)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (609:609:609))
        (PORT datab (539:539:539) (629:629:629))
        (PORT datac (515:515:515) (601:601:601))
        (PORT datad (525:525:525) (606:606:606))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[488\]\~700)
    (DELAY
      (ABSOLUTE
        (PORT datac (387:387:387) (448:448:448))
        (PORT datad (331:331:331) (373:373:373))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[487\]\~701)
    (DELAY
      (ABSOLUTE
        (PORT datac (350:350:350) (392:392:392))
        (PORT datad (374:374:374) (431:431:431))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[487\]\~907)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (515:515:515) (593:593:593))
        (PORT datac (104:104:104) (125:125:125))
        (PORT datad (371:371:371) (440:440:440))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[486\]\~702)
    (DELAY
      (ABSOLUTE
        (PORT datac (330:330:330) (374:374:374))
        (PORT datad (375:375:375) (432:432:432))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[486\]\~908)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (646:646:646))
        (PORT datab (113:113:113) (141:141:141))
        (PORT datac (372:372:372) (432:432:432))
        (PORT datad (766:766:766) (862:862:862))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[485\]\~909)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (397:397:397) (468:468:468))
        (PORT datac (583:583:583) (662:662:662))
        (PORT datad (390:390:390) (455:455:455))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[485\]\~703)
    (DELAY
      (ABSOLUTE
        (PORT datac (350:350:350) (393:393:393))
        (PORT datad (370:370:370) (427:427:427))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[484\]\~910)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (470:470:470))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (379:379:379) (442:442:442))
        (PORT datad (397:397:397) (466:466:466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[484\]\~704)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (233:233:233))
        (PORT datad (342:342:342) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[483\]\~705)
    (DELAY
      (ABSOLUTE
        (PORT datac (388:388:388) (450:450:450))
        (PORT datad (321:321:321) (365:365:365))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[483\]\~911)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (404:404:404))
        (PORT datab (375:375:375) (436:436:436))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (526:526:526) (606:606:606))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[482\]\~912)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (566:566:566))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (591:591:591) (669:669:669))
        (PORT datad (480:480:480) (548:548:548))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[482\]\~706)
    (DELAY
      (ABSOLUTE
        (PORT datac (313:313:313) (354:354:354))
        (PORT datad (378:378:378) (436:436:436))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[481\]\~707)
    (DELAY
      (ABSOLUTE
        (PORT datac (343:343:343) (385:385:385))
        (PORT datad (370:370:370) (427:427:427))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[481\]\~913)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (769:769:769))
        (PORT datab (542:542:542) (637:637:637))
        (PORT datac (475:475:475) (537:537:537))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[480\]\~708)
    (DELAY
      (ABSOLUTE
        (PORT datac (387:387:387) (448:448:448))
        (PORT datad (354:354:354) (405:405:405))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[480\]\~914)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (633:633:633))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (520:520:520) (603:603:603))
        (PORT datad (480:480:480) (545:545:545))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[479\]\~709)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (141:141:141))
        (PORT datac (357:357:357) (417:417:417))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[479\]\~710)
    (DELAY
      (ABSOLUTE
        (PORT datac (425:425:425) (484:484:484))
        (PORT datad (490:490:490) (562:562:562))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[418\]\~712)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (745:745:745))
        (PORT datad (634:634:634) (722:722:722))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[418\]\~713)
    (DELAY
      (ABSOLUTE
        (PORT datab (643:643:643) (747:747:747))
        (PORT datad (637:637:637) (725:725:725))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[438\]\~714)
    (DELAY
      (ABSOLUTE
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (564:564:564) (652:652:652))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[438\]\~711)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (746:746:746))
        (PORT datad (564:564:564) (652:652:652))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[458\]\~1008)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (676:676:676))
        (PORT datab (642:642:642) (746:746:746))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (382:382:382) (448:448:448))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[478\]\~916)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (242:242:242))
        (PORT datab (397:397:397) (467:467:467))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (505:505:505) (579:579:579))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[478\]\~915)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (236:236:236))
        (PORT datab (402:402:402) (474:474:474))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (505:505:505) (579:579:579))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (236:236:236))
        (PORT datab (337:337:337) (397:397:397))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (601:601:601))
        (PORT datab (187:187:187) (226:226:226))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (209:209:209))
        (PORT datab (313:313:313) (361:361:361))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (228:228:228))
        (PORT datab (189:189:189) (226:226:226))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (347:347:347))
        (PORT datab (168:168:168) (203:203:203))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (224:224:224))
        (PORT datab (332:332:332) (387:387:387))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (597:597:597))
        (PORT datab (325:325:325) (372:372:372))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (621:621:621))
        (PORT datab (184:184:184) (220:220:220))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (209:209:209))
        (PORT datab (334:334:334) (386:386:386))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (509:509:509) (585:585:585))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (426:426:426))
        (PORT datab (290:290:290) (337:337:337))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (339:339:339) (392:392:392))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (422:422:422))
        (PORT datab (306:306:306) (356:356:356))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (602:602:602))
        (PORT datab (185:185:185) (221:221:221))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (508:508:508))
        (PORT datab (169:169:169) (205:205:205))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[511\]\~917)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (216:216:216))
        (PORT datab (681:681:681) (779:779:779))
        (PORT datac (667:667:667) (764:764:764))
        (PORT datad (523:523:523) (605:605:605))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[511\]\~715)
    (DELAY
      (ABSOLUTE
        (PORT datac (384:384:384) (455:455:455))
        (PORT datad (337:337:337) (396:396:396))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[510\]\~716)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (512:512:512))
        (PORT datac (348:348:348) (405:405:405))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[510\]\~918)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (622:622:622))
        (PORT datab (500:500:500) (573:573:573))
        (PORT datac (400:400:400) (484:484:484))
        (PORT datad (529:529:529) (609:609:609))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[509\]\~919)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (593:593:593))
        (PORT datab (548:548:548) (633:633:633))
        (PORT datac (401:401:401) (486:486:486))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[509\]\~717)
    (DELAY
      (ABSOLUTE
        (PORT datac (399:399:399) (483:483:483))
        (PORT datad (333:333:333) (387:387:387))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[508\]\~920)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (597:597:597))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (638:638:638) (726:726:726))
        (PORT datad (409:409:409) (484:484:484))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[508\]\~718)
    (DELAY
      (ABSOLUTE
        (PORT datac (268:268:268) (302:302:302))
        (PORT datad (223:223:223) (262:262:262))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[507\]\~921)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (147:147:147))
        (PORT datab (385:385:385) (464:464:464))
        (PORT datac (480:480:480) (556:556:556))
        (PORT datad (528:528:528) (611:611:611))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[507\]\~719)
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (212:212:212))
        (PORT datad (216:216:216) (255:255:255))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[506\]\~720)
    (DELAY
      (ABSOLUTE
        (PORT datac (173:173:173) (200:200:200))
        (PORT datad (218:218:218) (258:258:258))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[506\]\~922)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (570:570:570))
        (PORT datab (389:389:389) (456:456:456))
        (PORT datac (328:328:328) (379:379:379))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[505\]\~923)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (466:466:466))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (359:359:359) (419:419:419))
        (PORT datad (544:544:544) (631:631:631))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[505\]\~721)
    (DELAY
      (ABSOLUTE
        (PORT datac (383:383:383) (454:454:454))
        (PORT datad (423:423:423) (478:478:478))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[504\]\~924)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (466:466:466))
        (PORT datab (353:353:353) (416:416:416))
        (PORT datac (525:525:525) (614:614:614))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[504\]\~722)
    (DELAY
      (ABSOLUTE
        (PORT datac (385:385:385) (456:456:456))
        (PORT datad (333:333:333) (386:386:386))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[503\]\~925)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (619:619:619))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (364:364:364) (430:430:430))
        (PORT datad (526:526:526) (607:607:607))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[503\]\~723)
    (DELAY
      (ABSOLUTE
        (PORT datac (398:398:398) (481:481:481))
        (PORT datad (473:473:473) (533:533:533))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[502\]\~926)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (541:541:541))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (427:427:427) (476:476:476))
        (PORT datad (314:314:314) (360:360:360))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[502\]\~724)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (217:217:217))
        (PORT datad (225:225:225) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[501\]\~927)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (688:688:688))
        (PORT datab (493:493:493) (562:562:562))
        (PORT datac (210:210:210) (250:250:250))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[501\]\~725)
    (DELAY
      (ABSOLUTE
        (PORT datac (173:173:173) (199:199:199))
        (PORT datad (224:224:224) (264:264:264))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[500\]\~928)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (626:626:626))
        (PORT datab (576:576:576) (655:655:655))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (360:360:360) (419:419:419))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[500\]\~726)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (530:530:530))
        (PORT datac (385:385:385) (456:456:456))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[499\]\~929)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (509:509:509))
        (PORT datab (599:599:599) (688:688:688))
        (PORT datac (519:519:519) (602:602:602))
        (PORT datad (361:361:361) (420:420:420))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[499\]\~727)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (452:452:452))
        (PORT datad (333:333:333) (382:382:382))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[498\]\~728)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (364:364:364) (425:425:425))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[498\]\~729)
    (DELAY
      (ABSOLUTE
        (PORT datac (385:385:385) (456:456:456))
        (PORT datad (427:427:427) (488:488:488))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[437\]\~731)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (869:869:869))
        (PORT datac (469:469:469) (540:540:540))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[437\]\~732)
    (DELAY
      (ABSOLUTE
        (PORT datac (476:476:476) (539:539:539))
        (PORT datad (764:764:764) (879:879:879))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (311:311:311) (358:358:358))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[477\]\~1009)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (759:759:759))
        (PORT datab (784:784:784) (905:905:905))
        (PORT datac (629:629:629) (716:716:716))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[457\]\~730)
    (DELAY
      (ABSOLUTE
        (PORT datac (637:637:637) (731:731:731))
        (PORT datad (763:763:763) (878:878:878))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[457\]\~733)
    (DELAY
      (ABSOLUTE
        (PORT datac (638:638:638) (732:732:732))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[497\]\~931)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (737:737:737))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (491:491:491) (567:567:567))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[497\]\~930)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (739:739:739))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (492:492:492) (568:568:568))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (347:347:347))
        (PORT datab (285:285:285) (327:327:327))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (429:429:429))
        (PORT datab (188:188:188) (226:226:226))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (435:435:435))
        (PORT datab (176:176:176) (215:215:215))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (448:448:448))
        (PORT datab (173:173:173) (212:212:212))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (239:239:239))
        (PORT datab (477:477:477) (551:551:551))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (527:527:527))
        (PORT datab (362:362:362) (431:431:431))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (415:415:415))
        (PORT datab (167:167:167) (204:204:204))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (407:407:407))
        (PORT datab (188:188:188) (227:227:227))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (561:561:561))
        (PORT datab (192:192:192) (231:231:231))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (428:428:428))
        (PORT datab (341:341:341) (404:404:404))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (605:605:605))
        (PORT datab (460:460:460) (534:534:534))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (419:419:419))
        (PORT datab (362:362:362) (430:430:430))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (185:185:185) (221:221:221))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (181:181:181) (216:216:216))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (377:377:377))
        (PORT datab (174:174:174) (213:213:213))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[529\]\~933)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (515:515:515))
        (PORT datab (349:349:349) (415:415:415))
        (PORT datac (319:319:319) (368:368:368))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[529\]\~735)
    (DELAY
      (ABSOLUTE
        (PORT datac (443:443:443) (516:516:516))
        (PORT datad (351:351:351) (411:411:411))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[528\]\~736)
    (DELAY
      (ABSOLUTE
        (PORT datac (318:318:318) (367:367:367))
        (PORT datad (176:176:176) (209:209:209))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[528\]\~934)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (420:420:420))
        (PORT datab (420:420:420) (504:504:504))
        (PORT datac (390:390:390) (465:465:465))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[527\]\~737)
    (DELAY
      (ABSOLUTE
        (PORT datac (264:264:264) (298:298:298))
        (PORT datad (225:225:225) (265:265:265))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[527\]\~935)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (636:636:636))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (595:595:595) (681:681:681))
        (PORT datad (510:510:510) (590:590:590))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[526\]\~936)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (535:535:535))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (326:326:326) (377:377:377))
        (PORT datad (347:347:347) (405:405:405))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[526\]\~738)
    (DELAY
      (ABSOLUTE
        (PORT datac (317:317:317) (366:366:366))
        (PORT datad (175:175:175) (208:208:208))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[525\]\~739)
    (DELAY
      (ABSOLUTE
        (PORT datac (172:172:172) (199:199:199))
        (PORT datad (233:233:233) (274:274:274))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[525\]\~937)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (609:609:609))
        (PORT datab (559:559:559) (653:653:653))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (532:532:532) (617:617:617))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[524\]\~938)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (640:640:640))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (596:596:596) (681:681:681))
        (PORT datad (364:364:364) (423:423:423))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[524\]\~740)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datad (231:231:231) (272:272:272))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[523\]\~939)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (452:452:452))
        (PORT datab (117:117:117) (145:145:145))
        (PORT datac (317:317:317) (367:367:367))
        (PORT datad (448:448:448) (507:507:507))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[523\]\~741)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (235:235:235))
        (PORT datad (224:224:224) (264:264:264))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[522\]\~742)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (234:234:234))
        (PORT datad (232:232:232) (273:273:273))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[522\]\~940)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (332:332:332) (385:385:385))
        (PORT datac (268:268:268) (307:307:307))
        (PORT datad (448:448:448) (510:510:510))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[521\]\~941)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (444:444:444))
        (PORT datab (460:460:460) (534:534:534))
        (PORT datac (361:361:361) (423:423:423))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[521\]\~743)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (214:214:214))
        (PORT datad (232:232:232) (273:273:273))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[520\]\~744)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (322:322:322))
        (PORT datad (223:223:223) (263:263:263))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[520\]\~942)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (400:400:400))
        (PORT datab (379:379:379) (444:444:444))
        (PORT datac (375:375:375) (439:439:439))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[519\]\~745)
    (DELAY
      (ABSOLUTE
        (PORT datac (163:163:163) (195:195:195))
        (PORT datad (220:220:220) (260:260:260))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[519\]\~943)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (525:525:525))
        (PORT datab (380:380:380) (445:445:445))
        (PORT datac (378:378:378) (443:443:443))
        (PORT datad (102:102:102) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[518\]\~944)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (416:416:416))
        (PORT datab (178:178:178) (217:217:217))
        (PORT datac (365:365:365) (426:426:426))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[518\]\~746)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (314:314:314))
        (PORT datad (234:234:234) (275:275:275))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[517\]\~747)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (147:147:147))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (307:307:307) (354:354:354))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[517\]\~748)
    (DELAY
      (ABSOLUTE
        (PORT datac (181:181:181) (212:212:212))
        (PORT datad (222:222:222) (262:262:262))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[456\]\~750)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (723:723:723))
        (PORT datad (197:197:197) (229:229:229))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[456\]\~751)
    (DELAY
      (ABSOLUTE
        (PORT datab (725:725:725) (834:834:834))
        (PORT datad (384:384:384) (449:449:449))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (587:587:587))
        (PORT datac (327:327:327) (377:377:377))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[476\]\~752)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (137:137:137))
        (PORT datad (487:487:487) (558:558:558))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[476\]\~749)
    (DELAY
      (ABSOLUTE
        (PORT datac (731:731:731) (831:831:831))
        (PORT datad (489:489:489) (561:561:561))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[496\]\~1010)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (872:872:872))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (716:716:716) (812:812:812))
        (PORT datad (226:226:226) (266:266:266))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[516\]\~946)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (232:232:232) (280:280:280))
        (PORT datac (362:362:362) (423:423:423))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[516\]\~945)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (236:236:236) (284:284:284))
        (PORT datac (360:360:360) (421:421:421))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (434:434:434))
        (PORT datab (382:382:382) (450:450:450))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (537:537:537))
        (PORT datab (356:356:356) (421:421:421))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (415:415:415))
        (PORT datab (348:348:348) (410:410:410))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (404:404:404))
        (PORT datab (372:372:372) (434:434:434))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (400:400:400))
        (PORT datab (369:369:369) (430:430:430))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (442:442:442))
        (PORT datab (330:330:330) (391:391:391))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (402:402:402))
        (PORT datab (455:455:455) (522:522:522))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (432:432:432))
        (PORT datab (330:330:330) (391:391:391))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (577:577:577))
        (PORT datab (343:343:343) (404:404:404))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (550:550:550))
        (PORT datab (333:333:333) (382:382:382))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (415:415:415))
        (PORT datab (338:338:338) (396:396:396))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (552:552:552))
        (PORT datab (339:339:339) (385:385:385))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (517:517:517))
        (PORT datab (286:286:286) (330:330:330))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (426:426:426))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[530\]\~932)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (566:566:566))
        (PORT datab (358:358:358) (414:414:414))
        (PORT datac (388:388:388) (462:462:462))
        (PORT datad (408:408:408) (482:482:482))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[530\]\~734)
    (DELAY
      (ABSOLUTE
        (PORT datac (394:394:394) (467:467:467))
        (PORT datad (328:328:328) (382:382:382))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (210:210:210))
        (PORT datab (184:184:184) (220:220:220))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[549\]\~753)
    (DELAY
      (ABSOLUTE
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (236:236:236) (275:275:275))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[549\]\~947)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (441:441:441))
        (PORT datab (455:455:455) (520:520:520))
        (PORT datac (445:445:445) (518:518:518))
        (PORT datad (240:240:240) (279:279:279))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[548\]\~948)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (398:398:398))
        (PORT datab (404:404:404) (479:479:479))
        (PORT datac (221:221:221) (266:266:266))
        (PORT datad (173:173:173) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[548\]\~754)
    (DELAY
      (ABSOLUTE
        (PORT datac (258:258:258) (294:294:294))
        (PORT datad (235:235:235) (274:274:274))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[547\]\~949)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (238:238:238))
        (PORT datab (588:588:588) (670:670:670))
        (PORT datac (530:530:530) (608:608:608))
        (PORT datad (359:359:359) (414:414:414))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[547\]\~755)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (219:219:219))
        (PORT datad (247:247:247) (287:287:287))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[546\]\~756)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (320:320:320))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[546\]\~950)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (430:430:430))
        (PORT datab (339:339:339) (406:406:406))
        (PORT datac (382:382:382) (454:454:454))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[545\]\~951)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (590:590:590))
        (PORT datab (510:510:510) (590:590:590))
        (PORT datac (365:365:365) (421:421:421))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[545\]\~757)
    (DELAY
      (ABSOLUTE
        (PORT datac (281:281:281) (314:314:314))
        (PORT datad (234:234:234) (273:273:273))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[544\]\~952)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (376:376:376) (446:446:446))
        (PORT datac (329:329:329) (374:374:374))
        (PORT datad (527:527:527) (611:611:611))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[544\]\~758)
    (DELAY
      (ABSOLUTE
        (PORT datac (167:167:167) (198:198:198))
        (PORT datad (248:248:248) (288:288:288))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[543\]\~759)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datad (249:249:249) (289:289:289))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[543\]\~953)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (638:638:638))
        (PORT datab (368:368:368) (432:432:432))
        (PORT datac (395:395:395) (476:476:476))
        (PORT datad (102:102:102) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[542\]\~954)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (646:646:646))
        (PORT datab (117:117:117) (145:145:145))
        (PORT datac (448:448:448) (511:511:511))
        (PORT datad (487:487:487) (558:558:558))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[542\]\~760)
    (DELAY
      (ABSOLUTE
        (PORT datac (267:267:267) (304:304:304))
        (PORT datad (239:239:239) (278:278:278))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[541\]\~955)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (410:410:410))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (362:362:362) (424:424:424))
        (PORT datad (383:383:383) (457:457:457))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[541\]\~761)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datad (238:238:238) (277:277:277))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[540\]\~762)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (PORT datad (241:241:241) (280:280:280))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[540\]\~956)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (469:469:469))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (330:330:330) (388:388:388))
        (PORT datad (399:399:399) (477:477:477))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[539\]\~763)
    (DELAY
      (ABSOLUTE
        (PORT datac (165:165:165) (194:194:194))
        (PORT datad (245:245:245) (285:285:285))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[539\]\~957)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (422:422:422) (483:483:483))
        (PORT datac (379:379:379) (444:444:444))
        (PORT datad (400:400:400) (479:479:479))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[538\]\~764)
    (DELAY
      (ABSOLUTE
        (PORT datac (168:168:168) (195:195:195))
        (PORT datad (244:244:244) (284:284:284))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[538\]\~958)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (451:451:451))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (335:335:335) (387:387:387))
        (PORT datad (386:386:386) (451:451:451))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[537\]\~765)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (287:287:287))
        (PORT datad (243:243:243) (283:283:283))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[537\]\~959)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (362:362:362))
        (PORT datab (114:114:114) (143:143:143))
        (PORT datac (309:309:309) (354:354:354))
        (PORT datad (473:473:473) (533:533:533))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[536\]\~766)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (370:370:370) (434:434:434))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[536\]\~767)
    (DELAY
      (ABSOLUTE
        (PORT datac (172:172:172) (207:207:207))
        (PORT datad (237:237:237) (276:276:276))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[475\]\~769)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (793:793:793))
        (PORT datad (369:369:369) (426:426:426))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[475\]\~770)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (791:791:791))
        (PORT datad (380:380:380) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[495\]\~771)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (253:253:253))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[495\]\~768)
    (DELAY
      (ABSOLUTE
        (PORT datac (969:969:969) (1129:1129:1129))
        (PORT datad (490:490:490) (565:565:565))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (462:462:462) (532:532:532))
        (PORT datad (172:172:172) (205:205:205))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[515\]\~1011)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (536:536:536))
        (PORT datab (1105:1105:1105) (1295:1295:1295))
        (PORT datac (481:481:481) (553:553:553))
        (PORT datad (315:315:315) (365:365:365))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[535\]\~961)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (394:394:394))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (488:488:488) (555:555:555))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[535\]\~960)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (394:394:394))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (488:488:488) (555:555:555))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (418:418:418))
        (PORT datab (343:343:343) (404:404:404))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (415:415:415))
        (PORT datab (190:190:190) (228:228:228))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (208:208:208))
        (PORT datab (351:351:351) (417:417:417))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (495:495:495) (567:567:567))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (367:367:367) (424:424:424))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (353:353:353) (408:408:408))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (405:405:405))
        (PORT datab (171:171:171) (209:209:209))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (415:415:415))
        (PORT datab (184:184:184) (220:220:220))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (489:489:489) (561:561:561))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (684:684:684))
        (PORT datab (169:169:169) (205:205:205))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (483:483:483))
        (PORT datab (167:167:167) (203:203:203))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (222:222:222))
        (PORT datab (477:477:477) (546:546:546))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (405:405:405))
        (PORT datab (172:172:172) (206:206:206))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (342:342:342))
        (PORT datab (182:182:182) (218:218:218))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (225:225:225))
        (PORT datab (169:169:169) (206:206:206))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[565\]\~965)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (455:455:455) (527:527:527))
        (PORT datac (365:365:365) (420:420:420))
        (PORT datad (479:479:479) (557:557:557))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[568\]\~962)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (717:717:717))
        (PORT datab (437:437:437) (500:500:500))
        (PORT datac (419:419:419) (514:514:514))
        (PORT datad (385:385:385) (459:459:459))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[568\]\~772)
    (DELAY
      (ABSOLUTE
        (PORT datac (334:334:334) (387:387:387))
        (PORT datad (385:385:385) (455:455:455))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[567\]\~963)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (518:518:518))
        (PORT datab (373:373:373) (434:434:434))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (458:458:458) (527:527:527))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[567\]\~773)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (410:410:410))
        (PORT datad (388:388:388) (458:458:458))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[566\]\~774)
    (DELAY
      (ABSOLUTE
        (PORT datac (428:428:428) (523:523:523))
        (PORT datad (461:461:461) (534:534:534))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[566\]\~964)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (472:472:472))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (352:352:352) (411:411:411))
        (PORT datad (491:491:491) (569:569:569))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[565\]\~775)
    (DELAY
      (ABSOLUTE
        (PORT datac (448:448:448) (514:514:514))
        (PORT datad (389:389:389) (460:460:460))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[564\]\~966)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (677:677:677))
        (PORT datab (545:545:545) (636:636:636))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (615:615:615) (701:701:701))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[564\]\~776)
    (DELAY
      (ABSOLUTE
        (PORT datac (355:355:355) (413:413:413))
        (PORT datad (470:470:470) (540:540:540))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[563\]\~967)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (500:500:500))
        (PORT datab (368:368:368) (430:430:430))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (518:518:518) (604:604:604))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[563\]\~777)
    (DELAY
      (ABSOLUTE
        (PORT datac (412:412:412) (506:506:506))
        (PORT datad (460:460:460) (538:538:538))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[562\]\~968)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (584:584:584))
        (PORT datab (453:453:453) (525:525:525))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (391:391:391) (473:473:473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[562\]\~778)
    (DELAY
      (ABSOLUTE
        (PORT datac (469:469:469) (538:538:538))
        (PORT datad (386:386:386) (456:456:456))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[561\]\~969)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (148:148:148))
        (PORT datab (404:404:404) (484:484:484))
        (PORT datac (424:424:424) (519:519:519))
        (PORT datad (324:324:324) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[561\]\~779)
    (DELAY
      (ABSOLUTE
        (PORT datac (427:427:427) (522:522:522))
        (PORT datad (340:340:340) (400:400:400))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[560\]\~970)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (541:541:541))
        (PORT datab (420:420:420) (504:504:504))
        (PORT datac (406:406:406) (496:496:496))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[560\]\~780)
    (DELAY
      (ABSOLUTE
        (PORT datac (418:418:418) (513:513:513))
        (PORT datad (329:329:329) (384:384:384))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[559\]\~971)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (351:351:351) (411:411:411))
        (PORT datac (399:399:399) (488:488:488))
        (PORT datad (395:395:395) (473:473:473))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[559\]\~781)
    (DELAY
      (ABSOLUTE
        (PORT datac (350:350:350) (418:418:418))
        (PORT datad (470:470:470) (541:541:541))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[558\]\~972)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (400:400:400) (472:472:472))
        (PORT datac (345:345:345) (396:396:396))
        (PORT datad (489:489:489) (565:565:565))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[558\]\~782)
    (DELAY
      (ABSOLUTE
        (PORT datac (426:426:426) (521:521:521))
        (PORT datad (349:349:349) (405:405:405))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[557\]\~973)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (504:504:504))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (472:472:472) (544:544:544))
        (PORT datad (356:356:356) (424:424:424))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[557\]\~783)
    (DELAY
      (ABSOLUTE
        (PORT datac (339:339:339) (392:392:392))
        (PORT datad (391:391:391) (461:461:461))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[556\]\~784)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (405:405:405))
        (PORT datac (425:425:425) (520:520:520))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[556\]\~974)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (456:456:456))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (385:385:385) (464:464:464))
        (PORT datad (451:451:451) (522:522:522))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[555\]\~786)
    (DELAY
      (ABSOLUTE
        (PORT datac (422:422:422) (517:517:517))
        (PORT datad (337:337:337) (393:393:393))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[555\]\~785)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (377:377:377) (445:445:445))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[514\]\~787)
    (DELAY
      (ABSOLUTE
        (PORT datab (839:839:839) (970:970:970))
        (PORT datac (397:397:397) (472:472:472))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[494\]\~788)
    (DELAY
      (ABSOLUTE
        (PORT datac (821:821:821) (944:944:944))
        (PORT datad (409:409:409) (483:483:483))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[494\]\~789)
    (DELAY
      (ABSOLUTE
        (PORT datac (824:824:824) (948:948:948))
        (PORT datad (402:402:402) (475:475:475))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (90:90:90) (112:112:112))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[514\]\~790)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (466:466:466))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[534\]\~1012)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (973:973:973))
        (PORT datab (412:412:412) (488:488:488))
        (PORT datac (216:216:216) (260:260:260))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[554\]\~975)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (215:215:215) (259:259:259))
        (PORT datad (323:323:323) (376:376:376))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[554\]\~976)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (214:214:214) (258:258:258))
        (PORT datad (322:322:322) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (536:536:536))
        (PORT datab (461:461:461) (525:525:525))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (212:212:212))
        (PORT datab (283:283:283) (328:328:328))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (209:209:209))
        (PORT datab (346:346:346) (401:401:401))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (384:384:384))
        (PORT datab (188:188:188) (227:227:227))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (549:549:549))
        (PORT datab (170:170:170) (203:203:203))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (445:445:445))
        (PORT datab (185:185:185) (221:221:221))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (414:414:414))
        (PORT datab (169:169:169) (206:206:206))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (240:240:240))
        (PORT datab (181:181:181) (215:215:215))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (402:402:402))
        (PORT datab (189:189:189) (229:229:229))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (541:541:541))
        (PORT datab (169:169:169) (205:205:205))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (675:675:675))
        (PORT datab (183:183:183) (219:219:219))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (233:233:233))
        (PORT datab (615:615:615) (704:704:704))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (284:284:284) (324:324:324))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (617:617:617))
        (PORT datab (174:174:174) (214:214:214))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (212:212:212))
        (PORT datab (174:174:174) (213:213:213))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[585\]\~978)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (381:381:381))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (430:430:430) (485:485:485))
        (PORT datad (361:361:361) (419:419:419))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[587\]\~979)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (383:383:383))
        (PORT datab (194:194:194) (234:234:234))
        (PORT datac (451:451:451) (506:506:506))
        (PORT datad (365:365:365) (423:423:423))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[587\]\~791)
    (DELAY
      (ABSOLUTE
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (228:228:228) (267:267:267))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[586\]\~792)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (231:231:231))
        (PORT datad (226:226:226) (265:265:265))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[586\]\~977)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (693:693:693))
        (PORT datab (498:498:498) (583:583:583))
        (PORT datac (327:327:327) (373:373:373))
        (PORT datad (474:474:474) (548:548:548))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[585\]\~793)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (322:322:322))
        (PORT datad (224:224:224) (263:263:263))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[584\]\~794)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (226:226:226))
        (PORT datad (227:227:227) (266:266:266))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[584\]\~980)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (559:559:559))
        (PORT datab (539:539:539) (631:631:631))
        (PORT datac (475:475:475) (554:554:554))
        (PORT datad (490:490:490) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[583\]\~981)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (546:546:546))
        (PORT datab (539:539:539) (631:631:631))
        (PORT datac (474:474:474) (554:554:554))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[583\]\~795)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (217:217:217))
        (PORT datad (226:226:226) (266:266:266))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[582\]\~982)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (466:466:466))
        (PORT datab (373:373:373) (438:438:438))
        (PORT datac (353:353:353) (407:407:407))
        (PORT datad (102:102:102) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[582\]\~796)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (187:187:187))
        (PORT datad (231:231:231) (270:270:270))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[581\]\~983)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (424:424:424))
        (PORT datab (561:561:561) (666:666:666))
        (PORT datac (294:294:294) (337:337:337))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[581\]\~797)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datad (225:225:225) (264:264:264))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[580\]\~984)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (513:513:513))
        (PORT datab (347:347:347) (414:414:414))
        (PORT datac (374:374:374) (443:443:443))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[580\]\~798)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datad (224:224:224) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[579\]\~985)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (515:515:515))
        (PORT datab (359:359:359) (425:425:425))
        (PORT datac (374:374:374) (443:443:443))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[579\]\~799)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datad (233:233:233) (272:272:272))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[578\]\~800)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (551:551:551))
        (PORT datad (377:377:377) (437:437:437))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[578\]\~986)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (693:693:693))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (455:455:455) (525:525:525))
        (PORT datad (474:474:474) (549:549:549))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[577\]\~987)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (343:343:343) (411:411:411))
        (PORT datac (191:191:191) (226:226:226))
        (PORT datad (357:357:357) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[577\]\~801)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (186:186:186))
        (PORT datad (232:232:232) (272:272:272))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[576\]\~988)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (150:150:150))
        (PORT datab (370:370:370) (441:441:441))
        (PORT datac (347:347:347) (406:406:406))
        (PORT datad (548:548:548) (647:647:647))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[576\]\~802)
    (DELAY
      (ABSOLUTE
        (PORT datac (320:320:320) (363:363:363))
        (PORT datad (325:325:325) (380:380:380))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[575\]\~989)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (656:656:656))
        (PORT datab (118:118:118) (147:147:147))
        (PORT datac (322:322:322) (366:366:366))
        (PORT datad (372:372:372) (440:440:440))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[575\]\~803)
    (DELAY
      (ABSOLUTE
        (PORT datac (321:321:321) (365:365:365))
        (PORT datad (430:430:430) (491:491:491))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[574\]\~804)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (102:102:102) (124:124:124))
        (PORT datad (486:486:486) (560:560:560))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[574\]\~805)
    (DELAY
      (ABSOLUTE
        (PORT datac (437:437:437) (498:498:498))
        (PORT datad (324:324:324) (370:370:370))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[533\]\~806)
    (DELAY
      (ABSOLUTE
        (PORT datac (745:745:745) (855:855:855))
        (PORT datad (472:472:472) (533:533:533))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[513\]\~808)
    (DELAY
      (ABSOLUTE
        (PORT datac (749:749:749) (858:858:858))
        (PORT datad (307:307:307) (354:354:354))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[513\]\~807)
    (DELAY
      (ABSOLUTE
        (PORT datac (745:745:745) (854:854:854))
        (PORT datad (312:312:312) (360:360:360))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[533\]\~809)
    (DELAY
      (ABSOLUTE
        (PORT datac (289:289:289) (330:330:330))
        (PORT datad (488:488:488) (555:555:555))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (157:157:157) (184:184:184))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[553\]\~1013)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (580:580:580))
        (PORT datab (737:737:737) (848:848:848))
        (PORT datac (289:289:289) (330:330:330))
        (PORT datad (375:375:375) (443:443:443))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[573\]\~991)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (391:391:391) (469:469:469))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (321:321:321) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[573\]\~990)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (320:320:320) (364:364:364))
        (PORT datad (373:373:373) (440:440:440))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (405:405:405))
        (PORT datab (370:370:370) (433:433:433))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (545:545:545))
        (PORT datab (366:366:366) (426:426:426))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (425:425:425))
        (PORT datab (356:356:356) (417:417:417))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (323:323:323))
        (PORT datab (360:360:360) (418:418:418))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (412:412:412))
        (PORT datab (360:360:360) (420:420:420))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (338:338:338))
        (PORT datab (287:287:287) (330:330:330))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (219:219:219))
        (PORT datab (351:351:351) (408:408:408))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (242:242:242))
        (PORT datab (449:449:449) (513:513:513))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (387:387:387))
        (PORT datab (353:353:353) (410:410:410))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (385:385:385))
        (PORT datab (350:350:350) (414:414:414))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (362:362:362))
        (PORT datab (434:434:434) (507:507:507))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (388:388:388))
        (PORT datab (303:303:303) (345:345:345))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (518:518:518))
        (PORT datab (354:354:354) (424:424:424))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (386:386:386))
        (PORT datab (300:300:300) (348:348:348))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (548:548:548))
        (PORT datab (446:446:446) (512:512:512))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[19\]\~30)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (574:574:574) (672:672:672))
        (PORT datac (305:305:305) (350:350:350))
        (PORT datad (280:280:280) (320:320:320))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (388:388:388))
        (PORT datab (555:555:555) (629:629:629))
        (PORT datac (352:352:352) (406:406:406))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (315:315:315) (358:358:358))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (439:439:439))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[532\]\~810)
    (DELAY
      (ABSOLUTE
        (PORT datab (862:862:862) (1014:1014:1014))
        (PORT datad (314:314:314) (359:359:359))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[532\]\~811)
    (DELAY
      (ABSOLUTE
        (PORT datab (862:862:862) (1013:1013:1013))
        (PORT datad (313:313:313) (358:358:358))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[552\]\~812)
    (DELAY
      (ABSOLUTE
        (PORT datac (308:308:308) (354:354:354))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[552\]\~813)
    (DELAY
      (ABSOLUTE
        (PORT datab (862:862:862) (1014:1014:1014))
        (PORT datad (313:313:313) (361:361:361))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (108:108:108) (133:133:133))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[551\]\~814)
    (DELAY
      (ABSOLUTE
        (PORT datac (907:907:907) (1024:1024:1024))
        (PORT datad (314:314:314) (363:363:363))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|StageOut\[551\]\~815)
    (DELAY
      (ABSOLUTE
        (PORT datac (907:907:907) (1024:1024:1024))
        (PORT datad (315:315:315) (363:363:363))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (383:383:383))
        (PORT datab (863:863:863) (1015:1015:1015))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (365:365:365) (424:424:424))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (158:158:158))
        (PORT datab (188:188:188) (222:222:222))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (366:366:366) (424:424:424))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (462:462:462))
        (PORT datab (853:853:853) (977:977:977))
        (PORT datad (329:329:329) (382:382:382))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (101:101:101) (133:133:133))
        (PORT datab (172:172:172) (208:208:208))
        (PORT datac (170:170:170) (202:202:202))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (655:655:655))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (157:157:157) (183:183:183))
        (PORT datad (214:214:214) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (228:228:228))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (411:411:411))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (318:318:318) (373:373:373))
        (PORT datad (315:315:315) (364:364:364))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (460:460:460))
        (PORT datab (854:854:854) (978:978:978))
        (PORT datac (348:348:348) (408:408:408))
        (PORT datad (215:215:215) (252:252:252))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (551:551:551))
        (PORT datac (587:587:587) (660:660:660))
        (PORT datad (442:442:442) (505:505:505))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (461:461:461))
        (PORT datab (469:469:469) (534:534:534))
        (PORT datac (773:773:773) (882:882:882))
        (PORT datad (207:207:207) (244:244:244))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (461:461:461))
        (PORT datab (479:479:479) (547:547:547))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (223:223:223) (269:269:269))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (210:210:210))
        (PORT datab (170:170:170) (207:207:207))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (212:212:212) (249:249:249))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (460:460:460))
        (PORT datab (365:365:365) (426:426:426))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (217:217:217) (254:254:254))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (324:324:324))
        (PORT datab (171:171:171) (208:208:208))
        (PORT datac (274:274:274) (308:308:308))
        (PORT datad (206:206:206) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (208:208:208))
        (PORT datab (288:288:288) (332:332:332))
        (PORT datac (283:283:283) (322:322:322))
        (PORT datad (216:216:216) (253:253:253))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (280:280:280))
        (PORT datab (748:748:748) (872:872:872))
        (PORT datad (754:754:754) (883:883:883))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (876:876:876))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (347:347:347) (403:403:403))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (324:324:324) (376:376:376))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (329:329:329))
        (PORT datab (570:570:570) (649:649:649))
        (PORT datac (306:306:306) (352:352:352))
        (PORT datad (160:160:160) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (370:370:370))
        (PORT datab (442:442:442) (507:507:507))
        (PORT datac (285:285:285) (331:331:331))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (2170:2170:2170))
        (PORT datab (211:211:211) (254:254:254))
        (PORT datac (98:98:98) (125:125:125))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (344:344:344) (417:417:417))
        (PORT datac (238:238:238) (296:296:296))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (312:312:312))
        (PORT datab (210:210:210) (271:271:271))
        (PORT datac (248:248:248) (312:312:312))
        (PORT datad (303:303:303) (358:358:358))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (262:262:262))
        (PORT datab (262:262:262) (324:324:324))
        (PORT datac (249:249:249) (312:312:312))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (339:339:339))
        (PORT datab (574:574:574) (672:672:672))
        (PORT datac (305:305:305) (350:350:350))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (152:152:152))
        (PORT datab (1953:1953:1953) (2214:2214:2214))
        (PORT datac (2112:2112:2112) (2387:2387:2387))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1381:1381:1381))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (414:414:414))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (350:350:350))
        (PORT datab (1952:1952:1952) (2212:2212:2212))
        (PORT datac (100:100:100) (126:126:126))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1381:1381:1381))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1150:1150:1150) (1339:1339:1339))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (155:155:155))
        (PORT datab (1955:1955:1955) (2217:2217:2217))
        (PORT datac (98:98:98) (123:123:123))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1943:1943:1943) (2212:2212:2212))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (833:833:833) (954:954:954))
        (PORT datad (224:224:224) (264:264:264))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\[3\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (156:156:156))
        (PORT datab (1956:1956:1956) (2218:2218:2218))
        (PORT datac (2108:2108:2108) (2382:2382:2382))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (497:497:497) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1090:1090:1090) (1256:1256:1256))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (2217:2217:2217))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (615:615:615) (720:720:720))
        (PORT datad (224:224:224) (265:265:265))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (497:497:497) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1208:1208:1208) (1413:1413:1413))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (2214:2214:2214))
        (PORT datab (700:700:700) (780:780:780))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (224:224:224) (264:264:264))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (497:497:497) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (206:206:206))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (979:979:979))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1943:1943:1943) (2212:2212:2212))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (683:683:683) (756:756:756))
        (PORT datad (224:224:224) (264:264:264))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (497:497:497) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1355:1355:1355))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (2216:2216:2216))
        (PORT datab (631:631:631) (741:741:741))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (224:224:224) (264:264:264))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (497:497:497) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (192:192:192))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1087:1087:1087) (1263:1263:1263))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (2213:2213:2213))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (663:663:663) (736:736:736))
        (PORT datad (224:224:224) (264:264:264))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (497:497:497) (526:526:526))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1018:1018:1018) (1184:1184:1184))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (323:323:323) (386:386:386))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (717:717:717))
        (PORT datac (195:195:195) (233:233:233))
        (PORT datad (1933:1933:1933) (2188:2188:2188))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|y\[8\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (2125:2125:2125) (2401:2401:2401))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|y\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1406:1406:1406))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (504:504:504))
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (302:302:302) (354:354:354))
        (PORT datad (294:294:294) (348:348:348))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2395:2395:2395) (2115:2115:2115))
        (PORT sclr (563:563:563) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2395:2395:2395) (2115:2115:2115))
        (PORT sclr (563:563:563) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2395:2395:2395) (2115:2115:2115))
        (PORT sclr (563:563:563) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2395:2395:2395) (2115:2115:2115))
        (PORT sclr (563:563:563) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2395:2395:2395) (2115:2115:2115))
        (PORT sclr (563:563:563) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2395:2395:2395) (2115:2115:2115))
        (PORT sclr (563:563:563) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2395:2395:2395) (2115:2115:2115))
        (PORT sclr (563:563:563) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2395:2395:2395) (2115:2115:2115))
        (PORT sclr (563:563:563) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2395:2395:2395) (2115:2115:2115))
        (PORT sclr (563:563:563) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1878:1878:1878))
        (PORT sclr (333:333:333) (386:386:386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1878:1878:1878))
        (PORT sclr (333:333:333) (386:386:386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1878:1878:1878))
        (PORT sclr (333:333:333) (386:386:386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1878:1878:1878))
        (PORT sclr (333:333:333) (386:386:386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1878:1878:1878))
        (PORT sclr (333:333:333) (386:386:386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (461:461:461))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1878:1878:1878))
        (PORT sclr (333:333:333) (386:386:386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1878:1878:1878))
        (PORT sclr (333:333:333) (386:386:386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1878:1878:1878))
        (PORT sclr (333:333:333) (386:386:386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1878:1878:1878))
        (PORT sclr (333:333:333) (386:386:386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2111:2111:2111) (1878:1878:1878))
        (PORT sclr (333:333:333) (386:386:386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (648:648:648))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (630:630:630))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (624:624:624))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (625:625:625))
        (PORT datad (138:138:138) (171:171:171))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (200:200:200))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[107\]\~165)
    (DELAY
      (ABSOLUTE
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (139:139:139) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[107\]\~164)
    (DELAY
      (ABSOLUTE
        (PORT datac (344:344:344) (401:401:401))
        (PORT datad (520:520:520) (613:613:613))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~166)
    (DELAY
      (ABSOLUTE
        (PORT datac (536:536:536) (629:629:629))
        (PORT datad (141:141:141) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~167)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (315:315:315))
        (PORT datad (330:330:330) (376:376:376))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~169)
    (DELAY
      (ABSOLUTE
        (PORT datac (382:382:382) (457:457:457))
        (PORT datad (534:534:534) (630:630:630))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~168)
    (DELAY
      (ABSOLUTE
        (PORT datac (554:554:554) (652:652:652))
        (PORT datad (344:344:344) (399:399:399))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (402:402:402))
        (PORT datab (334:334:334) (395:395:395))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (271:271:271) (314:314:314))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (345:345:345) (408:408:408))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (219:219:219))
        (PORT datab (171:171:171) (208:208:208))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[8\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (630:630:630) (704:704:704))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRy\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~170)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (139:139:139) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (629:629:629))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (207:207:207) (246:246:246))
        (PORT datad (140:140:140) (173:173:173))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (549:549:549) (649:649:649))
        (PORT datac (206:206:206) (245:245:245))
        (PORT datad (138:138:138) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~171)
    (DELAY
      (ABSOLUTE
        (PORT datac (135:135:135) (168:168:168))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT datac (140:140:140) (175:175:175))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT datac (140:140:140) (174:174:174))
        (PORT datad (630:630:630) (739:739:739))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~175)
    (DELAY
      (ABSOLUTE
        (PORT datac (555:555:555) (667:667:667))
        (PORT datad (138:138:138) (170:170:170))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT datac (555:555:555) (667:667:667))
        (PORT datad (138:138:138) (170:170:170))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]\~177)
    (DELAY
      (ABSOLUTE
        (PORT datac (272:272:272) (313:313:313))
        (PORT datad (194:194:194) (222:222:222))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT datac (678:678:678) (799:799:799))
        (PORT datad (193:193:193) (221:221:221))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (215:215:215))
        (PORT datab (188:188:188) (226:226:226))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (102:102:102) (131:131:131))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (219:219:219))
        (PORT datab (173:173:173) (208:208:208))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (132:132:132))
        (PORT datab (184:184:184) (220:220:220))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (782:782:782) (891:891:891))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRy\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (187:187:187))
        (PORT datad (220:220:220) (261:261:261))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (220:220:220))
        (PORT datab (120:120:120) (149:149:149))
        (PORT datac (141:141:141) (175:175:175))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~179)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (288:288:288))
        (PORT datad (165:165:165) (190:190:190))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (768:768:768))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (142:142:142) (176:176:176))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (287:287:287))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (337:337:337))
        (PORT datab (240:240:240) (288:288:288))
        (PORT datac (679:679:679) (799:799:799))
        (PORT datad (194:194:194) (222:222:222))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~183)
    (DELAY
      (ABSOLUTE
        (PORT datac (539:539:539) (643:643:643))
        (PORT datad (143:143:143) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT datac (539:539:539) (642:642:642))
        (PORT datad (141:141:141) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (325:325:325))
        (PORT datab (355:355:355) (412:412:412))
        (PORT datac (855:855:855) (990:990:990))
        (PORT datad (340:340:340) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~184)
    (DELAY
      (ABSOLUTE
        (PORT datac (266:266:266) (302:302:302))
        (PORT datad (340:340:340) (378:378:378))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~181)
    (DELAY
      (ABSOLUTE
        (PORT datac (855:855:855) (990:990:990))
        (PORT datad (340:340:340) (380:380:380))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~185)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (287:287:287))
        (PORT datad (182:182:182) (211:211:211))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (223:223:223))
        (PORT datab (105:105:105) (134:134:134))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (108:108:108) (138:138:138))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (178:178:178) (216:216:216))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (187:187:187) (224:224:224))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datad (533:533:533) (614:614:614))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRy\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]\~186)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (506:506:506))
        (PORT datac (322:322:322) (381:381:381))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (216:216:216))
        (PORT datab (174:174:174) (212:212:212))
        (PORT datac (117:117:117) (145:145:145))
        (PORT datad (220:220:220) (261:261:261))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (230:230:230))
        (PORT datab (241:241:241) (289:289:289))
        (PORT datac (114:114:114) (141:141:141))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]\~187)
    (DELAY
      (ABSOLUTE
        (PORT datac (117:117:117) (145:145:145))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[139\]\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (234:234:234))
        (PORT datab (356:356:356) (413:413:413))
        (PORT datac (164:164:164) (192:192:192))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[139\]\~188)
    (DELAY
      (ABSOLUTE
        (PORT datac (316:316:316) (365:365:365))
        (PORT datad (374:374:374) (451:451:451))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~191)
    (DELAY
      (ABSOLUTE
        (PORT datac (680:680:680) (795:795:795))
        (PORT datad (333:333:333) (379:379:379))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~190)
    (DELAY
      (ABSOLUTE
        (PORT datac (680:680:680) (795:795:795))
        (PORT datad (333:333:333) (379:379:379))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~192)
    (DELAY
      (ABSOLUTE
        (PORT datac (96:96:96) (122:122:122))
        (PORT datad (340:340:340) (378:378:378))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~189)
    (DELAY
      (ABSOLUTE
        (PORT datac (678:678:678) (792:792:792))
        (PORT datad (340:340:340) (380:380:380))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~193)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (412:412:412))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (356:356:356) (413:413:413))
        (PORT datac (679:679:679) (793:793:793))
        (PORT datad (340:340:340) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[138\]\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (478:478:478))
        (PORT datad (323:323:323) (377:377:377))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[138\]\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (235:235:235))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (321:321:321) (369:369:369))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (349:349:349) (412:412:412))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (404:404:404))
        (PORT datab (101:101:101) (130:130:130))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (411:411:411))
        (PORT datab (330:330:330) (387:387:387))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (350:350:350) (415:415:415))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[5\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (639:639:639) (725:725:725))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRy\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[152\]\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (456:456:456))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (116:116:116) (144:144:144))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[152\]\~195)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (164:164:164))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[151\]\~196)
    (DELAY
      (ABSOLUTE
        (PORT datac (394:394:394) (466:466:466))
        (PORT datad (336:336:336) (389:389:389))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[151\]\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (480:480:480))
        (PORT datab (128:128:128) (161:161:161))
        (PORT datac (316:316:316) (364:364:364))
        (PORT datad (328:328:328) (382:382:382))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[150\]\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (481:481:481))
        (PORT datab (129:129:129) (162:162:162))
        (PORT datac (336:336:336) (397:397:397))
        (PORT datad (326:326:326) (381:381:381))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[150\]\~197)
    (DELAY
      (ABSOLUTE
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (117:117:117) (141:141:141))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (688:688:688))
        (PORT datac (349:349:349) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (688:688:688))
        (PORT datac (350:350:350) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (468:468:468))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~198)
    (DELAY
      (ABSOLUTE
        (PORT datac (558:558:558) (669:669:669))
        (PORT datad (384:384:384) (441:441:441))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (459:459:459))
        (PORT datad (163:163:163) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (468:468:468))
        (PORT datab (388:388:388) (459:459:459))
        (PORT datac (556:556:556) (667:667:667))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[137\]\~203)
    (DELAY
      (ABSOLUTE
        (PORT datac (401:401:401) (486:486:486))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[137\]\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (460:460:460))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datac (402:402:402) (487:487:487))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[149\]\~204)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (115:115:115))
        (PORT datad (199:199:199) (236:236:236))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[149\]\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (138:138:138))
        (PORT datab (214:214:214) (261:261:261))
        (PORT datac (398:398:398) (483:483:483))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (227:227:227))
        (PORT datab (184:184:184) (216:216:216))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (146:146:146))
        (PORT datab (104:104:104) (132:132:132))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (387:387:387))
        (PORT datab (114:114:114) (141:141:141))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (404:404:404))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (630:630:630) (722:722:722))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRy\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[163\]\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (408:408:408))
        (PORT datab (411:411:411) (483:483:483))
        (PORT datac (364:364:364) (425:425:425))
        (PORT datad (337:337:337) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[163\]\~205)
    (DELAY
      (ABSOLUTE
        (PORT datac (353:353:353) (412:412:412))
        (PORT datad (315:315:315) (358:358:358))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[162\]\~206)
    (DELAY
      (ABSOLUTE
        (PORT datac (373:373:373) (441:441:441))
        (PORT datad (337:337:337) (385:385:385))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[162\]\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (390:390:390))
        (PORT datab (413:413:413) (486:486:486))
        (PORT datac (353:353:353) (412:412:412))
        (PORT datad (316:316:316) (354:354:354))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[161\]\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (341:341:341))
        (PORT datab (214:214:214) (261:261:261))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[161\]\~207)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (442:442:442))
        (PORT datad (316:316:316) (360:360:360))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~210)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (480:480:480))
        (PORT datac (532:532:532) (635:635:635))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~209)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (478:478:478))
        (PORT datac (530:530:530) (632:632:632))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~211)
    (DELAY
      (ABSOLUTE
        (PORT datac (588:588:588) (660:660:660))
        (PORT datad (629:629:629) (710:710:710))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~208)
    (DELAY
      (ABSOLUTE
        (PORT datac (809:809:809) (936:936:936))
        (PORT datad (632:632:632) (713:713:713))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~212)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (649:649:649))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (737:737:737))
        (PORT datab (603:603:603) (682:682:682))
        (PORT datac (808:808:808) (935:935:935))
        (PORT datad (539:539:539) (623:623:623))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]\~213)
    (DELAY
      (ABSOLUTE
        (PORT datac (525:525:525) (607:607:607))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (557:557:557) (648:648:648))
        (PORT datac (524:524:524) (606:606:606))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[148\]\~214)
    (DELAY
      (ABSOLUTE
        (PORT datac (505:505:505) (580:580:580))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[148\]\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (539:539:539) (627:627:627))
        (PORT datac (504:504:504) (579:579:579))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[160\]\~215)
    (DELAY
      (ABSOLUTE
        (PORT datac (456:456:456) (525:525:525))
        (PORT datad (286:286:286) (328:328:328))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[160\]\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (602:602:602))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (492:492:492) (568:568:568))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (330:330:330) (388:388:388))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (383:383:383))
        (PORT datab (172:172:172) (206:206:206))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (289:289:289) (336:336:336))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (331:331:331))
        (PORT datab (278:278:278) (320:320:320))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (641:641:641) (739:739:739))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRy\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[174\]\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (332:332:332))
        (PORT datab (225:225:225) (270:270:270))
        (PORT datac (371:371:371) (439:439:439))
        (PORT datad (337:337:337) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[174\]\~216)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (247:247:247))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[173\]\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (386:386:386))
        (PORT datab (139:139:139) (173:173:173))
        (PORT datac (452:452:452) (521:521:521))
        (PORT datad (329:329:329) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[173\]\~217)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (416:416:416))
        (PORT datad (336:336:336) (391:391:391))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[172\]\~218)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (181:181:181))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[172\]\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (547:547:547))
        (PORT datab (143:143:143) (177:177:177))
        (PORT datac (316:316:316) (367:367:367))
        (PORT datad (287:287:287) (329:329:329))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (673:673:673))
        (PORT datac (381:381:381) (456:456:456))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (673:673:673))
        (PORT datac (381:381:381) (456:456:456))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datac (89:89:89) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (444:444:444))
        (PORT datab (831:831:831) (967:967:967))
        (PORT datac (587:587:587) (666:666:666))
        (PORT datad (352:352:352) (399:399:399))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]\~222)
    (DELAY
      (ABSOLUTE
        (PORT datac (587:587:587) (666:666:666))
        (PORT datad (369:369:369) (419:419:419))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]\~219)
    (DELAY
      (ABSOLUTE
        (PORT datab (831:831:831) (966:966:966))
        (PORT datad (369:369:369) (419:419:419))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[135\]\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (837:837:837))
        (PORT datab (365:365:365) (422:422:422))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]\~223)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (422:422:422))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (91:91:91) (112:112:112))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[135\]\~224)
    (DELAY
      (ABSOLUTE
        (PORT datac (704:704:704) (815:815:815))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datac (90:90:90) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]\~225)
    (DELAY
      (ABSOLUTE
        (PORT datac (517:517:517) (596:596:596))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (531:531:531) (616:616:616))
        (PORT datac (702:702:702) (813:813:813))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[159\]\~226)
    (DELAY
      (ABSOLUTE
        (PORT datac (615:615:615) (707:707:707))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[159\]\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (740:740:740))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (511:511:511) (589:589:589))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[171\]\~227)
    (DELAY
      (ABSOLUTE
        (PORT datac (361:361:361) (417:417:417))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[171\]\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (444:444:444))
        (PORT datab (186:186:186) (220:220:220))
        (PORT datac (614:614:614) (705:705:705))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (390:390:390))
        (PORT datab (335:335:335) (399:399:399))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (107:107:107) (137:137:137))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (332:332:332) (389:389:389))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (211:211:211))
        (PORT datab (189:189:189) (226:226:226))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datad (462:462:462) (525:525:525))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRy\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[185\]\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (145:145:145))
        (PORT datab (144:144:144) (179:179:179))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (120:120:120) (140:140:140))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[185\]\~228)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (186:186:186))
        (PORT datad (218:218:218) (259:259:259))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]\~229)
    (DELAY
      (ABSOLUTE
        (PORT datac (162:162:162) (193:193:193))
        (PORT datad (218:218:218) (260:260:260))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (165:165:165))
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (306:306:306) (345:345:345))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[183\]\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (288:288:288))
        (PORT datad (170:170:170) (199:199:199))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[183\]\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (376:376:376) (438:438:438))
        (PORT datac (360:360:360) (412:412:412))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]\~233)
    (DELAY
      (ABSOLUTE
        (PORT datac (663:663:663) (781:781:781))
        (PORT datad (384:384:384) (441:441:441))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]\~232)
    (DELAY
      (ABSOLUTE
        (PORT datac (670:670:670) (788:788:788))
        (PORT datad (384:384:384) (441:441:441))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (550:550:550))
        (PORT datab (389:389:389) (460:460:460))
        (PORT datac (662:662:662) (780:780:780))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[122\]\~234)
    (DELAY
      (ABSOLUTE
        (PORT datac (369:369:369) (438:438:438))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[122\]\~231)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (457:457:457))
        (PORT datac (669:669:669) (788:788:788))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]\~235)
    (DELAY
      (ABSOLUTE
        (PORT datac (323:323:323) (371:371:371))
        (PORT datad (523:523:523) (607:607:607))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (313:313:313) (356:356:356))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[146\]\~236)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (465:465:465))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[146\]\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (380:380:380))
        (PORT datab (337:337:337) (392:392:392))
        (PORT datac (394:394:394) (466:466:466))
        (PORT datad (524:524:524) (608:608:608))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[158\]\~237)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (422:422:422))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[158\]\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (450:450:450))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (392:392:392) (464:464:464))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]\~238)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (371:371:371))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (398:398:398))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (363:363:363) (423:423:423))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[182\]\~239)
    (DELAY
      (ABSOLUTE
        (PORT datac (275:275:275) (313:313:313))
        (PORT datad (219:219:219) (261:261:261))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[182\]\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (235:235:235))
        (PORT datab (226:226:226) (271:271:271))
        (PORT datac (208:208:208) (249:249:249))
        (PORT datad (268:268:268) (298:298:298))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (292:292:292) (337:337:337))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (332:332:332) (388:388:388))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (175:175:175) (213:213:213))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (209:209:209))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (387:387:387))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRy\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[196\]\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (288:288:288))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datac (123:123:123) (157:157:157))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[196\]\~240)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (126:126:126) (160:160:160))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[195\]\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (289:289:289))
        (PORT datab (333:333:333) (390:390:390))
        (PORT datac (125:125:125) (158:158:158))
        (PORT datad (171:171:171) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[195\]\~241)
    (DELAY
      (ABSOLUTE
        (PORT datac (128:128:128) (162:162:162))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[194\]\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (338:338:338))
        (PORT datab (292:292:292) (337:337:337))
        (PORT datac (123:123:123) (155:155:155))
        (PORT datad (216:216:216) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[194\]\~242)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (161:161:161))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]\~245)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (766:766:766))
        (PORT datad (364:364:364) (430:430:430))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]\~244)
    (DELAY
      (ABSOLUTE
        (PORT datac (656:656:656) (765:765:765))
        (PORT datad (363:363:363) (429:429:429))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (769:769:769))
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (399:399:399) (484:484:484))
        (PORT datad (201:201:201) (238:238:238))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~246)
    (DELAY
      (ABSOLUTE
        (PORT datac (401:401:401) (486:486:486))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~243)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (507:507:507))
        (PORT datac (659:659:659) (768:768:768))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]\~247)
    (DELAY
      (ABSOLUTE
        (PORT datac (352:352:352) (401:401:401))
        (PORT datad (316:316:316) (358:358:358))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (330:330:330) (373:373:373))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[157\]\~248)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (424:424:424))
        (PORT datad (179:179:179) (212:212:212))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[157\]\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (459:459:459))
        (PORT datab (367:367:367) (423:423:423))
        (PORT datac (330:330:330) (373:373:373))
        (PORT datad (316:316:316) (358:358:358))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (155:155:155) (184:184:184))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[169\]\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (219:219:219))
        (PORT datab (225:225:225) (269:269:269))
        (PORT datac (371:371:371) (439:439:439))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[181\]\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (138:138:138))
        (PORT datab (229:229:229) (274:274:274))
        (PORT datac (207:207:207) (248:248:248))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[169\]\~249)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (268:268:268))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[193\]\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (365:365:365))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (210:210:210) (251:251:251))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[181\]\~250)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (248:248:248))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (142:142:142))
        (PORT datac (90:90:90) (112:112:112))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[193\]\~251)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (288:288:288) (332:332:332))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (332:332:332))
        (PORT datab (282:282:282) (324:324:324))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (224:224:224))
        (PORT datab (184:184:184) (221:221:221))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (211:211:211))
        (PORT datab (167:167:167) (204:204:204))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (209:209:209))
        (PORT datab (184:184:184) (220:220:220))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDRy\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRy\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (460:460:460))
        (PORT datab (711:711:711) (854:854:854))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (276:276:276))
        (PORT datab (996:996:996) (1190:1190:1190))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (371:371:371))
        (PORT datab (1151:1151:1151) (1339:1339:1339))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (502:502:502))
        (PORT datab (1087:1087:1087) (1253:1253:1253))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (387:387:387))
        (PORT datab (1204:1204:1204) (1409:1409:1409))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (976:976:976))
        (PORT datab (208:208:208) (261:261:261))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1358:1358:1358))
        (PORT datab (568:568:568) (660:660:660))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1280:1280:1280))
        (PORT datab (316:316:316) (381:381:381))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan5\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1022:1022:1022) (1188:1188:1188))
        (PORT datad (205:205:205) (250:250:250))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (665:665:665))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (638:638:638))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (632:632:632))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]\~206)
    (DELAY
      (ABSOLUTE
        (PORT datac (515:515:515) (601:601:601))
        (PORT datad (192:192:192) (222:222:222))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]\~207)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (143:143:143) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]\~208)
    (DELAY
      (ABSOLUTE
        (PORT datac (521:521:521) (614:614:614))
        (PORT datad (143:143:143) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (206:206:206))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (206:206:206))
        (PORT datac (551:551:551) (650:650:650))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (202:202:202))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]\~213)
    (DELAY
      (ABSOLUTE
        (PORT datac (560:560:560) (662:662:662))
        (PORT datad (351:351:351) (405:405:405))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]\~212)
    (DELAY
      (ABSOLUTE
        (PORT datac (560:560:560) (659:659:659))
        (PORT datad (351:351:351) (404:404:404))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (230:230:230))
        (PORT datab (337:337:337) (398:398:398))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (101:101:101) (130:130:130))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (210:210:210))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]\~227)
    (DELAY
      (ABSOLUTE
        (PORT datac (615:615:615) (700:700:700))
        (PORT datad (731:731:731) (857:857:857))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]\~226)
    (DELAY
      (ABSOLUTE
        (PORT datac (611:611:611) (695:695:695))
        (PORT datad (733:733:733) (859:859:859))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[119\]\~214)
    (DELAY
      (ABSOLUTE
        (PORT datac (370:370:370) (444:444:444))
        (PORT datad (315:315:315) (364:364:364))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[119\]\~380)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (200:200:200))
        (PORT datab (120:120:120) (151:151:151))
        (PORT datac (521:521:521) (614:614:614))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[118\]\~381)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (207:207:207))
        (PORT datab (118:118:118) (148:148:148))
        (PORT datac (552:552:552) (651:651:651))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[118\]\~215)
    (DELAY
      (ABSOLUTE
        (PORT datac (319:319:319) (375:375:375))
        (PORT datad (352:352:352) (412:412:412))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[117\]\~216)
    (DELAY
      (ABSOLUTE
        (PORT datab (571:571:571) (676:676:676))
        (PORT datac (370:370:370) (443:443:443))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[117\]\~217)
    (DELAY
      (ABSOLUTE
        (PORT datac (373:373:373) (447:447:447))
        (PORT datad (323:323:323) (377:377:377))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]\~220)
    (DELAY
      (ABSOLUTE
        (PORT datac (387:387:387) (453:453:453))
        (PORT datad (561:561:561) (663:663:663))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]\~219)
    (DELAY
      (ABSOLUTE
        (PORT datac (382:382:382) (448:448:448))
        (PORT datad (561:561:561) (662:662:662))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[116\]\~221)
    (DELAY
      (ABSOLUTE
        (PORT datac (385:385:385) (456:456:456))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[116\]\~218)
    (DELAY
      (ABSOLUTE
        (PORT datac (387:387:387) (458:458:458))
        (PORT datad (560:560:560) (662:662:662))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (347:347:347) (413:413:413))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (185:185:185) (221:221:221))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (487:487:487))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (223:223:223))
        (PORT datab (314:314:314) (366:366:366))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[127\]\~384)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (609:609:609))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (372:372:372) (431:431:431))
        (PORT datad (735:735:735) (861:861:861))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[130\]\~222)
    (DELAY
      (ABSOLUTE
        (PORT datac (172:172:172) (208:208:208))
        (PORT datad (218:218:218) (258:258:258))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[130\]\~337)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (486:486:486))
        (PORT datab (150:150:150) (186:186:186))
        (PORT datac (322:322:322) (378:378:378))
        (PORT datad (349:349:349) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[129\]\~223)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (220:220:220))
        (PORT datad (218:218:218) (257:257:257))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[129\]\~382)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (413:413:413))
        (PORT datab (340:340:340) (400:400:400))
        (PORT datac (559:559:559) (658:658:658))
        (PORT datad (217:217:217) (256:256:256))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[128\]\~383)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (446:446:446))
        (PORT datab (573:573:573) (685:685:685))
        (PORT datac (386:386:386) (457:457:457))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[128\]\~224)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (186:186:186))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (608:608:608))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (887:887:887))
        (PORT datad (508:508:508) (582:582:582))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[127\]\~229)
    (DELAY
      (ABSOLUTE
        (PORT datac (370:370:370) (428:428:428))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (409:409:409))
        (PORT datab (340:340:340) (398:398:398))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (388:388:388))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (211:211:211))
        (PORT datab (188:188:188) (225:225:225))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (210:210:210))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[139\]\~340)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (414:414:414))
        (PORT datab (151:151:151) (187:187:187))
        (PORT datac (128:128:128) (155:155:155))
        (PORT datad (349:349:349) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[141\]\~230)
    (DELAY
      (ABSOLUTE
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (220:220:220) (257:257:257))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[141\]\~338)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (150:150:150) (185:185:185))
        (PORT datac (127:127:127) (154:154:154))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[140\]\~339)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (149:149:149) (185:185:185))
        (PORT datac (126:126:126) (154:154:154))
        (PORT datad (314:314:314) (363:363:363))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[140\]\~231)
    (DELAY
      (ABSOLUTE
        (PORT datac (287:287:287) (325:325:325))
        (PORT datad (221:221:221) (258:258:258))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[139\]\~232)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (284:284:284))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (717:717:717))
        (PORT datad (753:753:753) (884:884:884))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (721:721:721))
        (PORT datad (752:752:752) (883:883:883))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]\~385)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (607:607:607))
        (PORT datab (389:389:389) (449:449:449))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (753:753:753) (884:884:884))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[114\]\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (907:907:907))
        (PORT datad (506:506:506) (579:579:579))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[114\]\~236)
    (DELAY
      (ABSOLUTE
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (509:509:509) (583:583:583))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[138\]\~341)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (402:402:402))
        (PORT datab (212:212:212) (254:254:254))
        (PORT datac (313:313:313) (361:361:361))
        (PORT datad (222:222:222) (258:258:258))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]\~237)
    (DELAY
      (ABSOLUTE
        (PORT datac (314:314:314) (362:362:362))
        (PORT datad (200:200:200) (232:232:232))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (323:323:323) (376:376:376))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[138\]\~238)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (289:289:289))
        (PORT datad (92:92:92) (112:112:112))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (101:101:101) (129:129:129))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (228:228:228))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (215:215:215))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (170:170:170) (204:204:204))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[151\]\~343)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (227:227:227))
        (PORT datab (179:179:179) (218:218:218))
        (PORT datac (115:115:115) (142:142:142))
        (PORT datad (229:229:229) (266:266:266))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[152\]\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (268:268:268))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[152\]\~342)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (348:348:348))
        (PORT datab (234:234:234) (280:280:280))
        (PORT datac (116:116:116) (144:144:144))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[151\]\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (268:268:268))
        (PORT datad (162:162:162) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[150\]\~241)
    (DELAY
      (ABSOLUTE
        (PORT datac (170:170:170) (195:195:195))
        (PORT datad (206:206:206) (241:241:241))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[150\]\~344)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (237:237:237) (283:283:283))
        (PORT datac (115:115:115) (143:143:143))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (713:713:713))
        (PORT datac (386:386:386) (452:452:452))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (712:712:712))
        (PORT datac (386:386:386) (452:452:452))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]\~386)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (482:482:482))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (571:571:571) (692:692:692))
        (PORT datad (358:358:358) (419:419:419))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[113\]\~245)
    (DELAY
      (ABSOLUTE
        (PORT datac (386:386:386) (458:458:458))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[113\]\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (482:482:482))
        (PORT datac (572:572:572) (693:693:693))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[137\]\~345)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (217:217:217))
        (PORT datab (390:390:390) (458:458:458))
        (PORT datac (356:356:356) (414:414:414))
        (PORT datad (170:170:170) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]\~246)
    (DELAY
      (ABSOLUTE
        (PORT datac (361:361:361) (419:419:419))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (166:166:166) (191:191:191))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[149\]\~346)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (268:268:268))
        (PORT datab (340:340:340) (399:399:399))
        (PORT datac (316:316:316) (358:358:358))
        (PORT datad (324:324:324) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[137\]\~247)
    (DELAY
      (ABSOLUTE
        (PORT datac (319:319:319) (361:361:361))
        (PORT datad (326:326:326) (383:383:383))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (324:324:324) (375:375:375))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[149\]\~248)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (206:206:206) (240:240:240))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (196:196:196) (231:231:231))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (231:231:231))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (183:183:183) (219:219:219))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[163\]\~347)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (228:228:228))
        (PORT datab (132:132:132) (167:167:167))
        (PORT datac (328:328:328) (380:380:380))
        (PORT datad (160:160:160) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[163\]\~249)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (168:168:168))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[162\]\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (401:401:401))
        (PORT datad (494:494:494) (578:578:578))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[162\]\~348)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (310:310:310) (361:361:361))
        (PORT datac (115:115:115) (143:143:143))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[161\]\~251)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datad (117:117:117) (142:142:142))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[161\]\~349)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (146:146:146))
        (PORT datab (132:132:132) (167:167:167))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (206:206:206) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]\~254)
    (DELAY
      (ABSOLUTE
        (PORT datac (678:678:678) (786:786:786))
        (PORT datad (364:364:364) (419:419:419))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]\~253)
    (DELAY
      (ABSOLUTE
        (PORT datac (678:678:678) (786:786:786))
        (PORT datad (364:364:364) (420:420:420))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[112\]\~255)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (451:451:451))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[112\]\~252)
    (DELAY
      (ABSOLUTE
        (PORT datac (677:677:677) (785:785:785))
        (PORT datad (365:365:365) (428:428:428))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]\~256)
    (DELAY
      (ABSOLUTE
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (488:488:488) (566:566:566))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]\~387)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (379:379:379) (452:452:452))
        (PORT datac (677:677:677) (786:786:786))
        (PORT datad (491:491:491) (569:569:569))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[136\]\~350)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (503:503:503) (588:588:588))
        (PORT datad (490:490:490) (568:568:568))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[148\]\~351)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (568:568:568))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (440:440:440) (509:509:509))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[136\]\~257)
    (DELAY
      (ABSOLUTE
        (PORT datac (504:504:504) (589:589:589))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[148\]\~258)
    (DELAY
      (ABSOLUTE
        (PORT datac (447:447:447) (513:513:513))
        (PORT datad (165:165:165) (189:189:189))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (177:177:177) (216:216:216))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[160\]\~259)
    (DELAY
      (ABSOLUTE
        (PORT datac (174:174:174) (209:209:209))
        (PORT datad (494:494:494) (578:578:578))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[160\]\~352)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (569:569:569))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datac (447:447:447) (513:513:513))
        (PORT datad (165:165:165) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (192:192:192) (229:229:229))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (519:519:519))
        (PORT datab (350:350:350) (412:412:412))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (209:209:209))
        (PORT datab (343:343:343) (403:403:403))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (394:394:394))
        (PORT datab (352:352:352) (417:417:417))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[173\]\~354)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (168:168:168))
        (PORT datab (512:512:512) (602:602:602))
        (PORT datac (338:338:338) (392:392:392))
        (PORT datad (330:330:330) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[174\]\~260)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (116:116:116) (140:140:140))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[174\]\~353)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (403:403:403))
        (PORT datab (512:512:512) (602:602:602))
        (PORT datac (329:329:329) (388:388:388))
        (PORT datad (119:119:119) (143:143:143))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[173\]\~261)
    (DELAY
      (ABSOLUTE
        (PORT datac (163:163:163) (192:192:192))
        (PORT datad (213:213:213) (253:253:253))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[172\]\~262)
    (DELAY
      (ABSOLUTE
        (PORT datac (163:163:163) (193:193:193))
        (PORT datad (212:212:212) (253:253:253))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[172\]\~355)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (168:168:168))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (175:175:175) (210:210:210))
        (PORT datad (494:494:494) (578:578:578))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]\~265)
    (DELAY
      (ABSOLUTE
        (PORT datac (380:380:380) (445:445:445))
        (PORT datad (556:556:556) (657:657:657))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]\~264)
    (DELAY
      (ABSOLUTE
        (PORT datac (385:385:385) (451:451:451))
        (PORT datad (553:553:553) (654:654:654))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]\~388)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (713:713:713))
        (PORT datab (752:752:752) (878:878:878))
        (PORT datac (501:501:501) (571:571:571))
        (PORT datad (312:312:312) (355:355:355))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[111\]\~266)
    (DELAY
      (ABSOLUTE
        (PORT datac (608:608:608) (690:690:690))
        (PORT datad (311:311:311) (355:355:355))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[111\]\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (712:712:712))
        (PORT datac (739:739:739) (858:858:858))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]\~267)
    (DELAY
      (ABSOLUTE
        (PORT datac (500:500:500) (569:569:569))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (90:90:90) (111:111:111))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[135\]\~268)
    (DELAY
      (ABSOLUTE
        (PORT datac (525:525:525) (602:602:602))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[135\]\~356)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (596:596:596))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (508:508:508) (576:576:576))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[147\]\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (619:619:619))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[147\]\~357)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (619:619:619) (708:708:708))
        (PORT datac (524:524:524) (601:601:601))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[159\]\~358)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (613:613:613))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (503:503:503) (570:570:570))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[171\]\~359)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (639:639:639) (741:741:741))
        (PORT datac (488:488:488) (558:558:558))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[159\]\~270)
    (DELAY
      (ABSOLUTE
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (620:620:620) (715:715:715))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[171\]\~271)
    (DELAY
      (ABSOLUTE
        (PORT datac (463:463:463) (528:528:528))
        (PORT datad (212:212:212) (253:253:253))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (383:383:383))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (189:189:189) (226:226:226))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (230:230:230))
        (PORT datab (101:101:101) (129:129:129))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (210:210:210))
        (PORT datab (182:182:182) (218:218:218))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[185\]\~360)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (235:235:235))
        (PORT datab (175:175:175) (211:211:211))
        (PORT datac (142:142:142) (177:177:177))
        (PORT datad (212:212:212) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[185\]\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datac (142:142:142) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[184\]\~273)
    (DELAY
      (ABSOLUTE
        (PORT datac (138:138:138) (172:172:172))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[184\]\~361)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (201:201:201))
        (PORT datab (192:192:192) (230:230:230))
        (PORT datac (162:162:162) (193:193:193))
        (PORT datad (212:212:212) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[183\]\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datac (140:140:140) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[183\]\~362)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (551:551:551))
        (PORT datab (209:209:209) (248:248:248))
        (PORT datac (316:316:316) (363:363:363))
        (PORT datad (212:212:212) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[110\]\~277)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (448:448:448))
        (PORT datad (549:549:549) (650:650:650))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[110\]\~276)
    (DELAY
      (ABSOLUTE
        (PORT datac (367:367:367) (441:441:441))
        (PORT datad (555:555:555) (657:657:657))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[134\]\~389)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (260:260:260))
        (PORT datab (561:561:561) (671:671:671))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (217:217:217) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]\~278)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (116:116:116))
        (PORT datad (219:219:219) (258:258:258))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]\~275)
    (DELAY
      (ABSOLUTE
        (PORT datab (568:568:568) (679:679:679))
        (PORT datad (219:219:219) (259:259:259))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[134\]\~279)
    (DELAY
      (ABSOLUTE
        (PORT datac (581:581:581) (651:651:651))
        (PORT datad (529:529:529) (605:605:605))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (600:600:600) (677:677:677))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[146\]\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datad (527:527:527) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[146\]\~363)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (623:623:623))
        (PORT datab (544:544:544) (628:628:628))
        (PORT datac (582:582:582) (652:652:652))
        (PORT datad (586:586:586) (662:662:662))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[158\]\~364)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (631:631:631) (720:720:720))
        (PORT datad (527:527:527) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[170\]\~365)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (144:144:144))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (625:625:625) (713:713:713))
        (PORT datad (680:680:680) (789:789:789))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[158\]\~281)
    (DELAY
      (ABSOLUTE
        (PORT datac (627:627:627) (715:715:715))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[170\]\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (811:811:811))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datac (89:89:89) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[182\]\~283)
    (DELAY
      (ABSOLUTE
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (522:522:522) (598:598:598))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[182\]\~366)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (814:814:814))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (523:523:523) (599:599:599))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (385:385:385))
        (PORT datab (340:340:340) (396:396:396))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (371:371:371))
        (PORT datab (343:343:343) (391:391:391))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (376:376:376))
        (PORT datab (332:332:332) (377:377:377))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (385:385:385))
        (PORT datab (321:321:321) (370:370:370))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[194\]\~373)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (435:435:435))
        (PORT datab (541:541:541) (627:627:627))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[196\]\~371)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (137:137:137) (172:172:172))
        (PORT datad (342:342:342) (404:404:404))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[196\]\~293)
    (DELAY
      (ABSOLUTE
        (PORT datac (312:312:312) (366:366:366))
        (PORT datad (345:345:345) (407:407:407))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[195\]\~372)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (212:212:212) (251:251:251))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (345:345:345) (408:408:408))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[195\]\~294)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (387:387:387))
        (PORT datad (341:341:341) (403:403:403))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[194\]\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (428:428:428))
        (PORT datac (328:328:328) (385:385:385))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[121\]\~286)
    (DELAY
      (ABSOLUTE
        (PORT datac (356:356:356) (414:414:414))
        (PORT datad (672:672:672) (781:781:781))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[121\]\~285)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (415:415:415))
        (PORT datad (672:672:672) (781:781:781))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[133\]\~287)
    (DELAY
      (ABSOLUTE
        (PORT datac (373:373:373) (433:433:433))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[133\]\~284)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (806:806:806))
        (PORT datac (374:374:374) (435:435:435))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[145\]\~390)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (389:389:389) (457:457:457))
        (PORT datac (444:444:444) (509:509:509))
        (PORT datad (672:672:672) (782:782:782))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[157\]\~367)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (464:464:464) (545:545:545))
        (PORT datac (445:445:445) (511:511:511))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[145\]\~288)
    (DELAY
      (ABSOLUTE
        (PORT datac (446:446:446) (512:512:512))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[157\]\~289)
    (DELAY
      (ABSOLUTE
        (PORT datab (503:503:503) (587:587:587))
        (PORT datad (316:316:316) (365:365:365))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (329:329:329) (388:388:388))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[169\]\~368)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (387:387:387))
        (PORT datab (344:344:344) (405:405:405))
        (PORT datac (376:376:376) (450:450:450))
        (PORT datad (489:489:489) (568:568:568))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[181\]\~369)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (536:536:536))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (381:381:381) (456:456:456))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[169\]\~290)
    (DELAY
      (ABSOLUTE
        (PORT datac (386:386:386) (462:462:462))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[193\]\~370)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (647:647:647))
        (PORT datab (348:348:348) (408:408:408))
        (PORT datac (386:386:386) (453:453:453))
        (PORT datad (333:333:333) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[181\]\~291)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (460:460:460))
        (PORT datad (329:329:329) (384:384:384))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (331:331:331) (388:388:388))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[193\]\~292)
    (DELAY
      (ABSOLUTE
        (PORT datac (527:527:527) (628:628:628))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (504:504:504))
        (PORT datab (443:443:443) (495:495:495))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (535:535:535))
        (PORT datab (452:452:452) (514:514:514))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (699:699:699))
        (PORT datab (458:458:458) (527:527:527))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (689:689:689))
        (PORT datab (426:426:426) (488:488:488))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[206\]\~335)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (243:243:243))
        (PORT datab (479:479:479) (550:550:550))
        (PORT datac (421:421:421) (490:490:490))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRx\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (996:996:996))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (979:979:979) (1143:1143:1143))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (911:911:911) (1057:1057:1057))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1182:1182:1182))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (880:880:880) (1031:1031:1031))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (978:978:978) (1145:1145:1145))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1102:1102:1102))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (1036:1036:1036))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (454:454:454))
        (PORT datab (695:695:695) (837:837:837))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (1057:1057:1057))
        (PORT datab (204:204:204) (264:264:264))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (344:344:344) (404:404:404))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (404:404:404))
        (PORT datab (206:206:206) (264:264:264))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (404:404:404))
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (349:349:349) (410:410:410))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (399:399:399))
        (PORT datab (458:458:458) (537:537:537))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (601:601:601))
        (PORT datab (141:141:141) (188:188:188))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (427:427:427))
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[207\]\~336)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (460:460:460) (529:529:529))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (593:593:593) (674:674:674))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRx\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (581:581:581))
        (PORT datab (333:333:333) (392:392:392))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[187\]\~323)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (647:647:647))
        (PORT datac (993:993:993) (1145:1145:1145))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[187\]\~324)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (652:652:652))
        (PORT datac (995:995:995) (1148:1148:1148))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_18_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datac (88:88:88) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[199\]\~325)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (539:539:539))
        (PORT datac (993:993:993) (1145:1145:1145))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRx\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[132\]\~328)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (947:947:947))
        (PORT datac (380:380:380) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[132\]\~327)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (947:947:947))
        (PORT datac (380:380:380) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[144\]\~329)
    (DELAY
      (ABSOLUTE
        (PORT datac (467:467:467) (545:545:545))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[144\]\~326)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (565:565:565))
        (PORT datac (804:804:804) (924:924:924))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[156\]\~330)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (577:577:577))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[156\]\~394)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (486:486:486) (565:565:565))
        (PORT datac (804:804:804) (924:924:924))
        (PORT datad (480:480:480) (554:554:554))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[168\]\~377)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (498:498:498) (578:578:578))
        (PORT datac (458:458:458) (535:535:535))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[180\]\~378)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (343:343:343))
        (PORT datab (182:182:182) (217:217:217))
        (PORT datac (453:453:453) (524:524:524))
        (PORT datad (464:464:464) (526:526:526))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[168\]\~331)
    (DELAY
      (ABSOLUTE
        (PORT datac (455:455:455) (532:532:532))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_16_result_int\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datac (91:91:91) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[180\]\~332)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (443:443:443))
        (PORT datad (426:426:426) (485:485:485))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_17_result_int\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (410:410:410))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[192\]\~333)
    (DELAY
      (ABSOLUTE
        (PORT datac (524:524:524) (624:624:624))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[192\]\~379)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (650:650:650))
        (PORT datab (567:567:567) (650:650:650))
        (PORT datac (389:389:389) (457:457:457))
        (PORT datad (331:331:331) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_18_result_int\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (94:94:94) (117:117:117))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[204\]\~334)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (465:465:465) (538:538:538))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRx\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[155\]\~315)
    (DELAY
      (ABSOLUTE
        (PORT datac (3022:3022:3022) (3438:3438:3438))
        (PORT datad (488:488:488) (567:567:567))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[143\]\~317)
    (DELAY
      (ABSOLUTE
        (PORT datac (3021:3021:3021) (3438:3438:3438))
        (PORT datad (468:468:468) (540:540:540))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[143\]\~316)
    (DELAY
      (ABSOLUTE
        (PORT datac (3020:3020:3020) (3436:3436:3436))
        (PORT datad (469:469:469) (540:540:540))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[155\]\~318)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (461:461:461))
        (PORT datad (179:179:179) (207:207:207))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[167\]\~319)
    (DELAY
      (ABSOLUTE
        (PORT datac (384:384:384) (460:460:460))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[167\]\~393)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3037:3037:3037) (3462:3462:3462))
        (PORT datab (506:506:506) (590:590:590))
        (PORT datac (378:378:378) (453:453:453))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_16_result_int\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[179\]\~320)
    (DELAY
      (ABSOLUTE
        (PORT datac (180:180:180) (218:218:218))
        (PORT datad (464:464:464) (526:526:526))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[179\]\~375)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (405:405:405) (482:482:482))
        (PORT datac (452:452:452) (511:511:511))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_17_result_int\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[191\]\~321)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (618:618:618))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[191\]\~376)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (536:536:536))
        (PORT datab (527:527:527) (620:620:620))
        (PORT datac (178:178:178) (216:216:216))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_18_result_int\[5\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[203\]\~322)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (741:741:741))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRx\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (365:365:365) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[154\]\~310)
    (DELAY
      (ABSOLUTE
        (PORT datac (837:837:837) (982:982:982))
        (PORT datad (375:375:375) (439:439:439))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[154\]\~309)
    (DELAY
      (ABSOLUTE
        (PORT datac (839:839:839) (983:983:983))
        (PORT datad (373:373:373) (437:437:437))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[166\]\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (437:437:437))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[166\]\~308)
    (DELAY
      (ABSOLUTE
        (PORT datac (838:838:838) (983:983:983))
        (PORT datad (348:348:348) (408:408:408))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_16_result_int\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[178\]\~312)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (373:373:373) (435:435:435))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[178\]\~392)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (433:433:433))
        (PORT datab (393:393:393) (461:461:461))
        (PORT datac (837:837:837) (982:982:982))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_17_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[190\]\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (569:569:569))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[190\]\~374)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (392:392:392) (460:460:460))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (477:477:477) (544:544:544))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_18_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[202\]\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (620:620:620) (710:710:710))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRx\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[165\]\~304)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (543:543:543))
        (PORT datac (722:722:722) (845:845:845))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[165\]\~303)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (545:545:545))
        (PORT datac (720:720:720) (843:843:843))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_16_result_int\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[189\]\~391)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (534:534:534))
        (PORT datab (525:525:525) (617:617:617))
        (PORT datac (722:722:722) (845:845:845))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[177\]\~305)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datad (464:464:464) (526:526:526))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[177\]\~302)
    (DELAY
      (ABSOLUTE
        (PORT datac (719:719:719) (842:842:842))
        (PORT datad (463:463:463) (526:526:526))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_17_result_int\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (194:194:194))
        (PORT datad (162:162:162) (189:189:189))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[189\]\~306)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (187:187:187))
        (PORT datad (504:504:504) (590:590:590))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_18_result_int\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[201\]\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (623:623:623) (712:712:712))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRx\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[176\]\~299)
    (DELAY
      (ABSOLUTE
        (PORT datac (1136:1136:1136) (1301:1301:1301))
        (PORT datad (511:511:511) (583:583:583))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[176\]\~298)
    (DELAY
      (ABSOLUTE
        (PORT datac (1136:1136:1136) (1301:1301:1301))
        (PORT datad (511:511:511) (583:583:583))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_17_result_int\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[188\]\~300)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (431:431:431))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[188\]\~297)
    (DELAY
      (ABSOLUTE
        (PORT datac (1137:1137:1137) (1302:1302:1302))
        (PORT datad (342:342:342) (404:404:404))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|add_sub_18_result_int\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[200\]\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (578:578:578))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRx\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (281:281:281))
        (PORT datac (185:185:185) (235:235:235))
        (PORT datad (343:343:343) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Mod1\|auto_generated\|divider\|divider\|StageOut\[205\]\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (451:451:451) (518:518:518))
        (PORT datad (442:442:442) (508:508:508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDRx\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (359:359:359) (423:423:423))
        (PORT datac (366:366:366) (439:439:439))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1189:1189:1189))
        (PORT asdata (572:572:572) (658:658:658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1204:1204:1204))
        (PORT asdata (673:673:673) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1203:1203:1203))
        (PORT asdata (695:695:695) (777:777:777))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1204:1204:1204))
        (PORT asdata (677:677:677) (760:760:760))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1525w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (642:642:642))
        (PORT datab (853:853:853) (1038:1038:1038))
        (PORT datac (699:699:699) (821:821:821))
        (PORT datad (793:793:793) (962:962:962))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2649:2649:2649))
        (PORT d[1] (3199:3199:3199) (3705:3705:3705))
        (PORT d[2] (1872:1872:1872) (2231:2231:2231))
        (PORT d[3] (2572:2572:2572) (2964:2964:2964))
        (PORT d[4] (2082:2082:2082) (2393:2393:2393))
        (PORT d[5] (2655:2655:2655) (3070:3070:3070))
        (PORT d[6] (1951:1951:1951) (2314:2314:2314))
        (PORT d[7] (2228:2228:2228) (2568:2568:2568))
        (PORT d[8] (2268:2268:2268) (2673:2673:2673))
        (PORT d[9] (2323:2323:2323) (2664:2664:2664))
        (PORT d[10] (2056:2056:2056) (2410:2410:2410))
        (PORT d[11] (2190:2190:2190) (2544:2544:2544))
        (PORT d[12] (2563:2563:2563) (2934:2934:2934))
        (PORT clk (1350:1350:1350) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1341:1341:1341))
        (PORT d[0] (1291:1291:1291) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (583:583:583) (700:700:700))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1535w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (649:649:649))
        (PORT datab (860:860:860) (1046:1046:1046))
        (PORT datac (708:708:708) (831:831:831))
        (PORT datad (803:803:803) (973:973:973))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2775:2775:2775))
        (PORT d[1] (2880:2880:2880) (3343:3343:3343))
        (PORT d[2] (1894:1894:1894) (2255:2255:2255))
        (PORT d[3] (4543:4543:4543) (5272:5272:5272))
        (PORT d[4] (3552:3552:3552) (4137:4137:4137))
        (PORT d[5] (2848:2848:2848) (3307:3307:3307))
        (PORT d[6] (1810:1810:1810) (2061:2061:2061))
        (PORT d[7] (1973:1973:1973) (2277:2277:2277))
        (PORT d[8] (2296:2296:2296) (2704:2704:2704))
        (PORT d[9] (2155:2155:2155) (2538:2538:2538))
        (PORT d[10] (2350:2350:2350) (2741:2741:2741))
        (PORT d[11] (2802:2802:2802) (3309:3309:3309))
        (PORT d[12] (2331:2331:2331) (2724:2724:2724))
        (PORT clk (1377:1377:1377) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1370:1370:1370))
        (PORT d[0] (1700:1700:1700) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1514w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (649:649:649))
        (PORT datab (860:860:860) (1046:1046:1046))
        (PORT datac (707:707:707) (830:830:830))
        (PORT datad (802:802:802) (972:972:972))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1551:1551:1551))
        (PORT d[1] (1566:1566:1566) (1784:1784:1784))
        (PORT d[2] (2234:2234:2234) (2651:2651:2651))
        (PORT d[3] (4796:4796:4796) (5529:5529:5529))
        (PORT d[4] (3708:3708:3708) (4297:4297:4297))
        (PORT d[5] (3875:3875:3875) (4468:4468:4468))
        (PORT d[6] (3210:3210:3210) (3644:3644:3644))
        (PORT d[7] (3148:3148:3148) (3648:3648:3648))
        (PORT d[8] (2022:2022:2022) (2367:2367:2367))
        (PORT d[9] (3562:3562:3562) (4140:4140:4140))
        (PORT d[10] (2072:2072:2072) (2429:2429:2429))
        (PORT d[11] (2128:2128:2128) (2482:2482:2482))
        (PORT d[12] (3222:3222:3222) (3715:3715:3715))
        (PORT clk (1351:1351:1351) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (PORT d[0] (1048:1048:1048) (1206:1206:1206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (534:534:534) (630:630:630))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1137:1137:1137))
        (PORT datab (1128:1128:1128) (1289:1289:1289))
        (PORT datac (971:971:971) (1119:1119:1119))
        (PORT datad (938:938:938) (1090:1090:1090))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1545w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (645:645:645))
        (PORT datab (856:856:856) (1042:1042:1042))
        (PORT datac (703:703:703) (825:825:825))
        (PORT datad (797:797:797) (967:967:967))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1513:1513:1513))
        (PORT d[1] (1551:1551:1551) (1776:1776:1776))
        (PORT d[2] (2430:2430:2430) (2879:2879:2879))
        (PORT d[3] (3423:3423:3423) (3965:3965:3965))
        (PORT d[4] (3706:3706:3706) (4292:4292:4292))
        (PORT d[5] (4063:4063:4063) (4689:4689:4689))
        (PORT d[6] (3215:3215:3215) (3645:3645:3645))
        (PORT d[7] (3169:3169:3169) (3673:3673:3673))
        (PORT d[8] (2043:2043:2043) (2391:2391:2391))
        (PORT d[9] (3721:3721:3721) (4322:4322:4322))
        (PORT d[10] (2249:2249:2249) (2629:2629:2629))
        (PORT d[11] (2303:2303:2303) (2684:2684:2684))
        (PORT d[12] (3379:3379:3379) (3885:3885:3885))
        (PORT clk (1367:1367:1367) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1358:1358:1358))
        (PORT d[0] (1436:1436:1436) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1725:1725:1725))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (854:854:854) (982:982:982))
        (PORT datad (938:938:938) (1091:1091:1091))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1585w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (641:641:641))
        (PORT datab (852:852:852) (1037:1037:1037))
        (PORT datac (698:698:698) (819:819:819))
        (PORT datad (792:792:792) (960:960:960))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (4154:4154:4154))
        (PORT d[1] (2977:2977:2977) (3430:3430:3430))
        (PORT d[2] (1352:1352:1352) (1578:1578:1578))
        (PORT d[3] (5231:5231:5231) (6045:6045:6045))
        (PORT d[4] (5024:5024:5024) (5829:5829:5829))
        (PORT d[5] (4082:4082:4082) (4700:4700:4700))
        (PORT d[6] (2846:2846:2846) (3357:3357:3357))
        (PORT d[7] (3446:3446:3446) (3981:3981:3981))
        (PORT d[8] (1187:1187:1187) (1410:1410:1410))
        (PORT d[9] (1859:1859:1859) (2172:2172:2172))
        (PORT d[10] (3157:3157:3157) (3657:3657:3657))
        (PORT d[11] (2061:2061:2061) (2408:2408:2408))
        (PORT d[12] (1815:1815:1815) (2102:2102:2102))
        (PORT clk (1382:1382:1382) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1373:1373:1373))
        (PORT d[0] (949:949:949) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1555w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (640:640:640))
        (PORT datab (852:852:852) (1037:1037:1037))
        (PORT datac (697:697:697) (819:819:819))
        (PORT datad (791:791:791) (960:960:960))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (2134:2134:2134))
        (PORT d[1] (3259:3259:3259) (3784:3784:3784))
        (PORT d[2] (1838:1838:1838) (2145:2145:2145))
        (PORT d[3] (4776:4776:4776) (5547:5547:5547))
        (PORT d[4] (3903:3903:3903) (4536:4536:4536))
        (PORT d[5] (2463:2463:2463) (2840:2840:2840))
        (PORT d[6] (2277:2277:2277) (2708:2708:2708))
        (PORT d[7] (2546:2546:2546) (2960:2960:2960))
        (PORT d[8] (2958:2958:2958) (3446:3446:3446))
        (PORT d[9] (2148:2148:2148) (2518:2518:2518))
        (PORT d[10] (3047:3047:3047) (3521:3521:3521))
        (PORT d[11] (3133:3133:3133) (3687:3687:3687))
        (PORT d[12] (2685:2685:2685) (3122:3122:3122))
        (PORT clk (1333:1333:1333) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (PORT d[0] (1228:1228:1228) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1575w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (640:640:640))
        (PORT datab (851:851:851) (1036:1036:1036))
        (PORT datac (696:696:696) (818:818:818))
        (PORT datad (790:790:790) (959:959:959))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1969:1969:1969))
        (PORT d[1] (2617:2617:2617) (3018:3018:3018))
        (PORT d[2] (1439:1439:1439) (1713:1713:1713))
        (PORT d[3] (3912:3912:3912) (4522:4522:4522))
        (PORT d[4] (2951:2951:2951) (3427:3427:3427))
        (PORT d[5] (3405:3405:3405) (3952:3952:3952))
        (PORT d[6] (2926:2926:2926) (3324:3324:3324))
        (PORT d[7] (2786:2786:2786) (3233:3233:3233))
        (PORT d[8] (2081:2081:2081) (2457:2457:2457))
        (PORT d[9] (2693:2693:2693) (3157:3157:3157))
        (PORT d[10] (2040:2040:2040) (2393:2393:2393))
        (PORT d[11] (2352:2352:2352) (2759:2759:2759))
        (PORT d[12] (3093:3093:3093) (3567:3567:3567))
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (PORT d[0] (1350:1350:1350) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (991:991:991))
        (PORT datab (1022:1022:1022) (1179:1179:1179))
        (PORT datac (959:959:959) (1112:1112:1112))
        (PORT datad (939:939:939) (1092:1092:1092))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1565w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (643:643:643))
        (PORT datab (854:854:854) (1040:1040:1040))
        (PORT datac (700:700:700) (822:822:822))
        (PORT datad (795:795:795) (964:964:964))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2943:2943:2943))
        (PORT d[1] (3289:3289:3289) (3813:3813:3813))
        (PORT d[2] (2438:2438:2438) (2881:2881:2881))
        (PORT d[3] (3559:3559:3559) (4111:4111:4111))
        (PORT d[4] (3963:3963:3963) (4617:4617:4617))
        (PORT d[5] (3206:3206:3206) (3709:3709:3709))
        (PORT d[6] (1482:1482:1482) (1697:1697:1697))
        (PORT d[7] (1444:1444:1444) (1675:1675:1675))
        (PORT d[8] (2657:2657:2657) (3108:3108:3108))
        (PORT d[9] (2544:2544:2544) (2988:2988:2988))
        (PORT d[10] (2078:2078:2078) (2445:2445:2445))
        (PORT d[11] (3188:3188:3188) (3760:3760:3760))
        (PORT d[12] (2690:2690:2690) (3115:3115:3115))
        (PORT clk (1318:1318:1318) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1313:1313:1313))
        (PORT d[0] (1057:1057:1057) (1173:1173:1173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1191:1191:1191))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (882:882:882) (1005:1005:1005))
        (PORT datad (939:939:939) (1091:1091:1091))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1118:1118:1118))
        (PORT datab (793:793:793) (933:933:933))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (511:511:511))
        (PORT datac (394:394:394) (481:481:481))
        (PORT datad (705:705:705) (822:822:822))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1659w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (700:700:700))
        (PORT datab (589:589:589) (716:716:716))
        (PORT datac (710:710:710) (842:842:842))
        (PORT datad (166:166:166) (196:196:196))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (3106:3106:3106))
        (PORT d[1] (2674:2674:2674) (3099:3099:3099))
        (PORT d[2] (1541:1541:1541) (1782:1782:1782))
        (PORT d[3] (3909:3909:3909) (4527:4527:4527))
        (PORT d[4] (4606:4606:4606) (5351:5351:5351))
        (PORT d[5] (3234:3234:3234) (3744:3744:3744))
        (PORT d[6] (2304:2304:2304) (2704:2704:2704))
        (PORT d[7] (3179:3179:3179) (3669:3669:3669))
        (PORT d[8] (2038:2038:2038) (2396:2396:2396))
        (PORT d[9] (2214:2214:2214) (2574:2574:2574))
        (PORT d[10] (2411:2411:2411) (2796:2796:2796))
        (PORT d[11] (2418:2418:2418) (2835:2835:2835))
        (PORT d[12] (2249:2249:2249) (2600:2600:2600))
        (PORT clk (1358:1358:1358) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1351:1351:1351))
        (PORT d[0] (1227:1227:1227) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1679w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (636:636:636))
        (PORT datab (858:858:858) (1044:1044:1044))
        (PORT datac (705:705:705) (828:828:828))
        (PORT datad (800:800:800) (970:970:970))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (712:712:712) (843:843:843))
        (PORT d[1] (1416:1416:1416) (1639:1639:1639))
        (PORT d[2] (3147:3147:3147) (3689:3689:3689))
        (PORT d[3] (3350:3350:3350) (3869:3869:3869))
        (PORT d[4] (693:693:693) (811:811:811))
        (PORT d[5] (654:654:654) (760:760:760))
        (PORT d[6] (1204:1204:1204) (1396:1396:1396))
        (PORT d[7] (679:679:679) (789:789:789))
        (PORT d[8] (644:644:644) (744:744:744))
        (PORT d[9] (1126:1126:1126) (1326:1326:1326))
        (PORT d[10] (1797:1797:1797) (2105:2105:2105))
        (PORT d[11] (1503:1503:1503) (1775:1775:1775))
        (PORT d[12] (693:693:693) (811:811:811))
        (PORT clk (1390:1390:1390) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1385:1385:1385))
        (PORT d[0] (1161:1161:1161) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1435:1435:1435))
        (PORT datab (952:952:952) (1114:1114:1114))
        (PORT datac (958:958:958) (1113:1113:1113))
        (PORT datad (361:361:361) (417:417:417))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1619w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (637:637:637))
        (PORT datab (858:858:858) (1043:1043:1043))
        (PORT datac (704:704:704) (827:827:827))
        (PORT datad (799:799:799) (969:969:969))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (3209:3209:3209))
        (PORT d[1] (1604:1604:1604) (1853:1853:1853))
        (PORT d[2] (2958:2958:2958) (3475:3475:3475))
        (PORT d[3] (4111:4111:4111) (4734:4734:4734))
        (PORT d[4] (1062:1062:1062) (1238:1238:1238))
        (PORT d[5] (3591:3591:3591) (4148:4148:4148))
        (PORT d[6] (856:856:856) (994:994:994))
        (PORT d[7] (901:901:901) (1062:1062:1062))
        (PORT d[8] (871:871:871) (1029:1029:1029))
        (PORT d[9] (996:996:996) (1176:1176:1176))
        (PORT d[10] (2130:2130:2130) (2516:2516:2516))
        (PORT d[11] (1538:1538:1538) (1817:1817:1817))
        (PORT d[12] (3230:3230:3230) (3725:3725:3725))
        (PORT clk (1380:1380:1380) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1375:1375:1375))
        (PORT d[0] (838:838:838) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1639w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (635:635:635))
        (PORT datab (861:861:861) (1047:1047:1047))
        (PORT datac (708:708:708) (832:832:832))
        (PORT datad (803:803:803) (974:974:974))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2586:2586:2586))
        (PORT d[1] (2922:2922:2922) (3394:3394:3394))
        (PORT d[2] (2075:2075:2075) (2463:2463:2463))
        (PORT d[3] (4708:4708:4708) (5454:5454:5454))
        (PORT d[4] (3599:3599:3599) (4199:4199:4199))
        (PORT d[5] (2859:2859:2859) (3317:3317:3317))
        (PORT d[6] (1840:1840:1840) (2097:2097:2097))
        (PORT d[7] (1795:1795:1795) (2075:2075:2075))
        (PORT d[8] (2468:2468:2468) (2897:2897:2897))
        (PORT d[9] (2177:2177:2177) (2567:2567:2567))
        (PORT d[10] (2395:2395:2395) (2801:2801:2801))
        (PORT d[11] (2990:2990:2990) (3527:3527:3527))
        (PORT d[12] (2329:2329:2329) (2709:2709:2709))
        (PORT clk (1358:1358:1358) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
        (PORT d[0] (1240:1240:1240) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1137:1137:1137))
        (PORT datab (373:373:373) (432:432:432))
        (PORT datac (1052:1052:1052) (1194:1194:1194))
        (PORT datad (938:938:938) (1090:1090:1090))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1629w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (640:640:640))
        (PORT datab (850:850:850) (1035:1035:1035))
        (PORT datac (695:695:695) (817:817:817))
        (PORT datad (789:789:789) (957:957:957))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2349:2349:2349))
        (PORT d[1] (2895:2895:2895) (3370:3370:3370))
        (PORT d[2] (1817:1817:1817) (2117:2117:2117))
        (PORT d[3] (4571:4571:4571) (5311:5311:5311))
        (PORT d[4] (3601:3601:3601) (4201:4201:4201))
        (PORT d[5] (3119:3119:3119) (3589:3589:3589))
        (PORT d[6] (2616:2616:2616) (3089:3089:3089))
        (PORT d[7] (2352:2352:2352) (2740:2740:2740))
        (PORT d[8] (2751:2751:2751) (3212:3212:3212))
        (PORT d[9] (2234:2234:2234) (2601:2601:2601))
        (PORT d[10] (2684:2684:2684) (3110:3110:3110))
        (PORT d[11] (2795:2795:2795) (3305:3305:3305))
        (PORT d[12] (2319:2319:2319) (2706:2706:2706))
        (PORT clk (1376:1376:1376) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1369:1369:1369))
        (PORT d[0] (1380:1380:1380) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1608w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (638:638:638))
        (PORT datab (854:854:854) (1039:1039:1039))
        (PORT datac (700:700:700) (822:822:822))
        (PORT datad (794:794:794) (963:963:963))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2348:2348:2348))
        (PORT d[1] (2834:2834:2834) (3299:3299:3299))
        (PORT d[2] (1813:1813:1813) (2111:2111:2111))
        (PORT d[3] (4405:4405:4405) (5120:5120:5120))
        (PORT d[4] (3584:3584:3584) (4177:4177:4177))
        (PORT d[5] (3084:3084:3084) (3542:3542:3542))
        (PORT d[6] (2414:2414:2414) (2858:2858:2858))
        (PORT d[7] (2329:2329:2329) (2705:2705:2705))
        (PORT d[8] (2588:2588:2588) (3028:3028:3028))
        (PORT d[9] (1928:1928:1928) (2266:2266:2266))
        (PORT d[10] (2678:2678:2678) (3104:3104:3104))
        (PORT d[11] (2774:2774:2774) (3279:3279:3279))
        (PORT d[12] (2125:2125:2125) (2480:2480:2480))
        (PORT clk (1383:1383:1383) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1376:1376:1376))
        (PORT d[0] (1742:1742:1742) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (943:943:943))
        (PORT datab (669:669:669) (786:786:786))
        (PORT datac (803:803:803) (925:925:925))
        (PORT datad (915:915:915) (1048:1048:1048))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (694:694:694) (819:819:819))
        (PORT datad (944:944:944) (1093:1093:1093))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1649w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (636:636:636))
        (PORT datab (859:859:859) (1045:1045:1045))
        (PORT datac (706:706:706) (829:829:829))
        (PORT datad (801:801:801) (970:970:970))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2802:2802:2802))
        (PORT d[1] (3297:3297:3297) (3823:3823:3823))
        (PORT d[2] (2429:2429:2429) (2872:2872:2872))
        (PORT d[3] (3430:3430:3430) (3958:3958:3958))
        (PORT d[4] (3969:3969:3969) (4624:4624:4624))
        (PORT d[5] (3226:3226:3226) (3732:3732:3732))
        (PORT d[6] (1516:1516:1516) (1738:1738:1738))
        (PORT d[7] (1423:1423:1423) (1652:1652:1652))
        (PORT d[8] (2827:2827:2827) (3305:3305:3305))
        (PORT d[9] (2551:2551:2551) (2996:2996:2996))
        (PORT d[10] (2755:2755:2755) (3211:3211:3211))
        (PORT d[11] (3349:3349:3349) (3939:3939:3939))
        (PORT d[12] (2850:2850:2850) (3296:3296:3296))
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
        (PORT d[0] (1328:1328:1328) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1669w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (637:637:637))
        (PORT datab (857:857:857) (1043:1043:1043))
        (PORT datac (703:703:703) (826:826:826))
        (PORT datad (798:798:798) (968:968:968))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1872:1872:1872))
        (PORT d[1] (2951:2951:2951) (3395:3395:3395))
        (PORT d[2] (1229:1229:1229) (1468:1468:1468))
        (PORT d[3] (3384:3384:3384) (3926:3926:3926))
        (PORT d[4] (2935:2935:2935) (3411:3411:3411))
        (PORT d[5] (3739:3739:3739) (4328:4328:4328))
        (PORT d[6] (3267:3267:3267) (3704:3704:3704))
        (PORT d[7] (3143:3143:3143) (3637:3637:3637))
        (PORT d[8] (2450:2450:2450) (2877:2877:2877))
        (PORT d[9] (3033:3033:3033) (3536:3536:3536))
        (PORT d[10] (2383:2383:2383) (2777:2777:2777))
        (PORT d[11] (1978:1978:1978) (2329:2329:2329))
        (PORT d[12] (3087:3087:3087) (3570:3570:3570))
        (PORT clk (1361:1361:1361) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (PORT d[0] (1475:1475:1475) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (829:829:829))
        (PORT datab (1297:1297:1297) (1480:1480:1480))
        (PORT datac (960:960:960) (1113:1113:1113))
        (PORT datad (941:941:941) (1093:1093:1093))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1118:1118:1118))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (943:943:943))
        (PORT datab (792:792:792) (933:933:933))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (495:495:495))
        (PORT datac (215:215:215) (267:267:267))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1336w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (699:699:699))
        (PORT datab (413:413:413) (507:507:507))
        (PORT datac (395:395:395) (482:482:482))
        (PORT datad (703:703:703) (820:820:820))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1376w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (588:588:588) (714:714:714))
        (PORT datac (708:708:708) (840:840:840))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2546:2546:2546))
        (PORT d[1] (1795:1795:1795) (2059:2059:2059))
        (PORT d[2] (1960:1960:1960) (2272:2272:2272))
        (PORT d[3] (1438:1438:1438) (1659:1659:1659))
        (PORT d[4] (1101:1101:1101) (1276:1276:1276))
        (PORT d[5] (3850:3850:3850) (4419:4419:4419))
        (PORT d[6] (2665:2665:2665) (3157:3157:3157))
        (PORT d[7] (3107:3107:3107) (3613:3613:3613))
        (PORT d[8] (1602:1602:1602) (1893:1893:1893))
        (PORT d[9] (2664:2664:2664) (3101:3101:3101))
        (PORT d[10] (1942:1942:1942) (2294:2294:2294))
        (PORT d[11] (1864:1864:1864) (2201:2201:2201))
        (PORT d[12] (3077:3077:3077) (3571:3571:3571))
        (PORT clk (1384:1384:1384) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1375:1375:1375))
        (PORT d[0] (1367:1367:1367) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1396w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (586:586:586) (711:711:711))
        (PORT datac (704:704:704) (835:835:835))
        (PORT datad (102:102:102) (126:126:126))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1513:1513:1513))
        (PORT d[1] (1526:1526:1526) (1743:1743:1743))
        (PORT d[2] (2430:2430:2430) (2878:2878:2878))
        (PORT d[3] (3248:3248:3248) (3764:3764:3764))
        (PORT d[4] (3879:3879:3879) (4489:4489:4489))
        (PORT d[5] (4053:4053:4053) (4671:4671:4671))
        (PORT d[6] (3216:3216:3216) (3645:3645:3645))
        (PORT d[7] (3157:3157:3157) (3654:3654:3654))
        (PORT d[8] (2056:2056:2056) (2411:2411:2411))
        (PORT d[9] (3735:3735:3735) (4340:4340:4340))
        (PORT d[10] (2257:2257:2257) (2637:2637:2637))
        (PORT d[11] (1560:1560:1560) (1833:1833:1833))
        (PORT d[12] (3385:3385:3385) (3892:3892:3892))
        (PORT clk (1362:1362:1362) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
        (PORT d[0] (2140:2140:2140) (2400:2400:2400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1366w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (700:700:700))
        (PORT datab (412:412:412) (505:505:505))
        (PORT datac (395:395:395) (483:483:483))
        (PORT datad (702:702:702) (819:819:819))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1386w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (717:717:717))
        (PORT datac (713:713:713) (845:845:845))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2612:2612:2612))
        (PORT d[1] (3275:3275:3275) (3798:3798:3798))
        (PORT d[2] (2432:2432:2432) (2876:2876:2876))
        (PORT d[3] (3442:3442:3442) (3979:3979:3979))
        (PORT d[4] (3779:3779:3779) (4409:4409:4409))
        (PORT d[5] (3044:3044:3044) (3525:3525:3525))
        (PORT d[6] (1344:1344:1344) (1539:1539:1539))
        (PORT d[7] (1458:1458:1458) (1696:1696:1696))
        (PORT d[8] (2662:2662:2662) (3119:3119:3119))
        (PORT d[9] (2366:2366:2366) (2788:2788:2788))
        (PORT d[10] (2573:2573:2573) (3004:3004:3004))
        (PORT d[11] (3188:3188:3188) (3759:3759:3759))
        (PORT d[12] (2695:2695:2695) (3126:3126:3126))
        (PORT clk (1327:1327:1327) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1320:1320:1320))
        (PORT d[0] (1347:1347:1347) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1366w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (586:586:586) (711:711:711))
        (PORT datac (703:703:703) (834:834:834))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2865:2865:2865))
        (PORT d[1] (1293:1293:1293) (1478:1478:1478))
        (PORT d[2] (848:848:848) (982:982:982))
        (PORT d[3] (922:922:922) (1058:1058:1058))
        (PORT d[4] (2646:2646:2646) (3011:3011:3011))
        (PORT d[5] (2876:2876:2876) (3272:3272:3272))
        (PORT d[6] (1381:1381:1381) (1631:1631:1631))
        (PORT d[7] (3258:3258:3258) (3704:3704:3704))
        (PORT d[8] (2905:2905:2905) (3392:3392:3392))
        (PORT d[9] (960:960:960) (1116:1116:1116))
        (PORT d[10] (1198:1198:1198) (1375:1375:1375))
        (PORT d[11] (919:919:919) (1060:1060:1060))
        (PORT d[12] (1126:1126:1126) (1302:1302:1302))
        (PORT clk (1383:1383:1383) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1377:1377:1377))
        (PORT d[0] (1953:1953:1953) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1110:1110:1110))
        (PORT datab (441:441:441) (540:540:540))
        (PORT datac (794:794:794) (911:911:911))
        (PORT datad (817:817:817) (953:953:953))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (747:747:747))
        (PORT datab (853:853:853) (983:983:983))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (419:419:419) (510:510:510))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (512:512:512))
        (PORT datac (394:394:394) (481:481:481))
        (PORT datad (705:705:705) (823:823:823))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1431w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (744:744:744))
        (PORT datab (752:752:752) (897:897:897))
        (PORT datac (620:620:620) (754:754:754))
        (PORT datad (350:350:350) (411:411:411))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (889:889:889) (1049:1049:1049))
        (PORT d[1] (1227:1227:1227) (1418:1418:1418))
        (PORT d[2] (1781:1781:1781) (2057:2057:2057))
        (PORT d[3] (3435:3435:3435) (3932:3932:3932))
        (PORT d[4] (877:877:877) (1019:1019:1019))
        (PORT d[5] (702:702:702) (826:826:826))
        (PORT d[6] (1578:1578:1578) (1829:1829:1829))
        (PORT d[7] (1047:1047:1047) (1220:1220:1220))
        (PORT d[8] (1267:1267:1267) (1486:1486:1486))
        (PORT d[9] (1300:1300:1300) (1520:1520:1520))
        (PORT d[10] (1625:1625:1625) (1911:1911:1911))
        (PORT d[11] (1512:1512:1512) (1777:1777:1777))
        (PORT d[12] (736:736:736) (864:864:864))
        (PORT clk (1393:1393:1393) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1383:1383:1383))
        (PORT d[0] (574:574:574) (635:635:635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1420w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (743:743:743))
        (PORT datab (751:751:751) (896:896:896))
        (PORT datac (620:620:620) (753:753:753))
        (PORT datad (350:350:350) (410:410:410))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3476:3476:3476))
        (PORT d[1] (3000:3000:3000) (3462:3462:3462))
        (PORT d[2] (1536:1536:1536) (1780:1780:1780))
        (PORT d[3] (5262:5262:5262) (6082:6082:6082))
        (PORT d[4] (5036:5036:5036) (5830:5830:5830))
        (PORT d[5] (4077:4077:4077) (4694:4694:4694))
        (PORT d[6] (836:836:836) (997:997:997))
        (PORT d[7] (3606:3606:3606) (4157:4157:4157))
        (PORT d[8] (1146:1146:1146) (1356:1356:1356))
        (PORT d[9] (1680:1680:1680) (1971:1971:1971))
        (PORT d[10] (3308:3308:3308) (3823:3823:3823))
        (PORT d[11] (2996:2996:2996) (3507:3507:3507))
        (PORT d[12] (1974:1974:1974) (2276:2276:2276))
        (PORT clk (1386:1386:1386) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1376:1376:1376))
        (PORT d[0] (1857:1857:1857) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (980:980:980))
        (PORT datab (901:901:901) (1013:1013:1013))
        (PORT datac (766:766:766) (858:858:858))
        (PORT datad (420:420:420) (511:511:511))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1471w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (751:751:751))
        (PORT datab (757:757:757) (904:904:904))
        (PORT datac (624:624:624) (758:758:758))
        (PORT datad (353:353:353) (414:414:414))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2927:2927:2927))
        (PORT d[1] (2668:2668:2668) (3089:3089:3089))
        (PORT d[2] (1563:1563:1563) (1815:1815:1815))
        (PORT d[3] (3738:3738:3738) (4326:4326:4326))
        (PORT d[4] (4457:4457:4457) (5183:5183:5183))
        (PORT d[5] (3224:3224:3224) (3733:3733:3733))
        (PORT d[6] (2269:2269:2269) (2659:2659:2659))
        (PORT d[7] (3184:3184:3184) (3679:3679:3679))
        (PORT d[8] (2017:2017:2017) (2368:2368:2368))
        (PORT d[9] (2205:2205:2205) (2563:2563:2563))
        (PORT d[10] (2390:2390:2390) (2765:2765:2765))
        (PORT d[11] (2277:2277:2277) (2682:2682:2682))
        (PORT d[12] (2089:2089:2089) (2425:2425:2425))
        (PORT clk (1345:1345:1345) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
        (PORT d[0] (1479:1479:1479) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1461w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (752:752:752))
        (PORT datab (758:758:758) (905:905:905))
        (PORT datac (624:624:624) (759:759:759))
        (PORT datad (353:353:353) (414:414:414))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2908:2908:2908))
        (PORT d[1] (2971:2971:2971) (3431:3431:3431))
        (PORT d[2] (1926:1926:1926) (2228:2228:2228))
        (PORT d[3] (3690:3690:3690) (4261:4261:4261))
        (PORT d[4] (3503:3503:3503) (4065:4065:4065))
        (PORT d[5] (3763:3763:3763) (4345:4345:4345))
        (PORT d[6] (2846:2846:2846) (3324:3324:3324))
        (PORT d[7] (3875:3875:3875) (4460:4460:4460))
        (PORT d[8] (2555:2555:2555) (2979:2979:2979))
        (PORT d[9] (2725:2725:2725) (3152:3152:3152))
        (PORT d[10] (2910:2910:2910) (3354:3354:3354))
        (PORT d[11] (2933:2933:2933) (3410:3410:3410))
        (PORT d[12] (2628:2628:2628) (3031:3031:3031))
        (PORT clk (1395:1395:1395) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1385:1385:1385))
        (PORT d[0] (1785:1785:1785) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (982:982:982))
        (PORT datab (1106:1106:1106) (1292:1292:1292))
        (PORT datac (1208:1208:1208) (1393:1393:1393))
        (PORT datad (415:415:415) (506:506:506))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1481w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (750:750:750))
        (PORT datab (756:756:756) (902:902:902))
        (PORT datac (623:623:623) (757:757:757))
        (PORT datad (352:352:352) (413:413:413))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2683:2683:2683))
        (PORT d[1] (1730:1730:1730) (1977:1977:1977))
        (PORT d[2] (2922:2922:2922) (3420:3420:3420))
        (PORT d[3] (3346:3346:3346) (3852:3852:3852))
        (PORT d[4] (2996:2996:2996) (3452:3452:3452))
        (PORT d[5] (2415:2415:2415) (2801:2801:2801))
        (PORT d[6] (2004:2004:2004) (2355:2355:2355))
        (PORT d[7] (3118:3118:3118) (3569:3569:3569))
        (PORT d[8] (1868:1868:1868) (2185:2185:2185))
        (PORT d[9] (3369:3369:3369) (3868:3868:3868))
        (PORT d[10] (1867:1867:1867) (2190:2190:2190))
        (PORT d[11] (1866:1866:1866) (2195:2195:2195))
        (PORT d[12] (2953:2953:2953) (3395:3395:3395))
        (PORT clk (1363:1363:1363) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (PORT d[0] (1072:1072:1072) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1491w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (753:753:753))
        (PORT datab (759:759:759) (905:905:905))
        (PORT datac (625:625:625) (759:759:759))
        (PORT datad (353:353:353) (414:414:414))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (913:913:913) (1088:1088:1088))
        (PORT d[1] (1328:1328:1328) (1515:1515:1515))
        (PORT d[2] (2611:2611:2611) (3080:3080:3080))
        (PORT d[3] (3155:3155:3155) (3645:3645:3645))
        (PORT d[4] (3542:3542:3542) (4073:4073:4073))
        (PORT d[5] (4234:4234:4234) (4875:4875:4875))
        (PORT d[6] (3382:3382:3382) (3832:3832:3832))
        (PORT d[7] (3343:3343:3343) (3866:3866:3866))
        (PORT d[8] (2241:2241:2241) (2622:2622:2622))
        (PORT d[9] (3915:3915:3915) (4546:4546:4546))
        (PORT d[10] (2440:2440:2440) (2845:2845:2845))
        (PORT d[11] (1757:1757:1757) (2053:2053:2053))
        (PORT d[12] (2625:2625:2625) (3010:3010:3010))
        (PORT clk (1380:1380:1380) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1370:1370:1370))
        (PORT d[0] (2669:2669:2669) (2997:2997:2997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (982:982:982))
        (PORT datab (1084:1084:1084) (1247:1247:1247))
        (PORT datac (795:795:795) (916:916:916))
        (PORT datad (416:416:416) (507:507:507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (377:377:377) (458:458:458))
        (PORT datac (834:834:834) (984:984:984))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1451w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (756:756:756))
        (PORT datab (761:761:761) (908:908:908))
        (PORT datac (626:626:626) (761:761:761))
        (PORT datad (354:354:354) (416:416:416))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3919:3919:3919))
        (PORT d[1] (2784:2784:2784) (3210:3210:3210))
        (PORT d[2] (1557:1557:1557) (1806:1806:1806))
        (PORT d[3] (4882:4882:4882) (5650:5650:5650))
        (PORT d[4] (4845:4845:4845) (5628:5628:5628))
        (PORT d[5] (3901:3901:3901) (4494:4494:4494))
        (PORT d[6] (2660:2660:2660) (3151:3151:3151))
        (PORT d[7] (3260:3260:3260) (3769:3769:3769))
        (PORT d[8] (2437:2437:2437) (2842:2842:2842))
        (PORT d[9] (2755:2755:2755) (3215:3215:3215))
        (PORT d[10] (2972:2972:2972) (3447:3447:3447))
        (PORT d[11] (3578:3578:3578) (4213:4213:4213))
        (PORT d[12] (2602:2602:2602) (3010:3010:3010))
        (PORT clk (1365:1365:1365) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1357:1357:1357))
        (PORT d[0] (1524:1524:1524) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1441w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (746:746:746))
        (PORT datab (753:753:753) (898:898:898))
        (PORT datac (621:621:621) (755:755:755))
        (PORT datad (351:351:351) (411:411:411))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (1011:1011:1011))
        (PORT d[1] (1433:1433:1433) (1651:1651:1651))
        (PORT d[2] (729:729:729) (844:844:844))
        (PORT d[3] (1070:1070:1070) (1236:1236:1236))
        (PORT d[4] (738:738:738) (860:860:860))
        (PORT d[5] (2249:2249:2249) (2587:2587:2587))
        (PORT d[6] (3021:3021:3021) (3563:3563:3563))
        (PORT d[7] (3261:3261:3261) (3782:3782:3782))
        (PORT d[8] (1945:1945:1945) (2274:2274:2274))
        (PORT d[9] (1039:1039:1039) (1209:1209:1209))
        (PORT d[10] (2297:2297:2297) (2696:2696:2696))
        (PORT d[11] (1717:1717:1717) (2023:2023:2023))
        (PORT d[12] (749:749:749) (864:864:864))
        (PORT clk (1404:1404:1404) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1395:1395:1395))
        (PORT d[0] (1155:1155:1155) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (980:980:980))
        (PORT datab (440:440:440) (539:539:539))
        (PORT datac (862:862:862) (1006:1006:1006))
        (PORT datad (295:295:295) (334:334:334))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (834:834:834) (983:983:983))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (424:424:424))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (649:649:649) (778:778:778))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1690w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (513:513:513))
        (PORT datac (393:393:393) (481:481:481))
        (PORT datad (705:705:705) (823:823:823))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1743w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (741:741:741))
        (PORT datab (749:749:749) (894:894:894))
        (PORT datac (619:619:619) (752:752:752))
        (PORT datad (330:330:330) (382:382:382))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2710:2710:2710))
        (PORT d[1] (1720:1720:1720) (1964:1964:1964))
        (PORT d[2] (2937:2937:2937) (3442:3442:3442))
        (PORT d[3] (3312:3312:3312) (3808:3808:3808))
        (PORT d[4] (2979:2979:2979) (3431:3431:3431))
        (PORT d[5] (2366:2366:2366) (2722:2722:2722))
        (PORT d[6] (1843:1843:1843) (2173:2173:2173))
        (PORT d[7] (3112:3112:3112) (3565:3565:3565))
        (PORT d[8] (1844:1844:1844) (2152:2152:2152))
        (PORT d[9] (3361:3361:3361) (3860:3860:3860))
        (PORT d[10] (1845:1845:1845) (2159:2159:2159))
        (PORT d[11] (1869:1869:1869) (2200:2200:2200))
        (PORT d[12] (2952:2952:2952) (3394:3394:3394))
        (PORT clk (1361:1361:1361) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (PORT d[0] (963:963:963) (1088:1088:1088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (1001:1001:1001))
        (PORT datac (802:802:802) (945:945:945))
        (PORT datad (620:620:620) (736:736:736))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1753w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (740:740:740))
        (PORT datab (748:748:748) (894:894:894))
        (PORT datac (618:618:618) (752:752:752))
        (PORT datad (330:330:330) (382:382:382))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1577:1577:1577))
        (PORT d[1] (1217:1217:1217) (1408:1408:1408))
        (PORT d[2] (1766:1766:1766) (2040:2040:2040))
        (PORT d[3] (3263:3263:3263) (3740:3740:3740))
        (PORT d[4] (1029:1029:1029) (1195:1195:1195))
        (PORT d[5] (703:703:703) (821:821:821))
        (PORT d[6] (1424:1424:1424) (1652:1652:1652))
        (PORT d[7] (1178:1178:1178) (1354:1354:1354))
        (PORT d[8] (1246:1246:1246) (1459:1459:1459))
        (PORT d[9] (1482:1482:1482) (1718:1718:1718))
        (PORT d[10] (1442:1442:1442) (1696:1696:1696))
        (PORT d[11] (1504:1504:1504) (1768:1768:1768))
        (PORT clk (1392:1392:1392) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (PORT d[0] (382:382:382) (411:411:411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (1034:1034:1034))
        (PORT datab (491:491:491) (572:572:572))
        (PORT datac (1115:1115:1115) (1290:1290:1290))
        (PORT datad (188:188:188) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1336w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (585:585:585) (710:710:710))
        (PORT datac (702:702:702) (832:832:832))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2655:2655:2655))
        (PORT d[1] (1710:1710:1710) (1960:1960:1960))
        (PORT d[2] (2583:2583:2583) (3049:3049:3049))
        (PORT d[3] (2556:2556:2556) (2935:2935:2935))
        (PORT d[4] (2432:2432:2432) (2791:2791:2791))
        (PORT d[5] (2408:2408:2408) (2786:2786:2786))
        (PORT d[6] (1302:1302:1302) (1552:1552:1552))
        (PORT d[7] (1862:1862:1862) (2131:2131:2131))
        (PORT d[8] (2626:2626:2626) (3078:3078:3078))
        (PORT d[9] (1787:1787:1787) (2059:2059:2059))
        (PORT d[10] (1646:1646:1646) (1924:1924:1924))
        (PORT d[11] (1506:1506:1506) (1785:1785:1785))
        (PORT d[12] (1694:1694:1694) (1939:1939:1939))
        (PORT clk (1316:1316:1316) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1311:1311:1311))
        (PORT d[0] (1415:1415:1415) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (824:824:824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (825:825:825))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (825:825:825))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1356w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (717:717:717))
        (PORT datac (714:714:714) (846:846:846))
        (PORT datad (101:101:101) (124:124:124))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2708:2708:2708))
        (PORT d[1] (3677:3677:3677) (4226:4226:4226))
        (PORT d[2] (1726:1726:1726) (2026:2026:2026))
        (PORT d[3] (3177:3177:3177) (3677:3677:3677))
        (PORT d[4] (2909:2909:2909) (3369:3369:3369))
        (PORT d[5] (4085:4085:4085) (4713:4713:4713))
        (PORT d[6] (3246:3246:3246) (3764:3764:3764))
        (PORT d[7] (3668:3668:3668) (4196:4196:4196))
        (PORT d[8] (2994:2994:2994) (3489:3489:3489))
        (PORT d[9] (4155:4155:4155) (4735:4735:4735))
        (PORT d[10] (2839:2839:2839) (3301:3301:3301))
        (PORT d[11] (2498:2498:2498) (2908:2908:2908))
        (PORT d[12] (3770:3770:3770) (4344:4344:4344))
        (PORT clk (1399:1399:1399) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1391:1391:1391))
        (PORT d[0] (1720:1720:1720) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1346w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (716:716:716))
        (PORT datac (712:712:712) (844:844:844))
        (PORT datad (101:101:101) (124:124:124))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (2172:2172:2172))
        (PORT d[1] (2204:2204:2204) (2509:2509:2509))
        (PORT d[2] (2212:2212:2212) (2615:2615:2615))
        (PORT d[3] (2818:2818:2818) (3222:3222:3222))
        (PORT d[4] (2245:2245:2245) (2584:2584:2584))
        (PORT d[5] (2624:2624:2624) (3031:3031:3031))
        (PORT d[6] (1498:1498:1498) (1782:1782:1782))
        (PORT d[7] (2195:2195:2195) (2502:2502:2502))
        (PORT d[8] (2288:2288:2288) (2692:2692:2692))
        (PORT d[9] (1887:1887:1887) (2209:2209:2209))
        (PORT d[10] (2386:2386:2386) (2790:2790:2790))
        (PORT d[11] (1681:1681:1681) (1974:1974:1974))
        (PORT d[12] (2102:2102:2102) (2413:2413:2413))
        (PORT clk (1376:1376:1376) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1370:1370:1370))
        (PORT d[0] (827:827:827) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1319w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (587:587:587) (713:713:713))
        (PORT datac (707:707:707) (839:839:839))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2237:2237:2237))
        (PORT d[1] (2688:2688:2688) (3042:3042:3042))
        (PORT d[2] (2324:2324:2324) (2688:2688:2688))
        (PORT d[3] (3473:3473:3473) (4002:4002:4002))
        (PORT d[4] (3269:3269:3269) (3802:3802:3802))
        (PORT d[5] (2818:2818:2818) (3263:3263:3263))
        (PORT d[6] (2004:2004:2004) (2358:2358:2358))
        (PORT d[7] (2783:2783:2783) (3198:3198:3198))
        (PORT d[8] (1698:1698:1698) (2011:2011:2011))
        (PORT d[9] (2251:2251:2251) (2625:2625:2625))
        (PORT d[10] (2937:2937:2937) (3405:3405:3405))
        (PORT d[11] (2847:2847:2847) (3352:3352:3352))
        (PORT d[12] (1942:1942:1942) (2249:2249:2249))
        (PORT clk (1304:1304:1304) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1298:1298:1298))
        (PORT d[0] (1667:1667:1667) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (811:811:811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (812:812:812))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (812:812:812))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1206:1206:1206))
        (PORT datab (936:936:936) (1085:1085:1085))
        (PORT datac (1024:1024:1024) (1193:1193:1193))
        (PORT datad (1042:1042:1042) (1221:1221:1221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1064:1064:1064))
        (PORT datab (1062:1062:1062) (1248:1248:1248))
        (PORT datac (1444:1444:1444) (1670:1670:1670))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1733w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (738:738:738))
        (PORT datab (747:747:747) (891:891:891))
        (PORT datac (617:617:617) (750:750:750))
        (PORT datad (329:329:329) (381:381:381))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2446:2446:2446))
        (PORT d[1] (1873:1873:1873) (2144:2144:2144))
        (PORT d[2] (2403:2403:2403) (2847:2847:2847))
        (PORT d[3] (2364:2364:2364) (2714:2714:2714))
        (PORT d[4] (2077:2077:2077) (2390:2390:2390))
        (PORT d[5] (2453:2453:2453) (2836:2836:2836))
        (PORT d[6] (1492:1492:1492) (1776:1776:1776))
        (PORT d[7] (1844:1844:1844) (2106:2106:2106))
        (PORT d[8] (2303:2303:2303) (2716:2716:2716))
        (PORT d[9] (1963:1963:1963) (2261:2261:2261))
        (PORT d[10] (2579:2579:2579) (3005:3005:3005))
        (PORT d[11] (1523:1523:1523) (1795:1795:1795))
        (PORT d[12] (1728:1728:1728) (1977:1977:1977))
        (PORT clk (1349:1349:1349) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
        (PORT d[0] (1392:1392:1392) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1713w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (741:741:741))
        (PORT datab (750:750:750) (895:895:895))
        (PORT datac (619:619:619) (752:752:752))
        (PORT datad (330:330:330) (382:382:382))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2656:2656:2656))
        (PORT d[1] (1701:1701:1701) (1947:1947:1947))
        (PORT d[2] (2581:2581:2581) (3042:3042:3042))
        (PORT d[3] (2699:2699:2699) (3091:3091:3091))
        (PORT d[4] (2438:2438:2438) (2799:2799:2799))
        (PORT d[5] (2437:2437:2437) (2820:2820:2820))
        (PORT d[6] (1295:1295:1295) (1544:1544:1544))
        (PORT d[7] (1849:1849:1849) (2111:2111:2111))
        (PORT d[8] (2633:2633:2633) (3085:3085:3085))
        (PORT d[9] (1488:1488:1488) (1730:1730:1730))
        (PORT d[10] (1647:1647:1647) (1920:1920:1920))
        (PORT d[11] (1531:1531:1531) (1804:1804:1804))
        (PORT d[12] (1707:1707:1707) (1955:1955:1955))
        (PORT clk (1332:1332:1332) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (PORT d[0] (1065:1065:1065) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (749:749:749))
        (PORT datab (755:755:755) (901:901:901))
        (PORT datac (623:623:623) (757:757:757))
        (PORT datad (332:332:332) (384:384:384))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (3119:3119:3119))
        (PORT d[1] (2706:2706:2706) (3137:3137:3137))
        (PORT d[2] (1746:1746:1746) (2029:2029:2029))
        (PORT d[3] (3752:3752:3752) (4338:4338:4338))
        (PORT d[4] (4130:4130:4130) (4806:4806:4806))
        (PORT d[5] (2883:2883:2883) (3345:3345:3345))
        (PORT d[6] (1943:1943:1943) (2296:2296:2296))
        (PORT d[7] (2840:2840:2840) (3288:3288:3288))
        (PORT d[8] (1671:1671:1671) (1979:1979:1979))
        (PORT d[9] (1869:1869:1869) (2185:2185:2185))
        (PORT d[10] (2048:2048:2048) (2379:2379:2379))
        (PORT d[11] (2449:2449:2449) (2883:2883:2883))
        (PORT d[12] (2064:2064:2064) (2391:2391:2391))
        (PORT clk (1345:1345:1345) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
        (PORT d[0] (1336:1336:1336) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1723w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (757:757:757))
        (PORT datab (762:762:762) (909:909:909))
        (PORT datac (627:627:627) (761:761:761))
        (PORT datad (334:334:334) (389:389:389))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1735:1735:1735))
        (PORT d[1] (2006:2006:2006) (2285:2285:2285))
        (PORT d[2] (2030:2030:2030) (2408:2408:2408))
        (PORT d[3] (2208:2208:2208) (2522:2522:2522))
        (PORT d[4] (2628:2628:2628) (3033:3033:3033))
        (PORT d[5] (1993:1993:1993) (2269:2269:2269))
        (PORT d[6] (1274:1274:1274) (1524:1524:1524))
        (PORT d[7] (2170:2170:2170) (2468:2468:2468))
        (PORT d[8] (1821:1821:1821) (2156:2156:2156))
        (PORT d[9] (1882:1882:1882) (2204:2204:2204))
        (PORT d[10] (2823:2823:2823) (3273:3273:3273))
        (PORT d[11] (1902:1902:1902) (2241:2241:2241))
        (PORT d[12] (2362:2362:2362) (2748:2748:2748))
        (PORT clk (1380:1380:1380) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1374:1374:1374))
        (PORT d[0] (1834:1834:1834) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1667:1667:1667))
        (PORT datab (1065:1065:1065) (1252:1252:1252))
        (PORT datac (1022:1022:1022) (1191:1191:1191))
        (PORT datad (1139:1139:1139) (1303:1303:1303))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1270:1270:1270))
        (PORT datab (1037:1037:1037) (1190:1190:1190))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (1043:1043:1043) (1221:1221:1221))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (759:759:759) (885:885:885))
        (PORT datac (1124:1124:1124) (1309:1309:1309))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1314:1314:1314))
        (PORT datab (329:329:329) (385:385:385))
        (PORT datac (942:942:942) (1142:1142:1142))
        (PORT datad (818:818:818) (933:933:933))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (597:597:597))
        (PORT datab (521:521:521) (606:606:606))
        (PORT datac (734:734:734) (867:867:867))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2844:2844:2844))
        (PORT d[1] (2827:2827:2827) (3285:3285:3285))
        (PORT d[2] (2366:2366:2366) (2790:2790:2790))
        (PORT d[3] (2612:2612:2612) (3013:3013:3013))
        (PORT d[4] (2280:2280:2280) (2622:2622:2622))
        (PORT d[5] (3221:3221:3221) (3708:3708:3708))
        (PORT d[6] (2130:2130:2130) (2518:2518:2518))
        (PORT d[7] (2400:2400:2400) (2757:2757:2757))
        (PORT d[8] (2474:2474:2474) (2915:2915:2915))
        (PORT d[9] (2507:2507:2507) (2883:2883:2883))
        (PORT d[10] (2222:2222:2222) (2592:2592:2592))
        (PORT d[11] (2375:2375:2375) (2753:2753:2753))
        (PORT d[12] (2737:2737:2737) (3129:3129:3129))
        (PORT clk (1319:1319:1319) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (PORT d[0] (1006:1006:1006) (1140:1140:1140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1091:1091:1091))
        (PORT datab (517:517:517) (594:594:594))
        (PORT datac (972:972:972) (1140:1140:1140))
        (PORT datad (363:363:363) (426:426:426))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (2214:2214:2214))
        (PORT d[1] (2626:2626:2626) (2983:2983:2983))
        (PORT d[2] (2269:2269:2269) (2595:2595:2595))
        (PORT d[3] (1896:1896:1896) (2165:2165:2165))
        (PORT d[4] (2262:2262:2262) (2575:2575:2575))
        (PORT d[5] (2336:2336:2336) (2660:2660:2660))
        (PORT d[6] (1933:1933:1933) (2268:2268:2268))
        (PORT d[7] (2726:2726:2726) (3105:3105:3105))
        (PORT d[8] (2374:2374:2374) (2790:2790:2790))
        (PORT d[9] (2445:2445:2445) (2862:2862:2862))
        (PORT d[10] (2834:2834:2834) (3296:3296:3296))
        (PORT d[11] (2460:2460:2460) (2883:2883:2883))
        (PORT d[12] (2129:2129:2129) (2473:2473:2473))
        (PORT clk (1338:1338:1338) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
        (PORT d[0] (1024:1024:1024) (1129:1129:1129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2521:2521:2521))
        (PORT d[1] (3302:3302:3302) (3812:3812:3812))
        (PORT d[2] (1598:1598:1598) (1894:1894:1894))
        (PORT d[3] (2984:2984:2984) (3454:3454:3454))
        (PORT d[4] (2521:2521:2521) (2919:2919:2919))
        (PORT d[5] (3525:3525:3525) (4076:4076:4076))
        (PORT d[6] (2698:2698:2698) (3135:3135:3135))
        (PORT d[7] (3120:3120:3120) (3573:3573:3573))
        (PORT d[8] (2279:2279:2279) (2676:2676:2676))
        (PORT d[9] (3764:3764:3764) (4291:4291:4291))
        (PORT d[10] (2253:2253:2253) (2625:2625:2625))
        (PORT d[11] (2425:2425:2425) (2825:2825:2825))
        (PORT d[12] (2657:2657:2657) (3056:3056:3056))
        (PORT clk (1375:1375:1375) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1367:1367:1367))
        (PORT d[0] (1829:1829:1829) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2510:2510:2510))
        (PORT d[1] (1877:1877:1877) (2140:2140:2140))
        (PORT d[2] (2914:2914:2914) (3414:3414:3414))
        (PORT d[3] (3168:3168:3168) (3650:3650:3650))
        (PORT d[4] (2822:2822:2822) (3246:3246:3246))
        (PORT d[5] (2387:2387:2387) (2753:2753:2753))
        (PORT d[6] (1836:1836:1836) (2165:2165:2165))
        (PORT d[7] (3099:3099:3099) (3549:3549:3549))
        (PORT d[8] (1837:1837:1837) (2144:2144:2144))
        (PORT d[9] (3201:3201:3201) (3679:3679:3679))
        (PORT d[10] (1686:1686:1686) (1977:1977:1977))
        (PORT d[11] (1701:1701:1701) (2012:2012:2012))
        (PORT d[12] (2415:2415:2415) (2770:2770:2770))
        (PORT clk (1357:1357:1357) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (PORT d[0] (1527:1527:1527) (1746:1746:1746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2482:2482:2482))
        (PORT d[1] (2716:2716:2716) (3146:3146:3146))
        (PORT d[2] (1879:1879:1879) (2158:2158:2158))
        (PORT d[3] (3316:3316:3316) (3821:3821:3821))
        (PORT d[4] (3434:3434:3434) (3975:3975:3975))
        (PORT d[5] (2655:2655:2655) (3074:3074:3074))
        (PORT d[6] (1579:1579:1579) (1862:1862:1862))
        (PORT d[7] (2954:2954:2954) (3385:3385:3385))
        (PORT d[8] (1373:1373:1373) (1625:1625:1625))
        (PORT d[9] (2025:2025:2025) (2360:2360:2360))
        (PORT d[10] (1988:1988:1988) (2301:2301:2301))
        (PORT d[11] (2715:2715:2715) (3203:3203:3203))
        (PORT d[12] (1779:1779:1779) (2047:2047:2047))
        (PORT clk (1377:1377:1377) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1368:1368:1368))
        (PORT d[0] (1562:1562:1562) (1785:1785:1785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (852:852:852))
        (PORT datab (1066:1066:1066) (1253:1253:1253))
        (PORT datac (1021:1021:1021) (1191:1191:1191))
        (PORT datad (1150:1150:1150) (1342:1342:1342))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (875:875:875))
        (PORT datab (1061:1061:1061) (1247:1247:1247))
        (PORT datac (1012:1012:1012) (1171:1171:1171))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2434:2434:2434))
        (PORT d[1] (1881:1881:1881) (2152:2152:2152))
        (PORT d[2] (2574:2574:2574) (3038:3038:3038))
        (PORT d[3] (2827:2827:2827) (3232:3232:3232))
        (PORT d[4] (2277:2277:2277) (2620:2620:2620))
        (PORT d[5] (2443:2443:2443) (2827:2827:2827))
        (PORT d[6] (1681:1681:1681) (1989:1989:1989))
        (PORT d[7] (1824:1824:1824) (2082:2082:2082))
        (PORT d[8] (2472:2472:2472) (2905:2905:2905))
        (PORT d[9] (1646:1646:1646) (1901:1901:1901))
        (PORT d[10] (2763:2763:2763) (3216:3216:3216))
        (PORT d[11] (1520:1520:1520) (1788:1788:1788))
        (PORT d[12] (1910:1910:1910) (2183:2183:2183))
        (PORT clk (1331:1331:1331) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
        (PORT d[0] (2090:2090:2090) (2381:2381:2381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2298:2298:2298))
        (PORT d[1] (3190:3190:3190) (3693:3693:3693))
        (PORT d[2] (2731:2731:2731) (3206:3206:3206))
        (PORT d[3] (2988:2988:2988) (3447:3447:3447))
        (PORT d[4] (2642:2642:2642) (3037:3037:3037))
        (PORT d[5] (3569:3569:3569) (4100:4100:4100))
        (PORT d[6] (1652:1652:1652) (1953:1953:1953))
        (PORT d[7] (2921:2921:2921) (3349:3349:3349))
        (PORT d[8] (2831:2831:2831) (3322:3322:3322))
        (PORT d[9] (2864:2864:2864) (3294:3294:3294))
        (PORT d[10] (1480:1480:1480) (1737:1737:1737))
        (PORT d[11] (1521:1521:1521) (1798:1798:1798))
        (PORT d[12] (2589:2589:2589) (2974:2974:2974))
        (PORT clk (1339:1339:1339) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (PORT d[0] (1715:1715:1715) (1933:1933:1933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1800:1800:1800))
        (PORT d[1] (2939:2939:2939) (3389:3389:3389))
        (PORT d[2] (1604:1604:1604) (1906:1906:1906))
        (PORT d[3] (2781:2781:2781) (3204:3204:3204))
        (PORT d[4] (2288:2288:2288) (2644:2644:2644))
        (PORT d[5] (2659:2659:2659) (3080:3080:3080))
        (PORT d[6] (1854:1854:1854) (2188:2188:2188))
        (PORT d[7] (2411:2411:2411) (2777:2777:2777))
        (PORT d[8] (2094:2094:2094) (2464:2464:2464))
        (PORT d[9] (2888:2888:2888) (3291:3291:3291))
        (PORT d[10] (1865:1865:1865) (2178:2178:2178))
        (PORT d[11] (1864:1864:1864) (2179:2179:2179))
        (PORT d[12] (2849:2849:2849) (3279:3279:3279))
        (PORT clk (1368:1368:1368) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1359:1359:1359))
        (PORT d[0] (1278:1278:1278) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2223:2223:2223))
        (PORT d[1] (2690:2690:2690) (3047:3047:3047))
        (PORT d[2] (2324:2324:2324) (2689:2689:2689))
        (PORT d[3] (3652:3652:3652) (4210:4210:4210))
        (PORT d[4] (3265:3265:3265) (3800:3800:3800))
        (PORT d[5] (2425:2425:2425) (2803:2803:2803))
        (PORT d[6] (1994:1994:1994) (2349:2349:2349))
        (PORT d[7] (2789:2789:2789) (3203:3203:3203))
        (PORT d[8] (1711:1711:1711) (2025:2025:2025))
        (PORT d[9] (2239:2239:2239) (2607:2607:2607))
        (PORT d[10] (2929:2929:2929) (3398:3398:3398))
        (PORT d[11] (2848:2848:2848) (3352:3352:3352))
        (PORT d[12] (1920:1920:1920) (2224:2224:2224))
        (PORT clk (1320:1320:1320) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (PORT d[0] (1927:1927:1927) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1461:1461:1461))
        (PORT datab (1064:1064:1064) (1251:1251:1251))
        (PORT datac (1023:1023:1023) (1192:1192:1192))
        (PORT datad (1051:1051:1051) (1239:1239:1239))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (926:926:926))
        (PORT datab (1101:1101:1101) (1265:1265:1265))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1046:1046:1046) (1225:1225:1225))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1125:1125:1125) (1310:1310:1310))
        (PORT datad (746:746:746) (862:862:862))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (1020:1020:1020))
        (PORT datab (272:272:272) (314:314:314))
        (PORT datac (1194:1194:1194) (1419:1419:1419))
        (PORT datad (444:444:444) (509:509:509))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (1032:1032:1032))
        (PORT d[1] (1423:1423:1423) (1647:1647:1647))
        (PORT d[2] (3151:3151:3151) (3697:3697:3697))
        (PORT d[3] (4277:4277:4277) (4918:4918:4918))
        (PORT d[4] (882:882:882) (1031:1031:1031))
        (PORT d[5] (3767:3767:3767) (4346:4346:4346))
        (PORT d[6] (1029:1029:1029) (1193:1193:1193))
        (PORT d[7] (867:867:867) (1018:1018:1018))
        (PORT d[8] (841:841:841) (992:992:992))
        (PORT d[9] (991:991:991) (1167:1167:1167))
        (PORT d[10] (2311:2311:2311) (2723:2723:2723))
        (PORT d[11] (1680:1680:1680) (1974:1974:1974))
        (PORT d[12] (724:724:724) (852:852:852))
        (PORT clk (1387:1387:1387) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1381:1381:1381))
        (PORT d[0] (1178:1178:1178) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2434:2434:2434))
        (PORT d[1] (2615:2615:2615) (2967:2967:2967))
        (PORT d[2] (2287:2287:2287) (2616:2616:2616))
        (PORT d[3] (1238:1238:1238) (1414:1414:1414))
        (PORT d[4] (2274:2274:2274) (2587:2587:2587))
        (PORT d[5] (2506:2506:2506) (2850:2850:2850))
        (PORT d[6] (1953:1953:1953) (2292:2292:2292))
        (PORT d[7] (2891:2891:2891) (3288:3288:3288))
        (PORT d[8] (2530:2530:2530) (2966:2966:2966))
        (PORT d[9] (2451:2451:2451) (2865:2865:2865))
        (PORT d[10] (2855:2855:2855) (3322:3322:3322))
        (PORT d[11] (2627:2627:2627) (3071:3071:3071))
        (PORT d[12] (2152:2152:2152) (2500:2500:2500))
        (PORT clk (1350:1350:1350) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (PORT d[0] (1459:1459:1459) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (580:580:580))
        (PORT datab (1372:1372:1372) (1581:1581:1581))
        (PORT datac (819:819:819) (962:962:962))
        (PORT datad (832:832:832) (976:976:976))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2769:2769:2769))
        (PORT d[1] (2900:2900:2900) (3369:3369:3369))
        (PORT d[2] (1894:1894:1894) (2256:2256:2256))
        (PORT d[3] (4754:4754:4754) (5521:5521:5521))
        (PORT d[4] (3490:3490:3490) (4061:4061:4061))
        (PORT d[5] (3037:3037:3037) (3518:3518:3518))
        (PORT d[6] (1675:1675:1675) (1912:1912:1912))
        (PORT d[7] (2025:2025:2025) (2348:2348:2348))
        (PORT d[8] (2299:2299:2299) (2705:2705:2705))
        (PORT d[9] (2091:2091:2091) (2469:2469:2469))
        (PORT d[10] (2298:2298:2298) (2688:2688:2688))
        (PORT d[11] (2826:2826:2826) (3340:3340:3340))
        (PORT d[12] (2319:2319:2319) (2699:2699:2699))
        (PORT clk (1383:1383:1383) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1374:1374:1374))
        (PORT d[0] (2098:2098:2098) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2259:2259:2259))
        (PORT d[1] (3498:3498:3498) (4023:4023:4023))
        (PORT d[2] (1398:1398:1398) (1654:1654:1654))
        (PORT d[3] (3525:3525:3525) (4080:4080:4080))
        (PORT d[4] (3274:3274:3274) (3790:3790:3790))
        (PORT d[5] (4070:4070:4070) (4699:4699:4699))
        (PORT d[6] (3606:3606:3606) (4084:4084:4084))
        (PORT d[7] (3531:3531:3531) (4082:4082:4082))
        (PORT d[8] (2788:2788:2788) (3255:3255:3255))
        (PORT d[9] (3379:3379:3379) (3926:3926:3926))
        (PORT d[10] (2736:2736:2736) (3183:3183:3183))
        (PORT d[11] (2320:2320:2320) (2713:2713:2713))
        (PORT d[12] (3427:3427:3427) (3953:3953:3953))
        (PORT clk (1392:1392:1392) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (PORT d[0] (1826:1826:1826) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1534:1534:1534))
        (PORT datab (996:996:996) (1163:1163:1163))
        (PORT datac (821:821:821) (965:965:965))
        (PORT datad (828:828:828) (972:972:972))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (2266:2266:2266))
        (PORT d[1] (3328:3328:3328) (3830:3830:3830))
        (PORT d[2] (1388:1388:1388) (1643:1643:1643))
        (PORT d[3] (3362:3362:3362) (3899:3899:3899))
        (PORT d[4] (3278:3278:3278) (3797:3797:3797))
        (PORT d[5] (4050:4050:4050) (4673:4673:4673))
        (PORT d[6] (3443:3443:3443) (3902:3902:3902))
        (PORT d[7] (3510:3510:3510) (4054:4054:4054))
        (PORT d[8] (2629:2629:2629) (3080:3080:3080))
        (PORT d[9] (3222:3222:3222) (3752:3752:3752))
        (PORT d[10] (2704:2704:2704) (3141:3141:3141))
        (PORT d[11] (2155:2155:2155) (2526:2526:2526))
        (PORT d[12] (3420:3420:3420) (3949:3949:3949))
        (PORT clk (1385:1385:1385) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (PORT d[0] (1754:1754:1754) (1938:1938:1938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2578:2578:2578))
        (PORT d[1] (3088:3088:3088) (3584:3584:3584))
        (PORT d[2] (2062:2062:2062) (2448:2448:2448))
        (PORT d[3] (4928:4928:4928) (5715:5715:5715))
        (PORT d[4] (3601:3601:3601) (4203:4203:4203))
        (PORT d[5] (2860:2860:2860) (3317:3317:3317))
        (PORT d[6] (1841:1841:1841) (2098:2098:2098))
        (PORT d[7] (1643:1643:1643) (1907:1907:1907))
        (PORT d[8] (2481:2481:2481) (2912:2912:2912))
        (PORT d[9] (2190:2190:2190) (2588:2588:2588))
        (PORT d[10] (2396:2396:2396) (2802:2802:2802))
        (PORT d[11] (3015:3015:3015) (3563:3563:3563))
        (PORT d[12] (2516:2516:2516) (2924:2924:2924))
        (PORT clk (1361:1361:1361) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1354:1354:1354))
        (PORT d[0] (1180:1180:1180) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1132:1132:1132))
        (PORT datab (1050:1050:1050) (1215:1215:1215))
        (PORT datac (818:818:818) (962:962:962))
        (PORT datad (832:832:832) (976:976:976))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2548:2548:2548))
        (PORT d[1] (3044:3044:3044) (3535:3535:3535))
        (PORT d[2] (1818:1818:1818) (2117:2117:2117))
        (PORT d[3] (4380:4380:4380) (5086:5086:5086))
        (PORT d[4] (3771:3771:3771) (4386:4386:4386))
        (PORT d[5] (2829:2829:2829) (3262:3262:3262))
        (PORT d[6] (2456:2456:2456) (2912:2912:2912))
        (PORT d[7] (2496:2496:2496) (2894:2894:2894))
        (PORT d[8] (2400:2400:2400) (2812:2812:2812))
        (PORT d[9] (2124:2124:2124) (2487:2487:2487))
        (PORT d[10] (2487:2487:2487) (2881:2881:2881))
        (PORT d[11] (2793:2793:2793) (3297:3297:3297))
        (PORT d[12] (2380:2380:2380) (2747:2747:2747))
        (PORT clk (1393:1393:1393) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1387:1387:1387))
        (PORT d[0] (1794:1794:1794) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2759:2759:2759))
        (PORT d[1] (3101:3101:3101) (3599:3599:3599))
        (PORT d[2] (2247:2247:2247) (2664:2664:2664))
        (PORT d[3] (3605:3605:3605) (4165:4165:4165))
        (PORT d[4] (3781:3781:3781) (4411:4411:4411))
        (PORT d[5] (3024:3024:3024) (3501:3501:3501))
        (PORT d[6] (2011:2011:2011) (2292:2292:2292))
        (PORT d[7] (1630:1630:1630) (1887:1887:1887))
        (PORT d[8] (2475:2475:2475) (2901:2901:2901))
        (PORT d[9] (2368:2368:2368) (2788:2788:2788))
        (PORT d[10] (2556:2556:2556) (2988:2988:2988))
        (PORT d[11] (3021:3021:3021) (3567:3567:3567))
        (PORT d[12] (2510:2510:2510) (2913:2913:2913))
        (PORT clk (1347:1347:1347) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1342:1342:1342))
        (PORT d[0] (1477:1477:1477) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1331:1331:1331))
        (PORT datab (847:847:847) (999:999:999))
        (PORT datac (821:821:821) (965:965:965))
        (PORT datad (1158:1158:1158) (1301:1301:1301))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (796:796:796) (939:939:939))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (786:786:786) (919:919:919))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1809:1809:1809))
        (PORT d[1] (2774:2774:2774) (3207:3207:3207))
        (PORT d[2] (1588:1588:1588) (1889:1889:1889))
        (PORT d[3] (2812:2812:2812) (3247:3247:3247))
        (PORT d[4] (2458:2458:2458) (2830:2830:2830))
        (PORT d[5] (2840:2840:2840) (3293:3293:3293))
        (PORT d[6] (2002:2002:2002) (2356:2356:2356))
        (PORT d[7] (2571:2571:2571) (2954:2954:2954))
        (PORT d[8] (2231:2231:2231) (2614:2614:2614))
        (PORT d[9] (3068:3068:3068) (3503:3503:3503))
        (PORT d[10] (1853:1853:1853) (2163:2163:2163))
        (PORT d[11] (1862:1862:1862) (2178:2178:2178))
        (PORT d[12] (2858:2858:2858) (3290:3290:3290))
        (PORT clk (1351:1351:1351) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1343:1343:1343))
        (PORT d[0] (1548:1548:1548) (1798:1798:1798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2420:2420:2420))
        (PORT d[1] (3043:3043:3043) (3537:3537:3537))
        (PORT d[2] (1827:1827:1827) (2128:2128:2128))
        (PORT d[3] (4384:4384:4384) (5095:5095:5095))
        (PORT d[4] (3733:3733:3733) (4344:4344:4344))
        (PORT d[5] (2649:2649:2649) (3055:3055:3055))
        (PORT d[6] (2451:2451:2451) (2902:2902:2902))
        (PORT d[7] (2350:2350:2350) (2729:2729:2729))
        (PORT d[8] (2572:2572:2572) (3010:3010:3010))
        (PORT d[9] (1947:1947:1947) (2286:2286:2286))
        (PORT d[10] (2509:2509:2509) (2907:2907:2907))
        (PORT d[11] (2773:2773:2773) (3277:3277:3277))
        (PORT d[12] (2538:2538:2538) (2926:2926:2926))
        (PORT clk (1389:1389:1389) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1383:1383:1383))
        (PORT d[0] (1881:1881:1881) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1584:1584:1584))
        (PORT datab (849:849:849) (1002:1002:1002))
        (PORT datac (820:820:820) (963:963:963))
        (PORT datad (1239:1239:1239) (1431:1431:1431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (3014:3014:3014))
        (PORT d[1] (1780:1780:1780) (2047:2047:2047))
        (PORT d[2] (2784:2784:2784) (3276:3276:3276))
        (PORT d[3] (3422:3422:3422) (3958:3958:3958))
        (PORT d[4] (4128:4128:4128) (4801:4801:4801))
        (PORT d[5] (3409:3409:3409) (3941:3941:3941))
        (PORT d[6] (1692:1692:1692) (1941:1941:1941))
        (PORT d[7] (1087:1087:1087) (1273:1273:1273))
        (PORT d[8] (1206:1206:1206) (1404:1404:1404))
        (PORT d[9] (1330:1330:1330) (1564:1564:1564))
        (PORT d[10] (2065:2065:2065) (2429:2429:2429))
        (PORT d[11] (3548:3548:3548) (4163:4163:4163))
        (PORT d[12] (3055:3055:3055) (3531:3531:3531))
        (PORT clk (1364:1364:1364) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1357:1357:1357))
        (PORT d[0] (716:716:716) (790:790:790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (891:891:891) (1048:1048:1048))
        (PORT d[1] (1424:1424:1424) (1649:1649:1649))
        (PORT d[2] (2966:2966:2966) (3482:3482:3482))
        (PORT d[3] (4260:4260:4260) (4899:4899:4899))
        (PORT d[4] (866:866:866) (1006:1006:1006))
        (PORT d[5] (3774:3774:3774) (4359:4359:4359))
        (PORT d[6] (1020:1020:1020) (1184:1184:1184))
        (PORT d[7] (880:880:880) (1033:1033:1033))
        (PORT d[8] (845:845:845) (993:993:993))
        (PORT d[9] (974:974:974) (1150:1150:1150))
        (PORT d[10] (2304:2304:2304) (2716:2716:2716))
        (PORT d[11] (1675:1675:1675) (1972:1972:1972))
        (PORT d[12] (3224:3224:3224) (3714:3714:3714))
        (PORT clk (1395:1395:1395) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1386:1386:1386))
        (PORT d[0] (450:450:450) (494:494:494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (687:687:687) (780:780:780))
        (PORT datac (356:356:356) (412:412:412))
        (PORT datad (833:833:833) (977:977:977))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (3257:3257:3257))
        (PORT d[1] (3180:3180:3180) (3664:3664:3664))
        (PORT d[2] (1863:1863:1863) (2157:2157:2157))
        (PORT d[3] (4631:4631:4631) (5338:5338:5338))
        (PORT d[4] (5039:5039:5039) (5839:5839:5839))
        (PORT d[5] (2440:2440:2440) (2813:2813:2813))
        (PORT d[6] (1605:1605:1605) (1902:1902:1902))
        (PORT d[7] (3676:3676:3676) (4212:4212:4212))
        (PORT d[8] (2653:2653:2653) (3111:3111:3111))
        (PORT d[9] (1873:1873:1873) (2187:2187:2187))
        (PORT d[10] (1634:1634:1634) (1893:1893:1893))
        (PORT d[11] (2830:2830:2830) (3320:3320:3320))
        (PORT d[12] (2143:2143:2143) (2466:2466:2466))
        (PORT clk (1379:1379:1379) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (PORT d[0] (1933:1933:1933) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (3007:3007:3007))
        (PORT d[1] (1795:1795:1795) (2069:2069:2069))
        (PORT d[2] (2791:2791:2791) (3282:3282:3282))
        (PORT d[3] (3422:3422:3422) (3965:3965:3965))
        (PORT d[4] (1058:1058:1058) (1231:1231:1231))
        (PORT d[5] (3596:3596:3596) (4159:4159:4159))
        (PORT d[6] (1881:1881:1881) (2154:2154:2154))
        (PORT d[7] (1066:1066:1066) (1244:1244:1244))
        (PORT d[8] (1051:1051:1051) (1232:1232:1232))
        (PORT d[9] (1144:1144:1144) (1339:1339:1339))
        (PORT d[10] (2095:2095:2095) (2471:2471:2471))
        (PORT d[11] (3556:3556:3556) (4171:4171:4171))
        (PORT d[12] (3050:3050:3050) (3520:3520:3520))
        (PORT clk (1374:1374:1374) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1367:1367:1367))
        (PORT d[0] (618:618:618) (684:684:684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2449:2449:2449))
        (PORT d[1] (3507:3507:3507) (4033:4033:4033))
        (PORT d[2] (1523:1523:1523) (1796:1796:1796))
        (PORT d[3] (3530:3530:3530) (4086:4086:4086))
        (PORT d[4] (2721:2721:2721) (3151:3151:3151))
        (PORT d[5] (4219:4219:4219) (4863:4863:4863))
        (PORT d[6] (3611:3611:3611) (4090:4090:4090))
        (PORT d[7] (3665:3665:3665) (4224:4224:4224))
        (PORT d[8] (2795:2795:2795) (3263:3263:3263))
        (PORT d[9] (3377:3377:3377) (3920:3920:3920))
        (PORT d[10] (2733:2733:2733) (3177:3177:3177))
        (PORT d[11] (2332:2332:2332) (2727:2727:2727))
        (PORT d[12] (3451:3451:3451) (3987:3987:3987))
        (PORT clk (1394:1394:1394) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1385:1385:1385))
        (PORT d[0] (2506:2506:2506) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (3020:3020:3020))
        (PORT d[1] (1779:1779:1779) (2046:2046:2046))
        (PORT d[2] (2790:2790:2790) (3281:3281:3281))
        (PORT d[3] (3949:3949:3949) (4556:4556:4556))
        (PORT d[4] (1051:1051:1051) (1218:1218:1218))
        (PORT d[5] (3570:3570:3570) (4124:4124:4124))
        (PORT d[6] (1864:1864:1864) (2133:2133:2133))
        (PORT d[7] (1073:1073:1073) (1252:1252:1252))
        (PORT d[8] (1052:1052:1052) (1233:1233:1233))
        (PORT d[9] (1173:1173:1173) (1380:1380:1380))
        (PORT d[10] (1933:1933:1933) (2286:2286:2286))
        (PORT d[11] (3555:3555:3555) (4171:4171:4171))
        (PORT d[12] (3049:3049:3049) (3519:3519:3519))
        (PORT clk (1370:1370:1370) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1363:1363:1363))
        (PORT d[0] (734:734:734) (823:823:823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1195:1195:1195))
        (PORT datab (846:846:846) (998:998:998))
        (PORT datac (821:821:821) (965:965:965))
        (PORT datad (651:651:651) (737:737:737))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1606:1606:1606))
        (PORT datab (845:845:845) (996:996:996))
        (PORT datac (503:503:503) (575:575:575))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (891:891:891))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (783:783:783) (916:916:916))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (923:923:923))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (743:743:743) (868:868:868))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1779:1779:1779))
        (PORT d[1] (1684:1684:1684) (1920:1920:1920))
        (PORT d[2] (1901:1901:1901) (2174:2174:2174))
        (PORT d[3] (1685:1685:1685) (1919:1919:1919))
        (PORT d[4] (2651:2651:2651) (3055:3055:3055))
        (PORT d[5] (2125:2125:2125) (2421:2421:2421))
        (PORT d[6] (1572:1572:1572) (1858:1858:1858))
        (PORT d[7] (2367:2367:2367) (2695:2695:2695))
        (PORT d[8] (2008:2008:2008) (2369:2369:2369))
        (PORT d[9] (2057:2057:2057) (2413:2413:2413))
        (PORT d[10] (2470:2470:2470) (2884:2884:2884))
        (PORT d[11] (2106:2106:2106) (2479:2479:2479))
        (PORT d[12] (2331:2331:2331) (2717:2717:2717))
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (PORT d[0] (1375:1375:1375) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2600:2600:2600))
        (PORT d[1] (3032:3032:3032) (3426:3426:3426))
        (PORT d[2] (2669:2669:2669) (3079:3079:3079))
        (PORT d[3] (3855:3855:3855) (4446:4446:4446))
        (PORT d[4] (3619:3619:3619) (4206:4206:4206))
        (PORT d[5] (3194:3194:3194) (3697:3697:3697))
        (PORT d[6] (2358:2358:2358) (2765:2765:2765))
        (PORT d[7] (2967:2967:2967) (3405:3405:3405))
        (PORT d[8] (1901:1901:1901) (2242:2242:2242))
        (PORT d[9] (1455:1455:1455) (1701:1701:1701))
        (PORT d[10] (3278:3278:3278) (3790:3790:3790))
        (PORT d[11] (2083:2083:2083) (2466:2466:2466))
        (PORT d[12] (1970:1970:1970) (2290:2290:2290))
        (PORT clk (1343:1343:1343) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1336:1336:1336))
        (PORT d[0] (1770:1770:1770) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2723:2723:2723))
        (PORT d[1] (3472:3472:3472) (4006:4006:4006))
        (PORT d[2] (1769:1769:1769) (2084:2084:2084))
        (PORT d[3] (3180:3180:3180) (3679:3679:3679))
        (PORT d[4] (2707:2707:2707) (3133:3133:3133))
        (PORT d[5] (3748:3748:3748) (4329:4329:4329))
        (PORT d[6] (2884:2884:2884) (3348:3348:3348))
        (PORT d[7] (3305:3305:3305) (3783:3783:3783))
        (PORT d[8] (2475:2475:2475) (2902:2902:2902))
        (PORT d[9] (3950:3950:3950) (4503:4503:4503))
        (PORT d[10] (2442:2442:2442) (2840:2840:2840))
        (PORT d[11] (2611:2611:2611) (3038:3038:3038))
        (PORT d[12] (2806:2806:2806) (3221:3221:3221))
        (PORT clk (1387:1387:1387) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (PORT d[0] (2513:2513:2513) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1739:1739:1739))
        (PORT d[1] (1746:1746:1746) (1995:1995:1995))
        (PORT d[2] (2046:2046:2046) (2432:2432:2432))
        (PORT d[3] (4636:4636:4636) (5351:5351:5351))
        (PORT d[4] (3520:3520:3520) (4079:4079:4079))
        (PORT d[5] (3689:3689:3689) (4258:4258:4258))
        (PORT d[6] (2863:2863:2863) (3249:3249:3249))
        (PORT d[7] (2974:2974:2974) (3450:3450:3450))
        (PORT d[8] (1863:1863:1863) (2191:2191:2191))
        (PORT d[9] (3388:3388:3388) (3947:3947:3947))
        (PORT d[10] (2036:2036:2036) (2383:2383:2383))
        (PORT d[11] (2124:2124:2124) (2482:2482:2482))
        (PORT d[12] (2853:2853:2853) (3290:3290:3290))
        (PORT clk (1343:1343:1343) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1336:1336:1336))
        (PORT d[0] (1000:1000:1000) (1140:1140:1140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1420:1420:1420))
        (PORT datab (1163:1163:1163) (1341:1341:1341))
        (PORT datac (1145:1145:1145) (1329:1329:1329))
        (PORT datad (1094:1094:1094) (1270:1270:1270))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1280:1280:1280))
        (PORT datab (1107:1107:1107) (1292:1292:1292))
        (PORT datac (1128:1128:1128) (1291:1291:1291))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (575:575:575) (670:670:670))
        (PORT d[1] (1253:1253:1253) (1447:1447:1447))
        (PORT d[2] (547:547:547) (632:632:632))
        (PORT d[3] (888:888:888) (1027:1027:1027))
        (PORT d[4] (567:567:567) (661:661:661))
        (PORT d[5] (3104:3104:3104) (3539:3539:3539))
        (PORT d[6] (1743:1743:1743) (2039:2039:2039))
        (PORT d[7] (1051:1051:1051) (1212:1212:1212))
        (PORT d[8] (1394:1394:1394) (1599:1599:1599))
        (PORT d[9] (897:897:897) (1046:1046:1046))
        (PORT d[10] (1048:1048:1048) (1210:1210:1210))
        (PORT d[11] (728:728:728) (846:846:846))
        (PORT d[12] (742:742:742) (863:863:863))
        (PORT clk (1406:1406:1406) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1398:1398:1398))
        (PORT d[0] (545:545:545) (588:588:588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (3052:3052:3052))
        (PORT d[1] (3377:3377:3377) (3817:3817:3817))
        (PORT d[2] (3038:3038:3038) (3499:3499:3499))
        (PORT d[3] (4412:4412:4412) (5086:5086:5086))
        (PORT d[4] (4005:4005:4005) (4656:4656:4656))
        (PORT d[5] (2604:2604:2604) (3018:3018:3018))
        (PORT d[6] (1397:1397:1397) (1659:1659:1659))
        (PORT d[7] (3308:3308:3308) (3794:3794:3794))
        (PORT d[8] (2267:2267:2267) (2661:2661:2661))
        (PORT d[9] (1985:1985:1985) (2304:2304:2304))
        (PORT d[10] (1635:1635:1635) (1902:1902:1902))
        (PORT d[11] (2622:2622:2622) (3081:3081:3081))
        (PORT d[12] (2513:2513:2513) (2912:2912:2912))
        (PORT clk (1379:1379:1379) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1369:1369:1369))
        (PORT d[0] (1153:1153:1153) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (774:774:774))
        (PORT datab (228:228:228) (288:288:288))
        (PORT datac (412:412:412) (464:464:464))
        (PORT datad (856:856:856) (991:991:991))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2859:2859:2859))
        (PORT d[1] (911:911:911) (1053:1053:1053))
        (PORT d[2] (1298:1298:1298) (1486:1486:1486))
        (PORT d[3] (1045:1045:1045) (1201:1201:1201))
        (PORT d[4] (2647:2647:2647) (3012:3012:3012))
        (PORT d[5] (2889:2889:2889) (3288:3288:3288))
        (PORT d[6] (1382:1382:1382) (1632:1632:1632))
        (PORT d[7] (3265:3265:3265) (3711:3711:3711))
        (PORT d[8] (2906:2906:2906) (3393:3393:3393))
        (PORT d[9] (959:959:959) (1115:1115:1115))
        (PORT d[10] (1021:1021:1021) (1174:1174:1174))
        (PORT d[11] (943:943:943) (1100:1100:1100))
        (PORT d[12] (977:977:977) (1141:1141:1141))
        (PORT clk (1387:1387:1387) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (PORT d[0] (1660:1660:1660) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2426:2426:2426))
        (PORT d[1] (2860:2860:2860) (3238:3238:3238))
        (PORT d[2] (2501:2501:2501) (2894:2894:2894))
        (PORT d[3] (3864:3864:3864) (4459:4459:4459))
        (PORT d[4] (3450:3450:3450) (4014:4014:4014))
        (PORT d[5] (3187:3187:3187) (3690:3690:3690))
        (PORT d[6] (2172:2172:2172) (2552:2552:2552))
        (PORT d[7] (2966:2966:2966) (3405:3405:3405))
        (PORT d[8] (1893:1893:1893) (2233:2233:2233))
        (PORT d[9] (2421:2421:2421) (2811:2811:2811))
        (PORT d[10] (3109:3109:3109) (3604:3604:3604))
        (PORT d[11] (3021:3021:3021) (3548:3548:3548))
        (PORT d[12] (1973:1973:1973) (2297:2297:2297))
        (PORT clk (1337:1337:1337) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (PORT d[0] (1353:1353:1353) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1278:1278:1278))
        (PORT datab (1164:1164:1164) (1354:1354:1354))
        (PORT datac (411:411:411) (463:463:463))
        (PORT datad (1063:1063:1063) (1254:1254:1254))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2722:2722:2722))
        (PORT d[1] (1699:1699:1699) (1940:1940:1940))
        (PORT d[2] (3102:3102:3102) (3619:3619:3619))
        (PORT d[3] (3354:3354:3354) (3860:3860:3860))
        (PORT d[4] (3001:3001:3001) (3453:3453:3453))
        (PORT d[5] (2592:2592:2592) (3002:3002:3002))
        (PORT d[6] (2023:2023:2023) (2379:2379:2379))
        (PORT d[7] (3277:3277:3277) (3749:3749:3749))
        (PORT d[8] (2781:2781:2781) (3235:3235:3235))
        (PORT d[9] (3380:3380:3380) (3882:3882:3882))
        (PORT d[10] (1855:1855:1855) (2168:2168:2168))
        (PORT d[11] (1883:1883:1883) (2223:2223:2223))
        (PORT d[12] (3143:3143:3143) (3615:3615:3615))
        (PORT clk (1369:1369:1369) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1360:1360:1360))
        (PORT d[0] (3062:3062:3062) (3458:3458:3458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2327:2327:2327))
        (PORT d[1] (2346:2346:2346) (2670:2670:2670))
        (PORT d[2] (2375:2375:2375) (2812:2812:2812))
        (PORT d[3] (2506:2506:2506) (2873:2873:2873))
        (PORT d[4] (2070:2070:2070) (2386:2386:2386))
        (PORT d[5] (2446:2446:2446) (2829:2829:2829))
        (PORT d[6] (2153:2153:2153) (2553:2553:2553))
        (PORT d[7] (2020:2020:2020) (2307:2307:2307))
        (PORT d[8] (2455:2455:2455) (2880:2880:2880))
        (PORT d[9] (1921:1921:1921) (2250:2250:2250))
        (PORT d[10] (2570:2570:2570) (3000:3000:3000))
        (PORT d[11] (1539:1539:1539) (1814:1814:1814))
        (PORT d[12] (1890:1890:1890) (2164:2164:2164))
        (PORT clk (1364:1364:1364) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1358:1358:1358))
        (PORT d[0] (1380:1380:1380) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (822:822:822))
        (PORT datab (1105:1105:1105) (1290:1290:1290))
        (PORT datac (1149:1149:1149) (1333:1333:1333))
        (PORT datad (989:989:989) (1123:1123:1123))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2338:2338:2338))
        (PORT d[1] (3453:3453:3453) (4004:4004:4004))
        (PORT d[2] (1788:1788:1788) (2076:2076:2076))
        (PORT d[3] (1446:1446:1446) (1663:1663:1663))
        (PORT d[4] (4132:4132:4132) (4798:4798:4798))
        (PORT d[5] (3659:3659:3659) (4197:4197:4197))
        (PORT d[6] (2478:2478:2478) (2942:2942:2942))
        (PORT d[7] (2929:2929:2929) (3412:3412:3412))
        (PORT d[8] (1407:1407:1407) (1666:1666:1666))
        (PORT d[9] (2509:2509:2509) (2930:2930:2930))
        (PORT d[10] (3421:3421:3421) (3949:3949:3949))
        (PORT d[11] (3300:3300:3300) (3878:3878:3878))
        (PORT d[12] (2883:2883:2883) (3344:3344:3344))
        (PORT clk (1367:1367:1367) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1360:1360:1360))
        (PORT d[0] (1232:1232:1232) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (2213:2213:2213))
        (PORT d[1] (2855:2855:2855) (3229:3229:3229))
        (PORT d[2] (2500:2500:2500) (2889:2889:2889))
        (PORT d[3] (3661:3661:3661) (4220:4220:4220))
        (PORT d[4] (3433:3433:3433) (3991:3991:3991))
        (PORT d[5] (2997:2997:2997) (3468:3468:3468))
        (PORT d[6] (2175:2175:2175) (2553:2553:2553))
        (PORT d[7] (2790:2790:2790) (3204:3204:3204))
        (PORT d[8] (1729:1729:1729) (2047:2047:2047))
        (PORT d[9] (2401:2401:2401) (2790:2790:2790))
        (PORT d[10] (3097:3097:3097) (3584:3584:3584))
        (PORT d[11] (2972:2972:2972) (3487:3487:3487))
        (PORT d[12] (1917:1917:1917) (2230:2230:2230))
        (PORT clk (1319:1319:1319) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1312:1312:1312))
        (PORT d[0] (1315:1315:1315) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1341:1341:1341))
        (PORT datab (1071:1071:1071) (1247:1247:1247))
        (PORT datac (1146:1146:1146) (1329:1329:1329))
        (PORT datad (1093:1093:1093) (1269:1269:1269))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (980:980:980) (1148:1148:1148))
        (PORT datad (851:851:851) (994:994:994))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (713:713:713))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (985:985:985) (1153:1153:1153))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (701:701:701) (819:819:819))
        (PORT datac (1191:1191:1191) (1415:1415:1415))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1240:1240:1240))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (762:762:762) (857:857:857))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2313:2313:2313))
        (PORT d[1] (3005:3005:3005) (3481:3481:3481))
        (PORT d[2] (2390:2390:2390) (2813:2813:2813))
        (PORT d[3] (2968:2968:2968) (3417:3417:3417))
        (PORT d[4] (2642:2642:2642) (3035:3035:3035))
        (PORT d[5] (3397:3397:3397) (3909:3909:3909))
        (PORT d[6] (1649:1649:1649) (1951:1951:1951))
        (PORT d[7] (2777:2777:2777) (3189:3189:3189))
        (PORT d[8] (2812:2812:2812) (3296:3296:3296))
        (PORT d[9] (2878:2878:2878) (3311:3311:3311))
        (PORT d[10] (1881:1881:1881) (2204:2204:2204))
        (PORT d[11] (2576:2576:2576) (2979:2979:2979))
        (PORT d[12] (2589:2589:2589) (2973:2973:2973))
        (PORT clk (1325:1325:1325) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1319:1319:1319))
        (PORT d[0] (2364:2364:2364) (2655:2655:2655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (2011:2011:2011))
        (PORT d[1] (2430:2430:2430) (2761:2761:2761))
        (PORT d[2] (1926:1926:1926) (2203:2203:2203))
        (PORT d[3] (1687:1687:1687) (1925:1925:1925))
        (PORT d[4] (1889:1889:1889) (2146:2146:2146))
        (PORT d[5] (2012:2012:2012) (2298:2298:2298))
        (PORT d[6] (1582:1582:1582) (1867:1867:1867))
        (PORT d[7] (2527:2527:2527) (2872:2872:2872))
        (PORT d[8] (2195:2195:2195) (2586:2586:2586))
        (PORT d[9] (2227:2227:2227) (2603:2603:2603))
        (PORT d[10] (2593:2593:2593) (3025:3025:3025))
        (PORT d[11] (2270:2270:2270) (2662:2662:2662))
        (PORT d[12] (2338:2338:2338) (2726:2726:2726))
        (PORT clk (1344:1344:1344) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (PORT d[0] (1349:1349:1349) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2922:2922:2922))
        (PORT d[1] (3653:3653:3653) (4210:4210:4210))
        (PORT d[2] (1915:1915:1915) (2240:2240:2240))
        (PORT d[3] (3175:3175:3175) (3657:3657:3657))
        (PORT d[4] (2884:2884:2884) (3334:3334:3334))
        (PORT d[5] (3735:3735:3735) (4318:4318:4318))
        (PORT d[6] (3071:3071:3071) (3566:3566:3566))
        (PORT d[7] (3482:3482:3482) (3986:3986:3986))
        (PORT d[8] (2647:2647:2647) (3095:3095:3095))
        (PORT d[9] (3959:3959:3959) (4509:4509:4509))
        (PORT d[10] (2643:2643:2643) (3075:3075:3075))
        (PORT d[11] (2784:2784:2784) (3236:3236:3236))
        (PORT d[12] (3881:3881:3881) (4446:4446:4446))
        (PORT clk (1388:1388:1388) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1378:1378:1378))
        (PORT d[0] (828:828:828) (934:934:934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1517:1517:1517))
        (PORT d[1] (1212:1212:1212) (1401:1401:1401))
        (PORT d[2] (1726:1726:1726) (1998:1998:1998))
        (PORT d[3] (3087:3087:3087) (3542:3542:3542))
        (PORT d[4] (1540:1540:1540) (1767:1767:1767))
        (PORT d[5] (846:846:846) (984:984:984))
        (PORT d[6] (1672:1672:1672) (1982:1982:1982))
        (PORT d[7] (2400:2400:2400) (2741:2741:2741))
        (PORT d[8] (1238:1238:1238) (1453:1453:1453))
        (PORT d[9] (1307:1307:1307) (1521:1521:1521))
        (PORT d[10] (2200:2200:2200) (2554:2554:2554))
        (PORT d[11] (1299:1299:1299) (1533:1533:1533))
        (PORT d[12] (2238:2238:2238) (2557:2557:2557))
        (PORT clk (1385:1385:1385) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (PORT d[0] (728:728:728) (803:803:803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1156:1156:1156))
        (PORT datab (1164:1164:1164) (1362:1362:1362))
        (PORT datac (973:973:973) (1137:1137:1137))
        (PORT datad (339:339:339) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1100:1100:1100))
        (PORT datab (1046:1046:1046) (1217:1217:1217))
        (PORT datac (973:973:973) (1137:1137:1137))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1778:1778:1778))
        (PORT d[1] (1681:1681:1681) (1911:1911:1911))
        (PORT d[2] (1742:1742:1742) (1988:1988:1988))
        (PORT d[3] (1712:1712:1712) (1960:1960:1960))
        (PORT d[4] (1711:1711:1711) (1941:1941:1941))
        (PORT d[5] (1803:1803:1803) (2056:2056:2056))
        (PORT d[6] (1402:1402:1402) (1664:1664:1664))
        (PORT d[7] (2353:2353:2353) (2675:2675:2675))
        (PORT d[8] (2004:2004:2004) (2368:2368:2368))
        (PORT d[9] (1909:1909:1909) (2243:2243:2243))
        (PORT d[10] (2436:2436:2436) (2851:2851:2851))
        (PORT d[11] (2092:2092:2092) (2460:2460:2460))
        (PORT d[12] (2377:2377:2377) (2771:2771:2771))
        (PORT clk (1374:1374:1374) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1366:1366:1366))
        (PORT d[0] (1588:1588:1588) (1756:1756:1756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2416:2416:2416))
        (PORT d[1] (2866:2866:2866) (3243:3243:3243))
        (PORT d[2] (2507:2507:2507) (2898:2898:2898))
        (PORT d[3] (3661:3661:3661) (4221:4221:4221))
        (PORT d[4] (3451:3451:3451) (4014:4014:4014))
        (PORT d[5] (3008:3008:3008) (3484:3484:3484))
        (PORT d[6] (2182:2182:2182) (2560:2560:2560))
        (PORT d[7] (2783:2783:2783) (3198:3198:3198))
        (PORT d[8] (1719:1719:1719) (2035:2035:2035))
        (PORT d[9] (2426:2426:2426) (2822:2822:2822))
        (PORT d[10] (3104:3104:3104) (3592:3592:3592))
        (PORT d[11] (2097:2097:2097) (2481:2481:2481))
        (PORT d[12] (1959:1959:1959) (2282:2282:2282))
        (PORT clk (1326:1326:1326) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
        (PORT d[0] (2600:2600:2600) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1139:1139:1139))
        (PORT datab (890:890:890) (1046:1046:1046))
        (PORT datac (1023:1023:1023) (1193:1193:1193))
        (PORT datad (1043:1043:1043) (1222:1222:1222))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2900:2900:2900))
        (PORT d[1] (2817:2817:2817) (3252:3252:3252))
        (PORT d[2] (1909:1909:1909) (2207:2207:2207))
        (PORT d[3] (4258:4258:4258) (4918:4918:4918))
        (PORT d[4] (4976:4976:4976) (5768:5768:5768))
        (PORT d[5] (2680:2680:2680) (3110:3110:3110))
        (PORT d[6] (2672:2672:2672) (3124:3124:3124))
        (PORT d[7] (3688:3688:3688) (4244:4244:4244))
        (PORT d[8] (2399:2399:2399) (2808:2808:2808))
        (PORT d[9] (2560:2560:2560) (2968:2968:2968))
        (PORT d[10] (2756:2756:2756) (3184:3184:3184))
        (PORT d[11] (2774:2774:2774) (3234:3234:3234))
        (PORT d[12] (2608:2608:2608) (3003:3003:3003))
        (PORT clk (1391:1391:1391) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1382:1382:1382))
        (PORT d[0] (1801:1801:1801) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (3037:3037:3037))
        (PORT d[1] (3363:3363:3363) (3802:3802:3802))
        (PORT d[2] (3038:3038:3038) (3500:3500:3500))
        (PORT d[3] (4425:4425:4425) (5099:5099:5099))
        (PORT d[4] (4006:4006:4006) (4657:4657:4657))
        (PORT d[5] (2605:2605:2605) (3019:3019:3019))
        (PORT d[6] (1406:1406:1406) (1669:1669:1669))
        (PORT d[7] (3494:3494:3494) (4006:4006:4006))
        (PORT d[8] (2467:2467:2467) (2900:2900:2900))
        (PORT d[9] (1992:1992:1992) (2309:2309:2309))
        (PORT d[10] (1810:1810:1810) (2101:2101:2101))
        (PORT d[11] (2636:2636:2636) (3097:3097:3097))
        (PORT d[12] (2511:2511:2511) (2908:2908:2908))
        (PORT clk (1370:1370:1370) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1363:1363:1363))
        (PORT d[0] (1270:1270:1270) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1332:1332:1332))
        (PORT datab (1124:1124:1124) (1289:1289:1289))
        (PORT datac (1022:1022:1022) (1191:1191:1191))
        (PORT datad (1045:1045:1045) (1224:1224:1224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (867:867:867))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1121:1121:1121) (1305:1305:1305))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2430:2430:2430))
        (PORT d[1] (1250:1250:1250) (1433:1433:1433))
        (PORT d[2] (2285:2285:2285) (2617:2617:2617))
        (PORT d[3] (1367:1367:1367) (1566:1566:1566))
        (PORT d[4] (2275:2275:2275) (2588:2588:2588))
        (PORT d[5] (2519:2519:2519) (2865:2865:2865))
        (PORT d[6] (1941:1941:1941) (2275:2275:2275))
        (PORT d[7] (2899:2899:2899) (3296:3296:3296))
        (PORT d[8] (2550:2550:2550) (2994:2994:2994))
        (PORT d[9] (2600:2600:2600) (3029:3029:3029))
        (PORT d[10] (2989:2989:2989) (3470:3470:3470))
        (PORT d[11] (2620:2620:2620) (3060:3060:3060))
        (PORT d[12] (2159:2159:2159) (2508:2508:2508))
        (PORT clk (1356:1356:1356) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1350:1350:1350))
        (PORT d[0] (875:875:875) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2641:2641:2641))
        (PORT d[1] (1222:1222:1222) (1405:1405:1405))
        (PORT d[2] (2468:2468:2468) (2823:2823:2823))
        (PORT d[3] (1410:1410:1410) (1621:1621:1621))
        (PORT d[4] (2467:2467:2467) (2809:2809:2809))
        (PORT d[5] (2689:2689:2689) (3058:3058:3058))
        (PORT d[6] (1195:1195:1195) (1419:1419:1419))
        (PORT d[7] (3077:3077:3077) (3500:3500:3500))
        (PORT d[8] (2743:2743:2743) (3210:3210:3210))
        (PORT d[9] (2627:2627:2627) (3061:3061:3061))
        (PORT d[10] (3174:3174:3174) (3677:3677:3677))
        (PORT d[11] (1244:1244:1244) (1439:1439:1439))
        (PORT d[12] (2327:2327:2327) (2699:2699:2699))
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (PORT d[0] (1644:1644:1644) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (666:666:666))
        (PORT datab (1067:1067:1067) (1255:1255:1255))
        (PORT datac (1021:1021:1021) (1190:1190:1190))
        (PORT datad (568:568:568) (647:647:647))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (897:897:897))
        (PORT d[1] (1071:1071:1071) (1236:1236:1236))
        (PORT d[2] (1329:1329:1329) (1524:1524:1524))
        (PORT d[3] (865:865:865) (998:998:998))
        (PORT d[4] (1002:1002:1002) (1159:1159:1159))
        (PORT d[5] (3065:3065:3065) (3489:3489:3489))
        (PORT d[6] (1568:1568:1568) (1841:1841:1841))
        (PORT d[7] (847:847:847) (975:975:975))
        (PORT d[8] (1197:1197:1197) (1374:1374:1374))
        (PORT d[9] (775:775:775) (905:905:905))
        (PORT d[10] (1001:1001:1001) (1152:1152:1152))
        (PORT d[11] (1715:1715:1715) (2022:2022:2022))
        (PORT d[12] (789:789:789) (924:924:924))
        (PORT clk (1389:1389:1389) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1382:1382:1382))
        (PORT d[0] (366:366:366) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2619:2619:2619))
        (PORT d[1] (3029:3029:3029) (3427:3427:3427))
        (PORT d[2] (2680:2680:2680) (3097:3097:3097))
        (PORT d[3] (4042:4042:4042) (4660:4660:4660))
        (PORT d[4] (3635:3635:3635) (4228:4228:4228))
        (PORT d[5] (2235:2235:2235) (2590:2590:2590))
        (PORT d[6] (2345:2345:2345) (2747:2747:2747))
        (PORT d[7] (3143:3143:3143) (3606:3606:3606))
        (PORT d[8] (2076:2076:2076) (2442:2442:2442))
        (PORT d[9] (1643:1643:1643) (1916:1916:1916))
        (PORT d[10] (3271:3271:3271) (3782:3782:3782))
        (PORT d[11] (2267:2267:2267) (2675:2675:2675))
        (PORT d[12] (2151:2151:2151) (2500:2500:2500))
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (PORT d[0] (916:916:916) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (888:888:888))
        (PORT datab (1067:1067:1067) (1254:1254:1254))
        (PORT datac (1021:1021:1021) (1190:1190:1190))
        (PORT datad (763:763:763) (853:853:853))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (1126:1126:1126) (1311:1311:1311))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1443:1443:1443))
        (PORT datab (699:699:699) (817:817:817))
        (PORT datac (388:388:388) (434:434:434))
        (PORT datad (450:450:450) (516:516:516))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (3225:3225:3225))
        (PORT d[1] (2814:2814:2814) (3240:3240:3240))
        (PORT d[2] (1765:1765:1765) (2052:2052:2052))
        (PORT d[3] (4285:4285:4285) (4966:4966:4966))
        (PORT d[4] (4142:4142:4142) (4819:4819:4819))
        (PORT d[5] (3212:3212:3212) (3711:3711:3711))
        (PORT d[6] (2080:2080:2080) (2477:2477:2477))
        (PORT d[7] (2550:2550:2550) (2962:2962:2962))
        (PORT d[8] (1870:1870:1870) (2193:2193:2193))
        (PORT d[9] (2053:2053:2053) (2415:2415:2415))
        (PORT d[10] (2262:2262:2262) (2639:2639:2639))
        (PORT d[11] (2766:2766:2766) (3262:3262:3262))
        (PORT d[12] (2146:2146:2146) (2473:2473:2473))
        (PORT clk (1346:1346:1346) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (PORT d[0] (2337:2337:2337) (2689:2689:2689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3919:3919:3919))
        (PORT d[1] (2642:2642:2642) (3058:3058:3058))
        (PORT d[2] (1550:1550:1550) (1799:1799:1799))
        (PORT d[3] (4870:4870:4870) (5633:5633:5633))
        (PORT d[4] (4823:4823:4823) (5598:5598:5598))
        (PORT d[5] (3734:3734:3734) (4307:4307:4307))
        (PORT d[6] (2461:2461:2461) (2915:2915:2915))
        (PORT d[7] (3239:3239:3239) (3741:3741:3741))
        (PORT d[8] (2449:2449:2449) (2861:2861:2861))
        (PORT d[9] (2585:2585:2585) (3018:3018:3018))
        (PORT d[10] (2965:2965:2965) (3439:3439:3439))
        (PORT d[11] (3573:3573:3573) (4210:4210:4210))
        (PORT d[12] (2588:2588:2588) (2990:2990:2990))
        (PORT clk (1351:1351:1351) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (PORT d[0] (971:971:971) (1099:1099:1099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1412:1412:1412))
        (PORT datab (835:835:835) (943:943:943))
        (PORT datac (1031:1031:1031) (1210:1210:1210))
        (PORT datad (968:968:968) (1123:1123:1123))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2740:2740:2740))
        (PORT d[1] (1619:1619:1619) (1861:1861:1861))
        (PORT d[2] (1812:1812:1812) (2104:2104:2104))
        (PORT d[3] (1252:1252:1252) (1443:1443:1443))
        (PORT d[4] (931:931:931) (1087:1087:1087))
        (PORT d[5] (3987:3987:3987) (4564:4564:4564))
        (PORT d[6] (2844:2844:2844) (3364:3364:3364))
        (PORT d[7] (3090:3090:3090) (3590:3590:3590))
        (PORT d[8] (1763:1763:1763) (2071:2071:2071))
        (PORT d[9] (2696:2696:2696) (3140:3140:3140))
        (PORT d[10] (2126:2126:2126) (2504:2504:2504))
        (PORT d[11] (1848:1848:1848) (2183:2183:2183))
        (PORT d[12] (3239:3239:3239) (3751:3751:3751))
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (PORT d[0] (1494:1494:1494) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2431:2431:2431))
        (PORT d[1] (1240:1240:1240) (1428:1428:1428))
        (PORT d[2] (2450:2450:2450) (2801:2801:2801))
        (PORT d[3] (1381:1381:1381) (1582:1582:1582))
        (PORT d[4] (2455:2455:2455) (2797:2797:2797))
        (PORT d[5] (2526:2526:2526) (2873:2873:2873))
        (PORT d[6] (1046:1046:1046) (1250:1250:1250))
        (PORT d[7] (2912:2912:2912) (3316:3316:3316))
        (PORT d[8] (2724:2724:2724) (3189:3189:3189))
        (PORT d[9] (2614:2614:2614) (3052:3052:3052))
        (PORT d[10] (3001:3001:3001) (3483:3483:3483))
        (PORT d[11] (2634:2634:2634) (3079:3079:3079))
        (PORT d[12] (2160:2160:2160) (2509:2509:2509))
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (PORT d[0] (1452:1452:1452) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1231:1231:1231))
        (PORT datab (523:523:523) (598:598:598))
        (PORT datac (1034:1034:1034) (1188:1188:1188))
        (PORT datad (964:964:964) (1119:1119:1119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1801:1801:1801))
        (PORT d[1] (2352:2352:2352) (2648:2648:2648))
        (PORT d[2] (2264:2264:2264) (2613:2613:2613))
        (PORT d[3] (2898:2898:2898) (3337:3337:3337))
        (PORT d[4] (3059:3059:3059) (3551:3551:3551))
        (PORT d[5] (2623:2623:2623) (3036:3036:3036))
        (PORT d[6] (1452:1452:1452) (1727:1727:1727))
        (PORT d[7] (2246:2246:2246) (2584:2584:2584))
        (PORT d[8] (1507:1507:1507) (1786:1786:1786))
        (PORT d[9] (1678:1678:1678) (1966:1966:1966))
        (PORT d[10] (2385:2385:2385) (2768:2768:2768))
        (PORT d[11] (2298:2298:2298) (2718:2718:2718))
        (PORT d[12] (2115:2115:2115) (2457:2457:2457))
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (PORT d[0] (1756:1756:1756) (2016:2016:2016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (1022:1022:1022))
        (PORT d[1] (1435:1435:1435) (1650:1650:1650))
        (PORT d[2] (1987:1987:1987) (2302:2302:2302))
        (PORT d[3] (1099:1099:1099) (1273:1273:1273))
        (PORT d[4] (888:888:888) (1027:1027:1027))
        (PORT d[5] (3426:3426:3426) (3896:3896:3896))
        (PORT d[6] (3027:3027:3027) (3575:3575:3575))
        (PORT d[7] (3257:3257:3257) (3777:3777:3777))
        (PORT d[8] (1943:1943:1943) (2275:2275:2275))
        (PORT d[9] (1181:1181:1181) (1366:1366:1366))
        (PORT d[10] (2291:2291:2291) (2690:2690:2690))
        (PORT d[11] (2216:2216:2216) (2600:2600:2600))
        (PORT d[12] (909:909:909) (1044:1044:1044))
        (PORT clk (1393:1393:1393) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1387:1387:1387))
        (PORT d[0] (528:528:528) (563:563:563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1145:1145:1145))
        (PORT datab (1254:1254:1254) (1467:1467:1467))
        (PORT datac (1026:1026:1026) (1203:1203:1203))
        (PORT datad (345:345:345) (395:395:395))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (2027:2027:2027))
        (PORT d[1] (3126:3126:3126) (3597:3597:3597))
        (PORT d[2] (1392:1392:1392) (1649:1649:1649))
        (PORT d[3] (4267:4267:4267) (4920:4920:4920))
        (PORT d[4] (3080:3080:3080) (3571:3571:3571))
        (PORT d[5] (3870:3870:3870) (4470:4470:4470))
        (PORT d[6] (3274:3274:3274) (3711:3711:3711))
        (PORT d[7] (3331:3331:3331) (3853:3853:3853))
        (PORT d[8] (2452:2452:2452) (2878:2878:2878))
        (PORT d[9] (3053:3053:3053) (3562:3562:3562))
        (PORT d[10] (2391:2391:2391) (2784:2784:2784))
        (PORT d[11] (1972:1972:1972) (2317:2317:2317))
        (PORT d[12] (3239:3239:3239) (3746:3746:3746))
        (PORT clk (1366:1366:1366) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1358:1358:1358))
        (PORT d[0] (1549:1549:1549) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2143:2143:2143))
        (PORT d[1] (3277:3277:3277) (3807:3807:3807))
        (PORT d[2] (1621:1621:1621) (1886:1886:1886))
        (PORT d[3] (4942:4942:4942) (5729:5729:5729))
        (PORT d[4] (3958:3958:3958) (4605:4605:4605))
        (PORT d[5] (3484:3484:3484) (4004:4004:4004))
        (PORT d[6] (2296:2296:2296) (2732:2732:2732))
        (PORT d[7] (2735:2735:2735) (3184:3184:3184))
        (PORT d[8] (3110:3110:3110) (3615:3615:3615))
        (PORT d[9] (2298:2298:2298) (2685:2685:2685))
        (PORT d[10] (3048:3048:3048) (3521:3521:3521))
        (PORT d[11] (3134:3134:3134) (3688:3688:3688))
        (PORT d[12] (2698:2698:2698) (3138:3138:3138))
        (PORT clk (1324:1324:1324) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (PORT d[0] (1047:1047:1047) (1152:1152:1152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1157:1157:1157))
        (PORT datab (1118:1118:1118) (1308:1308:1308))
        (PORT datac (1038:1038:1038) (1218:1218:1218))
        (PORT datad (809:809:809) (918:918:918))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (997:997:997))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (1000:1000:1000))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3943:3943:3943))
        (PORT d[1] (2796:2796:2796) (3223:3223:3223))
        (PORT d[2] (1519:1519:1519) (1755:1755:1755))
        (PORT d[3] (5041:5041:5041) (5829:5829:5829))
        (PORT d[4] (4853:4853:4853) (5642:5642:5642))
        (PORT d[5] (3908:3908:3908) (4500:4500:4500))
        (PORT d[6] (2666:2666:2666) (3154:3154:3154))
        (PORT d[7] (3261:3261:3261) (3769:3769:3769))
        (PORT d[8] (2587:2587:2587) (3012:3012:3012))
        (PORT d[9] (2754:2754:2754) (3209:3209:3209))
        (PORT d[10] (2986:2986:2986) (3467:3467:3467))
        (PORT d[11] (3569:3569:3569) (4200:4200:4200))
        (PORT d[12] (1640:1640:1640) (1897:1897:1897))
        (PORT clk (1370:1370:1370) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (PORT d[0] (1211:1211:1211) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2562:2562:2562))
        (PORT d[1] (2554:2554:2554) (2950:2950:2950))
        (PORT d[2] (1660:1660:1660) (1986:1986:1986))
        (PORT d[3] (4142:4142:4142) (4798:4798:4798))
        (PORT d[4] (3659:3659:3659) (4242:4242:4242))
        (PORT d[5] (3335:3335:3335) (3859:3859:3859))
        (PORT d[6] (2501:2501:2501) (2837:2837:2837))
        (PORT d[7] (2602:2602:2602) (3025:3025:3025))
        (PORT d[8] (2219:2219:2219) (2592:2592:2592))
        (PORT d[9] (3018:3018:3018) (3524:3524:3524))
        (PORT d[10] (1855:1855:1855) (2180:2180:2180))
        (PORT d[11] (1965:1965:1965) (2303:2303:2303))
        (PORT d[12] (3360:3360:3360) (3853:3853:3853))
        (PORT clk (1330:1330:1330) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1323:1323:1323))
        (PORT d[0] (818:818:818) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (837:837:837))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (837:837:837))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (700:700:700) (821:821:821))
        (PORT d[1] (1417:1417:1417) (1630:1630:1630))
        (PORT d[2] (717:717:717) (828:828:828))
        (PORT d[3] (1079:1079:1079) (1250:1250:1250))
        (PORT d[4] (715:715:715) (830:830:830))
        (PORT d[5] (3268:3268:3268) (3721:3721:3721))
        (PORT d[6] (3022:3022:3022) (3564:3564:3564))
        (PORT d[7] (1017:1017:1017) (1172:1172:1172))
        (PORT d[8] (1965:1965:1965) (2300:2300:2300))
        (PORT d[9] (1172:1172:1172) (1354:1354:1354))
        (PORT d[10] (2298:2298:2298) (2697:2697:2697))
        (PORT d[11] (1716:1716:1716) (2022:2022:2022))
        (PORT d[12] (743:743:743) (858:858:858))
        (PORT clk (1404:1404:1404) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1396:1396:1396))
        (PORT d[0] (528:528:528) (560:560:560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (795:795:795))
        (PORT datab (938:938:938) (1083:1083:1083))
        (PORT datac (575:575:575) (652:652:652))
        (PORT datad (425:425:425) (527:527:527))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (687:687:687) (803:803:803))
        (PORT d[1] (1414:1414:1414) (1630:1630:1630))
        (PORT d[2] (885:885:885) (1016:1016:1016))
        (PORT d[3] (906:906:906) (1050:1050:1050))
        (PORT d[4] (706:706:706) (820:820:820))
        (PORT d[5] (3262:3262:3262) (3714:3714:3714))
        (PORT d[6] (822:822:822) (983:983:983))
        (PORT d[7] (1194:1194:1194) (1368:1368:1368))
        (PORT d[8] (1966:1966:1966) (2301:2301:2301))
        (PORT d[9] (1166:1166:1166) (1348:1348:1348))
        (PORT d[10] (1056:1056:1056) (1218:1218:1218))
        (PORT d[11] (1719:1719:1719) (2028:2028:2028))
        (PORT d[12] (731:731:731) (846:846:846))
        (PORT clk (1405:1405:1405) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1397:1397:1397))
        (PORT d[0] (1233:1233:1233) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1142:1142:1142))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (463:463:463) (531:531:531))
        (PORT datad (429:429:429) (531:531:531))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1996:1996:1996))
        (PORT d[1] (1554:1554:1554) (1774:1774:1774))
        (PORT d[2] (2089:2089:2089) (2389:2389:2389))
        (PORT d[3] (1700:1700:1700) (1941:1941:1941))
        (PORT d[4] (2069:2069:2069) (2353:2353:2353))
        (PORT d[5] (2165:2165:2165) (2467:2467:2467))
        (PORT d[6] (1746:1746:1746) (2053:2053:2053))
        (PORT d[7] (2541:2541:2541) (2893:2893:2893))
        (PORT d[8] (2196:2196:2196) (2587:2587:2587))
        (PORT d[9] (2272:2272:2272) (2667:2667:2667))
        (PORT d[10] (2657:2657:2657) (3095:3095:3095))
        (PORT d[11] (2283:2283:2283) (2681:2681:2681))
        (PORT d[12] (2339:2339:2339) (2725:2725:2725))
        (PORT clk (1338:1338:1338) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
        (PORT d[0] (3010:3010:3010) (3483:3483:3483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1970:1970:1970))
        (PORT d[1] (3096:3096:3096) (3600:3600:3600))
        (PORT d[2] (1821:1821:1821) (2124:2124:2124))
        (PORT d[3] (4766:4766:4766) (5531:5531:5531))
        (PORT d[4] (3791:3791:3791) (4418:4418:4418))
        (PORT d[5] (3293:3293:3293) (3781:3781:3781))
        (PORT d[6] (2264:2264:2264) (2690:2690:2690))
        (PORT d[7] (2561:2561:2561) (2979:2979:2979))
        (PORT d[8] (2947:2947:2947) (3431:3431:3431))
        (PORT d[9] (2140:2140:2140) (2509:2509:2509))
        (PORT d[10] (3040:3040:3040) (3517:3517:3517))
        (PORT d[11] (2965:2965:2965) (3500:3500:3500))
        (PORT d[12] (2514:2514:2514) (2925:2925:2925))
        (PORT clk (1355:1355:1355) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
        (PORT d[0] (1673:1673:1673) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2515:2515:2515))
        (PORT d[1] (2721:2721:2721) (3137:3137:3137))
        (PORT d[2] (1872:1872:1872) (2226:2226:2226))
        (PORT d[3] (4130:4130:4130) (4781:4781:4781))
        (PORT d[4] (3513:3513:3513) (4075:4075:4075))
        (PORT d[5] (3160:3160:3160) (3658:3658:3658))
        (PORT d[6] (2324:2324:2324) (2635:2635:2635))
        (PORT d[7] (2417:2417:2417) (2809:2809:2809))
        (PORT d[8] (2048:2048:2048) (2395:2395:2395))
        (PORT d[9] (2987:2987:2987) (3482:3482:3482))
        (PORT d[10] (1733:1733:1733) (2047:2047:2047))
        (PORT d[11] (2213:2213:2213) (2576:2576:2576))
        (PORT d[12] (3343:3343:3343) (3834:3834:3834))
        (PORT clk (1343:1343:1343) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1336:1336:1336))
        (PORT d[0] (1757:1757:1757) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (1139:1139:1139))
        (PORT datab (964:964:964) (1113:1113:1113))
        (PORT datac (663:663:663) (770:770:770))
        (PORT datad (422:422:422) (523:523:523))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2811:2811:2811))
        (PORT d[1] (3480:3480:3480) (4029:4029:4029))
        (PORT d[2] (2615:2615:2615) (3082:3082:3082))
        (PORT d[3] (3761:3761:3761) (4341:4341:4341))
        (PORT d[4] (4149:4149:4149) (4829:4829:4829))
        (PORT d[5] (3414:3414:3414) (3951:3951:3951))
        (PORT d[6] (1706:1706:1706) (1957:1957:1957))
        (PORT d[7] (1251:1251:1251) (1456:1456:1456))
        (PORT d[8] (2846:2846:2846) (3326:3326:3326))
        (PORT d[9] (1360:1360:1360) (1600:1600:1600))
        (PORT d[10] (1876:1876:1876) (2219:2219:2219))
        (PORT d[11] (3378:3378:3378) (3973:3973:3973))
        (PORT d[12] (2870:2870:2870) (3318:3318:3318))
        (PORT clk (1361:1361:1361) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1354:1354:1354))
        (PORT d[0] (912:912:912) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (559:559:559))
        (PORT datab (1473:1473:1473) (1662:1662:1662))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (816:816:816) (940:940:940))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (668:668:668) (787:787:787))
        (PORT datac (379:379:379) (457:457:457))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (516:516:516))
        (PORT datab (673:673:673) (802:802:802))
        (PORT datac (376:376:376) (454:454:454))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2922:2922:2922))
        (PORT d[1] (1537:1537:1537) (1758:1758:1758))
        (PORT d[2] (3105:3105:3105) (3626:3626:3626))
        (PORT d[3] (3663:3663:3663) (4197:4197:4197))
        (PORT d[4] (3184:3184:3184) (3659:3659:3659))
        (PORT d[5] (2788:2788:2788) (3230:3230:3230))
        (PORT d[6] (2200:2200:2200) (2581:2581:2581))
        (PORT d[7] (3310:3310:3310) (3789:3789:3789))
        (PORT d[8] (2617:2617:2617) (3054:3054:3054))
        (PORT d[9] (3549:3549:3549) (4072:4072:4072))
        (PORT d[10] (2052:2052:2052) (2395:2395:2395))
        (PORT d[11] (2072:2072:2072) (2442:2442:2442))
        (PORT d[12] (3118:3118:3118) (3579:3579:3579))
        (PORT clk (1373:1373:1373) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1364:1364:1364))
        (PORT d[0] (2050:2050:2050) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2162:2162:2162))
        (PORT d[1] (2956:2956:2956) (3343:3343:3343))
        (PORT d[2] (2329:2329:2329) (2696:2696:2696))
        (PORT d[3] (3118:3118:3118) (3594:3594:3594))
        (PORT d[4] (3017:3017:3017) (3489:3489:3489))
        (PORT d[5] (2740:2740:2740) (3183:3183:3183))
        (PORT d[6] (1775:1775:1775) (2092:2092:2092))
        (PORT d[7] (2610:2610:2610) (2996:2996:2996))
        (PORT d[8] (1584:1584:1584) (1869:1869:1869))
        (PORT d[9] (1859:1859:1859) (2172:2172:2172))
        (PORT d[10] (2052:2052:2052) (2383:2383:2383))
        (PORT d[11] (2522:2522:2522) (2977:2977:2977))
        (PORT d[12] (2025:2025:2025) (2322:2322:2322))
        (PORT clk (1365:1365:1365) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1356:1356:1356))
        (PORT d[0] (2129:2129:2129) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (2127:2127:2127))
        (PORT d[1] (2943:2943:2943) (3401:3401:3401))
        (PORT d[2] (1755:1755:1755) (2075:2075:2075))
        (PORT d[3] (3139:3139:3139) (3609:3609:3609))
        (PORT d[4] (2647:2647:2647) (3058:3058:3058))
        (PORT d[5] (3179:3179:3179) (3678:3678:3678))
        (PORT d[6] (2334:2334:2334) (2727:2727:2727))
        (PORT d[7] (2762:2762:2762) (3170:3170:3170))
        (PORT d[8] (2436:2436:2436) (2859:2859:2859))
        (PORT d[9] (3401:3401:3401) (3875:3875:3875))
        (PORT d[10] (2048:2048:2048) (2394:2394:2394))
        (PORT d[11] (2067:2067:2067) (2419:2419:2419))
        (PORT d[12] (3183:3183:3183) (3662:3662:3662))
        (PORT clk (1339:1339:1339) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1331:1331:1331))
        (PORT d[0] (1764:1764:1764) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1338:1338:1338))
        (PORT d[1] (1367:1367:1367) (1555:1555:1555))
        (PORT d[2] (2413:2413:2413) (2856:2856:2856))
        (PORT d[3] (3236:3236:3236) (3747:3747:3747))
        (PORT d[4] (3890:3890:3890) (4501:4501:4501))
        (PORT d[5] (4060:4060:4060) (4679:4679:4679))
        (PORT d[6] (3208:3208:3208) (3639:3639:3639))
        (PORT d[7] (3335:3335:3335) (3861:3861:3861))
        (PORT d[8] (2206:2206:2206) (2578:2578:2578))
        (PORT d[9] (3754:3754:3754) (4362:4362:4362))
        (PORT d[10] (2247:2247:2247) (2625:2625:2625))
        (PORT d[11] (1750:1750:1750) (2050:2050:2050))
        (PORT d[12] (3399:3399:3399) (3911:3911:3911))
        (PORT clk (1374:1374:1374) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (PORT d[0] (1201:1201:1201) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1583:1583:1583))
        (PORT datab (1078:1078:1078) (1253:1253:1253))
        (PORT datac (1137:1137:1137) (1327:1327:1327))
        (PORT datad (971:971:971) (1131:1131:1131))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (1056:1056:1056))
        (PORT datab (1361:1361:1361) (1600:1600:1600))
        (PORT datac (1332:1332:1332) (1551:1551:1551))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2325:2325:2325))
        (PORT d[1] (3112:3112:3112) (3595:3595:3595))
        (PORT d[2] (1408:1408:1408) (1675:1675:1675))
        (PORT d[3] (3025:3025:3025) (3492:3492:3492))
        (PORT d[4] (2674:2674:2674) (3090:3090:3090))
        (PORT d[5] (3368:3368:3368) (3895:3895:3895))
        (PORT d[6] (2351:2351:2351) (2746:2746:2746))
        (PORT d[7] (2938:2938:2938) (3368:3368:3368))
        (PORT d[8] (2450:2450:2450) (2872:2872:2872))
        (PORT d[9] (3411:3411:3411) (3889:3889:3889))
        (PORT d[10] (2068:2068:2068) (2416:2416:2416))
        (PORT d[11] (2242:2242:2242) (2618:2618:2618))
        (PORT d[12] (3358:3358:3358) (3860:3860:3860))
        (PORT clk (1358:1358:1358) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1349:1349:1349))
        (PORT d[0] (1847:1847:1847) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2798:2798:2798))
        (PORT d[1] (3192:3192:3192) (3606:3606:3606))
        (PORT d[2] (2847:2847:2847) (3282:3282:3282))
        (PORT d[3] (4064:4064:4064) (4690:4690:4690))
        (PORT d[4] (3803:3803:3803) (4420:4420:4420))
        (PORT d[5] (2385:2385:2385) (2762:2762:2762))
        (PORT d[6] (2541:2541:2541) (2975:2975:2975))
        (PORT d[7] (3144:3144:3144) (3607:3607:3607))
        (PORT d[8] (2094:2094:2094) (2464:2464:2464))
        (PORT d[9] (1643:1643:1643) (1917:1917:1917))
        (PORT d[10] (3453:3453:3453) (3987:3987:3987))
        (PORT d[11] (2268:2268:2268) (2676:2676:2676))
        (PORT d[12] (2146:2146:2146) (2493:2493:2493))
        (PORT clk (1368:1368:1368) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1359:1359:1359))
        (PORT d[0] (2263:2263:2263) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2513:2513:2513))
        (PORT d[1] (2980:2980:2980) (3450:3450:3450))
        (PORT d[2] (1840:1840:1840) (2193:2193:2193))
        (PORT d[3] (2758:2758:2758) (3163:3163:3163))
        (PORT d[4] (2270:2270:2270) (2611:2611:2611))
        (PORT d[5] (2858:2858:2858) (3296:3296:3296))
        (PORT d[6] (1908:1908:1908) (2260:2260:2260))
        (PORT d[7] (2210:2210:2210) (2541:2541:2541))
        (PORT d[8] (2267:2267:2267) (2669:2669:2669))
        (PORT d[9] (2630:2630:2630) (3011:3011:3011))
        (PORT d[10] (1888:1888:1888) (2216:2216:2216))
        (PORT d[11] (2009:2009:2009) (2339:2339:2339))
        (PORT d[12] (2389:2389:2389) (2729:2729:2729))
        (PORT clk (1355:1355:1355) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1349:1349:1349))
        (PORT d[0] (1035:1035:1035) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1582:1582:1582))
        (PORT datab (1154:1154:1154) (1348:1348:1348))
        (PORT datac (983:983:983) (1135:1135:1135))
        (PORT datad (1071:1071:1071) (1246:1246:1246))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2785:2785:2785))
        (PORT d[1] (3110:3110:3110) (3610:3610:3610))
        (PORT d[2] (2245:2245:2245) (2658:2658:2658))
        (PORT d[3] (4934:4934:4934) (5722:5722:5722))
        (PORT d[4] (3788:3788:3788) (4416:4416:4416))
        (PORT d[5] (3049:3049:3049) (3536:3536:3536))
        (PORT d[6] (2028:2028:2028) (2313:2313:2313))
        (PORT d[7] (1622:1622:1622) (1879:1879:1879))
        (PORT d[8] (2489:2489:2489) (2921:2921:2921))
        (PORT d[9] (2362:2362:2362) (2776:2776:2776))
        (PORT d[10] (2566:2566:2566) (2996:2996:2996))
        (PORT d[11] (3022:3022:3022) (3568:3568:3568))
        (PORT d[12] (2511:2511:2511) (2914:2914:2914))
        (PORT clk (1349:1349:1349) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (PORT d[0] (1429:1429:1429) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1210:1210:1210))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1331:1331:1331) (1551:1551:1551))
        (PORT datad (1561:1561:1561) (1808:1808:1808))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (971:971:971))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1035:1035:1035) (1215:1215:1215))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1360:1360:1360))
        (PORT d[1] (860:860:860) (994:994:994))
        (PORT d[2] (1716:1716:1716) (1985:1985:1985))
        (PORT d[3] (3263:3263:3263) (3740:3740:3740))
        (PORT d[4] (861:861:861) (1002:1002:1002))
        (PORT d[5] (850:850:850) (991:991:991))
        (PORT d[6] (1682:1682:1682) (1995:1995:1995))
        (PORT d[7] (983:983:983) (1130:1130:1130))
        (PORT d[8] (1219:1219:1219) (1428:1428:1428))
        (PORT d[9] (1314:1314:1314) (1529:1529:1529))
        (PORT d[10] (1259:1259:1259) (1487:1487:1487))
        (PORT d[11] (1312:1312:1312) (1548:1548:1548))
        (PORT clk (1387:1387:1387) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1379:1379:1379))
        (PORT d[0] (558:558:558) (610:610:610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2664:2664:2664))
        (PORT d[1] (1019:1019:1019) (1169:1169:1169))
        (PORT d[2] (2455:2455:2455) (2804:2804:2804))
        (PORT d[3] (1569:1569:1569) (1799:1799:1799))
        (PORT d[4] (2479:2479:2479) (2826:2826:2826))
        (PORT d[5] (2702:2702:2702) (3073:3073:3073))
        (PORT d[6] (1203:1203:1203) (1427:1427:1427))
        (PORT d[7] (3084:3084:3084) (3508:3508:3508))
        (PORT d[8] (2743:2743:2743) (3211:3211:3211))
        (PORT d[9] (1131:1131:1131) (1308:1308:1308))
        (PORT d[10] (3170:3170:3170) (3671:3671:3671))
        (PORT d[11] (1079:1079:1079) (1244:1244:1244))
        (PORT d[12] (1158:1158:1158) (1342:1342:1342))
        (PORT clk (1374:1374:1374) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1368:1368:1368))
        (PORT d[0] (778:778:778) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (559:559:559))
        (PORT datab (474:474:474) (545:545:545))
        (PORT datac (1080:1080:1080) (1255:1255:1255))
        (PORT datad (573:573:573) (648:648:648))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (678:678:678))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (1190:1190:1190) (1415:1415:1415))
        (PORT datad (850:850:850) (993:993:993))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1241:1241:1241))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (778:778:778) (889:889:889))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (3029:3029:3029))
        (PORT d[1] (3366:3366:3366) (3803:3803:3803))
        (PORT d[2] (3030:3030:3030) (3491:3491:3491))
        (PORT d[3] (4253:4253:4253) (4905:4905:4905))
        (PORT d[4] (3987:3987:3987) (4632:4632:4632))
        (PORT d[5] (2595:2595:2595) (3008:3008:3008))
        (PORT d[6] (1546:1546:1546) (1829:1829:1829))
        (PORT d[7] (3321:3321:3321) (3808:3808:3808))
        (PORT d[8] (2266:2266:2266) (2660:2660:2660))
        (PORT d[9] (1821:1821:1821) (2119:2119:2119))
        (PORT d[10] (1641:1641:1641) (1905:1905:1905))
        (PORT d[11] (2456:2456:2456) (2890:2890:2890))
        (PORT d[12] (2313:2313:2313) (2680:2680:2680))
        (PORT clk (1370:1370:1370) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (PORT d[0] (1196:1196:1196) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2635:2635:2635))
        (PORT d[1] (3019:3019:3019) (3414:3414:3414))
        (PORT d[2] (2686:2686:2686) (3101:3101:3101))
        (PORT d[3] (4021:4021:4021) (4636:4636:4636))
        (PORT d[4] (3626:3626:3626) (4214:4214:4214))
        (PORT d[5] (3192:3192:3192) (3692:3692:3692))
        (PORT d[6] (2379:2379:2379) (2794:2794:2794))
        (PORT d[7] (2960:2960:2960) (3399:3399:3399))
        (PORT d[8] (1902:1902:1902) (2243:2243:2243))
        (PORT d[9] (1634:1634:1634) (1910:1910:1910))
        (PORT d[10] (3295:3295:3295) (3812:3812:3812))
        (PORT d[11] (2246:2246:2246) (2651:2651:2651))
        (PORT d[12] (2118:2118:2118) (2457:2457:2457))
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (PORT d[0] (1796:1796:1796) (2041:2041:2041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (879:879:879))
        (PORT datab (951:951:951) (1093:1093:1093))
        (PORT datac (689:689:689) (816:816:816))
        (PORT datad (881:881:881) (1012:1012:1012))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (3488:3488:3488))
        (PORT d[1] (2489:2489:2489) (2880:2880:2880))
        (PORT d[2] (1577:1577:1577) (1836:1836:1836))
        (PORT d[3] (4488:4488:4488) (5195:5195:5195))
        (PORT d[4] (4167:4167:4167) (4857:4857:4857))
        (PORT d[5] (3385:3385:3385) (3911:3911:3911))
        (PORT d[6] (2074:2074:2074) (2468:2468:2468))
        (PORT d[7] (2726:2726:2726) (3165:3165:3165))
        (PORT d[8] (2084:2084:2084) (2443:2443:2443))
        (PORT d[9] (2221:2221:2221) (2606:2606:2606))
        (PORT d[10] (2612:2612:2612) (3042:3042:3042))
        (PORT d[11] (2995:2995:2995) (3531:3531:3531))
        (PORT d[12] (2215:2215:2215) (2562:2562:2562))
        (PORT clk (1314:1314:1314) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1308:1308:1308))
        (PORT d[0] (1858:1858:1858) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (821:821:821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (822:822:822))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (822:822:822))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1986:1986:1986))
        (PORT d[1] (1664:1664:1664) (1896:1896:1896))
        (PORT d[2] (1927:1927:1927) (2207:2207:2207))
        (PORT d[3] (1729:1729:1729) (1983:1983:1983))
        (PORT d[4] (1880:1880:1880) (2136:2136:2136))
        (PORT d[5] (2014:2014:2014) (2302:2302:2302))
        (PORT d[6] (1390:1390:1390) (1650:1650:1650))
        (PORT d[7] (2359:2359:2359) (2687:2687:2687))
        (PORT d[8] (2012:2012:2012) (2377:2377:2377))
        (PORT d[9] (2093:2093:2093) (2459:2459:2459))
        (PORT d[10] (2586:2586:2586) (3018:3018:3018))
        (PORT d[11] (2099:2099:2099) (2475:2475:2475))
        (PORT d[12] (2323:2323:2323) (2706:2706:2706))
        (PORT clk (1356:1356:1356) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1350:1350:1350))
        (PORT d[0] (1829:1829:1829) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (982:982:982))
        (PORT datab (434:434:434) (532:532:532))
        (PORT datac (1053:1053:1053) (1212:1212:1212))
        (PORT datad (966:966:966) (1118:1118:1118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (4130:4130:4130))
        (PORT d[1] (2824:2824:2824) (3265:3265:3265))
        (PORT d[2] (1368:1368:1368) (1588:1588:1588))
        (PORT d[3] (5073:5073:5073) (5868:5868:5868))
        (PORT d[4] (5004:5004:5004) (5803:5803:5803))
        (PORT d[5] (3909:3909:3909) (4505:4505:4505))
        (PORT d[6] (2818:2818:2818) (3325:3325:3325))
        (PORT d[7] (3425:3425:3425) (3952:3952:3952))
        (PORT d[8] (2632:2632:2632) (3069:3069:3069))
        (PORT d[9] (2761:2761:2761) (3216:3216:3216))
        (PORT d[10] (3137:3137:3137) (3631:3631:3631))
        (PORT d[11] (3752:3752:3752) (4411:4411:4411))
        (PORT d[12] (1795:1795:1795) (2075:2075:2075))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1362:1362:1362))
        (PORT d[0] (1245:1245:1245) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (673:673:673) (782:782:782))
        (PORT d[1] (1257:1257:1257) (1451:1451:1451))
        (PORT d[2] (697:697:697) (806:806:806))
        (PORT d[3] (917:917:917) (1065:1065:1065))
        (PORT d[4] (698:698:698) (808:808:808))
        (PORT d[5] (3261:3261:3261) (3716:3716:3716))
        (PORT d[6] (798:798:798) (953:953:953))
        (PORT d[7] (1052:1052:1052) (1213:1213:1213))
        (PORT d[8] (1413:1413:1413) (1627:1627:1627))
        (PORT d[9] (580:580:580) (680:680:680))
        (PORT d[10] (1045:1045:1045) (1204:1204:1204))
        (PORT d[11] (1710:1710:1710) (2020:2020:2020))
        (PORT d[12] (568:568:568) (664:664:664))
        (PORT clk (1397:1397:1397) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1392:1392:1392))
        (PORT d[0] (588:588:588) (632:632:632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (872:872:872))
        (PORT datab (435:435:435) (532:532:532))
        (PORT datac (476:476:476) (550:550:550))
        (PORT datad (819:819:819) (955:955:955))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (379:379:379) (460:460:460))
        (PORT datac (832:832:832) (981:981:981))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (3213:3213:3213))
        (PORT d[1] (1589:1589:1589) (1830:1830:1830))
        (PORT d[2] (2965:2965:2965) (3481:3481:3481))
        (PORT d[3] (4101:4101:4101) (4719:4719:4719))
        (PORT d[4] (880:880:880) (1027:1027:1027))
        (PORT d[5] (3749:3749:3749) (4328:4328:4328))
        (PORT d[6] (1175:1175:1175) (1359:1359:1359))
        (PORT d[7] (888:888:888) (1041:1041:1041))
        (PORT d[8] (870:870:870) (1027:1027:1027))
        (PORT d[9] (982:982:982) (1151:1151:1151))
        (PORT d[10] (2118:2118:2118) (2497:2497:2497))
        (PORT d[11] (1663:1663:1663) (1958:1958:1958))
        (PORT d[12] (3224:3224:3224) (3714:3714:3714))
        (PORT clk (1392:1392:1392) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1384:1384:1384))
        (PORT d[0] (1599:1599:1599) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2950:2950:2950))
        (PORT d[1] (2685:2685:2685) (3111:3111:3111))
        (PORT d[2] (1936:1936:1936) (2247:2247:2247))
        (PORT d[3] (3910:3910:3910) (4517:4517:4517))
        (PORT d[4] (4299:4299:4299) (5003:5003:5003))
        (PORT d[5] (3045:3045:3045) (3524:3524:3524))
        (PORT d[6] (2110:2110:2110) (2482:2482:2482))
        (PORT d[7] (3005:3005:3005) (3474:3474:3474))
        (PORT d[8] (1855:1855:1855) (2190:2190:2190))
        (PORT d[9] (2027:2027:2027) (2360:2360:2360))
        (PORT d[10] (2235:2235:2235) (2597:2597:2597))
        (PORT d[11] (2321:2321:2321) (2731:2731:2731))
        (PORT d[12] (2059:2059:2059) (2387:2387:2387))
        (PORT clk (1331:1331:1331) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1324:1324:1324))
        (PORT d[0] (1694:1694:1694) (1927:1927:1927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (981:981:981))
        (PORT datab (752:752:752) (851:851:851))
        (PORT datac (1024:1024:1024) (1197:1197:1197))
        (PORT datad (417:417:417) (508:508:508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (899:899:899))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (834:834:834) (984:984:984))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1168:1168:1168))
        (PORT d[1] (2050:2050:2050) (2342:2342:2342))
        (PORT d[2] (1569:1569:1569) (1819:1819:1819))
        (PORT d[3] (3236:3236:3236) (3710:3710:3710))
        (PORT d[4] (1367:1367:1367) (1570:1570:1570))
        (PORT d[5] (2242:2242:2242) (2589:2589:2589))
        (PORT d[6] (1499:1499:1499) (1784:1784:1784))
        (PORT d[7] (2363:2363:2363) (2697:2697:2697))
        (PORT d[8] (1245:1245:1245) (1458:1458:1458))
        (PORT d[9] (2148:2148:2148) (2463:2463:2463))
        (PORT d[10] (1638:1638:1638) (1918:1918:1918))
        (PORT d[11] (1509:1509:1509) (1777:1777:1777))
        (PORT d[12] (2079:2079:2079) (2379:2379:2379))
        (PORT clk (1376:1376:1376) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1368:1368:1368))
        (PORT d[0] (864:864:864) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2901:2901:2901))
        (PORT d[1] (3484:3484:3484) (4023:4023:4023))
        (PORT d[2] (1781:1781:1781) (2098:2098:2098))
        (PORT d[3] (3177:3177:3177) (3662:3662:3662))
        (PORT d[4] (2862:2862:2862) (3302:3302:3302))
        (PORT d[5] (3736:3736:3736) (4312:4312:4312))
        (PORT d[6] (2891:2891:2891) (3356:3356:3356))
        (PORT d[7] (3306:3306:3306) (3784:3784:3784))
        (PORT d[8] (2628:2628:2628) (3069:3069:3069))
        (PORT d[9] (3960:3960:3960) (4513:4513:4513))
        (PORT d[10] (2611:2611:2611) (3037:3037:3037))
        (PORT d[11] (2611:2611:2611) (3038:3038:3038))
        (PORT d[12] (3855:3855:3855) (4414:4414:4414))
        (PORT clk (1385:1385:1385) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (PORT d[0] (2508:2508:2508) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2754:2754:2754))
        (PORT d[1] (2894:2894:2894) (3334:3334:3334))
        (PORT d[2] (1846:1846:1846) (2198:2198:2198))
        (PORT d[3] (4470:4470:4470) (5166:5166:5166))
        (PORT d[4] (3822:3822:3822) (4419:4419:4419))
        (PORT d[5] (3519:3519:3519) (4071:4071:4071))
        (PORT d[6] (2687:2687:2687) (3049:3049:3049))
        (PORT d[7] (2789:2789:2789) (3238:3238:3238))
        (PORT d[8] (2398:2398:2398) (2794:2794:2794))
        (PORT d[9] (3190:3190:3190) (3719:3719:3719))
        (PORT d[10] (1847:1847:1847) (2167:2167:2167))
        (PORT d[11] (1954:1954:1954) (2292:2292:2292))
        (PORT d[12] (3013:3013:3013) (3474:3474:3474))
        (PORT clk (1316:1316:1316) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1309:1309:1309))
        (PORT d[0] (977:977:977) (1106:1106:1106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (823:823:823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (823:823:823))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (823:823:823))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (799:799:799))
        (PORT datab (1043:1043:1043) (1228:1228:1228))
        (PORT datac (938:938:938) (1090:1090:1090))
        (PORT datad (1219:1219:1219) (1406:1406:1406))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2227:2227:2227))
        (PORT d[1] (1702:1702:1702) (1950:1950:1950))
        (PORT d[2] (2393:2393:2393) (2834:2834:2834))
        (PORT d[3] (2657:2657:2657) (3044:3044:3044))
        (PORT d[4] (2087:2087:2087) (2406:2406:2406))
        (PORT d[5] (2453:2453:2453) (2838:2838:2838))
        (PORT d[6] (1504:1504:1504) (1794:1794:1794))
        (PORT d[7] (1852:1852:1852) (2115:2115:2115))
        (PORT d[8] (2289:2289:2289) (2695:2695:2695))
        (PORT d[9] (1800:1800:1800) (2071:2071:2071))
        (PORT d[10] (2591:2591:2591) (3024:3024:3024))
        (PORT d[11] (1518:1518:1518) (1787:1787:1787))
        (PORT d[12] (1761:1761:1761) (2019:2019:2019))
        (PORT clk (1355:1355:1355) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1348:1348:1348))
        (PORT d[0] (1389:1389:1389) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (760:760:760))
        (PORT datab (1044:1044:1044) (1228:1228:1228))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1075:1075:1075) (1232:1232:1232))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (748:748:748))
        (PORT datab (1035:1035:1035) (1233:1233:1233))
        (PORT datac (274:274:274) (309:309:309))
        (PORT datad (491:491:491) (569:569:569))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2621:2621:2621))
        (PORT d[1] (3030:3030:3030) (3428:3428:3428))
        (PORT d[2] (2687:2687:2687) (3102:3102:3102))
        (PORT d[3] (4045:4045:4045) (4665:4665:4665))
        (PORT d[4] (3638:3638:3638) (4230:4230:4230))
        (PORT d[5] (3174:3174:3174) (3669:3669:3669))
        (PORT d[6] (2367:2367:2367) (2775:2775:2775))
        (PORT d[7] (3137:3137:3137) (3600:3600:3600))
        (PORT d[8] (2072:2072:2072) (2440:2440:2440))
        (PORT d[9] (1635:1635:1635) (1907:1907:1907))
        (PORT d[10] (3299:3299:3299) (3818:3818:3818))
        (PORT d[11] (2260:2260:2260) (2667:2667:2667))
        (PORT d[12] (2119:2119:2119) (2458:2458:2458))
        (PORT clk (1352:1352:1352) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1345:1345:1345))
        (PORT d[0] (1300:1300:1300) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1842:1842:1842))
        (PORT d[1] (2190:2190:2190) (2478:2478:2478))
        (PORT d[2] (2103:2103:2103) (2430:2430:2430))
        (PORT d[3] (3083:3083:3083) (3549:3549:3549))
        (PORT d[4] (2875:2875:2875) (3345:3345:3345))
        (PORT d[5] (2432:2432:2432) (2818:2818:2818))
        (PORT d[6] (1639:1639:1639) (1940:1940:1940))
        (PORT d[7] (2436:2436:2436) (2801:2801:2801))
        (PORT d[8] (1370:1370:1370) (1629:1629:1629))
        (PORT d[9] (1871:1871:1871) (2186:2186:2186))
        (PORT d[10] (2569:2569:2569) (2985:2985:2985))
        (PORT d[11] (2481:2481:2481) (2933:2933:2933))
        (PORT d[12] (2385:2385:2385) (2755:2755:2755))
        (PORT clk (1356:1356:1356) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1347:1347:1347))
        (PORT d[0] (1660:1660:1660) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1129:1129:1129))
        (PORT datab (1154:1154:1154) (1348:1348:1348))
        (PORT datac (1334:1334:1334) (1554:1554:1554))
        (PORT datad (1181:1181:1181) (1379:1379:1379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (2283:2283:2283))
        (PORT d[1] (3017:3017:3017) (3501:3501:3501))
        (PORT d[2] (2571:2571:2571) (3026:3026:3026))
        (PORT d[3] (2957:2957:2957) (3407:3407:3407))
        (PORT d[4] (2619:2619:2619) (3014:3014:3014))
        (PORT d[5] (2541:2541:2541) (2926:2926:2926))
        (PORT d[6] (2507:2507:2507) (2950:2950:2950))
        (PORT d[7] (2769:2769:2769) (3179:3179:3179))
        (PORT d[8] (2653:2653:2653) (3119:3119:3119))
        (PORT d[9] (2857:2857:2857) (3282:3282:3282))
        (PORT d[10] (1873:1873:1873) (2196:2196:2196))
        (PORT d[11] (2556:2556:2556) (2952:2952:2952))
        (PORT d[12] (2567:2567:2567) (2948:2948:2948))
        (PORT clk (1320:1320:1320) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (PORT d[0] (1436:1436:1436) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (2017:2017:2017))
        (PORT d[1] (1872:1872:1872) (2142:2142:2142))
        (PORT d[2] (2209:2209:2209) (2626:2626:2626))
        (PORT d[3] (2803:2803:2803) (3200:3200:3200))
        (PORT d[4] (2101:2101:2101) (2423:2423:2423))
        (PORT d[5] (2453:2453:2453) (2836:2836:2836))
        (PORT d[6] (1648:1648:1648) (1949:1949:1949))
        (PORT d[7] (2038:2038:2038) (2330:2330:2330))
        (PORT d[8] (2114:2114:2114) (2492:2492:2492))
        (PORT d[9] (1890:1890:1890) (2213:2213:2213))
        (PORT d[10] (2546:2546:2546) (2966:2966:2966))
        (PORT d[11] (1699:1699:1699) (1992:1992:1992))
        (PORT d[12] (1924:1924:1924) (2208:2208:2208))
        (PORT clk (1372:1372:1372) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1365:1365:1365))
        (PORT d[0] (1724:1724:1724) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1014:1014:1014) (1179:1179:1179))
        (PORT datac (1334:1334:1334) (1554:1554:1554))
        (PORT datad (981:981:981) (1125:1125:1125))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2325:2325:2325))
        (PORT d[1] (3124:3124:3124) (3611:3611:3611))
        (PORT d[2] (1407:1407:1407) (1678:1678:1678))
        (PORT d[3] (3015:3015:3015) (3478:3478:3478))
        (PORT d[4] (2529:2529:2529) (2931:2931:2931))
        (PORT d[5] (3398:3398:3398) (3936:3936:3936))
        (PORT d[6] (2517:2517:2517) (2932:2932:2932))
        (PORT d[7] (2939:2939:2939) (3369:3369:3369))
        (PORT d[8] (2635:2635:2635) (3084:3084:3084))
        (PORT d[9] (3578:3578:3578) (4077:4077:4077))
        (PORT d[10] (2231:2231:2231) (2599:2599:2599))
        (PORT d[11] (2242:2242:2242) (2619:2619:2619))
        (PORT d[12] (3359:3359:3359) (3861:3861:3861))
        (PORT clk (1363:1363:1363) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
        (PORT d[0] (1459:1459:1459) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2876:2876:2876))
        (PORT d[1] (2830:2830:2830) (3284:3284:3284))
        (PORT d[2] (2223:2223:2223) (2629:2629:2629))
        (PORT d[3] (2939:2939:2939) (3375:3375:3375))
        (PORT d[4] (2460:2460:2460) (2830:2830:2830))
        (PORT d[5] (3227:3227:3227) (3719:3719:3719))
        (PORT d[6] (2492:2492:2492) (2934:2934:2934))
        (PORT d[7] (2580:2580:2580) (2960:2960:2960))
        (PORT d[8] (2636:2636:2636) (3098:3098:3098))
        (PORT d[9] (2697:2697:2697) (3101:3101:3101))
        (PORT d[10] (1706:1706:1706) (2006:2006:2006))
        (PORT d[11] (2396:2396:2396) (2777:2777:2777))
        (PORT d[12] (2912:2912:2912) (3328:3328:3328))
        (PORT clk (1298:1298:1298) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1292:1292:1292))
        (PORT d[0] (1586:1586:1586) (1756:1756:1756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (806:806:806))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (806:806:806))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1581:1581:1581))
        (PORT datab (1155:1155:1155) (1349:1349:1349))
        (PORT datac (930:930:930) (1077:1077:1077))
        (PORT datad (1015:1015:1015) (1178:1178:1178))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1836:1836:1836))
        (PORT d[1] (2611:2611:2611) (3014:3014:3014))
        (PORT d[2] (1557:1557:1557) (1834:1834:1834))
        (PORT d[3] (3757:3757:3757) (4351:4351:4351))
        (PORT d[4] (3100:3100:3100) (3589:3589:3589))
        (PORT d[5] (3247:3247:3247) (3774:3774:3774))
        (PORT d[6] (2776:2776:2776) (3158:3158:3158))
        (PORT d[7] (2604:2604:2604) (3024:3024:3024))
        (PORT d[8] (2065:2065:2065) (2446:2446:2446))
        (PORT d[9] (2544:2544:2544) (2992:2992:2992))
        (PORT d[10] (1899:1899:1899) (2238:2238:2238))
        (PORT d[11] (2173:2173:2173) (2556:2556:2556))
        (PORT d[12] (3416:3416:3416) (3938:3938:3938))
        (PORT clk (1361:1361:1361) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (PORT d[0] (1733:1733:1733) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2631:2631:2631))
        (PORT d[1] (2055:2055:2055) (2346:2346:2346))
        (PORT d[2] (2752:2752:2752) (3236:3236:3236))
        (PORT d[3] (2720:2720:2720) (3118:3118:3118))
        (PORT d[4] (2439:2439:2439) (2799:2799:2799))
        (PORT d[5] (2444:2444:2444) (2828:2828:2828))
        (PORT d[6] (1272:1272:1272) (1516:1516:1516))
        (PORT d[7] (2001:2001:2001) (2286:2286:2286))
        (PORT d[8] (2646:2646:2646) (3104:3104:3104))
        (PORT d[9] (1794:1794:1794) (2066:2066:2066))
        (PORT d[10] (1678:1678:1678) (1963:1963:1963))
        (PORT d[11] (1495:1495:1495) (1761:1761:1761))
        (PORT d[12] (1715:1715:1715) (1963:1963:1963))
        (PORT clk (1339:1339:1339) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (PORT d[0] (1237:1237:1237) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1331:1331:1331) (1559:1559:1559))
        (PORT datac (1332:1332:1332) (1552:1552:1552))
        (PORT datad (527:527:527) (603:603:603))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1239:1239:1239))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (806:806:806) (947:947:947))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2509:2509:2509))
        (PORT d[1] (1899:1899:1899) (2167:2167:2167))
        (PORT d[2] (990:990:990) (1186:1186:1186))
        (PORT d[3] (3154:3154:3154) (3632:3632:3632))
        (PORT d[4] (2822:2822:2822) (3244:3244:3244))
        (PORT d[5] (3562:3562:3562) (4091:4091:4091))
        (PORT d[6] (1823:1823:1823) (2150:2150:2150))
        (PORT d[7] (2953:2953:2953) (3389:3389:3389))
        (PORT d[8] (1824:1824:1824) (2129:2129:2129))
        (PORT d[9] (3062:3062:3062) (3522:3522:3522))
        (PORT d[10] (1687:1687:1687) (1982:1982:1982))
        (PORT d[11] (1700:1700:1700) (2011:2011:2011))
        (PORT d[12] (2773:2773:2773) (3190:3190:3190))
        (PORT clk (1354:1354:1354) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
        (PORT d[0] (771:771:771) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1103:1103:1103))
        (PORT datab (359:359:359) (413:413:413))
        (PORT datac (972:972:972) (1139:1139:1139))
        (PORT datad (364:364:364) (427:427:427))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (984:984:984))
        (PORT datab (673:673:673) (767:767:767))
        (PORT datac (925:925:925) (1107:1107:1107))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2745:2745:2745))
        (PORT d[1] (2482:2482:2482) (2870:2870:2870))
        (PORT d[2] (1725:1725:1725) (1996:1996:1996))
        (PORT d[3] (4195:4195:4195) (4844:4844:4844))
        (PORT d[4] (4957:4957:4957) (5746:5746:5746))
        (PORT d[5] (3565:3565:3565) (4121:4121:4121))
        (PORT d[6] (2639:2639:2639) (3085:3085:3085))
        (PORT d[7] (3528:3528:3528) (4064:4064:4064))
        (PORT d[8] (2379:2379:2379) (2785:2785:2785))
        (PORT d[9] (2563:2563:2563) (2974:2974:2974))
        (PORT d[10] (2745:2745:2745) (3170:3170:3170))
        (PORT d[11] (2755:2755:2755) (3214:3214:3214))
        (PORT d[12] (2448:2448:2448) (2828:2828:2828))
        (PORT clk (1382:1382:1382) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1373:1373:1373))
        (PORT d[0] (1438:1438:1438) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (2213:2213:2213))
        (PORT d[1] (2624:2624:2624) (2981:2981:2981))
        (PORT d[2] (2105:2105:2105) (2411:2411:2411))
        (PORT d[3] (1888:1888:1888) (2158:2158:2158))
        (PORT d[4] (2093:2093:2093) (2382:2382:2382))
        (PORT d[5] (2007:2007:2007) (2301:2301:2301))
        (PORT d[6] (1768:1768:1768) (2079:2079:2079))
        (PORT d[7] (2713:2713:2713) (3084:3084:3084))
        (PORT d[8] (2373:2373:2373) (2789:2789:2789))
        (PORT d[9] (2393:2393:2393) (2787:2787:2787))
        (PORT d[10] (2822:2822:2822) (3283:3283:3283))
        (PORT d[11] (2447:2447:2447) (2865:2865:2865))
        (PORT d[12] (2127:2127:2127) (2469:2469:2469))
        (PORT clk (1338:1338:1338) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (PORT d[0] (1584:1584:1584) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2497:2497:2497))
        (PORT d[1] (1904:1904:1904) (2173:2173:2173))
        (PORT d[2] (2739:2739:2739) (3212:3212:3212))
        (PORT d[3] (3161:3161:3161) (3643:3643:3643))
        (PORT d[4] (2816:2816:2816) (3243:3243:3243))
        (PORT d[5] (2217:2217:2217) (2566:2566:2566))
        (PORT d[6] (1660:1660:1660) (1963:1963:1963))
        (PORT d[7] (2940:2940:2940) (3369:3369:3369))
        (PORT d[8] (1671:1671:1671) (1963:1963:1963))
        (PORT d[9] (3062:3062:3062) (3521:3521:3521))
        (PORT d[10] (2053:2053:2053) (2399:2399:2399))
        (PORT d[11] (1823:1823:1823) (2146:2146:2146))
        (PORT d[12] (2405:2405:2405) (2752:2752:2752))
        (PORT clk (1342:1342:1342) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
        (PORT d[0] (1561:1561:1561) (1755:1755:1755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1517:1517:1517))
        (PORT d[1] (1166:1166:1166) (1333:1333:1333))
        (PORT d[2] (950:950:950) (1126:1126:1126))
        (PORT d[3] (3357:3357:3357) (3877:3877:3877))
        (PORT d[4] (3526:3526:3526) (4053:4053:4053))
        (PORT d[5] (4240:4240:4240) (4882:4882:4882))
        (PORT d[6] (2399:2399:2399) (2808:2808:2808))
        (PORT d[7] (3517:3517:3517) (4066:4066:4066))
        (PORT d[8] (2391:2391:2391) (2789:2789:2789))
        (PORT d[9] (3916:3916:3916) (4545:4545:4545))
        (PORT d[10] (2444:2444:2444) (2851:2851:2851))
        (PORT d[11] (1538:1538:1538) (1803:1803:1803))
        (PORT d[12] (2635:2635:2635) (3031:3031:3031))
        (PORT clk (1371:1371:1371) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
        (PORT d[0] (2736:2736:2736) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (531:531:531))
        (PORT datab (919:919:919) (1065:1065:1065))
        (PORT datac (891:891:891) (1020:1020:1020))
        (PORT datad (169:169:169) (223:223:223))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1522:1522:1522))
        (PORT datab (1119:1119:1119) (1268:1268:1268))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (161:161:161) (215:215:215))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (2025:2025:2025))
        (PORT d[1] (2605:2605:2605) (2934:2934:2934))
        (PORT d[2] (2311:2311:2311) (2675:2675:2675))
        (PORT d[3] (3474:3474:3474) (4006:4006:4006))
        (PORT d[4] (3250:3250:3250) (3778:3778:3778))
        (PORT d[5] (2428:2428:2428) (2806:2806:2806))
        (PORT d[6] (1996:1996:1996) (2350:2350:2350))
        (PORT d[7] (2613:2613:2613) (3003:3003:3003))
        (PORT d[8] (1538:1538:1538) (1827:1827:1827))
        (PORT d[9] (2217:2217:2217) (2581:2581:2581))
        (PORT d[10] (2917:2917:2917) (3378:3378:3378))
        (PORT d[11] (2803:2803:2803) (3299:3299:3299))
        (PORT d[12] (2575:2575:2575) (2966:2966:2966))
        (PORT clk (1319:1319:1319) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1312:1312:1312))
        (PORT d[0] (2893:2893:2893) (3353:3353:3353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1636:1636:1636))
        (PORT d[1] (2783:2783:2783) (3205:3205:3205))
        (PORT d[2] (1569:1569:1569) (1856:1856:1856))
        (PORT d[3] (4084:4084:4084) (4715:4715:4715))
        (PORT d[4] (3091:3091:3091) (3575:3575:3575))
        (PORT d[5] (3569:3569:3569) (4136:4136:4136))
        (PORT d[6] (3094:3094:3094) (3512:3512:3512))
        (PORT d[7] (2969:2969:2969) (3441:3441:3441))
        (PORT d[8] (2274:2274:2274) (2679:2679:2679))
        (PORT d[9] (2861:2861:2861) (3345:3345:3345))
        (PORT d[10] (2205:2205:2205) (2578:2578:2578))
        (PORT d[11] (2530:2530:2530) (2961:2961:2961))
        (PORT d[12] (3244:3244:3244) (3741:3741:3741))
        (PORT clk (1334:1334:1334) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
        (PORT d[0] (1329:1329:1329) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2546:2546:2546))
        (PORT d[1] (3016:3016:3016) (3497:3497:3497))
        (PORT d[2] (1983:1983:1983) (2336:2336:2336))
        (PORT d[3] (4380:4380:4380) (5082:5082:5082))
        (PORT d[4] (3705:3705:3705) (4293:4293:4293))
        (PORT d[5] (2658:2658:2658) (3066:3066:3066))
        (PORT d[6] (2430:2430:2430) (2879:2879:2879))
        (PORT d[7] (2507:2507:2507) (2905:2905:2905))
        (PORT d[8] (2125:2125:2125) (2509:2509:2509))
        (PORT d[9] (2116:2116:2116) (2475:2475:2475))
        (PORT d[10] (2191:2191:2191) (2538:2538:2538))
        (PORT d[11] (2804:2804:2804) (3311:3311:3311))
        (PORT d[12] (2385:2385:2385) (2752:2752:2752))
        (PORT clk (1395:1395:1395) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1389:1389:1389))
        (PORT d[0] (1874:1874:1874) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (532:532:532))
        (PORT datab (184:184:184) (249:249:249))
        (PORT datac (1232:1232:1232) (1419:1419:1419))
        (PORT datad (974:974:974) (1129:1129:1129))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2552:2552:2552))
        (PORT d[1] (1823:1823:1823) (2096:2096:2096))
        (PORT d[2] (1799:1799:1799) (2090:2090:2090))
        (PORT d[3] (1456:1456:1456) (1678:1678:1678))
        (PORT d[4] (4127:4127:4127) (4788:4788:4788))
        (PORT d[5] (3763:3763:3763) (4303:4303:4303))
        (PORT d[6] (2657:2657:2657) (3148:3148:3148))
        (PORT d[7] (2917:2917:2917) (3393:3393:3393))
        (PORT d[8] (1582:1582:1582) (1869:1869:1869))
        (PORT d[9] (2503:2503:2503) (2919:2919:2919))
        (PORT d[10] (3414:3414:3414) (3936:3936:3936))
        (PORT d[11] (1860:1860:1860) (2195:2195:2195))
        (PORT d[12] (2894:2894:2894) (3358:3358:3358))
        (PORT clk (1372:1372:1372) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1365:1365:1365))
        (PORT d[0] (1132:1132:1132) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1695:1695:1695))
        (PORT datab (185:185:185) (250:250:250))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (806:806:806) (919:919:919))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (964:964:964))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (212:212:212) (264:264:264))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2696:2696:2696))
        (PORT d[1] (3880:3880:3880) (4461:4461:4461))
        (PORT d[2] (1737:1737:1737) (2041:2041:2041))
        (PORT d[3] (3352:3352:3352) (3875:3875:3875))
        (PORT d[4] (2913:2913:2913) (3377:3377:3377))
        (PORT d[5] (4078:4078:4078) (4706:4706:4706))
        (PORT d[6] (3254:3254:3254) (3775:3775:3775))
        (PORT d[7] (3658:3658:3658) (4185:4185:4185))
        (PORT d[8] (3175:3175:3175) (3700:3700:3700))
        (PORT d[9] (4168:4168:4168) (4755:4755:4755))
        (PORT d[10] (2808:2808:2808) (3259:3259:3259))
        (PORT d[11] (2955:2955:2955) (3424:3424:3424))
        (PORT d[12] (3784:3784:3784) (4363:4363:4363))
        (PORT clk (1399:1399:1399) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1391:1391:1391))
        (PORT d[0] (1563:1563:1563) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2818:2818:2818))
        (PORT d[1] (3460:3460:3460) (4006:4006:4006))
        (PORT d[2] (2609:2609:2609) (3076:3076:3076))
        (PORT d[3] (4597:4597:4597) (5345:5345:5345))
        (PORT d[4] (3960:3960:3960) (4615:4615:4615))
        (PORT d[5] (3227:3227:3227) (3733:3733:3733))
        (PORT d[6] (1517:1517:1517) (1739:1739:1739))
        (PORT d[7] (1272:1272:1272) (1484:1484:1484))
        (PORT d[8] (2839:2839:2839) (3319:3319:3319))
        (PORT d[9] (2532:2532:2532) (2970:2970:2970))
        (PORT d[10] (1925:1925:1925) (2276:2276:2276))
        (PORT d[11] (3380:3380:3380) (3978:3978:3978))
        (PORT d[12] (2875:2875:2875) (3328:3328:3328))
        (PORT clk (1341:1341:1341) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1335:1335:1335))
        (PORT d[0] (1166:1166:1166) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (265:265:265))
        (PORT datab (885:885:885) (1045:1045:1045))
        (PORT datac (676:676:676) (809:809:809))
        (PORT datad (839:839:839) (982:982:982))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2344:2344:2344))
        (PORT d[1] (3446:3446:3446) (3998:3998:3998))
        (PORT d[2] (1828:1828:1828) (2134:2134:2134))
        (PORT d[3] (4947:4947:4947) (5736:5736:5736))
        (PORT d[4] (4073:4073:4073) (4724:4724:4724))
        (PORT d[5] (3653:3653:3653) (4193:4193:4193))
        (PORT d[6] (2485:2485:2485) (2948:2948:2948))
        (PORT d[7] (2727:2727:2727) (3171:3171:3171))
        (PORT d[8] (1386:1386:1386) (1636:1636:1636))
        (PORT d[9] (2333:2333:2333) (2729:2729:2729))
        (PORT d[10] (3224:3224:3224) (3722:3722:3722))
        (PORT d[11] (3303:3303:3303) (3880:3880:3880))
        (PORT d[12] (2874:2874:2874) (3339:3339:3339))
        (PORT clk (1355:1355:1355) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
        (PORT d[0] (907:907:907) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2850:2850:2850))
        (PORT d[1] (1047:1047:1047) (1200:1200:1200))
        (PORT d[2] (1025:1025:1025) (1185:1185:1185))
        (PORT d[3] (1598:1598:1598) (1837:1837:1837))
        (PORT d[4] (1070:1070:1070) (1238:1238:1238))
        (PORT d[5] (2723:2723:2723) (3101:3101:3101))
        (PORT d[6] (1374:1374:1374) (1623:1623:1623))
        (PORT d[7] (3246:3246:3246) (3692:3692:3692))
        (PORT d[8] (1228:1228:1228) (1415:1415:1415))
        (PORT d[9] (1271:1271:1271) (1468:1468:1468))
        (PORT d[10] (1191:1191:1191) (1363:1363:1363))
        (PORT d[11] (1066:1066:1066) (1231:1231:1231))
        (PORT d[12] (1138:1138:1138) (1315:1315:1315))
        (PORT clk (1380:1380:1380) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1374:1374:1374))
        (PORT d[0] (1635:1635:1635) (1863:1863:1863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (830:830:830))
        (PORT datab (748:748:748) (867:867:867))
        (PORT datac (164:164:164) (225:225:225))
        (PORT datad (745:745:745) (845:845:845))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (203:203:203) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (2202:2202:2202))
        (PORT d[1] (2677:2677:2677) (3028:3028:3028))
        (PORT d[2] (2314:2314:2314) (2676:2676:2676))
        (PORT d[3] (3496:3496:3496) (4036:4036:4036))
        (PORT d[4] (3268:3268:3268) (3801:3801:3801))
        (PORT d[5] (2820:2820:2820) (3267:3267:3267))
        (PORT d[6] (2003:2003:2003) (2357:2357:2357))
        (PORT d[7] (2606:2606:2606) (2996:2996:2996))
        (PORT d[8] (1539:1539:1539) (1828:1828:1828))
        (PORT d[9] (2244:2244:2244) (2617:2617:2617))
        (PORT d[10] (2924:2924:2924) (3385:3385:3385))
        (PORT d[11] (2829:2829:2829) (3329:3329:3329))
        (PORT d[12] (2575:2575:2575) (2967:2967:2967))
        (PORT clk (1312:1312:1312) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1306:1306:1306))
        (PORT d[0] (1748:1748:1748) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (819:819:819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2418:2418:2418))
        (PORT d[1] (2631:2631:2631) (2988:2988:2988))
        (PORT d[2] (2292:2292:2292) (2615:2615:2615))
        (PORT d[3] (1918:1918:1918) (2195:2195:2195))
        (PORT d[4] (2266:2266:2266) (2578:2578:2578))
        (PORT d[5] (2342:2342:2342) (2666:2666:2666))
        (PORT d[6] (1954:1954:1954) (2297:2297:2297))
        (PORT d[7] (2878:2878:2878) (3272:3272:3272))
        (PORT d[8] (2361:2361:2361) (2774:2774:2774))
        (PORT d[9] (2456:2456:2456) (2876:2876:2876))
        (PORT d[10] (2841:2841:2841) (3303:3303:3303))
        (PORT d[11] (2450:2450:2450) (2872:2872:2872))
        (PORT d[12] (2139:2139:2139) (2485:2485:2485))
        (PORT clk (1344:1344:1344) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (PORT d[0] (1452:1452:1452) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (831:831:831))
        (PORT datab (1076:1076:1076) (1236:1236:1236))
        (PORT datac (169:169:169) (232:232:232))
        (PORT datad (1187:1187:1187) (1343:1343:1343))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1688:1688:1688))
        (PORT d[1] (1356:1356:1356) (1551:1551:1551))
        (PORT d[2] (1087:1087:1087) (1282:1282:1282))
        (PORT d[3] (3509:3509:3509) (4049:4049:4049))
        (PORT d[4] (3371:3371:3371) (3881:3881:3881))
        (PORT d[5] (2952:2952:2952) (3411:3411:3411))
        (PORT d[6] (2227:2227:2227) (2612:2612:2612))
        (PORT d[7] (3523:3523:3523) (4069:4069:4069))
        (PORT d[8] (2426:2426:2426) (2833:2833:2833))
        (PORT d[9] (4086:4086:4086) (4736:4736:4736))
        (PORT d[10] (2245:2245:2245) (2621:2621:2621))
        (PORT d[11] (1725:1725:1725) (2010:2010:2010))
        (PORT d[12] (2807:2807:2807) (3224:3224:3224))
        (PORT clk (1381:1381:1381) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1373:1373:1373))
        (PORT d[0] (1536:1536:1536) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (3297:3297:3297))
        (PORT d[1] (2477:2477:2477) (2861:2861:2861))
        (PORT d[2] (1596:1596:1596) (1867:1867:1867))
        (PORT d[3] (4129:4129:4129) (4789:4789:4789))
        (PORT d[4] (4325:4325:4325) (5025:5025:5025))
        (PORT d[5] (3384:3384:3384) (3906:3906:3906))
        (PORT d[6] (2042:2042:2042) (2429:2429:2429))
        (PORT d[7] (2726:2726:2726) (3160:3160:3160))
        (PORT d[8] (2040:2040:2040) (2386:2386:2386))
        (PORT d[9] (2234:2234:2234) (2624:2624:2624))
        (PORT d[10] (2446:2446:2446) (2852:2852:2852))
        (PORT d[11] (2789:2789:2789) (3289:3289:3289))
        (PORT d[12] (2181:2181:2181) (2521:2521:2521))
        (PORT clk (1337:1337:1337) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1329:1329:1329))
        (PORT d[0] (2500:2500:2500) (2873:2873:2873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (830:830:830))
        (PORT datab (718:718:718) (834:834:834))
        (PORT datac (165:165:165) (227:227:227))
        (PORT datad (1305:1305:1305) (1535:1535:1535))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (202:202:202) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (405:405:405) (506:506:506))
        (PORT datac (214:214:214) (267:267:267))
        (PORT datad (313:313:313) (361:361:361))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (534:534:534))
        (PORT datab (633:633:633) (758:758:758))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (725:725:725) (857:857:857))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2499:2499:2499))
        (PORT d[1] (3180:3180:3180) (3679:3679:3679))
        (PORT d[2] (2754:2754:2754) (3234:3234:3234))
        (PORT d[3] (3138:3138:3138) (3614:3614:3614))
        (PORT d[4] (2799:2799:2799) (3223:3223:3223))
        (PORT d[5] (2376:2376:2376) (2736:2736:2736))
        (PORT d[6] (1659:1659:1659) (1962:1962:1962))
        (PORT d[7] (2931:2931:2931) (3359:3359:3359))
        (PORT d[8] (2829:2829:2829) (3317:3317:3317))
        (PORT d[9] (3031:3031:3031) (3479:3479:3479))
        (PORT d[10] (1653:1653:1653) (1936:1936:1936))
        (PORT d[11] (1666:1666:1666) (1969:1969:1969))
        (PORT d[12] (2410:2410:2410) (2764:2764:2764))
        (PORT clk (1345:1345:1345) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
        (PORT d[0] (1214:1214:1214) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2853:2853:2853))
        (PORT d[1] (3201:3201:3201) (3622:3622:3622))
        (PORT d[2] (2865:2865:2865) (3305:3305:3305))
        (PORT d[3] (4233:4233:4233) (4880:4880:4880))
        (PORT d[4] (3823:3823:3823) (4444:4444:4444))
        (PORT d[5] (2406:2406:2406) (2786:2786:2786))
        (PORT d[6] (2529:2529:2529) (2954:2954:2954))
        (PORT d[7] (3314:3314:3314) (3802:3802:3802))
        (PORT d[8] (2255:2255:2255) (2649:2649:2649))
        (PORT d[9] (1814:1814:1814) (2111:2111:2111))
        (PORT d[10] (3473:3473:3473) (4015:4015:4015))
        (PORT d[11] (2447:2447:2447) (2881:2881:2881))
        (PORT d[12] (2298:2298:2298) (2661:2661:2661))
        (PORT clk (1364:1364:1364) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1358:1358:1358))
        (PORT d[0] (1182:1182:1182) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (3047:3047:3047))
        (PORT d[1] (2061:2061:2061) (2357:2357:2357))
        (PORT d[2] (1219:1219:1219) (1417:1417:1417))
        (PORT d[3] (2905:2905:2905) (3333:3333:3333))
        (PORT d[4] (1179:1179:1179) (1355:1355:1355))
        (PORT d[5] (2622:2622:2622) (3025:3025:3025))
        (PORT d[6] (1301:1301:1301) (1555:1555:1555))
        (PORT d[7] (2232:2232:2232) (2554:2554:2554))
        (PORT d[8] (1263:1263:1263) (1480:1480:1480))
        (PORT d[9] (2141:2141:2141) (2456:2456:2456))
        (PORT d[10] (1851:1851:1851) (2155:2155:2155))
        (PORT d[11] (1309:1309:1309) (1543:1543:1543))
        (PORT d[12] (1914:1914:1914) (2195:2195:2195))
        (PORT clk (1360:1360:1360) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1353:1353:1353))
        (PORT d[0] (1247:1247:1247) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2374:2374:2374))
        (PORT d[1] (2595:2595:2595) (2997:2997:2997))
        (PORT d[2] (1671:1671:1671) (1986:1986:1986))
        (PORT d[3] (3980:3980:3980) (4620:4620:4620))
        (PORT d[4] (3492:3492:3492) (4050:4050:4050))
        (PORT d[5] (2993:2993:2993) (3463:3463:3463))
        (PORT d[6] (2316:2316:2316) (2631:2631:2631))
        (PORT d[7] (2408:2408:2408) (2804:2804:2804))
        (PORT d[8] (1856:1856:1856) (2181:2181:2181))
        (PORT d[9] (2815:2815:2815) (3285:3285:3285))
        (PORT d[10] (1877:1877:1877) (2200:2200:2200))
        (PORT d[11] (1937:1937:1937) (2265:2265:2265))
        (PORT d[12] (3181:3181:3181) (3652:3652:3652))
        (PORT clk (1351:1351:1351) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (PORT d[0] (2262:2262:2262) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (880:880:880))
        (PORT datab (812:812:812) (927:927:927))
        (PORT datac (689:689:689) (816:816:816))
        (PORT datad (1176:1176:1176) (1367:1367:1367))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (887:887:887))
        (PORT datab (1050:1050:1050) (1227:1227:1227))
        (PORT datac (928:928:928) (1081:1081:1081))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2596:2596:2596))
        (PORT d[1] (2913:2913:2913) (3385:3385:3385))
        (PORT d[2] (2069:2069:2069) (2458:2458:2458))
        (PORT d[3] (4715:4715:4715) (5465:5465:5465))
        (PORT d[4] (3565:3565:3565) (4158:4158:4158))
        (PORT d[5] (3038:3038:3038) (3519:3519:3519))
        (PORT d[6] (1808:1808:1808) (2058:2058:2058))
        (PORT d[7] (1815:1815:1815) (2099:2099:2099))
        (PORT d[8] (2294:2294:2294) (2694:2694:2694))
        (PORT d[9] (2251:2251:2251) (2646:2646:2646))
        (PORT d[10] (2375:2375:2375) (2780:2780:2780))
        (PORT d[11] (2835:2835:2835) (3350:3350:3350))
        (PORT d[12] (2322:2322:2322) (2702:2702:2702))
        (PORT clk (1370:1370:1370) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1363:1363:1363))
        (PORT d[0] (1528:1528:1528) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2371:2371:2371))
        (PORT d[1] (2580:2580:2580) (2977:2977:2977))
        (PORT d[2] (1862:1862:1862) (2216:2216:2216))
        (PORT d[3] (3971:3971:3971) (4609:4609:4609))
        (PORT d[4] (3513:3513:3513) (4077:4077:4077))
        (PORT d[5] (3006:3006:3006) (3481:3481:3481))
        (PORT d[6] (2316:2316:2316) (2626:2626:2626))
        (PORT d[7] (2421:2421:2421) (2820:2820:2820))
        (PORT d[8] (2050:2050:2050) (2405:2405:2405))
        (PORT d[9] (2829:2829:2829) (3306:3306:3306))
        (PORT d[10] (1901:1901:1901) (2234:2234:2234))
        (PORT d[11] (2056:2056:2056) (2397:2397:2397))
        (PORT d[12] (2364:2364:2364) (2750:2750:2750))
        (PORT clk (1345:1345:1345) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (PORT d[0] (1592:1592:1592) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1199:1199:1199))
        (PORT datab (851:851:851) (1004:1004:1004))
        (PORT datac (819:819:819) (963:963:963))
        (PORT datad (928:928:928) (1081:1081:1081))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2439:2439:2439))
        (PORT d[1] (1885:1885:1885) (2158:2158:2158))
        (PORT d[2] (2401:2401:2401) (2842:2842:2842))
        (PORT d[3] (2370:2370:2370) (2722:2722:2722))
        (PORT d[4] (2104:2104:2104) (2426:2426:2426))
        (PORT d[5] (2453:2453:2453) (2836:2836:2836))
        (PORT d[6] (1684:1684:1684) (1994:1994:1994))
        (PORT d[7] (1821:1821:1821) (2077:2077:2077))
        (PORT d[8] (2452:2452:2452) (2879:2879:2879))
        (PORT d[9] (1973:1973:1973) (2275:2275:2275))
        (PORT d[10] (2747:2747:2747) (3198:3198:3198))
        (PORT d[11] (1514:1514:1514) (1784:1784:1784))
        (PORT d[12] (1902:1902:1902) (2175:2175:2175))
        (PORT clk (1352:1352:1352) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
        (PORT d[0] (2727:2727:2727) (3165:3165:3165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2915:2915:2915))
        (PORT d[1] (1535:1535:1535) (1754:1754:1754))
        (PORT d[2] (3098:3098:3098) (3618:3618:3618))
        (PORT d[3] (3503:3503:3503) (4026:4026:4026))
        (PORT d[4] (3161:3161:3161) (3638:3638:3638))
        (PORT d[5] (2610:2610:2610) (3025:3025:3025))
        (PORT d[6] (2030:2030:2030) (2387:2387:2387))
        (PORT d[7] (3280:3280:3280) (3753:3753:3753))
        (PORT d[8] (2787:2787:2787) (3247:3247:3247))
        (PORT d[9] (3538:3538:3538) (4060:4060:4060))
        (PORT d[10] (2030:2030:2030) (2369:2369:2369))
        (PORT d[11] (2041:2041:2041) (2400:2400:2400))
        (PORT d[12] (3140:3140:3140) (3609:3609:3609))
        (PORT clk (1371:1371:1371) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
        (PORT d[0] (1270:1270:1270) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (710:710:710))
        (PORT datab (946:946:946) (1086:1086:1086))
        (PORT datac (799:799:799) (929:929:929))
        (PORT datad (715:715:715) (858:858:858))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (977:977:977))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (700:700:700) (820:820:820))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (3315:3315:3315))
        (PORT d[1] (2505:2505:2505) (2896:2896:2896))
        (PORT d[2] (1735:1735:1735) (2007:2007:2007))
        (PORT d[3] (4063:4063:4063) (4694:4694:4694))
        (PORT d[4] (4773:4773:4773) (5539:5539:5539))
        (PORT d[5] (3391:3391:3391) (3925:3925:3925))
        (PORT d[6] (2455:2455:2455) (2875:2875:2875))
        (PORT d[7] (3355:3355:3355) (3870:3870:3870))
        (PORT d[8] (2195:2195:2195) (2574:2574:2574))
        (PORT d[9] (2386:2386:2386) (2774:2774:2774))
        (PORT d[10] (2570:2570:2570) (2971:2971:2971))
        (PORT d[11] (2425:2425:2425) (2842:2842:2842))
        (PORT d[12] (2268:2268:2268) (2626:2626:2626))
        (PORT clk (1363:1363:1363) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (PORT d[0] (1370:1370:1370) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (2038:2038:2038))
        (PORT d[1] (2506:2506:2506) (2834:2834:2834))
        (PORT d[2] (2133:2133:2133) (2467:2467:2467))
        (PORT d[3] (3302:3302:3302) (3810:3810:3810))
        (PORT d[4] (3081:3081:3081) (3587:3587:3587))
        (PORT d[5] (2636:2636:2636) (3055:3055:3055))
        (PORT d[6] (1825:1825:1825) (2155:2155:2155))
        (PORT d[7] (2606:2606:2606) (2996:2996:2996))
        (PORT d[8] (1528:1528:1528) (1818:1818:1818))
        (PORT d[9] (2065:2065:2065) (2412:2412:2412))
        (PORT d[10] (2756:2756:2756) (3200:3200:3200))
        (PORT d[11] (2664:2664:2664) (3142:3142:3142))
        (PORT d[12] (2558:2558:2558) (2950:2950:2950))
        (PORT clk (1331:1331:1331) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
        (PORT d[0] (1752:1752:1752) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1473:1473:1473))
        (PORT datab (892:892:892) (1039:1039:1039))
        (PORT datac (1149:1149:1149) (1331:1331:1331))
        (PORT datad (725:725:725) (872:872:872))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2838:2838:2838))
        (PORT d[1] (2647:2647:2647) (3051:3051:3051))
        (PORT d[2] (1594:1594:1594) (1860:1860:1860))
        (PORT d[3] (4304:4304:4304) (4984:4984:4984))
        (PORT d[4] (3817:3817:3817) (4456:4456:4456))
        (PORT d[5] (3014:3014:3014) (3482:3482:3482))
        (PORT d[6] (2258:2258:2258) (2680:2680:2680))
        (PORT d[7] (2348:2348:2348) (2728:2728:2728))
        (PORT d[8] (1689:1689:1689) (1983:1983:1983))
        (PORT d[9] (1903:1903:1903) (2237:2237:2237))
        (PORT d[10] (2099:2099:2099) (2454:2454:2454))
        (PORT d[11] (2781:2781:2781) (3283:3283:3283))
        (PORT d[12] (1993:1993:1993) (2297:2297:2297))
        (PORT clk (1362:1362:1362) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1354:1354:1354))
        (PORT d[0] (2170:2170:2170) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1415:1415:1415))
        (PORT d[1] (1782:1782:1782) (2045:2045:2045))
        (PORT d[2] (1972:1972:1972) (2288:2288:2288))
        (PORT d[3] (1270:1270:1270) (1465:1465:1465))
        (PORT d[4] (1084:1084:1084) (1254:1254:1254))
        (PORT d[5] (3838:3838:3838) (4401:4401:4401))
        (PORT d[6] (2658:2658:2658) (3150:3150:3150))
        (PORT d[7] (3094:3094:3094) (3598:3598:3598))
        (PORT d[8] (1603:1603:1603) (1894:1894:1894))
        (PORT d[9] (2689:2689:2689) (3132:3132:3132))
        (PORT d[10] (1943:1943:1943) (2295:2295:2295))
        (PORT d[11] (3464:3464:3464) (4060:4060:4060))
        (PORT d[12] (3072:3072:3072) (3560:3560:3560))
        (PORT clk (1389:1389:1389) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1379:1379:1379))
        (PORT d[0] (1078:1078:1078) (1210:1210:1210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1546:1546:1546))
        (PORT datab (888:888:888) (1036:1036:1036))
        (PORT datac (348:348:348) (403:403:403))
        (PORT datad (729:729:729) (878:878:878))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (3079:3079:3079))
        (PORT d[1] (2801:2801:2801) (3216:3216:3216))
        (PORT d[2] (1763:1763:1763) (2052:2052:2052))
        (PORT d[3] (4319:4319:4319) (5008:5008:5008))
        (PORT d[4] (4131:4131:4131) (4805:4805:4805))
        (PORT d[5] (3203:3203:3203) (3702:3702:3702))
        (PORT d[6] (2078:2078:2078) (2471:2471:2471))
        (PORT d[7] (2541:2541:2541) (2952:2952:2952))
        (PORT d[8] (1857:1857:1857) (2179:2179:2179))
        (PORT d[9] (2044:2044:2044) (2405:2405:2405))
        (PORT d[10] (2255:2255:2255) (2631:2631:2631))
        (PORT d[11] (2598:2598:2598) (3069:3069:3069))
        (PORT d[12] (1990:1990:1990) (2299:2299:2299))
        (PORT clk (1351:1351:1351) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (PORT d[0] (1313:1313:1313) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1924:1924:1924))
        (PORT d[1] (2295:2295:2295) (2603:2603:2603))
        (PORT d[2] (2205:2205:2205) (2518:2518:2518))
        (PORT d[3] (2197:2197:2197) (2512:2512:2512))
        (PORT d[4] (2455:2455:2455) (2836:2836:2836))
        (PORT d[5] (2180:2180:2180) (2489:2489:2489))
        (PORT d[6] (2159:2159:2159) (2560:2560:2560))
        (PORT d[7] (2169:2169:2169) (2472:2472:2472))
        (PORT d[8] (1793:1793:1793) (2119:2119:2119))
        (PORT d[9] (1856:1856:1856) (2176:2176:2176))
        (PORT d[10] (2644:2644:2644) (3075:3075:3075))
        (PORT d[11] (1888:1888:1888) (2224:2224:2224))
        (PORT d[12] (2329:2329:2329) (2709:2709:2709))
        (PORT clk (1383:1383:1383) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1377:1377:1377))
        (PORT d[0] (1999:1999:1999) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (906:906:906))
        (PORT datab (891:891:891) (1039:1039:1039))
        (PORT datac (1096:1096:1096) (1274:1274:1274))
        (PORT datad (1181:1181:1181) (1364:1364:1364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2489:2489:2489))
        (PORT d[1] (3696:3696:3696) (4253:4253:4253))
        (PORT d[2] (1531:1531:1531) (1804:1804:1804))
        (PORT d[3] (3354:3354:3354) (3885:3885:3885))
        (PORT d[4] (2727:2727:2727) (3153:3153:3153))
        (PORT d[5] (4239:4239:4239) (4886:4886:4886))
        (PORT d[6] (3263:3263:3263) (3782:3782:3782))
        (PORT d[7] (3682:3682:3682) (4243:4243:4243))
        (PORT d[8] (2961:2961:2961) (3449:3449:3449))
        (PORT d[9] (3396:3396:3396) (3945:3945:3945))
        (PORT d[10] (2978:2978:2978) (3453:3453:3453))
        (PORT d[11] (2337:2337:2337) (2730:2730:2730))
        (PORT d[12] (3602:3602:3602) (4155:4155:4155))
        (PORT clk (1398:1398:1398) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1388:1388:1388))
        (PORT d[0] (1360:1360:1360) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2554:2554:2554))
        (PORT d[1] (3050:3050:3050) (3545:3545:3545))
        (PORT d[2] (1824:1824:1824) (2136:2136:2136))
        (PORT d[3] (4327:4327:4327) (5029:5029:5029))
        (PORT d[4] (3600:3600:3600) (4194:4194:4194))
        (PORT d[5] (2817:2817:2817) (3249:3249:3249))
        (PORT d[6] (2450:2450:2450) (2901:2901:2901))
        (PORT d[7] (2363:2363:2363) (2749:2749:2749))
        (PORT d[8] (2557:2557:2557) (2989:2989:2989))
        (PORT d[9] (1948:1948:1948) (2286:2286:2286))
        (PORT d[10] (2514:2514:2514) (2917:2917:2917))
        (PORT d[11] (2796:2796:2796) (3303:3303:3303))
        (PORT d[12] (2528:2528:2528) (2913:2913:2913))
        (PORT clk (1391:1391:1391) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1385:1385:1385))
        (PORT d[0] (1550:1550:1550) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (914:914:914))
        (PORT datab (887:887:887) (1034:1034:1034))
        (PORT datac (1150:1150:1150) (1324:1324:1324))
        (PORT datad (1046:1046:1046) (1206:1206:1206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (827:827:827) (966:966:966))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (826:826:826) (965:965:965))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1408:1408:1408))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (701:701:701) (822:822:822))
        (PORT datad (726:726:726) (839:839:839))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (2126:2126:2126))
        (PORT d[1] (3078:3078:3078) (3578:3578:3578))
        (PORT d[2] (1848:1848:1848) (2155:2155:2155))
        (PORT d[3] (4601:4601:4601) (5349:5349:5349))
        (PORT d[4] (3727:3727:3727) (4339:4339:4339))
        (PORT d[5] (3284:3284:3284) (3771:3771:3771))
        (PORT d[6] (2264:2264:2264) (2686:2686:2686))
        (PORT d[7] (2363:2363:2363) (2748:2748:2748))
        (PORT d[8] (2773:2773:2773) (3238:3238:3238))
        (PORT d[9] (1962:1962:1962) (2308:2308:2308))
        (PORT d[10] (2866:2866:2866) (3317:3317:3317))
        (PORT d[11] (2963:2963:2963) (3494:3494:3494))
        (PORT d[12] (2495:2495:2495) (2906:2906:2906))
        (PORT clk (1359:1359:1359) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1354:1354:1354))
        (PORT d[0] (1629:1629:1629) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2637:2637:2637))
        (PORT d[1] (1229:1229:1229) (1413:1413:1413))
        (PORT d[2] (2473:2473:2473) (2822:2822:2822))
        (PORT d[3] (1388:1388:1388) (1591:1591:1591))
        (PORT d[4] (2459:2459:2459) (2800:2800:2800))
        (PORT d[5] (2540:2540:2540) (2893:2893:2893))
        (PORT d[6] (1182:1182:1182) (1404:1404:1404))
        (PORT d[7] (3064:3064:3064) (3484:3484:3484))
        (PORT d[8] (2723:2723:2723) (3184:3184:3184))
        (PORT d[9] (2625:2625:2625) (3066:3066:3066))
        (PORT d[10] (3007:3007:3007) (3490:3490:3490))
        (PORT d[11] (1248:1248:1248) (1444:1444:1444))
        (PORT d[12] (2322:2322:2322) (2693:2693:2693))
        (PORT clk (1366:1366:1366) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1359:1359:1359))
        (PORT d[0] (1164:1164:1164) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (555:555:555))
        (PORT datab (887:887:887) (1020:1020:1020))
        (PORT datac (662:662:662) (770:770:770))
        (PORT datad (936:936:936) (1073:1073:1073))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3706:3706:3706))
        (PORT d[1] (2462:2462:2462) (2847:2847:2847))
        (PORT d[2] (1948:1948:1948) (2261:2261:2261))
        (PORT d[3] (4688:4688:4688) (5426:5426:5426))
        (PORT d[4] (4653:4653:4653) (5407:5407:5407))
        (PORT d[5] (3727:3727:3727) (4296:4296:4296))
        (PORT d[6] (2266:2266:2266) (2688:2688:2688))
        (PORT d[7] (3083:3083:3083) (3568:3568:3568))
        (PORT d[8] (2254:2254:2254) (2633:2633:2633))
        (PORT d[9] (2577:2577:2577) (3014:3014:3014))
        (PORT d[10] (2796:2796:2796) (3249:3249:3249))
        (PORT d[11] (3381:3381:3381) (3986:3986:3986))
        (PORT d[12] (2406:2406:2406) (2784:2784:2784))
        (PORT clk (1343:1343:1343) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1336:1336:1336))
        (PORT d[0] (1472:1472:1472) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (879:879:879) (1019:1019:1019))
        (PORT d[1] (1611:1611:1611) (1852:1852:1852))
        (PORT d[2] (2138:2138:2138) (2472:2472:2472))
        (PORT d[3] (1260:1260:1260) (1457:1457:1457))
        (PORT d[4] (919:919:919) (1070:1070:1070))
        (PORT d[5] (3442:3442:3442) (3914:3914:3914))
        (PORT d[6] (2845:2845:2845) (3365:3365:3365))
        (PORT d[7] (3246:3246:3246) (3765:3765:3765))
        (PORT d[8] (1782:1782:1782) (2097:2097:2097))
        (PORT d[9] (1688:1688:1688) (1976:1976:1976))
        (PORT d[10] (2127:2127:2127) (2505:2505:2505))
        (PORT d[11] (2200:2200:2200) (2582:2582:2582))
        (PORT d[12] (930:930:930) (1069:1069:1069))
        (PORT clk (1398:1398:1398) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1389:1389:1389))
        (PORT d[0] (1288:1288:1288) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (1003:1003:1003))
        (PORT datab (667:667:667) (789:789:789))
        (PORT datac (804:804:804) (929:929:929))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (3105:3105:3105))
        (PORT d[1] (2681:2681:2681) (3109:3109:3109))
        (PORT d[2] (1720:1720:1720) (1994:1994:1994))
        (PORT d[3] (3888:3888:3888) (4501:4501:4501))
        (PORT d[4] (4456:4456:4456) (5179:5179:5179))
        (PORT d[5] (3246:3246:3246) (3763:3763:3763))
        (PORT d[6] (2316:2316:2316) (2722:2722:2722))
        (PORT d[7] (3178:3178:3178) (3668:3668:3668))
        (PORT d[8] (2037:2037:2037) (2395:2395:2395))
        (PORT d[9] (2213:2213:2213) (2573:2573:2573))
        (PORT d[10] (2404:2404:2404) (2782:2782:2782))
        (PORT d[11] (2406:2406:2406) (2822:2822:2822))
        (PORT d[12] (2237:2237:2237) (2587:2587:2587))
        (PORT clk (1352:1352:1352) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1345:1345:1345))
        (PORT d[0] (1612:1612:1612) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2715:2715:2715))
        (PORT d[1] (2817:2817:2817) (3251:3251:3251))
        (PORT d[2] (1743:1743:1743) (2019:2019:2019))
        (PORT d[3] (4267:4267:4267) (4931:4931:4931))
        (PORT d[4] (4976:4976:4976) (5769:5769:5769))
        (PORT d[5] (3583:3583:3583) (4141:4141:4141))
        (PORT d[6] (2673:2673:2673) (3129:3129:3129))
        (PORT d[7] (3690:3690:3690) (4249:4249:4249))
        (PORT d[8] (2398:2398:2398) (2807:2807:2807))
        (PORT d[9] (2569:2569:2569) (2980:2980:2980))
        (PORT d[10] (2753:2753:2753) (3179:3179:3179))
        (PORT d[11] (2774:2774:2774) (3234:3234:3234))
        (PORT d[12] (2596:2596:2596) (2991:2991:2991))
        (PORT clk (1389:1389:1389) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1380:1380:1380))
        (PORT d[0] (1806:1806:1806) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1422:1422:1422))
        (PORT datab (1028:1028:1028) (1197:1197:1197))
        (PORT datac (673:673:673) (792:792:792))
        (PORT datad (653:653:653) (763:763:763))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (2224:2224:2224))
        (PORT d[1] (1862:1862:1862) (2132:2132:2132))
        (PORT d[2] (2221:2221:2221) (2637:2637:2637))
        (PORT d[3] (2651:2651:2651) (3037:3037:3037))
        (PORT d[4] (2033:2033:2033) (2338:2338:2338))
        (PORT d[5] (2435:2435:2435) (2816:2816:2816))
        (PORT d[6] (2154:2154:2154) (2553:2553:2553))
        (PORT d[7] (1843:1843:1843) (2102:2102:2102))
        (PORT d[8] (2281:2281:2281) (2686:2686:2686))
        (PORT d[9] (1809:1809:1809) (2087:2087:2087))
        (PORT d[10] (2570:2570:2570) (2996:2996:2996))
        (PORT d[11] (1520:1520:1520) (1790:1790:1790))
        (PORT d[12] (1756:1756:1756) (2015:2015:2015))
        (PORT clk (1368:1368:1368) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1360:1360:1360))
        (PORT d[0] (1366:1366:1366) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3647:3647:3647))
        (PORT d[1] (2823:2823:2823) (3258:3258:3258))
        (PORT d[2] (1508:1508:1508) (1745:1745:1745))
        (PORT d[3] (5055:5055:5055) (5846:5846:5846))
        (PORT d[4] (4692:4692:4692) (5450:5450:5450))
        (PORT d[5] (3908:3908:3908) (4501:4501:4501))
        (PORT d[6] (2656:2656:2656) (3141:3141:3141))
        (PORT d[7] (3422:3422:3422) (3951:3951:3951))
        (PORT d[8] (2601:2601:2601) (3027:3027:3027))
        (PORT d[9] (2760:2760:2760) (3216:3216:3216))
        (PORT d[10] (2980:2980:2980) (3457:3457:3457))
        (PORT d[11] (3728:3728:3728) (4380:4380:4380))
        (PORT d[12] (1784:1784:1784) (2062:2062:2062))
        (PORT clk (1373:1373:1373) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1364:1364:1364))
        (PORT d[0] (2217:2217:2217) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (794:794:794))
        (PORT datab (1025:1025:1025) (1170:1170:1170))
        (PORT datac (942:942:942) (1063:1063:1063))
        (PORT datad (427:427:427) (529:529:529))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (320:320:320))
        (PORT datab (671:671:671) (790:790:790))
        (PORT datac (374:374:374) (451:451:451))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (668:668:668) (787:787:787))
        (PORT datac (269:269:269) (306:306:306))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3877:3877:3877))
        (PORT d[1] (3010:3010:3010) (3466:3466:3466))
        (PORT d[2] (1370:1370:1370) (1592:1592:1592))
        (PORT d[3] (4862:4862:4862) (5624:5624:5624))
        (PORT d[4] (4522:4522:4522) (5258:5258:5258))
        (PORT d[5] (3734:3734:3734) (4303:4303:4303))
        (PORT d[6] (2470:2470:2470) (2927:2927:2927))
        (PORT d[7] (3081:3081:3081) (3564:3564:3564))
        (PORT d[8] (2418:2418:2418) (2819:2819:2819))
        (PORT d[9] (2584:2584:2584) (3018:3018:3018))
        (PORT d[10] (2806:2806:2806) (3262:3262:3262))
        (PORT d[11] (3377:3377:3377) (3977:3977:3977))
        (PORT d[12] (1639:1639:1639) (1893:1893:1893))
        (PORT clk (1354:1354:1354) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1347:1347:1347))
        (PORT d[0] (1420:1420:1420) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2895:2895:2895))
        (PORT d[1] (2853:2853:2853) (3283:3283:3283))
        (PORT d[2] (2034:2034:2034) (2419:2419:2419))
        (PORT d[3] (4462:4462:4462) (5151:5151:5151))
        (PORT d[4] (3348:3348:3348) (3887:3887:3887))
        (PORT d[5] (3512:3512:3512) (4059:4059:4059))
        (PORT d[6] (2688:2688:2688) (3050:3050:3050))
        (PORT d[7] (2796:2796:2796) (3247:3247:3247))
        (PORT d[8] (2398:2398:2398) (2794:2794:2794))
        (PORT d[9] (3342:3342:3342) (3887:3887:3887))
        (PORT d[10] (1871:1871:1871) (2197:2197:2197))
        (PORT d[11] (1945:1945:1945) (2275:2275:2275))
        (PORT d[12] (3026:3026:3026) (3487:3487:3487))
        (PORT clk (1316:1316:1316) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1309:1309:1309))
        (PORT d[0] (1604:1604:1604) (1777:1777:1777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (823:823:823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (823:823:823))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (823:823:823))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (3320:3320:3320))
        (PORT d[1] (2669:2669:2669) (3086:3086:3086))
        (PORT d[2] (1733:1733:1733) (2009:2009:2009))
        (PORT d[3] (4089:4089:4089) (4731:4731:4731))
        (PORT d[4] (4794:4794:4794) (5564:5564:5564))
        (PORT d[5] (3402:3402:3402) (3936:3936:3936))
        (PORT d[6] (2488:2488:2488) (2914:2914:2914))
        (PORT d[7] (3521:3521:3521) (4055:4055:4055))
        (PORT d[8] (2218:2218:2218) (2602:2602:2602))
        (PORT d[9] (2389:2389:2389) (2776:2776:2776))
        (PORT d[10] (2586:2586:2586) (2995:2995:2995))
        (PORT d[11] (2599:2599:2599) (3038:3038:3038))
        (PORT d[12] (2428:2428:2428) (2802:2802:2802))
        (PORT clk (1379:1379:1379) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1370:1370:1370))
        (PORT d[0] (2367:2367:2367) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1521:1521:1521))
        (PORT d[1] (1559:1559:1559) (1783:1783:1783))
        (PORT d[2] (2226:2226:2226) (2637:2637:2637))
        (PORT d[3] (4801:4801:4801) (5534:5534:5534))
        (PORT d[4] (3706:3706:3706) (4292:4292:4292))
        (PORT d[5] (3889:3889:3889) (4489:4489:4489))
        (PORT d[6] (3209:3209:3209) (3638:3638:3638))
        (PORT d[7] (3162:3162:3162) (3664:3664:3664))
        (PORT d[8] (2048:2048:2048) (2402:2402:2402))
        (PORT d[9] (3575:3575:3575) (4161:4161:4161))
        (PORT d[10] (2225:2225:2225) (2599:2599:2599))
        (PORT d[11] (2297:2297:2297) (2677:2677:2677))
        (PORT d[12] (3367:3367:3367) (3873:3873:3873))
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (PORT d[0] (835:835:835) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (794:794:794))
        (PORT datab (1086:1086:1086) (1267:1267:1267))
        (PORT datac (1200:1200:1200) (1374:1374:1374))
        (PORT datad (428:428:428) (531:531:531))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (555:555:555))
        (PORT datab (1137:1137:1137) (1320:1320:1320))
        (PORT datac (950:950:950) (1108:1108:1108))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (435:435:435))
        (PORT datab (672:672:672) (801:801:801))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2651:2651:2651))
        (PORT d[1] (1067:1067:1067) (1229:1229:1229))
        (PORT d[2] (1029:1029:1029) (1194:1194:1194))
        (PORT d[3] (1576:1576:1576) (1807:1807:1807))
        (PORT d[4] (1019:1019:1019) (1176:1176:1176))
        (PORT d[5] (2709:2709:2709) (3081:3081:3081))
        (PORT d[6] (1203:1203:1203) (1428:1428:1428))
        (PORT d[7] (3098:3098:3098) (3528:3528:3528))
        (PORT d[8] (2723:2723:2723) (3187:3187:3187))
        (PORT d[9] (1139:1139:1139) (1320:1320:1320))
        (PORT d[10] (1192:1192:1192) (1364:1364:1364))
        (PORT d[11] (1088:1088:1088) (1268:1268:1268))
        (PORT d[12] (1145:1145:1145) (1322:1322:1322))
        (PORT clk (1386:1386:1386) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1378:1378:1378))
        (PORT d[0] (762:762:762) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1583:1583:1583))
        (PORT d[1] (1208:1208:1208) (1394:1394:1394))
        (PORT d[2] (1607:1607:1607) (1863:1863:1863))
        (PORT d[3] (3269:3269:3269) (3747:3747:3747))
        (PORT d[4] (1010:1010:1010) (1174:1174:1174))
        (PORT d[5] (827:827:827) (964:964:964))
        (PORT d[6] (1670:1670:1670) (1977:1977:1977))
        (PORT d[7] (1144:1144:1144) (1313:1313:1313))
        (PORT d[8] (1241:1241:1241) (1454:1454:1454))
        (PORT d[9] (1315:1315:1315) (1530:1530:1530))
        (PORT d[10] (2230:2230:2230) (2590:2590:2590))
        (PORT d[11] (1333:1333:1333) (1577:1577:1577))
        (PORT clk (1389:1389:1389) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
        (PORT d[0] (571:571:571) (626:626:626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (887:887:887))
        (PORT datab (448:448:448) (511:511:511))
        (PORT datac (588:588:588) (672:672:672))
        (PORT datad (442:442:442) (496:496:496))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1766:1766:1766))
        (PORT d[1] (1986:1986:1986) (2260:2260:2260))
        (PORT d[2] (2030:2030:2030) (2317:2317:2317))
        (PORT d[3] (2214:2214:2214) (2529:2529:2529))
        (PORT d[4] (2472:2472:2472) (2854:2854:2854))
        (PORT d[5] (1996:1996:1996) (2279:2279:2279))
        (PORT d[6] (1242:1242:1242) (1484:1484:1484))
        (PORT d[7] (2192:2192:2192) (2499:2499:2499))
        (PORT d[8] (1830:1830:1830) (2167:2167:2167))
        (PORT d[9] (1901:1901:1901) (2234:2234:2234))
        (PORT d[10] (2828:2828:2828) (3276:3276:3276))
        (PORT d[11] (1924:1924:1924) (2271:2271:2271))
        (PORT d[12] (2355:2355:2355) (2742:2742:2742))
        (PORT clk (1374:1374:1374) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1368:1368:1368))
        (PORT d[0] (1563:1563:1563) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2331:2331:2331))
        (PORT d[1] (3205:3205:3205) (3712:3712:3712))
        (PORT d[2] (2189:2189:2189) (2588:2588:2588))
        (PORT d[3] (2584:2584:2584) (2977:2977:2977))
        (PORT d[4] (2411:2411:2411) (2761:2761:2761))
        (PORT d[5] (3043:3043:3043) (3505:3505:3505))
        (PORT d[6] (2122:2122:2122) (2509:2509:2509))
        (PORT d[7] (2235:2235:2235) (2576:2576:2576))
        (PORT d[8] (2287:2287:2287) (2697:2697:2697))
        (PORT d[9] (2474:2474:2474) (2837:2837:2837))
        (PORT d[10] (2088:2088:2088) (2447:2447:2447))
        (PORT d[11] (2209:2209:2209) (2566:2566:2566))
        (PORT d[12] (2751:2751:2751) (3148:3148:3148))
        (PORT clk (1331:1331:1331) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
        (PORT d[0] (1614:1614:1614) (1809:1809:1809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1918:1918:1918))
        (PORT d[1] (1984:1984:1984) (2255:2255:2255))
        (PORT d[2] (2031:2031:2031) (2322:2322:2322))
        (PORT d[3] (1883:1883:1883) (2156:2156:2156))
        (PORT d[4] (2591:2591:2591) (2989:2989:2989))
        (PORT d[5] (2005:2005:2005) (2288:2288:2288))
        (PORT d[6] (1392:1392:1392) (1656:1656:1656))
        (PORT d[7] (2178:2178:2178) (2478:2478:2478))
        (PORT d[8] (1829:1829:1829) (2166:2166:2166))
        (PORT d[9] (1877:1877:1877) (2204:2204:2204))
        (PORT d[10] (2840:2840:2840) (3295:3295:3295))
        (PORT d[11] (1910:1910:1910) (2251:2251:2251))
        (PORT d[12] (2355:2355:2355) (2746:2746:2746))
        (PORT clk (1378:1378:1378) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1371:1371:1371))
        (PORT d[0] (1693:1693:1693) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2524:2524:2524))
        (PORT d[1] (2410:2410:2410) (2783:2783:2783))
        (PORT d[2] (1854:1854:1854) (2202:2202:2202))
        (PORT d[3] (4162:4162:4162) (4829:4829:4829))
        (PORT d[4] (3507:3507:3507) (4068:4068:4068))
        (PORT d[5] (2985:2985:2985) (3451:3451:3451))
        (PORT d[6] (2323:2323:2323) (2634:2634:2634))
        (PORT d[7] (2429:2429:2429) (2828:2828:2828))
        (PORT d[8] (2040:2040:2040) (2387:2387:2387))
        (PORT d[9] (2973:2973:2973) (3465:3465:3465))
        (PORT d[10] (1865:1865:1865) (2186:2186:2186))
        (PORT d[11] (1925:1925:1925) (2253:2253:2253))
        (PORT d[12] (3199:3199:3199) (3674:3674:3674))
        (PORT clk (1340:1340:1340) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1334:1334:1334))
        (PORT d[0] (1352:1352:1352) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1468:1468:1468))
        (PORT datab (1074:1074:1074) (1242:1242:1242))
        (PORT datac (686:686:686) (813:813:813))
        (PORT datad (712:712:712) (855:855:855))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (890:890:890))
        (PORT datab (1121:1121:1121) (1292:1292:1292))
        (PORT datac (1158:1158:1158) (1329:1329:1329))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2517:2517:2517))
        (PORT d[1] (2829:2829:2829) (3283:3283:3283))
        (PORT d[2] (2374:2374:2374) (2796:2796:2796))
        (PORT d[3] (2795:2795:2795) (3223:3223:3223))
        (PORT d[4] (2454:2454:2454) (2829:2829:2829))
        (PORT d[5] (3228:3228:3228) (3716:3716:3716))
        (PORT d[6] (2325:2325:2325) (2746:2746:2746))
        (PORT d[7] (2583:2583:2583) (2965:2965:2965))
        (PORT d[8] (2458:2458:2458) (2895:2895:2895))
        (PORT d[9] (2696:2696:2696) (3100:3100:3100))
        (PORT d[10] (1686:1686:1686) (1979:1979:1979))
        (PORT d[11] (2396:2396:2396) (2777:2777:2777))
        (PORT d[12] (2931:2931:2931) (3353:3353:3353))
        (PORT clk (1313:1313:1313) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1307:1307:1307))
        (PORT d[0] (1719:1719:1719) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (821:821:821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (821:821:821))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (821:821:821))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1556:1556:1556))
        (PORT d[1] (3294:3294:3294) (3804:3804:3804))
        (PORT d[2] (1609:1609:1609) (1905:1905:1905))
        (PORT d[3] (3173:3173:3173) (3674:3674:3674))
        (PORT d[4] (2691:2691:2691) (3109:3109:3109))
        (PORT d[5] (3555:3555:3555) (4108:4108:4108))
        (PORT d[6] (2705:2705:2705) (3143:3143:3143))
        (PORT d[7] (3121:3121:3121) (3574:3574:3574))
        (PORT d[8] (2442:2442:2442) (2860:2860:2860))
        (PORT d[9] (3775:3775:3775) (4301:4301:4301))
        (PORT d[10] (2422:2422:2422) (2821:2821:2821))
        (PORT d[11] (2426:2426:2426) (2826:2826:2826))
        (PORT d[12] (3535:3535:3535) (4059:4059:4059))
        (PORT clk (1380:1380:1380) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1370:1370:1370))
        (PORT d[0] (1744:1744:1744) (1982:1982:1982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2327:2327:2327))
        (PORT d[1] (2994:2994:2994) (3466:3466:3466))
        (PORT d[2] (1863:1863:1863) (2222:2222:2222))
        (PORT d[3] (2756:2756:2756) (3177:3177:3177))
        (PORT d[4] (2247:2247:2247) (2579:2579:2579))
        (PORT d[5] (2696:2696:2696) (3107:3107:3107))
        (PORT d[6] (1943:1943:1943) (2310:2310:2310))
        (PORT d[7] (2212:2212:2212) (2547:2547:2547))
        (PORT d[8] (2245:2245:2245) (2643:2643:2643))
        (PORT d[9] (2453:2453:2453) (2810:2810:2810))
        (PORT d[10] (1893:1893:1893) (2220:2220:2220))
        (PORT d[11] (2009:2009:2009) (2334:2334:2334))
        (PORT d[12] (2385:2385:2385) (2718:2718:2718))
        (PORT clk (1353:1353:1353) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (PORT d[0] (1013:1013:1013) (1160:1160:1160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (3028:3028:3028))
        (PORT d[1] (1033:1033:1033) (1199:1199:1199))
        (PORT d[2] (1430:1430:1430) (1664:1664:1664))
        (PORT d[3] (3088:3088:3088) (3544:3544:3544))
        (PORT d[4] (1374:1374:1374) (1580:1580:1580))
        (PORT d[5] (2262:2262:2262) (2615:2615:2615))
        (PORT d[6] (1489:1489:1489) (1771:1771:1771))
        (PORT d[7] (2364:2364:2364) (2699:2699:2699))
        (PORT d[8] (1255:1255:1255) (1471:1471:1471))
        (PORT d[9] (1161:1161:1161) (1355:1355:1355))
        (PORT d[10] (2048:2048:2048) (2384:2384:2384))
        (PORT d[11] (1291:1291:1291) (1523:1523:1523))
        (PORT d[12] (2087:2087:2087) (2387:2387:2387))
        (PORT clk (1380:1380:1380) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1371:1371:1371))
        (PORT d[0] (1710:1710:1710) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1243:1243:1243))
        (PORT datab (365:365:365) (416:416:416))
        (PORT datac (1122:1122:1122) (1310:1310:1310))
        (PORT datad (998:998:998) (1168:1168:1168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1194:1194:1194))
        (PORT datab (1044:1044:1044) (1207:1207:1207))
        (PORT datac (911:911:911) (1069:1069:1069))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (978:978:978))
        (PORT datab (494:494:494) (588:588:588))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (422:422:422) (480:480:480))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (715:715:715) (843:843:843))
        (PORT datac (1170:1170:1170) (1384:1384:1384))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (493:493:493) (588:588:588))
        (PORT datac (620:620:620) (720:720:720))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2520:2520:2520))
        (PORT d[1] (3290:3290:3290) (3796:3796:3796))
        (PORT d[2] (1447:1447:1447) (1729:1729:1729))
        (PORT d[3] (3012:3012:3012) (3471:3471:3471))
        (PORT d[4] (2694:2694:2694) (3116:3116:3116))
        (PORT d[5] (3375:3375:3375) (3904:3904:3904))
        (PORT d[6] (2695:2695:2695) (3133:3133:3133))
        (PORT d[7] (3113:3113:3113) (3565:3565:3565))
        (PORT d[8] (2628:2628:2628) (3074:3074:3074))
        (PORT d[9] (3586:3586:3586) (4085:4085:4085))
        (PORT d[10] (2265:2265:2265) (2643:2643:2643))
        (PORT d[11] (2417:2417:2417) (2817:2817:2817))
        (PORT d[12] (3525:3525:3525) (4045:4045:4045))
        (PORT clk (1372:1372:1372) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1363:1363:1363))
        (PORT d[0] (2016:2016:2016) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (2089:2089:2089))
        (PORT d[1] (3009:3009:3009) (3491:3491:3491))
        (PORT d[2] (2549:2549:2549) (2998:2998:2998))
        (PORT d[3] (2803:2803:2803) (3233:3233:3233))
        (PORT d[4] (2459:2459:2459) (2829:2829:2829))
        (PORT d[5] (3397:3397:3397) (3909:3909:3909))
        (PORT d[6] (2489:2489:2489) (2928:2928:2928))
        (PORT d[7] (2594:2594:2594) (2980:2980:2980))
        (PORT d[8] (2655:2655:2655) (3124:3124:3124))
        (PORT d[9] (2688:2688:2688) (3092:3092:3092))
        (PORT d[10] (1693:1693:1693) (1988:1988:1988))
        (PORT d[11] (2556:2556:2556) (2957:2957:2957))
        (PORT d[12] (2404:2404:2404) (2761:2761:2761))
        (PORT clk (1313:1313:1313) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1307:1307:1307))
        (PORT d[0] (1715:1715:1715) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (820:820:820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (821:821:821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (821:821:821))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (821:821:821))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2839:2839:2839))
        (PORT d[1] (1886:1886:1886) (2158:2158:2158))
        (PORT d[2] (1230:1230:1230) (1426:1426:1426))
        (PORT d[3] (2882:2882:2882) (3303:3303:3303))
        (PORT d[4] (2615:2615:2615) (2996:2996:2996))
        (PORT d[5] (2615:2615:2615) (3018:3018:3018))
        (PORT d[6] (1315:1315:1315) (1577:1577:1577))
        (PORT d[7] (2028:2028:2028) (2319:2319:2319))
        (PORT d[8] (2802:2802:2802) (3275:3275:3275))
        (PORT d[9] (1974:1974:1974) (2269:2269:2269))
        (PORT d[10] (1474:1474:1474) (1735:1735:1735))
        (PORT d[11] (1491:1491:1491) (1749:1749:1749))
        (PORT d[12] (1893:1893:1893) (2167:2167:2167))
        (PORT clk (1358:1358:1358) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1350:1350:1350))
        (PORT d[0] (1529:1529:1529) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (2016:2016:2016))
        (PORT d[1] (2049:2049:2049) (2341:2341:2341))
        (PORT d[2] (2059:2059:2059) (2446:2446:2446))
        (PORT d[3] (2518:2518:2518) (2885:2885:2885))
        (PORT d[4] (2382:2382:2382) (2735:2735:2735))
        (PORT d[5] (2612:2612:2612) (3013:3013:3013))
        (PORT d[6] (2138:2138:2138) (2545:2545:2545))
        (PORT d[7] (2184:2184:2184) (2490:2490:2490))
        (PORT d[8] (2275:2275:2275) (2673:2673:2673))
        (PORT d[9] (1891:1891:1891) (2226:2226:2226))
        (PORT d[10] (2386:2386:2386) (2785:2785:2785))
        (PORT d[11] (1693:1693:1693) (1986:1986:1986))
        (PORT d[12] (1912:1912:1912) (2189:2189:2189))
        (PORT clk (1374:1374:1374) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1367:1367:1367))
        (PORT d[0] (991:991:991) (1124:1124:1124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1578:1578:1578))
        (PORT datab (526:526:526) (610:610:610))
        (PORT datac (1140:1140:1140) (1331:1331:1331))
        (PORT datad (914:914:914) (1038:1038:1038))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1112:1112:1112))
        (PORT datab (921:921:921) (1063:1063:1063))
        (PORT datac (1335:1335:1335) (1555:1555:1555))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2859:2859:2859))
        (PORT d[1] (1895:1895:1895) (2171:2171:2171))
        (PORT d[2] (2758:2758:2758) (3243:3243:3243))
        (PORT d[3] (2737:2737:2737) (3144:3144:3144))
        (PORT d[4] (2608:2608:2608) (2989:2989:2989))
        (PORT d[5] (2603:2603:2603) (3006:3006:3006))
        (PORT d[6] (1277:1277:1277) (1526:1526:1526))
        (PORT d[7] (2033:2033:2033) (2322:2322:2322))
        (PORT d[8] (2795:2795:2795) (3268:3268:3268))
        (PORT d[9] (1973:1973:1973) (2268:2268:2268))
        (PORT d[10] (1832:1832:1832) (2136:2136:2136))
        (PORT d[11] (1484:1484:1484) (1737:1737:1737))
        (PORT d[12] (1880:1880:1880) (2151:2151:2151))
        (PORT clk (1344:1344:1344) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (PORT d[0] (883:883:883) (975:975:975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2232:2232:2232))
        (PORT d[1] (2346:2346:2346) (2670:2670:2670))
        (PORT d[2] (2222:2222:2222) (2640:2640:2640))
        (PORT d[3] (2517:2517:2517) (2884:2884:2884))
        (PORT d[4] (2254:2254:2254) (2583:2583:2583))
        (PORT d[5] (2466:2466:2466) (2853:2853:2853))
        (PORT d[6] (2147:2147:2147) (2546:2546:2546))
        (PORT d[7] (2038:2038:2038) (2329:2329:2329))
        (PORT d[8] (2098:2098:2098) (2473:2473:2473))
        (PORT d[9] (1912:1912:1912) (2238:2238:2238))
        (PORT d[10] (2394:2394:2394) (2794:2794:2794))
        (PORT d[11] (1700:1700:1700) (1993:1993:1993))
        (PORT d[12] (1916:1916:1916) (2200:2200:2200))
        (PORT clk (1368:1368:1368) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1361:1361:1361))
        (PORT d[0] (1725:1725:1725) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1718:1718:1718))
        (PORT d[1] (1740:1740:1740) (1989:1989:1989))
        (PORT d[2] (2217:2217:2217) (2630:2630:2630))
        (PORT d[3] (3595:3595:3595) (4155:4155:4155))
        (PORT d[4] (3520:3520:3520) (4080:4080:4080))
        (PORT d[5] (3878:3878:3878) (4478:4478:4478))
        (PORT d[6] (2855:2855:2855) (3239:3239:3239))
        (PORT d[7] (2982:2982:2982) (3458:3458:3458))
        (PORT d[8] (1858:1858:1858) (2180:2180:2180))
        (PORT d[9] (3530:3530:3530) (4102:4102:4102))
        (PORT d[10] (2060:2060:2060) (2413:2413:2413))
        (PORT d[11] (2137:2137:2137) (2503:2503:2503))
        (PORT d[12] (3201:3201:3201) (3687:3687:3687))
        (PORT clk (1348:1348:1348) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1341:1341:1341))
        (PORT d[0] (997:997:997) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (2023:2023:2023))
        (PORT d[1] (2517:2517:2517) (2849:2849:2849))
        (PORT d[2] (2133:2133:2133) (2468:2468:2468))
        (PORT d[3] (3466:3466:3466) (3997:3997:3997))
        (PORT d[4] (3082:3082:3082) (3588:3588:3588))
        (PORT d[5] (2634:2634:2634) (3050:3050:3050))
        (PORT d[6] (1816:1816:1816) (2145:2145:2145))
        (PORT d[7] (2613:2613:2613) (3002:3002:3002))
        (PORT d[8] (1530:1530:1530) (1819:1819:1819))
        (PORT d[9] (2053:2053:2053) (2393:2393:2393))
        (PORT d[10] (2748:2748:2748) (3192:3192:3192))
        (PORT d[11] (2665:2665:2665) (3143:3143:3143))
        (PORT d[12] (2570:2570:2570) (2964:2964:2964))
        (PORT clk (1326:1326:1326) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
        (PORT d[0] (1624:1624:1624) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1346:1346:1346))
        (PORT datab (1155:1155:1155) (1349:1349:1349))
        (PORT datac (1333:1333:1333) (1553:1553:1553))
        (PORT datad (1057:1057:1057) (1234:1234:1234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1578:1578:1578))
        (PORT datab (542:542:542) (622:622:622))
        (PORT datac (818:818:818) (947:947:947))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (970:970:970))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (1037:1037:1037) (1217:1217:1217))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1349:1349:1349))
        (PORT d[1] (1201:1201:1201) (1388:1388:1388))
        (PORT d[2] (1709:1709:1709) (1977:1977:1977))
        (PORT d[3] (3095:3095:3095) (3552:3552:3552))
        (PORT d[4] (1038:1038:1038) (1203:1203:1203))
        (PORT d[5] (2250:2250:2250) (2597:2597:2597))
        (PORT d[6] (1502:1502:1502) (1795:1795:1795))
        (PORT d[7] (2410:2410:2410) (2754:2754:2754))
        (PORT d[8] (1250:1250:1250) (1465:1465:1465))
        (PORT d[9] (1308:1308:1308) (1526:1526:1526))
        (PORT d[10] (2036:2036:2036) (2366:2366:2366))
        (PORT d[11] (1309:1309:1309) (1555:1555:1555))
        (PORT d[12] (2100:2100:2100) (2407:2407:2407))
        (PORT clk (1382:1382:1382) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1374:1374:1374))
        (PORT d[0] (942:942:942) (1064:1064:1064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (585:585:585))
        (PORT datab (122:122:122) (153:153:153))
        (PORT datac (497:497:497) (565:565:565))
        (PORT datad (983:983:983) (1149:1149:1149))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1103:1103:1103))
        (PORT datab (997:997:997) (1169:1169:1169))
        (PORT datac (694:694:694) (816:816:816))
        (PORT datad (324:324:324) (373:373:373))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2353:2353:2353))
        (PORT d[1] (3453:3453:3453) (4005:4005:4005))
        (PORT d[2] (1936:1936:1936) (2233:2233:2233))
        (PORT d[3] (5114:5114:5114) (5920:5920:5920))
        (PORT d[4] (4127:4127:4127) (4792:4792:4792))
        (PORT d[5] (3671:3671:3671) (4216:4216:4216))
        (PORT d[6] (2486:2486:2486) (2949:2949:2949))
        (PORT d[7] (2922:2922:2922) (3403:3403:3403))
        (PORT d[8] (1385:1385:1385) (1638:1638:1638))
        (PORT d[9] (2483:2483:2483) (2895:2895:2895))
        (PORT d[10] (3396:3396:3396) (3917:3917:3917))
        (PORT d[11] (3304:3304:3304) (3881:3881:3881))
        (PORT d[12] (2888:2888:2888) (3355:3355:3355))
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (PORT d[0] (1194:1194:1194) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3731:3731:3731))
        (PORT d[1] (2994:2994:2994) (3447:3447:3447))
        (PORT d[2] (1362:1362:1362) (1583:1583:1583))
        (PORT d[3] (4848:4848:4848) (5607:5607:5607))
        (PORT d[4] (4675:4675:4675) (5437:5437:5437))
        (PORT d[5] (3733:3733:3733) (4302:4302:4302))
        (PORT d[6] (2462:2462:2462) (2919:2919:2919))
        (PORT d[7] (3080:3080:3080) (3563:3563:3563))
        (PORT d[8] (2405:2405:2405) (2803:2803:2803))
        (PORT d[9] (2577:2577:2577) (3009:3009:3009))
        (PORT d[10] (2810:2810:2810) (3269:3269:3269))
        (PORT d[11] (3377:3377:3377) (3976:3976:3976))
        (PORT d[12] (2557:2557:2557) (2952:2952:2952))
        (PORT clk (1349:1349:1349) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1342:1342:1342))
        (PORT d[0] (1260:1260:1260) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1755:1755:1755))
        (PORT d[1] (1753:1753:1753) (1995:1995:1995))
        (PORT d[2] (2045:2045:2045) (2431:2431:2431))
        (PORT d[3] (4524:4524:4524) (5241:5241:5241))
        (PORT d[4] (3522:3522:3522) (4084:4084:4084))
        (PORT d[5] (3519:3519:3519) (4069:4069:4069))
        (PORT d[6] (2862:2862:2862) (3248:3248:3248))
        (PORT d[7] (2961:2961:2961) (3435:3435:3435))
        (PORT d[8] (1837:1837:1837) (2156:2156:2156))
        (PORT d[9] (3374:3374:3374) (3926:3926:3926))
        (PORT d[10] (1883:1883:1883) (2213:2213:2213))
        (PORT d[11] (1954:1954:1954) (2285:2285:2285))
        (PORT d[12] (3047:3047:3047) (3516:3516:3516))
        (PORT clk (1328:1328:1328) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1324:1324:1324))
        (PORT d[0] (833:833:833) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1552:1552:1552))
        (PORT d[1] (1228:1228:1228) (1420:1420:1420))
        (PORT d[2] (1783:1783:1783) (2062:2062:2062))
        (PORT d[3] (3438:3438:3438) (3933:3933:3933))
        (PORT d[4] (1195:1195:1195) (1387:1387:1387))
        (PORT d[5] (697:697:697) (817:817:817))
        (PORT d[6] (1423:1423:1423) (1651:1651:1651))
        (PORT d[7] (1165:1165:1165) (1335:1335:1335))
        (PORT d[8] (1266:1266:1266) (1485:1485:1485))
        (PORT d[9] (1487:1487:1487) (1723:1723:1723))
        (PORT d[10] (1456:1456:1456) (1716:1716:1716))
        (PORT d[11] (1524:1524:1524) (1795:1795:1795))
        (PORT d[12] (742:742:742) (871:871:871))
        (PORT clk (1392:1392:1392) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (PORT d[0] (532:532:532) (576:576:576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1345:1345:1345))
        (PORT datab (587:587:587) (708:708:708))
        (PORT datac (543:543:543) (661:661:661))
        (PORT datad (446:446:446) (502:502:502))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1139:1139:1139))
        (PORT datab (590:590:590) (711:711:711))
        (PORT datac (1546:1546:1546) (1771:1771:1771))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2840:2840:2840))
        (PORT d[1] (2223:2223:2223) (2532:2532:2532))
        (PORT d[2] (1218:1218:1218) (1408:1408:1408))
        (PORT d[3] (2900:2900:2900) (3327:3327:3327))
        (PORT d[4] (2615:2615:2615) (2997:2997:2997))
        (PORT d[5] (2621:2621:2621) (3024:3024:3024))
        (PORT d[6] (1314:1314:1314) (1574:1574:1574))
        (PORT d[7] (2196:2196:2196) (2511:2511:2511))
        (PORT d[8] (2815:2815:2815) (3294:3294:3294))
        (PORT d[9] (1316:1316:1316) (1529:1529:1529))
        (PORT d[10] (1863:1863:1863) (2174:2174:2174))
        (PORT d[11] (1490:1490:1490) (1757:1757:1757))
        (PORT d[12] (1901:1901:1901) (2175:2175:2175))
        (PORT clk (1363:1363:1363) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1355:1355:1355))
        (PORT d[0] (868:868:868) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (739:739:739) (860:860:860))
        (PORT d[1] (1234:1234:1234) (1425:1425:1425))
        (PORT d[2] (1314:1314:1314) (1502:1502:1502))
        (PORT d[3] (889:889:889) (1033:1033:1033))
        (PORT d[4] (994:994:994) (1145:1145:1145))
        (PORT d[5] (3087:3087:3087) (3515:3515:3515))
        (PORT d[6] (1727:1727:1727) (2022:2022:2022))
        (PORT d[7] (856:856:856) (993:993:993))
        (PORT d[8] (731:731:731) (854:854:854))
        (PORT d[9] (778:778:778) (915:915:915))
        (PORT d[10] (1018:1018:1018) (1174:1174:1174))
        (PORT d[11] (1699:1699:1699) (2005:2005:2005))
        (PORT d[12] (765:765:765) (890:890:890))
        (PORT clk (1389:1389:1389) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1383:1383:1383))
        (PORT d[0] (1628:1628:1628) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (999:999:999))
        (PORT datab (589:589:589) (710:710:710))
        (PORT datac (541:541:541) (659:659:659))
        (PORT datad (574:574:574) (647:647:647))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (3031:3031:3031))
        (PORT d[1] (2491:2491:2491) (2889:2889:2889))
        (PORT d[2] (1739:1739:1739) (2022:2022:2022))
        (PORT d[3] (4422:4422:4422) (5095:5095:5095))
        (PORT d[4] (3995:3995:3995) (4642:4642:4642))
        (PORT d[5] (2444:2444:2444) (2822:2822:2822))
        (PORT d[6] (1406:1406:1406) (1670:1670:1670))
        (PORT d[7] (3501:3501:3501) (4015:4015:4015))
        (PORT d[8] (2472:2472:2472) (2903:2903:2903))
        (PORT d[9] (1998:1998:1998) (2315:2315:2315))
        (PORT d[10] (1467:1467:1467) (1704:1704:1704))
        (PORT d[11] (2644:2644:2644) (3106:3106:3106))
        (PORT d[12] (2500:2500:2500) (2894:2894:2894))
        (PORT clk (1380:1380:1380) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1371:1371:1371))
        (PORT d[0] (1842:1842:1842) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2828:2828:2828))
        (PORT d[1] (3203:3203:3203) (3620:3620:3620))
        (PORT d[2] (2865:2865:2865) (3305:3305:3305))
        (PORT d[3] (4209:4209:4209) (4851:4851:4851))
        (PORT d[4] (3811:3811:3811) (4428:4428:4428))
        (PORT d[5] (2399:2399:2399) (2777:2777:2777))
        (PORT d[6] (2541:2541:2541) (2972:2972:2972))
        (PORT d[7] (3136:3136:3136) (3601:3601:3601))
        (PORT d[8] (2084:2084:2084) (2452:2452:2452))
        (PORT d[9] (1818:1818:1818) (2118:2118:2118))
        (PORT d[10] (3470:3470:3470) (4008:4008:4008))
        (PORT d[11] (2434:2434:2434) (2865:2865:2865))
        (PORT d[12] (2298:2298:2298) (2661:2661:2661))
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (PORT d[0] (967:967:967) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (679:679:679))
        (PORT datab (763:763:763) (895:895:895))
        (PORT datac (1190:1190:1190) (1371:1371:1371))
        (PORT datad (572:572:572) (687:687:687))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (860:860:860))
        (PORT d[1] (1083:1083:1083) (1253:1253:1253))
        (PORT d[2] (1017:1017:1017) (1165:1165:1165))
        (PORT d[3] (733:733:733) (850:850:850))
        (PORT d[4] (724:724:724) (841:841:841))
        (PORT d[5] (3080:3080:3080) (3507:3507:3507))
        (PORT d[6] (1569:1569:1569) (1842:1842:1842))
        (PORT d[7] (1011:1011:1011) (1161:1161:1161))
        (PORT d[8] (1216:1216:1216) (1401:1401:1401))
        (PORT d[9] (774:774:774) (904:904:904))
        (PORT d[10] (852:852:852) (989:989:989))
        (PORT d[11] (1709:1709:1709) (2016:2016:2016))
        (PORT d[12] (775:775:775) (901:901:901))
        (PORT clk (1399:1399:1399) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1389:1389:1389))
        (PORT d[0] (524:524:524) (562:562:562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2244:2244:2244))
        (PORT d[1] (3131:3131:3131) (3543:3543:3543))
        (PORT d[2] (2525:2525:2525) (2914:2914:2914))
        (PORT d[3] (3128:3128:3128) (3605:3605:3605))
        (PORT d[4] (3262:3262:3262) (3781:3781:3781))
        (PORT d[5] (2852:2852:2852) (3302:3302:3302))
        (PORT d[6] (1759:1759:1759) (2074:2074:2074))
        (PORT d[7] (2645:2645:2645) (3041:3041:3041))
        (PORT d[8] (1383:1383:1383) (1631:1631:1631))
        (PORT d[9] (1672:1672:1672) (1953:1953:1953))
        (PORT d[10] (1846:1846:1846) (2135:2135:2135))
        (PORT d[11] (2713:2713:2713) (3205:3205:3205))
        (PORT d[12] (1855:1855:1855) (2134:2134:2134))
        (PORT clk (1328:1328:1328) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1322:1322:1322))
        (PORT d[0] (1404:1404:1404) (1606:1606:1606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (836:836:836))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (836:836:836))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (689:689:689))
        (PORT datab (583:583:583) (703:703:703))
        (PORT datac (415:415:415) (467:467:467))
        (PORT datad (1180:1180:1180) (1374:1374:1374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2461:2461:2461))
        (PORT d[1] (3006:3006:3006) (3486:3486:3486))
        (PORT d[2] (2557:2557:2557) (3004:3004:3004))
        (PORT d[3] (2981:2981:2981) (3438:3438:3438))
        (PORT d[4] (2636:2636:2636) (3035:3035:3035))
        (PORT d[5] (3403:3403:3403) (3917:3917:3917))
        (PORT d[6] (1483:1483:1483) (1764:1764:1764))
        (PORT d[7] (2764:2764:2764) (3169:3169:3169))
        (PORT d[8] (2643:2643:2643) (3107:3107:3107))
        (PORT d[9] (2878:2878:2878) (3310:3310:3310))
        (PORT d[10] (1893:1893:1893) (2223:2223:2223))
        (PORT d[11] (2575:2575:2575) (2978:2978:2978))
        (PORT d[12] (2594:2594:2594) (2984:2984:2984))
        (PORT clk (1319:1319:1319) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (PORT d[0] (3040:3040:3040) (3421:3421:3421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2357:2357:2357))
        (PORT d[1] (2813:2813:2813) (3258:3258:3258))
        (PORT d[2] (1859:1859:1859) (2214:2214:2214))
        (PORT d[3] (2751:2751:2751) (3166:3166:3166))
        (PORT d[4] (2401:2401:2401) (2762:2762:2762))
        (PORT d[5] (2699:2699:2699) (3112:3112:3112))
        (PORT d[6] (1932:1932:1932) (2292:2292:2292))
        (PORT d[7] (2215:2215:2215) (2547:2547:2547))
        (PORT d[8] (2273:2273:2273) (2675:2675:2675))
        (PORT d[9] (2629:2629:2629) (3008:3008:3008))
        (PORT d[10] (1705:1705:1705) (2004:2004:2004))
        (PORT d[11] (1856:1856:1856) (2159:2159:2159))
        (PORT d[12] (2532:2532:2532) (2887:2887:2887))
        (PORT clk (1358:1358:1358) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1352:1352:1352))
        (PORT d[0] (1939:1939:1939) (2157:2157:2157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (680:680:680))
        (PORT datab (592:592:592) (713:713:713))
        (PORT datac (881:881:881) (1014:1014:1014))
        (PORT datad (1143:1143:1143) (1324:1324:1324))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (527:527:527) (640:640:640))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (694:694:694) (821:821:821))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (512:512:512) (618:618:618))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1032:1032:1032) (1229:1229:1229))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (493:493:493) (571:571:571))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (3443:3443:3443))
        (PORT d[1] (2623:2623:2623) (3027:3027:3027))
        (PORT d[2] (1937:1937:1937) (2242:2242:2242))
        (PORT d[3] (4480:4480:4480) (5186:5186:5186))
        (PORT d[4] (4317:4317:4317) (5011:5011:5011))
        (PORT d[5] (3385:3385:3385) (3907:3907:3907))
        (PORT d[6] (2047:2047:2047) (2432:2432:2432))
        (PORT d[7] (2727:2727:2727) (3161:3161:3161))
        (PORT d[8] (2053:2053:2053) (2401:2401:2401))
        (PORT d[9] (2235:2235:2235) (2625:2625:2625))
        (PORT d[10] (2460:2460:2460) (2873:2873:2873))
        (PORT d[11] (3000:3000:3000) (3542:3542:3542))
        (PORT d[12] (1836:1836:1836) (2128:2128:2128))
        (PORT clk (1322:1322:1322) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1315:1315:1315))
        (PORT d[0] (1304:1304:1304) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (828:828:828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (829:829:829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (829:829:829))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (829:829:829))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (2000:2000:2000))
        (PORT d[1] (2270:2270:2270) (2580:2580:2580))
        (PORT d[2] (1931:1931:1931) (2202:2202:2202))
        (PORT d[3] (1557:1557:1557) (1774:1774:1774))
        (PORT d[4] (1888:1888:1888) (2145:2145:2145))
        (PORT d[5] (1999:1999:1999) (2277:2277:2277))
        (PORT d[6] (1595:1595:1595) (1885:1885:1885))
        (PORT d[7] (2520:2520:2520) (2864:2864:2864))
        (PORT d[8] (2176:2176:2176) (2560:2560:2560))
        (PORT d[9] (2104:2104:2104) (2473:2473:2473))
        (PORT d[10] (2490:2490:2490) (2906:2906:2906))
        (PORT d[11] (2276:2276:2276) (2674:2674:2674))
        (PORT d[12] (2549:2549:2549) (2966:2966:2966))
        (PORT clk (1350:1350:1350) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (PORT d[0] (1966:1966:1966) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (901:901:901))
        (PORT datab (894:894:894) (1041:1041:1041))
        (PORT datac (919:919:919) (1067:1067:1067))
        (PORT datad (1147:1147:1147) (1314:1314:1314))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2713:2713:2713))
        (PORT d[1] (2731:2731:2731) (3148:3148:3148))
        (PORT d[2] (1846:1846:1846) (2202:2202:2202))
        (PORT d[3] (4295:4295:4295) (4968:4968:4968))
        (PORT d[4] (3147:3147:3147) (3647:3647:3647))
        (PORT d[5] (3328:3328:3328) (3849:3849:3849))
        (PORT d[6] (2502:2502:2502) (2838:2838:2838))
        (PORT d[7] (2609:2609:2609) (3032:3032:3032))
        (PORT d[8] (2233:2233:2233) (2613:2613:2613))
        (PORT d[9] (3156:3156:3156) (3676:3676:3676))
        (PORT d[10] (1716:1716:1716) (2027:2027:2027))
        (PORT d[11] (1960:1960:1960) (2295:2295:2295))
        (PORT d[12] (2550:2550:2550) (2960:2960:2960))
        (PORT clk (1316:1316:1316) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1309:1309:1309))
        (PORT d[0] (1481:1481:1481) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (823:823:823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (823:823:823))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (823:823:823))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (2368:2368:2368))
        (PORT d[1] (3057:3057:3057) (3541:3541:3541))
        (PORT d[2] (2016:2016:2016) (2386:2386:2386))
        (PORT d[3] (4536:4536:4536) (5265:5265:5265))
        (PORT d[4] (3735:3735:3735) (4346:4346:4346))
        (PORT d[5] (2869:2869:2869) (3332:3332:3332))
        (PORT d[6] (1830:1830:1830) (2084:2084:2084))
        (PORT d[7] (1990:1990:1990) (2295:2295:2295))
        (PORT d[8] (2111:2111:2111) (2488:2488:2488))
        (PORT d[9] (2171:2171:2171) (2555:2555:2555))
        (PORT d[10] (2369:2369:2369) (2764:2764:2764))
        (PORT d[11] (2802:2802:2802) (3307:3307:3307))
        (PORT d[12] (2463:2463:2463) (2870:2870:2870))
        (PORT clk (1383:1383:1383) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1377:1377:1377))
        (PORT d[0] (1811:1811:1811) (2008:2008:2008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1225:1225:1225))
        (PORT datab (889:889:889) (1036:1036:1036))
        (PORT datac (1118:1118:1118) (1287:1287:1287))
        (PORT datad (728:728:728) (876:876:876))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (828:828:828) (968:968:968))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3705:3705:3705))
        (PORT d[1] (2828:2828:2828) (3262:3262:3262))
        (PORT d[2] (1926:1926:1926) (2231:2231:2231))
        (PORT d[3] (4677:4677:4677) (5412:5412:5412))
        (PORT d[4] (4342:4342:4342) (5054:5054:5054))
        (PORT d[5] (3560:3560:3560) (4109:4109:4109))
        (PORT d[6] (2276:2276:2276) (2700:2700:2700))
        (PORT d[7] (2898:2898:2898) (3357:3357:3357))
        (PORT d[8] (2266:2266:2266) (2652:2652:2652))
        (PORT d[9] (2404:2404:2404) (2812:2812:2812))
        (PORT d[10] (2789:2789:2789) (3240:3240:3240))
        (PORT d[11] (3182:3182:3182) (3748:3748:3748))
        (PORT d[12] (2402:2402:2402) (2777:2777:2777))
        (PORT clk (1337:1337:1337) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1329:1329:1329))
        (PORT d[0] (1081:1081:1081) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1769:1769:1769))
        (PORT d[1] (2125:2125:2125) (2410:2410:2410))
        (PORT d[2] (2010:2010:2010) (2296:2296:2296))
        (PORT d[3] (1887:1887:1887) (2162:2162:2162))
        (PORT d[4] (2656:2656:2656) (3062:3062:3062))
        (PORT d[5] (1970:1970:1970) (2243:2243:2243))
        (PORT d[6] (1414:1414:1414) (1683:1683:1683))
        (PORT d[7] (2347:2347:2347) (2668:2668:2668))
        (PORT d[8] (1989:1989:1989) (2347:2347:2347))
        (PORT d[9] (1898:1898:1898) (2229:2229:2229))
        (PORT d[10] (2476:2476:2476) (2889:2889:2889))
        (PORT d[11] (2099:2099:2099) (2472:2472:2472))
        (PORT d[12] (2376:2376:2376) (2770:2770:2770))
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (PORT d[0] (1966:1966:1966) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (995:995:995))
        (PORT datab (1172:1172:1172) (1342:1342:1342))
        (PORT datac (1035:1035:1035) (1215:1215:1215))
        (PORT datad (972:972:972) (1128:1128:1128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1297:1297:1297))
        (PORT d[1] (1353:1353:1353) (1548:1548:1548))
        (PORT d[2] (2611:2611:2611) (3081:3081:3081))
        (PORT d[3] (3236:3236:3236) (3751:3751:3751))
        (PORT d[4] (3887:3887:3887) (4496:4496:4496))
        (PORT d[5] (4245:4245:4245) (4894:4894:4894))
        (PORT d[6] (3381:3381:3381) (3831:3831:3831))
        (PORT d[7] (3355:3355:3355) (3885:3885:3885))
        (PORT d[8] (2227:2227:2227) (2602:2602:2602))
        (PORT d[9] (3902:3902:3902) (4530:4530:4530))
        (PORT d[10] (2433:2433:2433) (2837:2837:2837))
        (PORT d[11] (1756:1756:1756) (2052:2052:2052))
        (PORT d[12] (2776:2776:2776) (3177:3177:3177))
        (PORT clk (1369:1369:1369) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1363:1363:1363))
        (PORT d[0] (1648:1648:1648) (1868:1868:1868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2561:2561:2561))
        (PORT d[1] (1801:1801:1801) (2066:2066:2066))
        (PORT d[2] (1641:1641:1641) (1915:1915:1915))
        (PORT d[3] (1429:1429:1429) (1642:1642:1642))
        (PORT d[4] (1113:1113:1113) (1292:1292:1292))
        (PORT d[5] (2427:2427:2427) (2799:2799:2799))
        (PORT d[6] (2664:2664:2664) (3156:3156:3156))
        (PORT d[7] (2909:2909:2909) (3381:3381:3381))
        (PORT d[8] (1582:1582:1582) (1865:1865:1865))
        (PORT d[9] (2517:2517:2517) (2939:2939:2939))
        (PORT d[10] (3415:3415:3415) (3937:3937:3937))
        (PORT d[11] (3471:3471:3471) (4071:4071:4071))
        (PORT d[12] (3064:3064:3064) (3555:3555:3555))
        (PORT clk (1370:1370:1370) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1363:1363:1363))
        (PORT d[0] (947:947:947) (1068:1068:1068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1235:1235:1235))
        (PORT datab (1140:1140:1140) (1298:1298:1298))
        (PORT datac (702:702:702) (804:804:804))
        (PORT datad (967:967:967) (1122:1122:1122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (999:999:999))
        (PORT datab (484:484:484) (551:551:551))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1286:1286:1286))
        (PORT d[1] (1360:1360:1360) (1554:1554:1554))
        (PORT d[2] (2388:2388:2388) (2813:2813:2813))
        (PORT d[3] (3393:3393:3393) (3928:3928:3928))
        (PORT d[4] (3887:3887:3887) (4495:4495:4495))
        (PORT d[5] (4074:4074:4074) (4700:4700:4700))
        (PORT d[6] (3375:3375:3375) (3824:3824:3824))
        (PORT d[7] (3348:3348:3348) (3876:3876:3876))
        (PORT d[8] (2233:2233:2233) (2613:2613:2613))
        (PORT d[9] (3767:3767:3767) (4383:4383:4383))
        (PORT d[10] (2410:2410:2410) (2809:2809:2809))
        (PORT d[11] (1759:1759:1759) (2059:2059:2059))
        (PORT d[12] (2634:2634:2634) (3028:3028:3028))
        (PORT clk (1376:1376:1376) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1367:1367:1367))
        (PORT d[0] (899:899:899) (1033:1033:1033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2721:2721:2721))
        (PORT d[1] (1722:1722:1722) (1969:1969:1969))
        (PORT d[2] (1167:1167:1167) (1384:1384:1384))
        (PORT d[3] (3484:3484:3484) (3996:3996:3996))
        (PORT d[4] (3003:3003:3003) (3452:3452:3452))
        (PORT d[5] (2579:2579:2579) (2987:2987:2987))
        (PORT d[6] (2009:2009:2009) (2363:2363:2363))
        (PORT d[7] (3132:3132:3132) (3589:3589:3589))
        (PORT d[8] (2795:2795:2795) (3255:3255:3255))
        (PORT d[9] (3370:3370:3370) (3868:3868:3868))
        (PORT d[10] (1865:1865:1865) (2181:2181:2181))
        (PORT d[11] (1890:1890:1890) (2228:2228:2228))
        (PORT d[12] (2951:2951:2951) (3393:3393:3393))
        (PORT clk (1366:1366:1366) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
        (PORT d[0] (1203:1203:1203) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1525:1525:1525))
        (PORT d[1] (1349:1349:1349) (1543:1543:1543))
        (PORT d[2] (1074:1074:1074) (1261:1261:1261))
        (PORT d[3] (3502:3502:3502) (4042:4042:4042))
        (PORT d[4] (3377:3377:3377) (3882:3882:3882))
        (PORT d[5] (2965:2965:2965) (3431:3431:3431))
        (PORT d[6] (2393:2393:2393) (2803:2803:2803))
        (PORT d[7] (3536:3536:3536) (4087:4087:4087))
        (PORT d[8] (2412:2412:2412) (2813:2813:2813))
        (PORT d[9] (3742:3742:3742) (4287:4287:4287))
        (PORT d[10] (2237:2237:2237) (2607:2607:2607))
        (PORT d[11] (1730:1730:1730) (2018:2018:2018))
        (PORT d[12] (2802:2802:2802) (3219:3219:3219))
        (PORT clk (1381:1381:1381) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1373:1373:1373))
        (PORT d[0] (1926:1926:1926) (2167:2167:2167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (2138:2138:2138))
        (PORT d[1] (2905:2905:2905) (3381:3381:3381))
        (PORT d[2] (1803:1803:1803) (2101:2101:2101))
        (PORT d[3] (4594:4594:4594) (5338:5338:5338))
        (PORT d[4] (3611:3611:3611) (4209:4209:4209))
        (PORT d[5] (3253:3253:3253) (3732:3732:3732))
        (PORT d[6] (2270:2270:2270) (2693:2693:2693))
        (PORT d[7] (2376:2376:2376) (2768:2768:2768))
        (PORT d[8] (2754:2754:2754) (3210:3210:3210))
        (PORT d[9] (1948:1948:1948) (2287:2287:2287))
        (PORT d[10] (3011:3011:3011) (3481:3481:3481))
        (PORT d[11] (2970:2970:2970) (3506:3506:3506))
        (PORT d[12] (2328:2328:2328) (2715:2715:2715))
        (PORT clk (1364:1364:1364) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1359:1359:1359))
        (PORT d[0] (1678:1678:1678) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (1010:1010:1010))
        (PORT datab (893:893:893) (1040:1040:1040))
        (PORT datac (864:864:864) (992:992:992))
        (PORT datad (723:723:723) (870:870:870))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (932:932:932))
        (PORT datab (591:591:591) (712:712:712))
        (PORT datac (1167:1167:1167) (1341:1341:1341))
        (PORT datad (902:902:902) (1031:1031:1031))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (2204:2204:2204))
        (PORT d[1] (2452:2452:2452) (2787:2787:2787))
        (PORT d[2] (2111:2111:2111) (2409:2409:2409))
        (PORT d[3] (1718:1718:1718) (1963:1963:1963))
        (PORT d[4] (2073:2073:2073) (2356:2356:2356))
        (PORT d[5] (2172:2172:2172) (2475:2475:2475))
        (PORT d[6] (1221:1221:1221) (1459:1459:1459))
        (PORT d[7] (2692:2692:2692) (3060:3060:3060))
        (PORT d[8] (2188:2188:2188) (2580:2580:2580))
        (PORT d[9] (2283:2283:2283) (2682:2682:2682))
        (PORT d[10] (2664:2664:2664) (3102:3102:3102))
        (PORT d[11] (2277:2277:2277) (2677:2677:2677))
        (PORT d[12] (2345:2345:2345) (2731:2731:2731))
        (PORT clk (1330:1330:1330) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1325:1325:1325))
        (PORT d[0] (2852:2852:2852) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1720:1720:1720))
        (PORT d[1] (1716:1716:1716) (1959:1959:1959))
        (PORT d[2] (2243:2243:2243) (2664:2664:2664))
        (PORT d[3] (4694:4694:4694) (5429:5429:5429))
        (PORT d[4] (3696:3696:3696) (4283:4283:4283))
        (PORT d[5] (3868:3868:3868) (4460:4460:4460))
        (PORT d[6] (3036:3036:3036) (3446:3446:3446))
        (PORT d[7] (2970:2970:2970) (3440:3440:3440))
        (PORT d[8] (1872:1872:1872) (2200:2200:2200))
        (PORT d[9] (3543:3543:3543) (4118:4118:4118))
        (PORT d[10] (2068:2068:2068) (2422:2422:2422))
        (PORT d[11] (2127:2127:2127) (2482:2482:2482))
        (PORT d[12] (3208:3208:3208) (3695:3695:3695))
        (PORT clk (1345:1345:1345) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (PORT d[0] (2142:2142:2142) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2722:2722:2722))
        (PORT d[1] (3464:3464:3464) (3996:3996:3996))
        (PORT d[2] (1621:1621:1621) (1924:1924:1924))
        (PORT d[3] (3138:3138:3138) (3618:3618:3618))
        (PORT d[4] (2696:2696:2696) (3116:3116:3116))
        (PORT d[5] (3558:3558:3558) (4117:4117:4117))
        (PORT d[6] (2881:2881:2881) (3346:3346:3346))
        (PORT d[7] (3297:3297:3297) (3775:3775:3775))
        (PORT d[8] (2474:2474:2474) (2901:2901:2901))
        (PORT d[9] (3773:3773:3773) (4297:4297:4297))
        (PORT d[10] (2454:2454:2454) (2859:2859:2859))
        (PORT d[11] (2603:2603:2603) (3029:3029:3029))
        (PORT d[12] (3705:3705:3705) (4249:4249:4249))
        (PORT clk (1384:1384:1384) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1375:1375:1375))
        (PORT d[0] (1346:1346:1346) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2606:2606:2606))
        (PORT d[1] (3297:3297:3297) (3824:3824:3824))
        (PORT d[2] (2438:2438:2438) (2882:2882:2882))
        (PORT d[3] (3582:3582:3582) (4140:4140:4140))
        (PORT d[4] (3969:3969:3969) (4623:4623:4623))
        (PORT d[5] (3232:3232:3232) (3743:3743:3743))
        (PORT d[6] (1507:1507:1507) (1728:1728:1728))
        (PORT d[7] (1437:1437:1437) (1667:1667:1667))
        (PORT d[8] (2670:2670:2670) (3128:3128:3128))
        (PORT d[9] (2537:2537:2537) (2976:2976:2976))
        (PORT d[10] (2744:2744:2744) (3196:3196:3196))
        (PORT d[11] (3202:3202:3202) (3776:3776:3776))
        (PORT d[12] (2690:2690:2690) (3116:3116:3116))
        (PORT clk (1334:1334:1334) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1327:1327:1327))
        (PORT d[0] (871:871:871) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (683:683:683))
        (PORT datab (1156:1156:1156) (1354:1354:1354))
        (PORT datac (1204:1204:1204) (1399:1399:1399))
        (PORT datad (568:568:568) (682:682:682))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (1157:1157:1157))
        (PORT datab (1027:1027:1027) (1197:1197:1197))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (564:564:564) (676:676:676))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (510:510:510) (616:616:616))
        (PORT datad (690:690:690) (817:817:817))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (849:849:849))
        (PORT datab (1035:1035:1035) (1233:1233:1233))
        (PORT datac (861:861:861) (1006:1006:1006))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (316:316:316))
        (PORT datab (190:190:190) (230:230:230))
        (PORT datac (296:296:296) (356:356:356))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2917:2917:2917))
        (PORT d[1] (3646:3646:3646) (4202:4202:4202))
        (PORT d[2] (1796:1796:1796) (2117:2117:2117))
        (PORT d[3] (3171:3171:3171) (3656:3656:3656))
        (PORT d[4] (2707:2707:2707) (3140:3140:3140))
        (PORT d[5] (3746:3746:3746) (4337:4337:4337))
        (PORT d[6] (2892:2892:2892) (3357:3357:3357))
        (PORT d[7] (3469:3469:3469) (3970:3970:3970))
        (PORT d[8] (2647:2647:2647) (3094:3094:3094))
        (PORT d[9] (3971:3971:3971) (4527:4527:4527))
        (PORT d[10] (2612:2612:2612) (3033:3033:3033))
        (PORT d[11] (2684:2684:2684) (3118:3118:3118))
        (PORT d[12] (3859:3859:3859) (4420:4420:4420))
        (PORT clk (1387:1387:1387) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (PORT d[0] (1952:1952:1952) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2712:2712:2712))
        (PORT d[1] (3650:3650:3650) (4208:4208:4208))
        (PORT d[2] (1898:1898:1898) (2221:2221:2221))
        (PORT d[3] (3346:3346:3346) (3871:3871:3871))
        (PORT d[4] (2872:2872:2872) (3325:3325:3325))
        (PORT d[5] (4060:4060:4060) (4685:4685:4685))
        (PORT d[6] (3084:3084:3084) (3579:3579:3579))
        (PORT d[7] (3490:3490:3490) (3995:3995:3995))
        (PORT d[8] (3188:3188:3188) (3718:3718:3718))
        (PORT d[9] (4142:4142:4142) (4721:4721:4721))
        (PORT d[10] (2798:2798:2798) (3250:3250:3250))
        (PORT d[11] (2793:2793:2793) (3245:3245:3245))
        (PORT d[12] (3890:3890:3890) (4457:4457:4457))
        (PORT clk (1388:1388:1388) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (PORT d[0] (1735:1735:1735) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2527:2527:2527))
        (PORT d[1] (3001:3001:3001) (3474:3474:3474))
        (PORT d[2] (1887:1887:1887) (2252:2252:2252))
        (PORT d[3] (2603:2603:2603) (3003:3003:3003))
        (PORT d[4] (2417:2417:2417) (2780:2780:2780))
        (PORT d[5] (2879:2879:2879) (3321:3321:3321))
        (PORT d[6] (1943:1943:1943) (2305:2305:2305))
        (PORT d[7] (2154:2154:2154) (2483:2483:2483))
        (PORT d[8] (2086:2086:2086) (2466:2466:2466))
        (PORT d[9] (2459:2459:2459) (2822:2822:2822))
        (PORT d[10] (1902:1902:1902) (2231:2231:2231))
        (PORT d[11] (2030:2030:2030) (2362:2362:2362))
        (PORT d[12] (2377:2377:2377) (2709:2709:2709))
        (PORT clk (1349:1349:1349) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
        (PORT d[0] (1039:1039:1039) (1184:1184:1184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2801:2801:2801))
        (PORT d[1] (1877:1877:1877) (2148:2148:2148))
        (PORT d[2] (2753:2753:2753) (3236:3236:3236))
        (PORT d[3] (2725:2725:2725) (3124:3124:3124))
        (PORT d[4] (2467:2467:2467) (2837:2837:2837))
        (PORT d[5] (2445:2445:2445) (2828:2828:2828))
        (PORT d[6] (1225:1225:1225) (1471:1471:1471))
        (PORT d[7] (2045:2045:2045) (2340:2340:2340))
        (PORT d[8] (2645:2645:2645) (3104:3104:3104))
        (PORT d[9] (1989:1989:1989) (2293:2293:2293))
        (PORT d[10] (1666:1666:1666) (1944:1944:1944))
        (PORT d[11] (1485:1485:1485) (1738:1738:1738))
        (PORT d[12] (1729:1729:1729) (1983:1983:1983))
        (PORT clk (1338:1338:1338) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (PORT d[0] (1372:1372:1372) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1188:1188:1188))
        (PORT datab (1082:1082:1082) (1245:1245:1245))
        (PORT datac (1127:1127:1127) (1314:1314:1314))
        (PORT datad (655:655:655) (734:734:734))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1215:1215:1215))
        (PORT datab (1001:1001:1001) (1173:1173:1173))
        (PORT datac (1236:1236:1236) (1400:1400:1400))
        (PORT datad (468:468:468) (534:534:534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (2016:2016:2016))
        (PORT d[1] (2487:2487:2487) (2809:2809:2809))
        (PORT d[2] (2124:2124:2124) (2456:2456:2456))
        (PORT d[3] (3280:3280:3280) (3780:3780:3780))
        (PORT d[4] (3071:3071:3071) (3573:3573:3573))
        (PORT d[5] (2418:2418:2418) (2793:2793:2793))
        (PORT d[6] (1825:1825:1825) (2154:2154:2154))
        (PORT d[7] (2429:2429:2429) (2795:2795:2795))
        (PORT d[8] (1373:1373:1373) (1638:1638:1638))
        (PORT d[9] (2057:2057:2057) (2403:2403:2403))
        (PORT d[10] (2743:2743:2743) (3180:3180:3180))
        (PORT d[11] (2645:2645:2645) (3119:3119:3119))
        (PORT d[12] (2391:2391:2391) (2758:2758:2758))
        (PORT clk (1337:1337:1337) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (PORT d[0] (1635:1635:1635) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2700:2700:2700))
        (PORT d[1] (3461:3461:3461) (3994:3994:3994))
        (PORT d[2] (1624:1624:1624) (1925:1925:1925))
        (PORT d[3] (3173:3173:3173) (3670:3670:3670))
        (PORT d[4] (2698:2698:2698) (3120:3120:3120))
        (PORT d[5] (3561:3561:3561) (4122:4122:4122))
        (PORT d[6] (2706:2706:2706) (3144:3144:3144))
        (PORT d[7] (3284:3284:3284) (3760:3760:3760))
        (PORT d[8] (2465:2465:2465) (2887:2887:2887))
        (PORT d[9] (3785:3785:3785) (4316:4316:4316))
        (PORT d[10] (2423:2423:2423) (2817:2817:2817))
        (PORT d[11] (2577:2577:2577) (2994:2994:2994))
        (PORT d[12] (3682:3682:3682) (4222:4222:4222))
        (PORT clk (1381:1381:1381) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1373:1373:1373))
        (PORT d[0] (1989:1989:1989) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2481:2481:2481))
        (PORT d[1] (3023:3023:3023) (3504:3504:3504))
        (PORT d[2] (2016:2016:2016) (2392:2392:2392))
        (PORT d[3] (2580:2580:2580) (2974:2974:2974))
        (PORT d[4] (2246:2246:2246) (2578:2578:2578))
        (PORT d[5] (2880:2880:2880) (3322:3322:3322))
        (PORT d[6] (1963:1963:1963) (2333:2333:2333))
        (PORT d[7] (2213:2213:2213) (2550:2550:2550))
        (PORT d[8] (2254:2254:2254) (2657:2657:2657))
        (PORT d[9] (2447:2447:2447) (2808:2808:2808))
        (PORT d[10] (1917:1917:1917) (2253:2253:2253))
        (PORT d[11] (2030:2030:2030) (2363:2363:2363))
        (PORT d[12] (2366:2366:2366) (2695:2695:2695))
        (PORT clk (1345:1345:1345) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (PORT d[0] (1774:1774:1774) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2590:2590:2590))
        (PORT d[1] (2922:2922:2922) (3396:3396:3396))
        (PORT d[2] (2065:2065:2065) (2449:2449:2449))
        (PORT d[3] (4761:4761:4761) (5530:5530:5530))
        (PORT d[4] (3591:3591:3591) (4192:4192:4192))
        (PORT d[5] (2865:2865:2865) (3328:3328:3328))
        (PORT d[6] (1832:1832:1832) (2088:2088:2088))
        (PORT d[7] (1808:1808:1808) (2090:2090:2090))
        (PORT d[8] (2307:2307:2307) (2714:2714:2714))
        (PORT d[9] (2257:2257:2257) (2646:2646:2646))
        (PORT d[10] (2390:2390:2390) (2798:2798:2798))
        (PORT d[11] (2836:2836:2836) (3351:3351:3351))
        (PORT d[12] (2336:2336:2336) (2718:2718:2718))
        (PORT clk (1364:1364:1364) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1357:1357:1357))
        (PORT d[0] (1151:1151:1151) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1426:1426:1426))
        (PORT datab (1045:1045:1045) (1209:1209:1209))
        (PORT datac (802:802:802) (945:945:945))
        (PORT datad (984:984:984) (1151:1151:1151))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1632:1632:1632))
        (PORT datab (1187:1187:1187) (1371:1371:1371))
        (PORT datac (802:802:802) (945:945:945))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (845:845:845) (1002:1002:1002))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (620:620:620) (736:736:736))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1592:1592:1592))
        (PORT d[1] (1056:1056:1056) (1226:1226:1226))
        (PORT d[2] (1766:1766:1766) (2043:2043:2043))
        (PORT d[3] (3257:3257:3257) (3733:3733:3733))
        (PORT d[4] (1009:1009:1009) (1169:1169:1169))
        (PORT d[5] (713:713:713) (839:839:839))
        (PORT d[6] (1648:1648:1648) (1951:1951:1951))
        (PORT d[7] (1167:1167:1167) (1340:1340:1340))
        (PORT d[8] (1247:1247:1247) (1464:1464:1464))
        (PORT d[9] (1484:1484:1484) (1724:1724:1724))
        (PORT d[10] (2218:2218:2218) (2571:2571:2571))
        (PORT d[11] (1321:1321:1321) (1558:1558:1558))
        (PORT clk (1391:1391:1391) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1382:1382:1382))
        (PORT d[0] (548:548:548) (598:598:598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2840:2840:2840))
        (PORT d[1] (2646:2646:2646) (3073:3073:3073))
        (PORT d[2] (2388:2388:2388) (2818:2818:2818))
        (PORT d[3] (2760:2760:2760) (3178:3178:3178))
        (PORT d[4] (2437:2437:2437) (2808:2808:2808))
        (PORT d[5] (3227:3227:3227) (3715:3715:3715))
        (PORT d[6] (2472:2472:2472) (2911:2911:2911))
        (PORT d[7] (2413:2413:2413) (2777:2777:2777))
        (PORT d[8] (2462:2462:2462) (2896:2896:2896))
        (PORT d[9] (2665:2665:2665) (3059:3059:3059))
        (PORT d[10] (1686:1686:1686) (1983:1983:1983))
        (PORT d[11] (2375:2375:2375) (2749:2749:2749))
        (PORT d[12] (2930:2930:2930) (3352:3352:3352))
        (PORT clk (1313:1313:1313) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1306:1306:1306))
        (PORT d[0] (1009:1009:1009) (1143:1143:1143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (819:819:819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (820:820:820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (820:820:820))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (820:820:820))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (419:419:419))
        (PORT datab (122:122:122) (153:153:153))
        (PORT datac (1538:1538:1538) (1712:1712:1712))
        (PORT datad (983:983:983) (1150:1150:1150))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (981:981:981))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (925:925:925) (1107:1107:1107))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (3055:3055:3055))
        (PORT d[1] (2635:2635:2635) (3037:3037:3037))
        (PORT d[2] (1613:1613:1613) (1887:1887:1887))
        (PORT d[3] (4157:4157:4157) (4818:4818:4818))
        (PORT d[4] (4125:4125:4125) (4798:4798:4798))
        (PORT d[5] (3190:3190:3190) (3685:3685:3685))
        (PORT d[6] (2250:2250:2250) (2671:2671:2671))
        (PORT d[7] (2514:2514:2514) (2915:2915:2915))
        (PORT d[8] (1702:1702:1702) (2001:2001:2001))
        (PORT d[9] (2044:2044:2044) (2409:2409:2409))
        (PORT d[10] (2255:2255:2255) (2636:2636:2636))
        (PORT d[11] (2597:2597:2597) (3067:3067:3067))
        (PORT d[12] (1840:1840:1840) (2127:2127:2127))
        (PORT clk (1357:1357:1357) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (PORT d[0] (2303:2303:2303) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3659:3659:3659))
        (PORT d[1] (2488:2488:2488) (2879:2879:2879))
        (PORT d[2] (1919:1919:1919) (2224:2224:2224))
        (PORT d[3] (4655:4655:4655) (5385:5385:5385))
        (PORT d[4] (4495:4495:4495) (5218:5218:5218))
        (PORT d[5] (3559:3559:3559) (4105:4105:4105))
        (PORT d[6] (2281:2281:2281) (2711:2711:2711))
        (PORT d[7] (2904:2904:2904) (3363:3363:3363))
        (PORT d[8] (2235:2235:2235) (2610:2610:2610))
        (PORT d[9] (2403:2403:2403) (2811:2811:2811))
        (PORT d[10] (2632:2632:2632) (3067:3067:3067))
        (PORT d[11] (3191:3191:3191) (3761:3761:3761))
        (PORT d[12] (2392:2392:2392) (2768:2768:2768))
        (PORT clk (1322:1322:1322) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1315:1315:1315))
        (PORT d[0] (1149:1149:1149) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (828:828:828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (829:829:829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (829:829:829))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (829:829:829))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (904:904:904))
        (PORT datab (892:892:892) (1040:1040:1040))
        (PORT datac (1191:1191:1191) (1379:1379:1379))
        (PORT datad (894:894:894) (1028:1028:1028))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (3209:3209:3209))
        (PORT d[1] (1794:1794:1794) (2069:2069:2069))
        (PORT d[2] (2774:2774:2774) (3263:3263:3263))
        (PORT d[3] (4052:4052:4052) (4664:4664:4664))
        (PORT d[4] (1055:1055:1055) (1225:1225:1225))
        (PORT d[5] (3590:3590:3590) (4147:4147:4147))
        (PORT d[6] (1882:1882:1882) (2155:2155:2155))
        (PORT d[7] (1052:1052:1052) (1229:1229:1229))
        (PORT d[8] (1030:1030:1030) (1204:1204:1204))
        (PORT d[9] (1152:1152:1152) (1353:1353:1353))
        (PORT d[10] (2122:2122:2122) (2507:2507:2507))
        (PORT d[11] (1657:1657:1657) (1938:1938:1938))
        (PORT d[12] (3206:3206:3206) (3695:3695:3695))
        (PORT clk (1386:1386:1386) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (PORT d[0] (1344:1344:1344) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2754:2754:2754))
        (PORT d[1] (1641:1641:1641) (1891:1891:1891))
        (PORT d[2] (1814:1814:1814) (2109:2109:2109))
        (PORT d[3] (1280:1280:1280) (1480:1480:1480))
        (PORT d[4] (1082:1082:1082) (1253:1253:1253))
        (PORT d[5] (3928:3928:3928) (4486:4486:4486))
        (PORT d[6] (2850:2850:2850) (3376:3376:3376))
        (PORT d[7] (3089:3089:3089) (3591:3591:3591))
        (PORT d[8] (1764:1764:1764) (2076:2076:2076))
        (PORT d[9] (2683:2683:2683) (3120:3120:3120))
        (PORT d[10] (2120:2120:2120) (2497:2497:2497))
        (PORT d[11] (2027:2027:2027) (2388:2388:2388))
        (PORT d[12] (3083:3083:3083) (3575:3575:3575))
        (PORT clk (1392:1392:1392) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1383:1383:1383))
        (PORT d[0] (1222:1222:1222) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (912:912:912))
        (PORT datab (888:888:888) (1035:1035:1035))
        (PORT datac (581:581:581) (651:651:651))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2346:2346:2346))
        (PORT d[1] (2876:2876:2876) (3345:3345:3345))
        (PORT d[2] (1838:1838:1838) (2142:2142:2142))
        (PORT d[3] (4553:4553:4553) (5284:5284:5284))
        (PORT d[4] (3717:3717:3717) (4324:4324:4324))
        (PORT d[5] (2915:2915:2915) (3352:3352:3352))
        (PORT d[6] (2422:2422:2422) (2869:2869:2869))
        (PORT d[7] (2342:2342:2342) (2720:2720:2720))
        (PORT d[8] (2584:2584:2584) (3023:3023:3023))
        (PORT d[9] (2062:2062:2062) (2410:2410:2410))
        (PORT d[10] (2510:2510:2510) (2908:2908:2908))
        (PORT d[11] (2763:2763:2763) (3273:3273:3273))
        (PORT d[12] (2539:2539:2539) (2927:2927:2927))
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (PORT d[0] (1083:1083:1083) (1215:1215:1215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2353:2353:2353))
        (PORT d[1] (3096:3096:3096) (3601:3601:3601))
        (PORT d[2] (1807:1807:1807) (2106:2106:2106))
        (PORT d[3] (4754:4754:4754) (5515:5515:5515))
        (PORT d[4] (3785:3785:3785) (4411:4411:4411))
        (PORT d[5] (3305:3305:3305) (3800:3800:3800))
        (PORT d[6] (2252:2252:2252) (2674:2674:2674))
        (PORT d[7] (2554:2554:2554) (2972:2972:2972))
        (PORT d[8] (2934:2934:2934) (3416:3416:3416))
        (PORT d[9] (2114:2114:2114) (2474:2474:2474))
        (PORT d[10] (2867:2867:2867) (3317:3317:3317))
        (PORT d[11] (2964:2964:2964) (3495:3495:3495))
        (PORT d[12] (2509:2509:2509) (2922:2922:2922))
        (PORT clk (1353:1353:1353) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
        (PORT d[0] (1385:1385:1385) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (915:915:915))
        (PORT datab (886:886:886) (1033:1033:1033))
        (PORT datac (842:842:842) (982:982:982))
        (PORT datad (869:869:869) (985:985:985))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2136:2136:2136))
        (PORT d[1] (2905:2905:2905) (3382:3382:3382))
        (PORT d[2] (1831:1831:1831) (2134:2134:2134))
        (PORT d[3] (4603:4603:4603) (5351:5351:5351))
        (PORT d[4] (3603:3603:3603) (4201:4201:4201))
        (PORT d[5] (3107:3107:3107) (3570:3570:3570))
        (PORT d[6] (2270:2270:2270) (2693:2693:2693))
        (PORT d[7] (2367:2367:2367) (2758:2758:2758))
        (PORT d[8] (2763:2763:2763) (3224:3224:3224))
        (PORT d[9] (1953:1953:1953) (2298:2298:2298))
        (PORT d[10] (2688:2688:2688) (3114:3114:3114))
        (PORT d[11] (2796:2796:2796) (3306:3306:3306))
        (PORT d[12] (2325:2325:2325) (2708:2708:2708))
        (PORT clk (1370:1370:1370) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1363:1363:1363))
        (PORT d[0] (1574:1574:1574) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (3272:3272:3272))
        (PORT d[1] (2489:2489:2489) (2875:2875:2875))
        (PORT d[2] (1782:1782:1782) (2074:2074:2074))
        (PORT d[3] (4304:4304:4304) (4986:4986:4986))
        (PORT d[4] (4157:4157:4157) (4842:4842:4842))
        (PORT d[5] (3378:3378:3378) (3899:3899:3899))
        (PORT d[6] (2055:2055:2055) (2444:2444:2444))
        (PORT d[7] (2707:2707:2707) (3134:3134:3134))
        (PORT d[8] (1889:1889:1889) (2216:2216:2216))
        (PORT d[9] (2227:2227:2227) (2617:2617:2617))
        (PORT d[10] (2438:2438:2438) (2843:2843:2843))
        (PORT d[11] (2798:2798:2798) (3302:3302:3302))
        (PORT d[12] (2025:2025:2025) (2344:2344:2344))
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (PORT d[0] (1703:1703:1703) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (797:797:797))
        (PORT datab (890:890:890) (1037:1037:1037))
        (PORT datac (1039:1039:1039) (1205:1205:1205))
        (PORT datad (727:727:727) (875:875:875))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (829:829:829) (968:968:968))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (918:918:918) (1058:1058:1058))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2923:2923:2923))
        (PORT d[1] (1514:1514:1514) (1729:1729:1729))
        (PORT d[2] (957:957:957) (1135:1135:1135))
        (PORT d[3] (3532:3532:3532) (4062:4062:4062))
        (PORT d[4] (3178:3178:3178) (3653:3653:3653))
        (PORT d[5] (2782:2782:2782) (3219:3219:3219))
        (PORT d[6] (2215:2215:2215) (2600:2600:2600))
        (PORT d[7] (3452:3452:3452) (3942:3942:3942))
        (PORT d[8] (2603:2603:2603) (3033:3033:3033))
        (PORT d[9] (3556:3556:3556) (4079:4079:4079))
        (PORT d[10] (2053:2053:2053) (2396:2396:2396))
        (PORT d[11] (2058:2058:2058) (2423:2423:2423))
        (PORT d[12] (2618:2618:2618) (3010:3010:3010))
        (PORT clk (1374:1374:1374) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (PORT d[0] (1450:1450:1450) (1611:1611:1611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (706:706:706) (842:842:842))
        (PORT d[1] (1237:1237:1237) (1428:1428:1428))
        (PORT d[2] (1947:1947:1947) (2241:2241:2241))
        (PORT d[3] (3377:3377:3377) (3901:3901:3901))
        (PORT d[4] (1032:1032:1032) (1191:1191:1191))
        (PORT d[5] (625:625:625) (727:727:727))
        (PORT d[6] (1223:1223:1223) (1420:1420:1420))
        (PORT d[7] (678:678:678) (789:789:789))
        (PORT d[8] (620:620:620) (717:717:717))
        (PORT d[9] (1003:1003:1003) (1182:1182:1182))
        (PORT d[10] (1649:1649:1649) (1943:1943:1943))
        (PORT d[11] (1678:1678:1678) (1979:1979:1979))
        (PORT d[12] (853:853:853) (1001:1001:1001))
        (PORT clk (1400:1400:1400) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1392:1392:1392))
        (PORT d[0] (1032:1032:1032) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2681:2681:2681))
        (PORT d[1] (2659:2659:2659) (3091:3091:3091))
        (PORT d[2] (2051:2051:2051) (2436:2436:2436))
        (PORT d[3] (3075:3075:3075) (3528:3528:3528))
        (PORT d[4] (2273:2273:2273) (2621:2621:2621))
        (PORT d[5] (3053:3053:3053) (3520:3520:3520))
        (PORT d[6] (2142:2142:2142) (2537:2537:2537))
        (PORT d[7] (2393:2393:2393) (2749:2749:2749))
        (PORT d[8] (2455:2455:2455) (2888:2888:2888))
        (PORT d[9] (2506:2506:2506) (2882:2882:2882))
        (PORT d[10] (2086:2086:2086) (2442:2442:2442))
        (PORT d[11] (2210:2210:2210) (2567:2567:2567))
        (PORT d[12] (2751:2751:2751) (3148:3148:3148))
        (PORT clk (1333:1333:1333) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (PORT d[0] (1349:1349:1349) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2396:2396:2396))
        (PORT d[1] (2894:2894:2894) (3353:3353:3353))
        (PORT d[2] (2028:2028:2028) (2400:2400:2400))
        (PORT d[3] (4564:4564:4564) (5301:5301:5301))
        (PORT d[4] (3729:3729:3729) (4339:4339:4339))
        (PORT d[5] (3020:3020:3020) (3498:3498:3498))
        (PORT d[6] (1812:1812:1812) (2059:2059:2059))
        (PORT d[7] (1984:1984:1984) (2289:2289:2289))
        (PORT d[8] (2124:2124:2124) (2507:2507:2507))
        (PORT d[9] (2166:2166:2166) (2550:2550:2550))
        (PORT d[10] (2364:2364:2364) (2758:2758:2758))
        (PORT d[11] (2796:2796:2796) (3310:3310:3310))
        (PORT d[12] (2331:2331:2331) (2712:2712:2712))
        (PORT clk (1380:1380:1380) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1375:1375:1375))
        (PORT d[0] (1391:1391:1391) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1427:1427:1427))
        (PORT datab (1042:1042:1042) (1227:1227:1227))
        (PORT datac (647:647:647) (774:774:774))
        (PORT datad (1123:1123:1123) (1282:1282:1282))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (805:805:805))
        (PORT datab (1043:1043:1043) (1227:1227:1227))
        (PORT datac (510:510:510) (575:575:575))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1726:1726:1726))
        (PORT d[1] (1350:1350:1350) (1542:1542:1542))
        (PORT d[2] (944:944:944) (1117:1117:1117))
        (PORT d[3] (3512:3512:3512) (4052:4052:4052))
        (PORT d[4] (3349:3349:3349) (3854:3854:3854))
        (PORT d[5] (2783:2783:2783) (3220:3220:3220))
        (PORT d[6] (2222:2222:2222) (2608:2608:2608))
        (PORT d[7] (3444:3444:3444) (3933:3933:3933))
        (PORT d[8] (2605:2605:2605) (3037:3037:3037))
        (PORT d[9] (3717:3717:3717) (4261:4261:4261))
        (PORT d[10] (2223:2223:2223) (2591:2591:2591))
        (PORT d[11] (2216:2216:2216) (2596:2596:2596))
        (PORT d[12] (3316:3316:3316) (3809:3809:3809))
        (PORT clk (1374:1374:1374) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (PORT d[0] (1398:1398:1398) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1848:1848:1848))
        (PORT d[1] (2598:2598:2598) (2993:2993:2993))
        (PORT d[2] (1416:1416:1416) (1675:1675:1675))
        (PORT d[3] (3576:3576:3576) (4144:4144:4144))
        (PORT d[4] (3125:3125:3125) (3625:3625:3625))
        (PORT d[5] (3063:3063:3063) (3559:3559:3559))
        (PORT d[6] (2702:2702:2702) (3072:3072:3072))
        (PORT d[7] (2535:2535:2535) (2948:2948:2948))
        (PORT d[8] (2078:2078:2078) (2451:2451:2451))
        (PORT d[9] (2351:2351:2351) (2767:2767:2767))
        (PORT d[10] (2094:2094:2094) (2457:2457:2457))
        (PORT d[11] (2097:2097:2097) (2468:2468:2468))
        (PORT d[12] (3318:3318:3318) (3830:3830:3830))
        (PORT clk (1382:1382:1382) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1373:1373:1373))
        (PORT d[0] (2465:2465:2465) (2800:2800:2800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1917:1917:1917))
        (PORT d[1] (1545:1545:1545) (1767:1767:1767))
        (PORT d[2] (3105:3105:3105) (3625:3625:3625))
        (PORT d[3] (3526:3526:3526) (4055:4055:4055))
        (PORT d[4] (3178:3178:3178) (3659:3659:3659))
        (PORT d[5] (2601:2601:2601) (3012:3012:3012))
        (PORT d[6] (2031:2031:2031) (2388:2388:2388))
        (PORT d[7] (3296:3296:3296) (3769:3769:3769))
        (PORT d[8] (1636:1636:1636) (1927:1927:1927))
        (PORT d[9] (3696:3696:3696) (4236:4236:4236))
        (PORT d[10] (2043:2043:2043) (2388:2388:2388))
        (PORT d[11] (2072:2072:2072) (2441:2441:2441))
        (PORT d[12] (3141:3141:3141) (3610:3610:3610))
        (PORT clk (1373:1373:1373) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1363:1363:1363))
        (PORT d[0] (1729:1729:1729) (1945:1945:1945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1532:1532:1532))
        (PORT datab (820:820:820) (964:964:964))
        (PORT datac (724:724:724) (840:840:840))
        (PORT datad (982:982:982) (1149:1149:1149))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (3048:3048:3048))
        (PORT d[1] (2052:2052:2052) (2345:2345:2345))
        (PORT d[2] (1412:1412:1412) (1643:1643:1643))
        (PORT d[3] (2914:2914:2914) (3349:3349:3349))
        (PORT d[4] (1365:1365:1365) (1571:1571:1571))
        (PORT d[5] (2230:2230:2230) (2576:2576:2576))
        (PORT d[6] (1492:1492:1492) (1776:1776:1776))
        (PORT d[7] (2223:2223:2223) (2541:2541:2541))
        (PORT d[8] (1265:1265:1265) (1485:1485:1485))
        (PORT d[9] (2148:2148:2148) (2462:2462:2462))
        (PORT d[10] (2017:2017:2017) (2347:2347:2347))
        (PORT d[11] (1522:1522:1522) (1796:1796:1796))
        (PORT d[12] (2066:2066:2066) (2363:2363:2363))
        (PORT clk (1373:1373:1373) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1364:1364:1364))
        (PORT d[0] (1348:1348:1348) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (972:972:972))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (671:671:671) (765:765:765))
        (PORT datad (985:985:985) (1152:1152:1152))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (985:985:985))
        (PORT datab (348:348:348) (407:407:407))
        (PORT datac (832:832:832) (981:981:981))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (982:982:982))
        (PORT datab (808:808:808) (955:955:955))
        (PORT datac (925:925:925) (1107:1107:1107))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2911:2911:2911))
        (PORT d[1] (2910:2910:2910) (3355:3355:3355))
        (PORT d[2] (1396:1396:1396) (1661:1661:1661))
        (PORT d[3] (4522:4522:4522) (5233:5233:5233))
        (PORT d[4] (3326:3326:3326) (3858:3858:3858))
        (PORT d[5] (3671:3671:3671) (4238:4238:4238))
        (PORT d[6] (2854:2854:2854) (3239:3239:3239))
        (PORT d[7] (2957:2957:2957) (3430:3430:3430))
        (PORT d[8] (1670:1670:1670) (1970:1970:1970))
        (PORT d[9] (3356:3356:3356) (3903:3903:3903))
        (PORT d[10] (1879:1879:1879) (2206:2206:2206))
        (PORT d[11] (1953:1953:1953) (2284:2284:2284))
        (PORT d[12] (3033:3033:3033) (3495:3495:3495))
        (PORT clk (1322:1322:1322) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1317:1317:1317))
        (PORT d[0] (1774:1774:1774) (1971:1971:1971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (831:831:831))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (831:831:831))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2754:2754:2754))
        (PORT d[1] (2738:2738:2738) (3161:3161:3161))
        (PORT d[2] (1855:1855:1855) (2211:2211:2211))
        (PORT d[3] (4351:4351:4351) (5045:5045:5045))
        (PORT d[4] (3812:3812:3812) (4409:4409:4409))
        (PORT d[5] (3351:3351:3351) (3883:3883:3883))
        (PORT d[6] (2679:2679:2679) (3039:3039:3039))
        (PORT d[7] (2776:2776:2776) (3222:3222:3222))
        (PORT d[8] (2385:2385:2385) (2777:2777:2777))
        (PORT d[9] (3187:3187:3187) (3712:3712:3712))
        (PORT d[10] (1715:1715:1715) (2020:2020:2020))
        (PORT d[11] (1757:1757:1757) (2062:2062:2062))
        (PORT d[12] (2856:2856:2856) (3294:3294:3294))
        (PORT clk (1300:1300:1300) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1295:1295:1295))
        (PORT d[0] (992:992:992) (1127:1127:1127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (822:822:822) (808:808:808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (809:809:809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (809:809:809))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (809:809:809))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (3334:3334:3334))
        (PORT d[1] (2498:2498:2498) (2889:2889:2889))
        (PORT d[2] (1546:1546:1546) (1790:1790:1790))
        (PORT d[3] (4067:4067:4067) (4703:4703:4703))
        (PORT d[4] (4795:4795:4795) (5565:5565:5565))
        (PORT d[5] (3407:3407:3407) (3946:3946:3946))
        (PORT d[6] (2500:2500:2500) (2932:2932:2932))
        (PORT d[7] (3348:3348:3348) (3859:3859:3859))
        (PORT d[8] (2218:2218:2218) (2601:2601:2601))
        (PORT d[9] (2392:2392:2392) (2780:2780:2780))
        (PORT d[10] (2578:2578:2578) (2980:2980:2980))
        (PORT d[11] (2593:2593:2593) (3031:3031:3031))
        (PORT d[12] (2416:2416:2416) (2789:2789:2789))
        (PORT clk (1374:1374:1374) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1366:1366:1366))
        (PORT d[0] (2214:2214:2214) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (513:513:513) (605:605:605))
        (PORT d[1] (511:511:511) (599:599:599))
        (PORT d[2] (537:537:537) (634:634:634))
        (PORT d[3] (3444:3444:3444) (3941:3941:3941))
        (PORT d[4] (1158:1158:1158) (1326:1326:1326))
        (PORT d[5] (514:514:514) (607:607:607))
        (PORT d[6] (1396:1396:1396) (1623:1623:1623))
        (PORT d[7] (877:877:877) (1028:1028:1028))
        (PORT d[8] (812:812:812) (945:945:945))
        (PORT d[9] (991:991:991) (1167:1167:1167))
        (PORT d[10] (1614:1614:1614) (1890:1890:1890))
        (PORT d[11] (1671:1671:1671) (1966:1966:1966))
        (PORT d[12] (732:732:732) (865:865:865))
        (PORT clk (1400:1400:1400) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1392:1392:1392))
        (PORT d[0] (544:544:544) (593:593:593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (836:836:836))
        (PORT datab (1222:1222:1222) (1423:1423:1423))
        (PORT datac (178:178:178) (240:240:240))
        (PORT datad (440:440:440) (492:492:492))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (258:258:258))
        (PORT datab (1514:1514:1514) (1728:1728:1728))
        (PORT datac (1756:1756:1756) (1950:1950:1950))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3513:3513:3513))
        (PORT d[1] (2954:2954:2954) (3399:3399:3399))
        (PORT d[2] (1771:1771:1771) (2064:2064:2064))
        (PORT d[3] (4665:4665:4665) (5400:5400:5400))
        (PORT d[4] (4504:4504:4504) (5228:5228:5228))
        (PORT d[5] (3559:3559:3559) (4104:4104:4104))
        (PORT d[6] (2083:2083:2083) (2478:2478:2478))
        (PORT d[7] (2903:2903:2903) (3362:3362:3362))
        (PORT d[8] (2222:2222:2222) (2595:2595:2595))
        (PORT d[9] (2396:2396:2396) (2803:2803:2803))
        (PORT d[10] (2633:2633:2633) (3070:3070:3070))
        (PORT d[11] (3183:3183:3183) (3752:3752:3752))
        (PORT d[12] (2370:2370:2370) (2739:2739:2739))
        (PORT clk (1322:1322:1322) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1314:1314:1314))
        (PORT d[0] (1438:1438:1438) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (828:828:828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (828:828:828))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (828:828:828))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (3272:3272:3272))
        (PORT d[1] (2672:2672:2672) (3096:3096:3096))
        (PORT d[2] (1140:1140:1140) (1316:1316:1316))
        (PORT d[3] (4613:4613:4613) (5316:5316:5316))
        (PORT d[4] (4179:4179:4179) (4848:4848:4848))
        (PORT d[5] (2796:2796:2796) (3240:3240:3240))
        (PORT d[6] (1586:1586:1586) (1875:1875:1875))
        (PORT d[7] (3666:3666:3666) (4203:4203:4203))
        (PORT d[8] (2647:2647:2647) (3104:3104:3104))
        (PORT d[9] (1873:1873:1873) (2188:2188:2188))
        (PORT d[10] (1627:1627:1627) (1885:1885:1885))
        (PORT d[11] (2818:2818:2818) (3306:3306:3306))
        (PORT d[12] (2156:2156:2156) (2480:2480:2480))
        (PORT clk (1387:1387:1387) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1379:1379:1379))
        (PORT d[0] (1329:1329:1329) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (266:266:266))
        (PORT datab (1091:1091:1091) (1262:1262:1262))
        (PORT datac (677:677:677) (810:810:810))
        (PORT datad (904:904:904) (1010:1010:1010))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (4130:4130:4130))
        (PORT d[1] (2966:2966:2966) (3417:3417:3417))
        (PORT d[2] (1723:1723:1723) (1989:1989:1989))
        (PORT d[3] (5074:5074:5074) (5869:5869:5869))
        (PORT d[4] (5026:5026:5026) (5833:5833:5833))
        (PORT d[5] (4063:4063:4063) (4676:4676:4676))
        (PORT d[6] (2843:2843:2843) (3356:3356:3356))
        (PORT d[7] (3445:3445:3445) (3980:3980:3980))
        (PORT d[8] (2620:2620:2620) (3051:3051:3051))
        (PORT d[9] (1877:1877:1877) (2196:2196:2196))
        (PORT d[10] (3143:3143:3143) (3638:3638:3638))
        (PORT d[11] (3755:3755:3755) (4411:4411:4411))
        (PORT d[12] (2773:2773:2773) (3201:3201:3201))
        (PORT clk (1380:1380:1380) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1371:1371:1371))
        (PORT d[0] (1085:1085:1085) (1223:1223:1223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2708:2708:2708))
        (PORT d[1] (2901:2901:2901) (3355:3355:3355))
        (PORT d[2] (1697:1697:1697) (1948:1948:1948))
        (PORT d[3] (3539:3539:3539) (4097:4097:4097))
        (PORT d[4] (3678:3678:3678) (4267:4267:4267))
        (PORT d[5] (2840:2840:2840) (3295:3295:3295))
        (PORT d[6] (1772:1772:1772) (2087:2087:2087))
        (PORT d[7] (4049:4049:4049) (4653:4653:4653))
        (PORT d[8] (1740:1740:1740) (2038:2038:2038))
        (PORT d[9] (2029:2029:2029) (2371:2371:2371))
        (PORT d[10] (1955:1955:1955) (2251:2251:2251))
        (PORT d[11] (2913:2913:2913) (3429:3429:3429))
        (PORT d[12] (2285:2285:2285) (2613:2613:2613))
        (PORT clk (1396:1396:1396) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1388:1388:1388))
        (PORT d[0] (1803:1803:1803) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (771:771:771))
        (PORT datab (222:222:222) (281:281:281))
        (PORT datac (859:859:859) (999:999:999))
        (PORT datad (1032:1032:1032) (1201:1201:1201))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1975:1975:1975))
        (PORT d[1] (2055:2055:2055) (2347:2347:2347))
        (PORT d[2] (2240:2240:2240) (2655:2655:2655))
        (PORT d[3] (2492:2492:2492) (2858:2858:2858))
        (PORT d[4] (2278:2278:2278) (2626:2626:2626))
        (PORT d[5] (2605:2605:2605) (3005:3005:3005))
        (PORT d[6] (2145:2145:2145) (2543:2543:2543))
        (PORT d[7] (2200:2200:2200) (2508:2508:2508))
        (PORT d[8] (2276:2276:2276) (2676:2676:2676))
        (PORT d[9] (1909:1909:1909) (2235:2235:2235))
        (PORT d[10] (2232:2232:2232) (2611:2611:2611))
        (PORT d[11] (1690:1690:1690) (1985:1985:1985))
        (PORT d[12] (2109:2109:2109) (2420:2420:2420))
        (PORT clk (1380:1380:1380) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1372:1372:1372))
        (PORT d[0] (1725:1725:1725) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3489:3489:3489))
        (PORT d[1] (2641:2641:2641) (3047:3047:3047))
        (PORT d[2] (1954:1954:1954) (2263:2263:2263))
        (PORT d[3] (4499:4499:4499) (5209:5209:5209))
        (PORT d[4] (4331:4331:4331) (5040:5040:5040))
        (PORT d[5] (3552:3552:3552) (4098:4098:4098))
        (PORT d[6] (2069:2069:2069) (2457:2457:2457))
        (PORT d[7] (2907:2907:2907) (3369:3369:3369))
        (PORT d[8] (2072:2072:2072) (2425:2425:2425))
        (PORT d[9] (2396:2396:2396) (2807:2807:2807))
        (PORT d[10] (2620:2620:2620) (3050:3050:3050))
        (PORT d[11] (2999:2999:2999) (3539:3539:3539))
        (PORT d[12] (2219:2219:2219) (2570:2570:2570))
        (PORT clk (1306:1306:1306) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1300:1300:1300))
        (PORT d[0] (2107:2107:2107) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (829:829:829) (814:814:814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (829:829:829) (814:814:814))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (829:829:829) (814:814:814))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (832:832:832))
        (PORT datab (1105:1105:1105) (1281:1281:1281))
        (PORT datac (172:172:172) (234:234:234))
        (PORT datad (1178:1178:1178) (1353:1353:1353))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (610:610:610))
        (PORT datab (191:191:191) (229:229:229))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (691:691:691) (800:800:800))
        (PORT d[1] (1217:1217:1217) (1400:1400:1400))
        (PORT d[2] (1318:1318:1318) (1513:1513:1513))
        (PORT d[3] (1073:1073:1073) (1234:1234:1234))
        (PORT d[4] (717:717:717) (829:829:829))
        (PORT d[5] (2911:2911:2911) (3317:3317:3317))
        (PORT d[6] (1561:1561:1561) (1833:1833:1833))
        (PORT d[7] (1002:1002:1002) (1147:1147:1147))
        (PORT d[8] (1198:1198:1198) (1379:1379:1379))
        (PORT d[9] (1095:1095:1095) (1270:1270:1270))
        (PORT d[10] (1026:1026:1026) (1185:1185:1185))
        (PORT d[11] (922:922:922) (1068:1068:1068))
        (PORT d[12] (956:956:956) (1112:1112:1112))
        (PORT clk (1397:1397:1397) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1388:1388:1388))
        (PORT d[0] (1638:1638:1638) (1868:1868:1868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (3230:3230:3230))
        (PORT d[1] (3345:3345:3345) (3846:3846:3846))
        (PORT d[2] (1738:1738:1738) (2019:2019:2019))
        (PORT d[3] (4423:4423:4423) (5096:5096:5096))
        (PORT d[4] (4169:4169:4169) (4837:4837:4837))
        (PORT d[5] (2792:2792:2792) (3236:3236:3236))
        (PORT d[6] (1568:1568:1568) (1856:1856:1856))
        (PORT d[7] (3502:3502:3502) (4016:4016:4016))
        (PORT d[8] (2476:2476:2476) (2910:2910:2910))
        (PORT d[9] (1999:1999:1999) (2316:2316:2316))
        (PORT d[10] (1622:1622:1622) (1884:1884:1884))
        (PORT d[11] (2645:2645:2645) (3107:3107:3107))
        (PORT d[12] (2165:2165:2165) (2489:2489:2489))
        (PORT clk (1371:1371:1371) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
        (PORT d[0] (1074:1074:1074) (1170:1170:1170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (267:267:267))
        (PORT datab (618:618:618) (710:710:710))
        (PORT datac (677:677:677) (810:810:810))
        (PORT datad (819:819:819) (959:959:959))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (203:203:203) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (191:191:191) (245:245:245))
        (PORT datad (487:487:487) (567:567:567))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (633:633:633) (758:758:758))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (590:590:590) (677:677:677))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1121:1121:1121))
        (PORT d[1] (1447:1447:1447) (1666:1666:1666))
        (PORT d[2] (1965:1965:1965) (2271:2271:2271))
        (PORT d[3] (1088:1088:1088) (1258:1258:1258))
        (PORT d[4] (900:900:900) (1046:1046:1046))
        (PORT d[5] (3437:3437:3437) (3908:3908:3908))
        (PORT d[6] (2832:2832:2832) (3350:3350:3350))
        (PORT d[7] (3246:3246:3246) (3766:3766:3766))
        (PORT d[8] (1579:1579:1579) (1812:1812:1812))
        (PORT d[9] (1192:1192:1192) (1377:1377:1377))
        (PORT d[10] (2113:2113:2113) (2489:2489:2489))
        (PORT d[11] (2223:2223:2223) (2612:2612:2612))
        (PORT d[12] (929:929:929) (1069:1069:1069))
        (PORT clk (1401:1401:1401) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1392:1392:1392))
        (PORT d[0] (381:381:381) (396:396:396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1113:1113:1113))
        (PORT d[1] (1427:1427:1427) (1654:1654:1654))
        (PORT d[2] (3146:3146:3146) (3688:3688:3688))
        (PORT d[3] (3233:3233:3233) (3739:3739:3739))
        (PORT d[4] (869:869:869) (1015:1015:1015))
        (PORT d[5] (3768:3768:3768) (4347:4347:4347))
        (PORT d[6] (1030:1030:1030) (1194:1194:1194))
        (PORT d[7] (846:846:846) (996:996:996))
        (PORT d[8] (654:654:654) (757:757:757))
        (PORT d[9] (853:853:853) (1013:1013:1013))
        (PORT d[10] (2298:2298:2298) (2705:2705:2705))
        (PORT d[11] (1681:1681:1681) (1975:1975:1975))
        (PORT d[12] (712:712:712) (833:833:833))
        (PORT clk (1398:1398:1398) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1389:1389:1389))
        (PORT d[0] (727:727:727) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2569:2569:2569))
        (PORT d[1] (2547:2547:2547) (2942:2942:2942))
        (PORT d[2] (1872:1872:1872) (2224:2224:2224))
        (PORT d[3] (4169:4169:4169) (4838:4838:4838))
        (PORT d[4] (3638:3638:3638) (4215:4215:4215))
        (PORT d[5] (3174:3174:3174) (3679:3679:3679))
        (PORT d[6] (2494:2494:2494) (2829:2829:2829))
        (PORT d[7] (2590:2590:2590) (3011:3011:3011))
        (PORT d[8] (2048:2048:2048) (2395:2395:2395))
        (PORT d[9] (2995:2995:2995) (3490:3490:3490))
        (PORT d[10] (2024:2024:2024) (2366:2366:2366))
        (PORT d[11] (1966:1966:1966) (2309:2309:2309))
        (PORT d[12] (3367:3367:3367) (3866:3866:3866))
        (PORT clk (1328:1328:1328) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1324:1324:1324))
        (PORT d[0] (1763:1763:1763) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (3012:3012:3012))
        (PORT d[1] (3480:3480:3480) (4028:4028:4028))
        (PORT d[2] (2605:2605:2605) (3072:3072:3072))
        (PORT d[3] (3919:3919:3919) (4517:4517:4517))
        (PORT d[4] (4150:4150:4150) (4830:4830:4830))
        (PORT d[5] (3408:3408:3408) (3940:3940:3940))
        (PORT d[6] (1707:1707:1707) (1958:1958:1958))
        (PORT d[7] (1238:1238:1238) (1440:1440:1440))
        (PORT d[8] (1202:1202:1202) (1398:1398:1398))
        (PORT d[9] (1340:1340:1340) (1573:1573:1573))
        (PORT d[10] (1901:1901:1901) (2245:2245:2245))
        (PORT d[11] (1807:1807:1807) (2108:2108:2108))
        (PORT d[12] (3030:3030:3030) (3498:3498:3498))
        (PORT clk (1366:1366:1366) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1359:1359:1359))
        (PORT d[0] (1030:1030:1030) (1159:1159:1159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1156:1156:1156))
        (PORT datab (843:843:843) (995:995:995))
        (PORT datac (823:823:823) (967:967:967))
        (PORT datad (670:670:670) (759:759:759))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (629:629:629))
        (PORT datab (532:532:532) (614:614:614))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (824:824:824) (968:968:968))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2511:2511:2511))
        (PORT d[1] (2901:2901:2901) (3358:3358:3358))
        (PORT d[2] (1502:1502:1502) (1725:1725:1725))
        (PORT d[3] (3624:3624:3624) (4167:4167:4167))
        (PORT d[4] (3841:3841:3841) (4451:4451:4451))
        (PORT d[5] (2670:2670:2670) (3102:3102:3102))
        (PORT d[6] (1750:1750:1750) (2058:2058:2058))
        (PORT d[7] (4045:4045:4045) (4645:4645:4645))
        (PORT d[8] (1573:1573:1573) (1853:1853:1853))
        (PORT d[9] (1898:1898:1898) (2224:2224:2224))
        (PORT d[10] (1635:1635:1635) (1885:1885:1885))
        (PORT d[11] (2932:2932:2932) (3460:3460:3460))
        (PORT d[12] (2116:2116:2116) (2424:2424:2424))
        (PORT clk (1389:1389:1389) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1380:1380:1380))
        (PORT d[0] (1261:1261:1261) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2808:2808:2808))
        (PORT d[1] (3472:3472:3472) (4020:4020:4020))
        (PORT d[2] (2615:2615:2615) (3081:3081:3081))
        (PORT d[3] (3433:3433:3433) (3973:3973:3973))
        (PORT d[4] (4132:4132:4132) (4808:4808:4808))
        (PORT d[5] (3388:3388:3388) (3917:3917:3917))
        (PORT d[6] (1688:1688:1688) (1936:1936:1936))
        (PORT d[7] (1259:1259:1259) (1464:1464:1464))
        (PORT d[8] (2833:2833:2833) (3307:3307:3307))
        (PORT d[9] (1348:1348:1348) (1582:1582:1582))
        (PORT d[10] (1914:1914:1914) (2263:2263:2263))
        (PORT d[11] (3380:3380:3380) (3979:3979:3979))
        (PORT d[12] (2869:2869:2869) (3317:3317:3317))
        (PORT clk (1347:1347:1347) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1342:1342:1342))
        (PORT d[0] (989:989:989) (1092:1092:1092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1878:1878:1878))
        (PORT d[1] (2346:2346:2346) (2642:2642:2642))
        (PORT d[2] (2106:2106:2106) (2431:2431:2431))
        (PORT d[3] (3075:3075:3075) (3539:3539:3539))
        (PORT d[4] (3033:3033:3033) (3508:3508:3508))
        (PORT d[5] (2616:2616:2616) (3029:3029:3029))
        (PORT d[6] (1629:1629:1629) (1929:1929:1929))
        (PORT d[7] (2254:2254:2254) (2593:2593:2593))
        (PORT d[8] (1551:1551:1551) (1842:1842:1842))
        (PORT d[9] (1875:1875:1875) (2195:2195:2195))
        (PORT d[10] (2360:2360:2360) (2732:2732:2732))
        (PORT d[11] (2462:2462:2462) (2910:2910:2910))
        (PORT d[12] (2219:2219:2219) (2564:2564:2564))
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (PORT d[0] (1794:1794:1794) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (2169:2169:2169))
        (PORT d[1] (2737:2737:2737) (3150:3150:3150))
        (PORT d[2] (1666:1666:1666) (1980:1980:1980))
        (PORT d[3] (3782:3782:3782) (4382:4382:4382))
        (PORT d[4] (3439:3439:3439) (3982:3982:3982))
        (PORT d[5] (2986:2986:2986) (3470:3470:3470))
        (PORT d[6] (2315:2315:2315) (2626:2626:2626))
        (PORT d[7] (2505:2505:2505) (2908:2908:2908))
        (PORT d[8] (1857:1857:1857) (2178:2178:2178))
        (PORT d[9] (2544:2544:2544) (2983:2983:2983))
        (PORT d[10] (2056:2056:2056) (2414:2414:2414))
        (PORT d[11] (2102:2102:2102) (2445:2445:2445))
        (PORT d[12] (3033:3033:3033) (3492:3492:3492))
        (PORT clk (1362:1362:1362) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
        (PORT d[0] (991:991:991) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (804:804:804))
        (PORT datab (1251:1251:1251) (1457:1457:1457))
        (PORT datac (1026:1026:1026) (1209:1209:1209))
        (PORT datad (1104:1104:1104) (1283:1283:1283))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (805:805:805))
        (PORT datab (1881:1881:1881) (2150:2150:2150))
        (PORT datac (1003:1003:1003) (1141:1141:1141))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (619:619:619))
        (PORT datab (997:997:997) (1170:1170:1170))
        (PORT datac (994:994:994) (1163:1163:1163))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2339:2339:2339))
        (PORT d[1] (2881:2881:2881) (3352:3352:3352))
        (PORT d[2] (1855:1855:1855) (2163:2163:2163))
        (PORT d[3] (4416:4416:4416) (5135:5135:5135))
        (PORT d[4] (3601:3601:3601) (4198:4198:4198))
        (PORT d[5] (3084:3084:3084) (3542:3542:3542))
        (PORT d[6] (2615:2615:2615) (3088:3088:3088))
        (PORT d[7] (2318:2318:2318) (2692:2692:2692))
        (PORT d[8] (2594:2594:2594) (3037:3037:3037))
        (PORT d[9] (2234:2234:2234) (2600:2600:2600))
        (PORT d[10] (2693:2693:2693) (3124:3124:3124))
        (PORT d[11] (2800:2800:2800) (3315:3315:3315))
        (PORT d[12] (2306:2306:2306) (2690:2690:2690))
        (PORT clk (1380:1380:1380) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1373:1373:1373))
        (PORT d[0] (1977:1977:1977) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2313:2313:2313))
        (PORT d[1] (3260:3260:3260) (3786:3786:3786))
        (PORT d[2] (1606:1606:1606) (1868:1868:1868))
        (PORT d[3] (4950:4950:4950) (5740:5740:5740))
        (PORT d[4] (3958:3958:3958) (4600:4600:4600))
        (PORT d[5] (3594:3594:3594) (4114:4114:4114))
        (PORT d[6] (2491:2491:2491) (2960:2960:2960))
        (PORT d[7] (2730:2730:2730) (3173:3173:3173))
        (PORT d[8] (3116:3116:3116) (3619:3619:3619))
        (PORT d[9] (2319:2319:2319) (2708:2708:2708))
        (PORT d[10] (3218:3218:3218) (3715:3715:3715))
        (PORT d[11] (3310:3310:3310) (3891:3891:3891))
        (PORT d[12] (2704:2704:2704) (3142:3142:3142))
        (PORT clk (1340:1340:1340) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1334:1334:1334))
        (PORT d[0] (993:993:993) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1156:1156:1156))
        (PORT datab (1168:1168:1168) (1337:1337:1337))
        (PORT datac (1036:1036:1036) (1216:1216:1216))
        (PORT datad (823:823:823) (927:927:927))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3440:3440:3440))
        (PORT d[1] (2481:2481:2481) (2870:2870:2870))
        (PORT d[2] (1545:1545:1545) (1799:1799:1799))
        (PORT d[3] (5263:5263:5263) (6085:6085:6085))
        (PORT d[4] (5023:5023:5023) (5819:5819:5819))
        (PORT d[5] (4252:4252:4252) (4891:4891:4891))
        (PORT d[6] (835:835:835) (996:996:996))
        (PORT d[7] (3626:3626:3626) (4183:4183:4183))
        (PORT d[8] (2788:2788:2788) (3242:3242:3242))
        (PORT d[9] (1867:1867:1867) (2185:2185:2185))
        (PORT d[10] (3305:3305:3305) (3817:3817:3817))
        (PORT d[11] (2838:2838:2838) (3329:3329:3329))
        (PORT d[12] (1982:1982:1982) (2285:2285:2285))
        (PORT clk (1386:1386:1386) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (PORT d[0] (1293:1293:1293) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1818:1818:1818))
        (PORT d[1] (2325:2325:2325) (2621:2621:2621))
        (PORT d[2] (2251:2251:2251) (2595:2595:2595))
        (PORT d[3] (3092:3092:3092) (3561:3561:3561))
        (PORT d[4] (3031:3031:3031) (3514:3514:3514))
        (PORT d[5] (2592:2592:2592) (2997:2997:2997))
        (PORT d[6] (1638:1638:1638) (1939:1939:1939))
        (PORT d[7] (2429:2429:2429) (2795:2795:2795))
        (PORT d[8] (1563:1563:1563) (1859:1859:1859))
        (PORT d[9] (1668:1668:1668) (1948:1948:1948))
        (PORT d[10] (2555:2555:2555) (2964:2964:2964))
        (PORT d[11] (2480:2480:2480) (2932:2932:2932))
        (PORT d[12] (2371:2371:2371) (2739:2739:2739))
        (PORT clk (1352:1352:1352) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1345:1345:1345))
        (PORT d[0] (1769:1769:1769) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1244:1244:1244))
        (PORT datab (694:694:694) (788:788:788))
        (PORT datac (1129:1129:1129) (1316:1316:1316))
        (PORT datad (973:973:973) (1129:1129:1129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2838:2838:2838))
        (PORT d[1] (3348:3348:3348) (3781:3781:3781))
        (PORT d[2] (2853:2853:2853) (3291:3291:3291))
        (PORT d[3] (4231:4231:4231) (4875:4875:4875))
        (PORT d[4] (3818:3818:3818) (4440:4440:4440))
        (PORT d[5] (2407:2407:2407) (2787:2787:2787))
        (PORT d[6] (1215:1215:1215) (1453:1453:1453))
        (PORT d[7] (3320:3320:3320) (3807:3807:3807))
        (PORT d[8] (2258:2258:2258) (2651:2651:2651))
        (PORT d[9] (1821:1821:1821) (2118:2118:2118))
        (PORT d[10] (1631:1631:1631) (1893:1893:1893))
        (PORT d[11] (2455:2455:2455) (2890:2890:2890))
        (PORT d[12] (2330:2330:2330) (2704:2704:2704))
        (PORT clk (1368:1368:1368) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1360:1360:1360))
        (PORT d[0] (1546:1546:1546) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2850:2850:2850))
        (PORT d[1] (2656:2656:2656) (3070:3070:3070))
        (PORT d[2] (1584:1584:1584) (1847:1847:1847))
        (PORT d[3] (4170:4170:4170) (4840:4840:4840))
        (PORT d[4] (3951:3951:3951) (4604:4604:4604))
        (PORT d[5] (2841:2841:2841) (3281:3281:3281))
        (PORT d[6] (2245:2245:2245) (2663:2663:2663))
        (PORT d[7] (2509:2509:2509) (2906:2906:2906))
        (PORT d[8] (1711:1711:1711) (2008:2008:2008))
        (PORT d[9] (2023:2023:2023) (2378:2378:2378))
        (PORT d[10] (2224:2224:2224) (2595:2595:2595))
        (PORT d[11] (2574:2574:2574) (3040:3040:3040))
        (PORT d[12] (1834:1834:1834) (2125:2125:2125))
        (PORT clk (1365:1365:1365) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1357:1357:1357))
        (PORT d[0] (1454:1454:1454) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1233:1233:1233))
        (PORT datab (1097:1097:1097) (1289:1289:1289))
        (PORT datac (1044:1044:1044) (1220:1220:1220))
        (PORT datad (965:965:965) (1121:1121:1121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (4299:4299:4299))
        (PORT d[1] (3004:3004:3004) (3465:3465:3465))
        (PORT d[2] (1675:1675:1675) (1930:1930:1930))
        (PORT d[3] (5244:5244:5244) (6060:6060:6060))
        (PORT d[4] (4869:4869:4869) (5651:5651:5651))
        (PORT d[5] (4083:4083:4083) (4701:4701:4701))
        (PORT d[6] (995:995:995) (1172:1172:1172))
        (PORT d[7] (3604:3604:3604) (4158:4158:4158))
        (PORT d[8] (2771:2771:2771) (3221:3221:3221))
        (PORT d[9] (1849:1849:1849) (2160:2160:2160))
        (PORT d[10] (3152:3152:3152) (3650:3650:3650))
        (PORT d[11] (2060:2060:2060) (2408:2408:2408))
        (PORT d[12] (1628:1628:1628) (1882:1882:1882))
        (PORT clk (1375:1375:1375) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1368:1368:1368))
        (PORT d[0] (1019:1019:1019) (1113:1113:1113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2347:2347:2347))
        (PORT d[1] (3084:3084:3084) (3589:3589:3589))
        (PORT d[2] (1793:1793:1793) (2090:2090:2090))
        (PORT d[3] (4775:4775:4775) (5546:5546:5546))
        (PORT d[4] (3784:3784:3784) (4406:4406:4406))
        (PORT d[5] (3423:3423:3423) (3922:3922:3922))
        (PORT d[6] (2262:2262:2262) (2690:2690:2690))
        (PORT d[7] (2548:2548:2548) (2961:2961:2961))
        (PORT d[8] (2944:2944:2944) (3426:3426:3426))
        (PORT d[9] (2134:2134:2134) (2498:2498:2498))
        (PORT d[10] (3040:3040:3040) (3512:3512:3512))
        (PORT d[11] (3140:3140:3140) (3698:3698:3698))
        (PORT d[12] (2515:2515:2515) (2926:2926:2926))
        (PORT clk (1340:1340:1340) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1334:1334:1334))
        (PORT d[0] (1554:1554:1554) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (606:606:606))
        (PORT datab (922:922:922) (1053:1053:1053))
        (PORT datac (1029:1029:1029) (1207:1207:1207))
        (PORT datad (966:966:966) (1121:1121:1121))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (997:997:997))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (999:999:999))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1101:1101:1101))
        (PORT datab (995:995:995) (1167:1167:1167))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (859:859:859) (994:994:994))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2702:2702:2702))
        (PORT d[1] (2989:2989:2989) (3445:3445:3445))
        (PORT d[2] (1693:1693:1693) (1940:1940:1940))
        (PORT d[3] (3527:3527:3527) (4074:4074:4074))
        (PORT d[4] (3661:3661:3661) (4246:4246:4246))
        (PORT d[5] (2846:2846:2846) (3302:3302:3302))
        (PORT d[6] (2851:2851:2851) (3327:3327:3327))
        (PORT d[7] (3870:3870:3870) (4450:4450:4450))
        (PORT d[8] (2575:2575:2575) (3006:3006:3006))
        (PORT d[9] (2047:2047:2047) (2392:2392:2392))
        (PORT d[10] (2115:2115:2115) (2429:2429:2429))
        (PORT d[11] (3107:3107:3107) (3656:3656:3656))
        (PORT d[12] (2778:2778:2778) (3194:3194:3194))
        (PORT clk (1396:1396:1396) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1387:1387:1387))
        (PORT d[0] (1809:1809:1809) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3442:3442:3442))
        (PORT d[1] (3152:3152:3152) (3628:3628:3628))
        (PORT d[2] (1546:1546:1546) (1800:1800:1800))
        (PORT d[3] (4621:4621:4621) (5325:5325:5325))
        (PORT d[4] (5048:5048:5048) (5852:5852:5852))
        (PORT d[5] (4253:4253:4253) (4892:4892:4892))
        (PORT d[6] (985:985:985) (1172:1172:1172))
        (PORT d[7] (3626:3626:3626) (4184:4184:4184))
        (PORT d[8] (1362:1362:1362) (1608:1608:1608))
        (PORT d[9] (1876:1876:1876) (2194:2194:2194))
        (PORT d[10] (1635:1635:1635) (1893:1893:1893))
        (PORT d[11] (1885:1885:1885) (2213:2213:2213))
        (PORT d[12] (1995:1995:1995) (2305:2305:2305))
        (PORT clk (1387:1387:1387) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (PORT d[0] (1086:1086:1086) (1229:1229:1229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1270:1270:1270))
        (PORT datab (912:912:912) (1073:1073:1073))
        (PORT datac (510:510:510) (574:574:574))
        (PORT datad (473:473:473) (553:553:553))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1910:1910:1910))
        (PORT d[1] (2160:2160:2160) (2455:2455:2455))
        (PORT d[2] (2193:2193:2193) (2503:2503:2503))
        (PORT d[3] (2055:2055:2055) (2351:2351:2351))
        (PORT d[4] (2463:2463:2463) (2847:2847:2847))
        (PORT d[5] (2186:2186:2186) (2495:2495:2495))
        (PORT d[6] (2181:2181:2181) (2589:2589:2589))
        (PORT d[7] (1990:1990:1990) (2262:2262:2262))
        (PORT d[8] (1623:1623:1623) (1925:1925:1925))
        (PORT d[9] (1879:1879:1879) (2203:2203:2203))
        (PORT d[10] (2639:2639:2639) (3066:3066:3066))
        (PORT d[11] (1854:1854:1854) (2186:2186:2186))
        (PORT d[12] (2346:2346:2346) (2733:2733:2733))
        (PORT clk (1387:1387:1387) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (PORT d[0] (1874:1874:1874) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (2128:2128:2128))
        (PORT d[1] (3277:3277:3277) (3806:3806:3806))
        (PORT d[2] (1811:1811:1811) (2113:2113:2113))
        (PORT d[3] (4938:4938:4938) (5724:5724:5724))
        (PORT d[4] (3964:3964:3964) (4612:4612:4612))
        (PORT d[5] (3472:3472:3472) (3986:3986:3986))
        (PORT d[6] (2297:2297:2297) (2733:2733:2733))
        (PORT d[7] (2742:2742:2742) (3191:3191:3191))
        (PORT d[8] (3121:3121:3121) (3627:3627:3627))
        (PORT d[9] (2324:2324:2324) (2719:2719:2719))
        (PORT d[10] (3219:3219:3219) (3720:3720:3720))
        (PORT d[11] (3134:3134:3134) (3693:3693:3693))
        (PORT d[12] (2693:2693:2693) (3128:3128:3128))
        (PORT clk (1340:1340:1340) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1333:1333:1333))
        (PORT d[0] (1492:1492:1492) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (847:847:847))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (847:847:847))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (530:530:530))
        (PORT datab (182:182:182) (246:246:246))
        (PORT datac (1339:1339:1339) (1554:1554:1554))
        (PORT datad (613:613:613) (703:703:703))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (519:519:519))
        (PORT datab (405:405:405) (498:498:498))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (3271:3271:3271))
        (PORT d[1] (2625:2625:2625) (3027:3027:3027))
        (PORT d[2] (1583:1583:1583) (1839:1839:1839))
        (PORT d[3] (4151:4151:4151) (4818:4818:4818))
        (PORT d[4] (3991:3991:3991) (4655:4655:4655))
        (PORT d[5] (3212:3212:3212) (3712:3712:3712))
        (PORT d[6] (2147:2147:2147) (2544:2544:2544))
        (PORT d[7] (2551:2551:2551) (2963:2963:2963))
        (PORT d[8] (1901:1901:1901) (2235:2235:2235))
        (PORT d[9] (2053:2053:2053) (2416:2416:2416))
        (PORT d[10] (2275:2275:2275) (2660:2660:2660))
        (PORT d[11] (2793:2793:2793) (3299:3299:3299))
        (PORT d[12] (2021:2021:2021) (2337:2337:2337))
        (PORT clk (1341:1341:1341) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1335:1335:1335))
        (PORT d[0] (1784:1784:1784) (2018:2018:2018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2860:2860:2860))
        (PORT d[1] (1049:1049:1049) (1212:1212:1212))
        (PORT d[2] (1165:1165:1165) (1337:1337:1337))
        (PORT d[3] (1056:1056:1056) (1214:1214:1214))
        (PORT d[4] (853:853:853) (994:994:994))
        (PORT d[5] (2897:2897:2897) (3297:3297:3297))
        (PORT d[6] (1548:1548:1548) (1818:1818:1818))
        (PORT d[7] (3278:3278:3278) (3731:3731:3731))
        (PORT d[8] (1035:1035:1035) (1196:1196:1196))
        (PORT d[9] (965:965:965) (1126:1126:1126))
        (PORT d[10] (1021:1021:1021) (1174:1174:1174))
        (PORT d[11] (909:909:909) (1055:1055:1055))
        (PORT d[12] (964:964:964) (1120:1120:1120))
        (PORT clk (1388:1388:1388) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (PORT d[0] (830:830:830) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (533:533:533))
        (PORT datab (186:186:186) (251:251:251))
        (PORT datac (1218:1218:1218) (1409:1409:1409))
        (PORT datad (750:750:750) (849:849:849))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2880:2880:2880))
        (PORT d[1] (2990:2990:2990) (3458:3458:3458))
        (PORT d[2] (1910:1910:1910) (2206:2206:2206))
        (PORT d[3] (3712:3712:3712) (4288:4288:4288))
        (PORT d[4] (3658:3658:3658) (4245:4245:4245))
        (PORT d[5] (3750:3750:3750) (4330:4330:4330))
        (PORT d[6] (2853:2853:2853) (3332:3332:3332))
        (PORT d[7] (3869:3869:3869) (4449:4449:4449))
        (PORT d[8] (2574:2574:2574) (3005:3005:3005))
        (PORT d[9] (2730:2730:2730) (3158:3158:3158))
        (PORT d[10] (2924:2924:2924) (3370:3370:3370))
        (PORT d[11] (3100:3100:3100) (3645:3645:3645))
        (PORT d[12] (2770:2770:2770) (3183:3183:3183))
        (PORT clk (1395:1395:1395) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1387:1387:1387))
        (PORT d[0] (1747:1747:1747) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (714:714:714) (851:851:851))
        (PORT d[1] (1245:1245:1245) (1444:1444:1444))
        (PORT d[2] (1963:1963:1963) (2262:2262:2262))
        (PORT d[3] (3383:3383:3383) (3910:3910:3910))
        (PORT d[4] (865:865:865) (1008:1008:1008))
        (PORT d[5] (635:635:635) (738:738:738))
        (PORT d[6] (1222:1222:1222) (1419:1419:1419))
        (PORT d[7] (870:870:870) (1020:1020:1020))
        (PORT d[8] (659:659:659) (774:774:774))
        (PORT d[9] (1132:1132:1132) (1333:1333:1333))
        (PORT d[10] (1789:1789:1789) (2094:2094:2094))
        (PORT d[11] (1654:1654:1654) (1949:1949:1949))
        (PORT d[12] (698:698:698) (820:820:820))
        (PORT clk (1399:1399:1399) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1391:1391:1391))
        (PORT d[0] (1773:1773:1773) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (530:530:530))
        (PORT datab (182:182:182) (246:246:246))
        (PORT datac (1119:1119:1119) (1295:1295:1295))
        (PORT datad (459:459:459) (512:512:512))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (404:404:404) (497:497:497))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1828:1828:1828))
        (PORT d[1] (2442:2442:2442) (2754:2754:2754))
        (PORT d[2] (2123:2123:2123) (2457:2457:2457))
        (PORT d[3] (3282:3282:3282) (3784:3784:3784))
        (PORT d[4] (3046:3046:3046) (3542:3542:3542))
        (PORT d[5] (2612:2612:2612) (3026:3026:3026))
        (PORT d[6] (1818:1818:1818) (2146:2146:2146))
        (PORT d[7] (2436:2436:2436) (2801:2801:2801))
        (PORT d[8] (1522:1522:1522) (1807:1807:1807))
        (PORT d[9] (2028:2028:2028) (2362:2362:2362))
        (PORT d[10] (2736:2736:2736) (3173:3173:3173))
        (PORT d[11] (2630:2630:2630) (3104:3104:3104))
        (PORT d[12] (2380:2380:2380) (2744:2744:2744))
        (PORT clk (1343:1343:1343) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1336:1336:1336))
        (PORT d[0] (1691:1691:1691) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1511:1511:1511))
        (PORT d[1] (1324:1324:1324) (1511:1511:1511))
        (PORT d[2] (914:914:914) (1083:1083:1083))
        (PORT d[3] (3359:3359:3359) (3879:3879:3879))
        (PORT d[4] (3525:3525:3525) (4055:4055:4055))
        (PORT d[5] (4254:4254:4254) (4902:4902:4902))
        (PORT d[6] (2394:2394:2394) (2802:2802:2802))
        (PORT d[7] (3529:3529:3529) (4080:4080:4080))
        (PORT d[8] (2417:2417:2417) (2824:2824:2824))
        (PORT d[9] (3742:3742:3742) (4288:4288:4288))
        (PORT d[10] (2225:2225:2225) (2589:2589:2589))
        (PORT d[11] (1728:1728:1728) (2021:2021:2021))
        (PORT d[12] (2789:2789:2789) (3205:3205:3205))
        (PORT clk (1380:1380:1380) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1373:1373:1373))
        (PORT d[0] (2525:2525:2525) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2702:2702:2702))
        (PORT d[1] (3704:3704:3704) (4261:4261:4261))
        (PORT d[2] (1729:1729:1729) (2033:2033:2033))
        (PORT d[3] (3360:3360:3360) (3885:3885:3885))
        (PORT d[4] (2910:2910:2910) (3370:3370:3370))
        (PORT d[5] (4086:4086:4086) (4714:4714:4714))
        (PORT d[6] (3257:3257:3257) (3775:3775:3775))
        (PORT d[7] (3674:3674:3674) (4203:4203:4203))
        (PORT d[8] (2983:2983:2983) (3474:3474:3474))
        (PORT d[9] (4326:4326:4326) (4933:4933:4933))
        (PORT d[10] (2899:2899:2899) (3359:3359:3359))
        (PORT d[11] (2975:2975:2975) (3451:3451:3451))
        (PORT d[12] (3634:3634:3634) (4197:4197:4197))
        (PORT clk (1399:1399:1399) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1390:1390:1390))
        (PORT d[0] (852:852:852) (966:966:966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (527:527:527))
        (PORT datab (709:709:709) (824:824:824))
        (PORT datac (1014:1014:1014) (1175:1175:1175))
        (PORT datad (158:158:158) (211:211:211))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2441:2441:2441))
        (PORT d[1] (2858:2858:2858) (3235:3235:3235))
        (PORT d[2] (2508:2508:2508) (2899:2899:2899))
        (PORT d[3] (3857:3857:3857) (4450:4450:4450))
        (PORT d[4] (3452:3452:3452) (4015:4015:4015))
        (PORT d[5] (3009:3009:3009) (3485:3485:3485))
        (PORT d[6] (2182:2182:2182) (2561:2561:2561))
        (PORT d[7] (2960:2960:2960) (3399:3399:3399))
        (PORT d[8] (1890:1890:1890) (2231:2231:2231))
        (PORT d[9] (2433:2433:2433) (2830:2830:2830))
        (PORT d[10] (3118:3118:3118) (3612:3612:3612))
        (PORT d[11] (3020:3020:3020) (3547:3547:3547))
        (PORT d[12] (1961:1961:1961) (2279:2279:2279))
        (PORT clk (1331:1331:1331) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
        (PORT d[0] (1511:1511:1511) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1759:1759:1759))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1172:1172:1172) (1347:1347:1347))
        (PORT datad (159:159:159) (212:212:212))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (406:406:406) (507:507:507))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2923:2923:2923))
        (PORT d[1] (3665:3665:3665) (4226:4226:4226))
        (PORT d[2] (1920:1920:1920) (2249:2249:2249))
        (PORT d[3] (3153:3153:3153) (3645:3645:3645))
        (PORT d[4] (2716:2716:2716) (3152:3152:3152))
        (PORT d[5] (3895:3895:3895) (4501:4501:4501))
        (PORT d[6] (3077:3077:3077) (3571:3571:3571))
        (PORT d[7] (3489:3489:3489) (3994:3994:3994))
        (PORT d[8] (3186:3186:3186) (3712:3712:3712))
        (PORT d[9] (4140:4140:4140) (4723:4723:4723))
        (PORT d[10] (2621:2621:2621) (3043:3043:3043))
        (PORT d[11] (2792:2792:2792) (3244:3244:3244))
        (PORT d[12] (3811:3811:3811) (4397:4397:4397))
        (PORT clk (1388:1388:1388) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (PORT d[0] (1719:1719:1719) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1793:1793:1793))
        (PORT d[1] (2044:2044:2044) (2332:2332:2332))
        (PORT d[2] (2230:2230:2230) (2643:2643:2643))
        (PORT d[3] (2629:2629:2629) (3007:3007:3007))
        (PORT d[4] (2271:2271:2271) (2614:2614:2614))
        (PORT d[5] (2606:2606:2606) (3010:3010:3010))
        (PORT d[6] (2150:2150:2150) (2549:2549:2549))
        (PORT d[7] (2048:2048:2048) (2333:2333:2333))
        (PORT d[8] (2252:2252:2252) (2646:2646:2646))
        (PORT d[9] (1915:1915:1915) (2241:2241:2241))
        (PORT d[10] (2075:2075:2075) (2434:2434:2434))
        (PORT d[11] (1682:1682:1682) (1973:1973:1973))
        (PORT d[12] (2096:2096:2096) (2402:2402:2402))
        (PORT clk (1382:1382:1382) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1374:1374:1374))
        (PORT d[0] (963:963:963) (1081:1081:1081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (2204:2204:2204))
        (PORT d[1] (2450:2450:2450) (2785:2785:2785))
        (PORT d[2] (2106:2106:2106) (2410:2410:2410))
        (PORT d[3] (1730:1730:1730) (1980:1980:1980))
        (PORT d[4] (2081:2081:2081) (2366:2366:2366))
        (PORT d[5] (2186:2186:2186) (2495:2495:2495))
        (PORT d[6] (1780:1780:1780) (2098:2098:2098))
        (PORT d[7] (2705:2705:2705) (3076:3076:3076))
        (PORT d[8] (2354:2354:2354) (2763:2763:2763))
        (PORT d[9] (2277:2277:2277) (2670:2670:2670))
        (PORT d[10] (2678:2678:2678) (3122:3122:3122))
        (PORT d[11] (2454:2454:2454) (2876:2876:2876))
        (PORT d[12] (2346:2346:2346) (2732:2732:2732))
        (PORT clk (1323:1323:1323) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1317:1317:1317))
        (PORT d[0] (1345:1345:1345) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (831:831:831))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (831:831:831))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2662:2662:2662))
        (PORT d[1] (1682:1682:1682) (1922:1922:1922))
        (PORT d[2] (2585:2585:2585) (3048:3048:3048))
        (PORT d[3] (2548:2548:2548) (2926:2926:2926))
        (PORT d[4] (2293:2293:2293) (2641:2641:2641))
        (PORT d[5] (2432:2432:2432) (2814:2814:2814))
        (PORT d[6] (1303:1303:1303) (1553:1553:1553))
        (PORT d[7] (1849:1849:1849) (2113:2113:2113))
        (PORT d[8] (2475:2475:2475) (2914:2914:2914))
        (PORT d[9] (1789:1789:1789) (2065:2065:2065))
        (PORT d[10] (1476:1476:1476) (1729:1729:1729))
        (PORT d[11] (1516:1516:1516) (1788:1788:1788))
        (PORT d[12] (1561:1561:1561) (1790:1790:1790))
        (PORT clk (1332:1332:1332) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (PORT d[0] (1417:1417:1417) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1285:1285:1285))
        (PORT datab (1043:1043:1043) (1227:1227:1227))
        (PORT datac (648:648:648) (776:776:776))
        (PORT datad (1149:1149:1149) (1291:1291:1291))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (803:803:803))
        (PORT datab (1189:1189:1189) (1357:1357:1357))
        (PORT datac (1089:1089:1089) (1249:1249:1249))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2500:2500:2500))
        (PORT d[1] (2706:2706:2706) (3133:3133:3133))
        (PORT d[2] (1524:1524:1524) (1754:1754:1754))
        (PORT d[3] (3352:3352:3352) (3870:3870:3870))
        (PORT d[4] (3465:3465:3465) (4022:4022:4022))
        (PORT d[5] (2669:2669:2669) (3101:3101:3101))
        (PORT d[6] (1567:1567:1567) (1849:1849:1849))
        (PORT d[7] (2840:2840:2840) (3271:3271:3271))
        (PORT d[8] (1566:1566:1566) (1845:1845:1845))
        (PORT d[9] (1889:1889:1889) (2208:2208:2208))
        (PORT d[10] (1801:1801:1801) (2075:2075:2075))
        (PORT d[11] (2737:2737:2737) (3232:3232:3232))
        (PORT d[12] (2109:2109:2109) (2416:2416:2416))
        (PORT clk (1388:1388:1388) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1378:1378:1378))
        (PORT d[0] (2333:2333:2333) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1813:1813:1813))
        (PORT d[1] (2982:2982:2982) (3453:3453:3453))
        (PORT d[2] (1616:1616:1616) (1926:1926:1926))
        (PORT d[3] (3128:3128:3128) (3592:3592:3592))
        (PORT d[4] (2501:2501:2501) (2898:2898:2898))
        (PORT d[5] (3010:3010:3010) (3481:3481:3481))
        (PORT d[6] (2177:2177:2177) (2551:2551:2551))
        (PORT d[7] (2762:2762:2762) (3170:3170:3170))
        (PORT d[8] (2283:2283:2283) (2684:2684:2684))
        (PORT d[9] (3231:3231:3231) (3684:3684:3684))
        (PORT d[10] (1870:1870:1870) (2187:2187:2187))
        (PORT d[11] (2066:2066:2066) (2418:2418:2418))
        (PORT d[12] (2847:2847:2847) (3278:3278:3278))
        (PORT clk (1331:1331:1331) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1324:1324:1324))
        (PORT d[0] (1604:1604:1604) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1962:1962:1962))
        (PORT d[1] (2798:2798:2798) (3242:3242:3242))
        (PORT d[2] (1596:1596:1596) (1889:1889:1889))
        (PORT d[3] (2984:2984:2984) (3438:3438:3438))
        (PORT d[4] (2492:2492:2492) (2886:2886:2886))
        (PORT d[5] (2991:2991:2991) (3459:3459:3459))
        (PORT d[6] (2170:2170:2170) (2543:2543:2543))
        (PORT d[7] (2587:2587:2587) (2973:2973:2973))
        (PORT d[8] (2270:2270:2270) (2673:2673:2673))
        (PORT d[9] (3243:3243:3243) (3699:3699:3699))
        (PORT d[10] (1892:1892:1892) (2221:2221:2221))
        (PORT d[11] (2033:2033:2033) (2377:2377:2377))
        (PORT d[12] (3017:3017:3017) (3471:3471:3471))
        (PORT clk (1331:1331:1331) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1324:1324:1324))
        (PORT d[0] (1757:1757:1757) (2006:2006:2006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (838:838:838))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2595:2595:2595))
        (PORT d[1] (3110:3110:3110) (3609:3609:3609))
        (PORT d[2] (2256:2256:2256) (2672:2672:2672))
        (PORT d[3] (4576:4576:4576) (5321:5321:5321))
        (PORT d[4] (3788:3788:3788) (4417:4417:4417))
        (PORT d[5] (3044:3044:3044) (3524:3524:3524))
        (PORT d[6] (2029:2029:2029) (2314:2314:2314))
        (PORT d[7] (1609:1609:1609) (1863:1863:1863))
        (PORT d[8] (2649:2649:2649) (3104:3104:3104))
        (PORT d[9] (2375:2375:2375) (2795:2795:2795))
        (PORT d[10] (2577:2577:2577) (3010:3010:3010))
        (PORT d[11] (3170:3170:3170) (3738:3738:3738))
        (PORT d[12] (2670:2670:2670) (3094:3094:3094))
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
        (PORT d[0] (1144:1144:1144) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (260:260:260))
        (PORT datab (1133:1133:1133) (1330:1330:1330))
        (PORT datac (674:674:674) (807:807:807))
        (PORT datad (1009:1009:1009) (1154:1154:1154))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1753:1753:1753))
        (PORT datab (1047:1047:1047) (1232:1232:1232))
        (PORT datac (1654:1654:1654) (1876:1876:1876))
        (PORT datad (610:610:610) (697:697:697))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (552:552:552))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (994:994:994) (1163:1163:1163))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2439:2439:2439))
        (PORT d[1] (1521:1521:1521) (1744:1744:1744))
        (PORT d[2] (2401:2401:2401) (2842:2842:2842))
        (PORT d[3] (2822:2822:2822) (3226:3226:3226))
        (PORT d[4] (2274:2274:2274) (2618:2618:2618))
        (PORT d[5] (2456:2456:2456) (2842:2842:2842))
        (PORT d[6] (1693:1693:1693) (2007:2007:2007))
        (PORT d[7] (1648:1648:1648) (1880:1880:1880))
        (PORT d[8] (2458:2458:2458) (2886:2886:2886))
        (PORT d[9] (1961:1961:1961) (2257:2257:2257))
        (PORT d[10] (2745:2745:2745) (3193:3193:3193))
        (PORT d[11] (1503:1503:1503) (1770:1770:1770))
        (PORT d[12] (1922:1922:1922) (2202:2202:2202))
        (PORT clk (1338:1338:1338) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (PORT d[0] (968:968:968) (1094:1094:1094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1338:1338:1338))
        (PORT datab (1047:1047:1047) (1232:1232:1232))
        (PORT datac (500:500:500) (565:565:565))
        (PORT datad (356:356:356) (416:416:416))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (994:994:994) (1166:1166:1166))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (891:891:891) (1071:1071:1071))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (592:592:592) (687:687:687))
        (PORT datac (441:441:441) (529:529:529))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (893:893:893) (1030:1030:1030))
        (PORT d[1] (821:821:821) (955:955:955))
        (PORT d[2] (1003:1003:1003) (1156:1156:1156))
        (PORT d[3] (980:980:980) (1147:1147:1147))
        (PORT d[4] (901:901:901) (1051:1051:1051))
        (PORT d[5] (859:859:859) (997:997:997))
        (PORT d[6] (974:974:974) (1136:1136:1136))
        (PORT d[7] (942:942:942) (1099:1099:1099))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2473:2473:2473))
        (PORT datab (1227:1227:1227) (1437:1437:1437))
        (PORT datac (1825:1825:1825) (2113:2113:2113))
        (PORT datad (331:331:331) (378:378:378))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1831:1831:1831) (2121:2121:2121))
        (PORT datab (1198:1198:1198) (1411:1411:1411))
        (PORT datac (456:456:456) (527:527:527))
        (PORT datad (2137:2137:2137) (2434:2434:2434))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (2109:2109:2109))
        (PORT datab (369:369:369) (428:428:428))
        (PORT datac (1188:1188:1188) (1395:1395:1395))
        (PORT datad (2135:2135:2135) (2432:2432:2432))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1355:1355:1355))
        (PORT datab (2152:2152:2152) (2462:2462:2462))
        (PORT datac (1815:1815:1815) (2095:2095:2095))
        (PORT datad (448:448:448) (509:509:509))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2473:2473:2473))
        (PORT datab (1233:1233:1233) (1444:1444:1444))
        (PORT datac (1819:1819:1819) (2107:2107:2107))
        (PORT datad (606:606:606) (681:681:681))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1828:1828:1828) (2118:2118:2118))
        (PORT datab (1200:1200:1200) (1414:1414:1414))
        (PORT datac (442:442:442) (507:507:507))
        (PORT datad (2137:2137:2137) (2433:2433:2433))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (554:554:554))
        (PORT datab (1205:1205:1205) (1419:1419:1419))
        (PORT datac (1803:1803:1803) (2081:2081:2081))
        (PORT datad (2135:2135:2135) (2432:2432:2432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (515:515:515))
        (PORT datab (1205:1205:1205) (1418:1418:1418))
        (PORT datac (1804:1804:1804) (2083:2083:2083))
        (PORT datad (2136:2136:2136) (2432:2432:2432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (369:369:369))
        (PORT datab (1204:1204:1204) (1418:1418:1418))
        (PORT datac (1805:1805:1805) (2084:2084:2084))
        (PORT datad (2136:2136:2136) (2433:2433:2433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2473:2473:2473))
        (PORT datab (1235:1235:1235) (1446:1446:1446))
        (PORT datac (1817:1817:1817) (2105:2105:2105))
        (PORT datad (305:305:305) (350:350:350))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (2104:2104:2104))
        (PORT datab (301:301:301) (348:348:348))
        (PORT datac (1191:1191:1191) (1398:1398:1398))
        (PORT datad (2135:2135:2135) (2431:2431:2431))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2473:2473:2473))
        (PORT datab (1240:1240:1240) (1454:1454:1454))
        (PORT datac (1812:1812:1812) (2099:2099:2099))
        (PORT datad (199:199:199) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1817:1817:1817) (2105:2105:2105))
        (PORT datab (309:309:309) (360:360:360))
        (PORT datac (1190:1190:1190) (1397:1397:1397))
        (PORT datad (2135:2135:2135) (2431:2431:2431))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (2122:2122:2122))
        (PORT datab (1197:1197:1197) (1410:1410:1410))
        (PORT datac (288:288:288) (327:327:327))
        (PORT datad (2137:2137:2137) (2434:2434:2434))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2473:2473:2473))
        (PORT datab (1238:1238:1238) (1450:1450:1450))
        (PORT datac (1814:1814:1814) (2101:2101:2101))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1840:1840:1840) (2129:2129:2129))
        (PORT datab (217:217:217) (261:261:261))
        (PORT datac (2142:2142:2142) (2446:2446:2446))
        (PORT datad (1185:1185:1185) (1379:1379:1379))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1827:1827:1827) (2116:2116:2116))
        (PORT datab (1201:1201:1201) (1415:1415:1415))
        (PORT datac (455:455:455) (520:520:520))
        (PORT datad (2136:2136:2136) (2433:2433:2433))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (2106:2106:2106))
        (PORT datab (1208:1208:1208) (1422:1422:1422))
        (PORT datac (289:289:289) (326:326:326))
        (PORT datad (2135:2135:2135) (2432:2432:2432))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2473:2473:2473))
        (PORT datab (1232:1232:1232) (1443:1443:1443))
        (PORT datac (1820:1820:1820) (2108:2108:2108))
        (PORT datad (187:187:187) (220:220:220))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (2119:2119:2119))
        (PORT datab (1200:1200:1200) (1413:1413:1413))
        (PORT datac (291:291:291) (331:331:331))
        (PORT datad (2137:2137:2137) (2434:2434:2434))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1826:1826:1826) (2115:2115:2115))
        (PORT datab (1202:1202:1202) (1415:1415:1415))
        (PORT datac (291:291:291) (328:328:328))
        (PORT datad (2136:2136:2136) (2433:2433:2433))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2473:2473:2473))
        (PORT datab (1236:1236:1236) (1447:1447:1447))
        (PORT datac (1817:1817:1817) (2104:2104:2104))
        (PORT datad (195:195:195) (228:228:228))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2473:2473:2473))
        (PORT datab (1236:1236:1236) (1448:1448:1448))
        (PORT datac (1816:1816:1816) (2103:2103:2103))
        (PORT datad (189:189:189) (222:222:222))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|bgr_data\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2473:2473:2473))
        (PORT datab (1239:1239:1239) (1451:1451:1451))
        (PORT datac (1814:1814:1814) (2100:2100:2100))
        (PORT datad (196:196:196) (229:229:229))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|bgr_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
)
