
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar

# Written on Sun Apr 26 13:20:36 2020

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                       Ending                                         |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |     10.000           |     No paths         |     No paths         |     No paths                         
System                                         pll_sensor_clk_uniq_1|CLKOP_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
System                                         reveal_coretop|jtck_inferred_clock[0]          |     No paths         |     No paths         |     10.000           |     No paths                         
System                                         top|clk_in                                     |     No paths         |     No paths         |     No paths         |     10.000                           
pll_sensor_clk_uniq_1|CLKOP_inferred_clock     System                                         |     10.000           |     No paths         |     No paths         |     No paths                         
pll_sensor_clk_uniq_1|CLKOP_inferred_clock     pll_sensor_clk_uniq_1|CLKOP_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
pll_sensor_clk_uniq_1|CLKOP_inferred_clock     reveal_coretop|jtck_inferred_clock[0]          |     No paths         |     No paths         |     Diff grp         |     No paths                         
reveal_coretop|jtck_inferred_clock[0]          System                                         |     No paths         |     No paths         |     No paths         |     10.000                           
reveal_coretop|jtck_inferred_clock[0]          pll_sensor_clk_uniq_1|CLKOP_inferred_clock     |     No paths         |     No paths         |     No paths         |     Diff grp                         
reveal_coretop|jtck_inferred_clock[0]          reveal_coretop|jtck_inferred_clock[0]          |     No paths         |     10.000           |     No paths         |     No paths                         
top|clk_in                                     System                                         |     No paths         |     No paths         |     10.000           |     No paths                         
top|clk_in                                     top|clk_in                                     |     10.000           |     No paths         |     No paths         |     No paths                         
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:HDMI_scl
p:HDMI_sda
p:de
p:fv
p:lv
p:pixdata[0]
p:pixdata[1]
p:pixdata[2]
p:pixdata[3]
p:pixdata[4]
p:pixdata[5]
p:pixdata[6]
p:pixdata[7]
p:pixdata[8]
p:pixdata[9]
p:pixdata[10]
p:pixdata[11]
p:pixdata[12]
p:pixdata[13]
p:pixdata[14]
p:pixdata[15]
p:pixdata[16]
p:pixdata[17]
p:pixdata[18]
p:pixdata[19]
p:pixdata[20]
p:pixdata[21]
p:pixdata[22]
p:pixdata[23]
p:pixdata[24]
p:pixdata[25]
p:pixdata[26]
p:pixdata[27]
p:pixdata[28]
p:pixdata[29]
p:pixdata[30]
p:pixdata[31]
p:pixdata[32]
p:pixdata[33]
p:pixdata[34]
p:pixdata[35]
p:test


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
