// Seed: 2529056990
module module_0 (
    output wire id_0,
    input  tri  id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  tri1 id_4,
    input  wire id_5,
    output wand id_6
    , id_8
);
  assign id_0 = 1'b0;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd82
) (
    input supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    input wand id_3,
    input wor _id_4,
    input logic id_5[id_4 : -1],
    output logic id_6,
    output logic id_7,
    input tri0 id_8,
    output logic id_9,
    input wor id_10,
    input tri0 id_11,
    output wire id_12
);
  final
    if (1) id_6 = id_2;
    else begin : LABEL_0
      id_9 <= -1'b0;
      id_7.id_5 <= "";
    end
  logic id_14 = {id_14};
  logic id_15;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_0,
      id_11,
      id_8,
      id_8,
      id_1
  );
endmodule
