// Seed: 2345160388
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  assign module_1.id_13 = 0;
  input wire id_5;
  output wire id_4;
  inout wand id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_5 && "";
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    output uwire id_2,
    output tri0  id_3,
    input  wire  id_4,
    input  tri0  id_5,
    output uwire id_6,
    input  tri0  id_7,
    input  uwire id_8,
    output tri0  id_9,
    output tri   id_10,
    input  wire  id_11,
    input  tri   id_12,
    input  tri0  id_13,
    input  wand  id_14,
    input  tri1  id_15
);
  logic id_17;
  ;
  assign id_1 = -1;
  wire id_18, id_19[-1 : 1], id_20;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_17,
      id_20,
      id_19
  );
  assign id_1 = id_15 & -1;
  assign #1 id_2 = id_15;
  logic id_22;
endmodule
