$date
	Tue Dec  9 14:43:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_control_unit $end
$var wire 2 ! ResultSrcD [1:0] $end
$var wire 1 " RegWriteD $end
$var wire 1 # MemWriteD $end
$var wire 1 $ JumpD $end
$var wire 2 % ImmSrcD [1:0] $end
$var wire 1 & BranchD $end
$var wire 1 ' ALUSrcD $end
$var wire 3 ( ALUControlD [2:0] $end
$var reg 3 ) funct3 [2:0] $end
$var reg 7 * funct7 [6:0] $end
$var reg 7 + op [6:0] $end
$scope module dut $end
$var wire 3 , funct3 [2:0] $end
$var wire 7 - funct7 [6:0] $end
$var wire 7 . op [6:0] $end
$var reg 3 / ALUControlD [2:0] $end
$var reg 1 ' ALUSrcD $end
$var reg 1 & BranchD $end
$var reg 2 0 ImmSrcD [1:0] $end
$var reg 1 $ JumpD $end
$var reg 1 # MemWriteD $end
$var reg 1 " RegWriteD $end
$var reg 2 1 ResultSrcD [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 1
b0 0
b0 /
b11 .
b0 -
b10 ,
b11 +
b0 *
b10 )
b0 (
1'
0&
b0 %
0$
0#
1"
b1 !
$end
#5
b1 %
b1 0
1#
1'
b0 !
b0 1
0"
b100011 +
b100011 .
#10
1"
b0 %
b0 0
1'
0#
b0 )
b0 ,
b10011 +
b10011 .
#15
b111 (
b111 /
1'
1"
b111 )
b111 ,
#20
1'
b110 (
b110 /
1"
b110 )
b110 ,
#25
0'
b0 (
b0 /
1"
b0 )
b0 ,
b110011 +
b110011 .
#30
b100000 *
b100000 -
#35
b1 (
b1 /
1"
b0 *
b0 -
b1 )
b1 ,
#40
b101 (
b101 /
1"
b101 )
b101 ,
#45
b100000 *
b100000 -
#50
b10 (
b10 /
1"
b0 *
b0 -
b10 )
b10 ,
#55
b11 (
b11 /
1"
b11 )
b11 ,
#60
b10 %
b10 0
1&
b0 (
b0 /
0"
b0 )
b0 ,
b1100011 +
b1100011 .
#65
b10 %
b10 0
1&
b100 )
b100 ,
#70
b10 !
b10 1
1$
1"
b11 %
b11 0
0&
b0 )
b0 ,
b1101111 +
b1101111 .
#75
1'
b0 %
b0 0
1$
b10 !
b10 1
1"
b1100111 +
b1100111 .
#80
0'
0$
b0 !
b0 1
0"
b0 +
b0 .
#85
