;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/31/2011 6:34:24 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF002EFF7  	GOTO        1518
_interrupt:
;test_1.c,56 :: 		void interrupt(){
0x0008	0xF015C000  	MOVFF       R0, 21
;test_1.c,57 :: 		if(INTCON.INT0IF){
0x000C	0xA2F2      	BTFSS       INTCON, 1 
0x000E	0xD004      	BRA         L_interrupt46
;test_1.c,58 :: 		g_RFIRQValid = 1;
0x0010	0x0E01      	MOVLW       1
0x0012	0x6E41      	MOVWF       _g_RFIRQValid 
;test_1.c,59 :: 		INTCON.INT0IF = 0;
0x0014	0x92F2      	BCF         INTCON, 1 
;test_1.c,60 :: 		}
0x0016	0xD015      	BRA         L_interrupt47
L_interrupt46:
;test_1.c,61 :: 		else if(INTCON.TMR0IF){
0x0018	0xA4F2      	BTFSS       INTCON, 2 
0x001A	0xD013      	BRA         L_interrupt48
;test_1.c,62 :: 		g_DelayTick++;
0x001C	0x2A16      	INCF        _g_DelayTick, 1 
;test_1.c,63 :: 		tick++;
0x001E	0x0100      	MOVLB       0
0x0020	0x4B99      	INFSNZ      _tick, 1, 1
0x0022	0x2B9A      	INCF        _tick+1, 1, 1
;test_1.c,64 :: 		if(tick>=500){
0x0024	0x0E80      	MOVLW       128
0x0026	0x199A      	XORWF       _tick+1, 0, 1
0x0028	0x6E00      	MOVWF       R0 
0x002A	0x0E80      	MOVLW       128
0x002C	0x0A01      	XORLW       1
0x002E	0x5C00      	SUBWF       R0, 0 
0x0030	0xE102      	BNZ         L__interrupt81
0x0032	0x0EF4      	MOVLW       244
0x0034	0x5D99      	SUBWF       _tick, 0, 1
L__interrupt81:
0x0036	0xE304      	BNC         L_interrupt49
;test_1.c,65 :: 		PORTB.F2 = PORTB.F2 ^ 1;
0x0038	0x7481      	BTG         PORTB, 2 
;test_1.c,66 :: 		tick = 0;
0x003A	0x6B99      	CLRF        _tick, 1
0x003C	0x6B9A      	CLRF        _tick+1, 1
;test_1.c,67 :: 		TMR0L = 0;
0x003E	0x6AD6      	CLRF        TMR0L 
;test_1.c,68 :: 		}
L_interrupt49:
;test_1.c,69 :: 		INTCON.TMR0IF = 0;
0x0040	0x94F2      	BCF         INTCON, 2 
;test_1.c,70 :: 		}
L_interrupt48:
L_interrupt47:
;test_1.c,72 :: 		}
L__interrupt80:
0x0042	0xF000C015  	MOVFF       21, R0
0x0046	0x0011      	RETFIE      1
; end of _interrupt
_SPI_RW:
;bk2421_initialize.c,166 :: 		UINT8 SPI_RW(UINT8 value)
;bk2421_initialize.c,169 :: 		for(bit_ctr=0;bit_ctr<8;bit_ctr++)   // output 8-bit
0x0048	0x6A01      	CLRF        R1 
L_SPI_RW0:
0x004A	0x0E08      	MOVLW       8
0x004C	0x5C01      	SUBWF       R1, 0 
0x004E	0xE211      	BC          L_SPI_RW1
;bk2421_initialize.c,171 :: 		if(value & 0x80)
0x0050	0x0100      	MOVLB       0
0x0052	0xAFA9      	BTFSS       FARG_SPI_RW_value, 7, 1
0x0054	0xD002      	BRA         L_SPI_RW3
;bk2421_initialize.c,173 :: 		MOSI=1;
0x0056	0x8682      	BSF         PORTC, 3 
;bk2421_initialize.c,174 :: 		}
0x0058	0xD001      	BRA         L_SPI_RW4
L_SPI_RW3:
;bk2421_initialize.c,177 :: 		MOSI=0;
0x005A	0x9682      	BCF         PORTC, 3 
;bk2421_initialize.c,178 :: 		}
L_SPI_RW4:
;bk2421_initialize.c,180 :: 		value = value << 1;           // shift next bit into MSB..
0x005C	0x37A9      	RLCF        FARG_SPI_RW_value, 1, 1
0x005E	0x91A9      	BCF         FARG_SPI_RW_value, 0, 1
;bk2421_initialize.c,181 :: 		SCK = 1;                      // Set SCK high..
0x0060	0x8482      	BSF         PORTC, 2 
;bk2421_initialize.c,182 :: 		value |= MISO;                         // capture current MISO bit
0x0062	0x6A00      	CLRF        R0 
0x0064	0xB882      	BTFSC       PORTC, 4 
0x0066	0x2A00      	INCF        R0, 1 
0x0068	0x5000      	MOVF        R0, 0 
0x006A	0x13A9      	IORWF       FARG_SPI_RW_value, 1, 1
;bk2421_initialize.c,183 :: 		SCK = 0;                              // ..then set SCK low again
0x006C	0x9482      	BCF         PORTC, 2 
;bk2421_initialize.c,169 :: 		for(bit_ctr=0;bit_ctr<8;bit_ctr++)   // output 8-bit
0x006E	0x2A01      	INCF        R1, 1 
;bk2421_initialize.c,184 :: 		}
0x0070	0xD7EC      	BRA         L_SPI_RW0
L_SPI_RW1:
;bk2421_initialize.c,185 :: 		return(value);                             // return read UINT8
0x0072	0xF000C0A9  	MOVFF       FARG_SPI_RW_value, R0
;bk2421_initialize.c,186 :: 		}
0x0076	0x0012      	RETURN      0
; end of _SPI_RW
_SPI_Write_Reg:
;bk2421_initialize.c,195 :: 		void SPI_Write_Reg(UINT8 reg, UINT8 value)
;bk2421_initialize.c,197 :: 		CSN = 0;                   // CSN low, init SPI transaction
0x0078	0x9282      	BCF         PORTC, 1 
;bk2421_initialize.c,198 :: 		op_status = SPI_RW(reg);      // select register
0x007A	0xF0A9C0A7  	MOVFF       FARG_SPI_Write_Reg_reg, FARG_SPI_RW_value
0x007E	0xDFE4      	RCALL       _SPI_RW
0x0080	0xF093C000  	MOVFF       R0, _op_status
;bk2421_initialize.c,199 :: 		SPI_RW(value);             // ..and write value to it..
0x0084	0xF0A9C0A8  	MOVFF       FARG_SPI_Write_Reg_value, FARG_SPI_RW_value
0x0088	0xDFDF      	RCALL       _SPI_RW
;bk2421_initialize.c,200 :: 		CSN = 1;                   // CSN high again
0x008A	0x8282      	BSF         PORTC, 1 
;bk2421_initialize.c,201 :: 		}
0x008C	0x0012      	RETURN      0
; end of _SPI_Write_Reg
_SPI_Read_Reg:
;bk2421_initialize.c,210 :: 		UINT8 SPI_Read_Reg(UINT8 reg)
;bk2421_initialize.c,213 :: 		CSN = 0;                // CSN low, initialize SPI communication...
0x008E	0x9282      	BCF         PORTC, 1 
;bk2421_initialize.c,214 :: 		op_status=SPI_RW(reg);            // Select register to read from..
0x0090	0xF0A9C0A7  	MOVFF       FARG_SPI_Read_Reg_reg, FARG_SPI_RW_value
0x0094	0xDFD9      	RCALL       _SPI_RW
0x0096	0xF093C000  	MOVFF       R0, _op_status
;bk2421_initialize.c,215 :: 		value = SPI_RW(0);    // ..then read register value
0x009A	0x6BA9      	CLRF        FARG_SPI_RW_value, 1
0x009C	0xDFD5      	RCALL       _SPI_RW
;bk2421_initialize.c,216 :: 		CSN = 1;                // CSN high, terminate SPI communication
0x009E	0x8282      	BSF         PORTC, 1 
;bk2421_initialize.c,218 :: 		return(value);        // return register value
;bk2421_initialize.c,219 :: 		}
0x00A0	0x0012      	RETURN      0
; end of _SPI_Read_Reg
_SwitchToTxMode:
;bk2421_initialize.c,292 :: 		void SwitchToTxMode()
;bk2421_initialize.c,295 :: 		SPI_Write_Reg(FLUSH_TX,0);//flush Tx
0x00A2	0x0EE1      	MOVLW       225
0x00A4	0x0100      	MOVLB       0
0x00A6	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x00A8	0x6BA8      	CLRF        FARG_SPI_Write_Reg_value, 1
0x00AA	0xDFE6      	RCALL       _SPI_Write_Reg
;bk2421_initialize.c,297 :: 		CE=0;
0x00AC	0x9082      	BCF         PORTC, 0 
;bk2421_initialize.c,298 :: 		value=SPI_Read_Reg(CONFIG);        // read register CONFIG's value
0x00AE	0x6BA7      	CLRF        FARG_SPI_Read_Reg_reg, 1
0x00B0	0xDFEE      	RCALL       _SPI_Read_Reg
;bk2421_initialize.c,300 :: 		value=value&0xfe;//set bit 1
0x00B2	0x0EFE      	MOVLW       254
0x00B4	0x1400      	ANDWF       R0, 0 
0x00B6	0x6FA8      	MOVWF       FARG_SPI_Write_Reg_value, 1
;bk2421_initialize.c,301 :: 		SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled.
0x00B8	0x0E20      	MOVLW       32
0x00BA	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x00BC	0xDFDD      	RCALL       _SPI_Write_Reg
;bk2421_initialize.c,303 :: 		CE=1;
0x00BE	0x8082      	BSF         PORTC, 0 
;bk2421_initialize.c,304 :: 		}
0x00C0	0x0012      	RETURN      0
; end of _SwitchToTxMode
_SwitchToRxMode:
;bk2421_initialize.c,268 :: 		void SwitchToRxMode()
;bk2421_initialize.c,272 :: 		SPI_Write_Reg(FLUSH_RX,0);//flush Rx
0x00C2	0x0EE2      	MOVLW       226
0x00C4	0x0100      	MOVLB       0
0x00C6	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x00C8	0x6BA8      	CLRF        FARG_SPI_Write_Reg_value, 1
0x00CA	0xDFD6      	RCALL       _SPI_Write_Reg
;bk2421_initialize.c,274 :: 		value=SPI_Read_Reg(STATUS1);        // read register STATUS's value
0x00CC	0x0E07      	MOVLW       7
0x00CE	0x6FA7      	MOVWF       FARG_SPI_Read_Reg_reg, 1
0x00D0	0xDFDE      	RCALL       _SPI_Read_Reg
;bk2421_initialize.c,275 :: 		SPI_Write_Reg(WRITE_REG|STATUS1,value);// clear RX_DR or TX_DS or MAX_RT interrupt flag
0x00D2	0x0E27      	MOVLW       39
0x00D4	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x00D6	0xF0A8C000  	MOVFF       R0, FARG_SPI_Write_Reg_value
0x00DA	0xDFCE      	RCALL       _SPI_Write_Reg
;bk2421_initialize.c,277 :: 		CE=0;
0x00DC	0x9082      	BCF         PORTC, 0 
;bk2421_initialize.c,279 :: 		value=SPI_Read_Reg(CONFIG);        // read register CONFIG's value
0x00DE	0x6BA7      	CLRF        FARG_SPI_Read_Reg_reg, 1
0x00E0	0xDFD6      	RCALL       _SPI_Read_Reg
;bk2421_initialize.c,281 :: 		value=value|0x01;//set bit 1
0x00E2	0x0E01      	MOVLW       1
0x00E4	0x1000      	IORWF       R0, 0 
0x00E6	0x6FA8      	MOVWF       FARG_SPI_Write_Reg_value, 1
;bk2421_initialize.c,282 :: 		SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled..
0x00E8	0x0E20      	MOVLW       32
0x00EA	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x00EC	0xDFC5      	RCALL       _SPI_Write_Reg
;bk2421_initialize.c,284 :: 		CE=1;
0x00EE	0x8082      	BSF         PORTC, 0 
;bk2421_initialize.c,285 :: 		}
0x00F0	0x0012      	RETURN      0
; end of _SwitchToRxMode
_SPI_Write_Buf:
;bk2421_initialize.c,249 :: 		void SPI_Write_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)
;bk2421_initialize.c,253 :: 		CSN = 0;                   // Set CSN low, init SPI tranaction
0x00F2	0x9282      	BCF         PORTC, 1 
;bk2421_initialize.c,254 :: 		op_status = SPI_RW(reg);    // Select register to write to and read status UINT8
0x00F4	0xF0A9C0A2  	MOVFF       FARG_SPI_Write_Buf_reg, FARG_SPI_RW_value
0x00F8	0xDFA7      	RCALL       _SPI_RW
0x00FA	0xF093C000  	MOVFF       R0, _op_status
;bk2421_initialize.c,255 :: 		for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf)
0x00FE	0x6BA6      	CLRF        SPI_Write_Buf_byte_ctr_L0, 1
L_SPI_Write_Buf8:
0x0100	0x51A5      	MOVF        FARG_SPI_Write_Buf_length, 0, 1
0x0102	0x5DA6      	SUBWF       SPI_Write_Buf_byte_ctr_L0, 0, 1
0x0104	0xE20B      	BC          L_SPI_Write_Buf9
;bk2421_initialize.c,256 :: 		SPI_RW(*pBuf++);
0x0106	0xFFE9C0A3  	MOVFF       FARG_SPI_Write_Buf_pBuf, FSR0
0x010A	0xFFEAC0A4  	MOVFF       FARG_SPI_Write_Buf_pBuf+1, FSR0H
0x010E	0xF0A9CFEE  	MOVFF       POSTINC0, FARG_SPI_RW_value
0x0112	0xDF9A      	RCALL       _SPI_RW
0x0114	0x4BA3      	INFSNZ      FARG_SPI_Write_Buf_pBuf, 1, 1
0x0116	0x2BA4      	INCF        FARG_SPI_Write_Buf_pBuf+1, 1, 1
;bk2421_initialize.c,255 :: 		for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf)
0x0118	0x2BA6      	INCF        SPI_Write_Buf_byte_ctr_L0, 1, 1
;bk2421_initialize.c,256 :: 		SPI_RW(*pBuf++);
0x011A	0xD7F2      	BRA         L_SPI_Write_Buf8
L_SPI_Write_Buf9:
;bk2421_initialize.c,257 :: 		CSN = 1;                 // Set CSN high again
0x011C	0x8282      	BSF         PORTC, 1 
;bk2421_initialize.c,259 :: 		}
0x011E	0x0012      	RETURN      0
; end of _SPI_Write_Buf
_SwitchCFG:
;bk2421_initialize.c,318 :: 		void SwitchCFG(char _cfg)//1:Bank1 0:Bank0
;bk2421_initialize.c,322 :: 		Tmp=SPI_Read_Reg(7);
0x0120	0x0E07      	MOVLW       7
0x0122	0x0100      	MOVLB       0
0x0124	0x6FA7      	MOVWF       FARG_SPI_Read_Reg_reg, 1
0x0126	0xDFB3      	RCALL       _SPI_Read_Reg
0x0128	0xF0A3C000  	MOVFF       R0, SwitchCFG_Tmp_L0
;bk2421_initialize.c,323 :: 		Tmp=Tmp & 0x80;
0x012C	0x0E80      	MOVLW       128
0x012E	0x1600      	ANDWF       R0, 1 
0x0130	0xF0A3C000  	MOVFF       R0, SwitchCFG_Tmp_L0
;bk2421_initialize.c,325 :: 		if( ( (Tmp) && (_cfg==0) )||( ((Tmp)==0) && (_cfg) ) )
0x0134	0x5200      	MOVF        R0, 1 
0x0136	0xE004      	BZ          L__SwitchCFG66
0x0138	0x51A2      	MOVF        FARG_SwitchCFG__cfg, 0, 1
0x013A	0x0A00      	XORLW       0
0x013C	0xE101      	BNZ         L__SwitchCFG66
0x013E	0xD007      	BRA         L__SwitchCFG64
L__SwitchCFG66:
0x0140	0x51A3      	MOVF        SwitchCFG_Tmp_L0, 0, 1
0x0142	0x0A00      	XORLW       0
0x0144	0xE103      	BNZ         L__SwitchCFG65
0x0146	0x53A2      	MOVF        FARG_SwitchCFG__cfg, 1, 1
0x0148	0xE001      	BZ          L__SwitchCFG65
0x014A	0xD001      	BRA         L__SwitchCFG64
L__SwitchCFG65:
0x014C	0xD005      	BRA         L_SwitchCFG17
L__SwitchCFG64:
;bk2421_initialize.c,327 :: 		SPI_Write_Reg(ACTIVATE_CMD,0x53);
0x014E	0x0E50      	MOVLW       80
0x0150	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x0152	0x0E53      	MOVLW       83
0x0154	0x6FA8      	MOVWF       FARG_SPI_Write_Reg_value, 1
0x0156	0xDF90      	RCALL       _SPI_Write_Reg
;bk2421_initialize.c,328 :: 		}
L_SwitchCFG17:
;bk2421_initialize.c,329 :: 		}
0x0158	0x0012      	RETURN      0
; end of _SwitchCFG
_system_init:
;test_1.c,74 :: 		void system_init(){
;test_1.c,75 :: 		ADCON1 = 0X0F;
0x015A	0x0E0F      	MOVLW       15
0x015C	0x6EC1      	MOVWF       ADCON1 
;test_1.c,76 :: 		TRISC = 0B00010000;
0x015E	0x0E10      	MOVLW       16
0x0160	0x6E94      	MOVWF       TRISC 
;test_1.c,77 :: 		PORTC = 0;
0x0162	0x6A82      	CLRF        PORTC 
;test_1.c,78 :: 		TRISB = 0B00000001;
0x0164	0x0E01      	MOVLW       1
0x0166	0x6E93      	MOVWF       TRISB 
;test_1.c,79 :: 		PORTB = 0;
0x0168	0x6A81      	CLRF        PORTB 
;test_1.c,82 :: 		CMCON.CM0 = 1;
0x016A	0x80B4      	BSF         CMCON, 0 
;test_1.c,83 :: 		CMCON.CM1 = 1;
0x016C	0x82B4      	BSF         CMCON, 1 
;test_1.c,84 :: 		CMCON.CM2 = 1;
0x016E	0x84B4      	BSF         CMCON, 2 
;test_1.c,86 :: 		T0CON.T08BIT = 1;
0x0170	0x8CD5      	BSF         T0CON, 6 
;test_1.c,87 :: 		T0CON.T0CS = 0;
0x0172	0x9AD5      	BCF         T0CON, 5 
;test_1.c,88 :: 		T0CON.PSA = 0;
0x0174	0x96D5      	BCF         T0CON, 3 
;test_1.c,89 :: 		T0CON.T0PS0 = 1;
0x0176	0x80D5      	BSF         T0CON, 0 
;test_1.c,90 :: 		T0CON.T0PS1 = 0;
0x0178	0x92D5      	BCF         T0CON, 1 
;test_1.c,91 :: 		T0CON.T0PS2 = 0;
0x017A	0x94D5      	BCF         T0CON, 2 
;test_1.c,92 :: 		T0CON.TMR0ON = 1;
0x017C	0x8ED5      	BSF         T0CON, 7 
;test_1.c,95 :: 		INTCON.TMR0IE = 1;
0x017E	0x8AF2      	BSF         INTCON, 5 
;test_1.c,96 :: 		INTCON.INT0IE = 1;
0x0180	0x88F2      	BSF         INTCON, 4 
;test_1.c,97 :: 		INTCON2.INTEDG0 = 0;
0x0182	0x9CF1      	BCF         INTCON2, 6 
;test_1.c,98 :: 		INTCON.GIE = 1;
0x0184	0x8EF2      	BSF         INTCON, 7 
;test_1.c,100 :: 		PORTD = 0;
0x0186	0x6A83      	CLRF        PORTD 
;test_1.c,101 :: 		TRISD = 0XFF;
0x0188	0x0EFF      	MOVLW       255
0x018A	0x6E95      	MOVWF       TRISD 
;test_1.c,103 :: 		}
0x018C	0x0012      	RETURN      0
; end of _system_init
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x018E	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x0190	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x0194	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x0196	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x0198	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x019A	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
0x019C	0x0012      	RETURN      0
; end of ___CC2DW
_RFSendPacket:
;test_1.c,124 :: 		void RFSendPacket( unsigned short Key )
;test_1.c,128 :: 		g_RFSendBuff[0] = Key;
0x019E	0xF094C09C  	MOVFF       FARG_RFSendPacket_Key, _g_RFSendBuff
;test_1.c,129 :: 		SwitchToTxMode();   //Set RF to TX mode
0x01A2	0xDF7F      	RCALL       _SwitchToTxMode
;test_1.c,131 :: 		CE = 0;
0x01A4	0x9082      	BCF         PORTC, 0 
;test_1.c,132 :: 		SPI_Write_Buf(WR_TX_PLOAD,(unsigned short *)&g_RFSendBuff,RFPKT_LEN); // Writes data to TX FIFO
0x01A6	0x0EA0      	MOVLW       160
0x01A8	0x6FA2      	MOVWF       FARG_SPI_Write_Buf_reg, 1
0x01AA	0x0E94      	MOVLW       _g_RFSendBuff
0x01AC	0x6FA3      	MOVWF       FARG_SPI_Write_Buf_pBuf, 1
0x01AE	0x0E00      	MOVLW       hi_addr(_g_RFSendBuff)
0x01B0	0x6FA4      	MOVWF       FARG_SPI_Write_Buf_pBuf+1, 1
0x01B2	0x0E05      	MOVLW       5
0x01B4	0x6FA5      	MOVWF       FARG_SPI_Write_Buf_length, 1
0x01B6	0xDF9D      	RCALL       _SPI_Write_Buf
;test_1.c,133 :: 		g_RFIRQValid = FALSE;
0x01B8	0x6A41      	CLRF        _g_RFIRQValid 
;test_1.c,134 :: 		CE = 1;
0x01BA	0x8082      	BSF         PORTC, 0 
;test_1.c,135 :: 		delay_us(25);
0x01BC	0x0E08      	MOVLW       8
0x01BE	0x6E0D      	MOVWF       R13, 0
L_RFSendPacket54:
0x01C0	0x2E0D      	DECFSZ      R13, 1, 0
0x01C2	0xD7FE      	BRA         L_RFSendPacket54
;test_1.c,136 :: 		CE = 0;
0x01C4	0x9082      	BCF         PORTC, 0 
;test_1.c,139 :: 		g_DelayTick = 0;
0x01C6	0x6A16      	CLRF        _g_DelayTick 
;test_1.c,141 :: 		while( 1 )
L_RFSendPacket55:
;test_1.c,143 :: 		if(g_RFIRQValid )
0x01C8	0x5241      	MOVF        _g_RFIRQValid, 1 
0x01CA	0xE01A      	BZ          L_RFSendPacket57
;test_1.c,145 :: 		sta = SPI_Read_Reg( STATUS1 );   // read register STATUS's value
0x01CC	0x0E07      	MOVLW       7
0x01CE	0x6FA7      	MOVWF       FARG_SPI_Read_Reg_reg, 1
0x01D0	0xDF5E      	RCALL       _SPI_Read_Reg
0x01D2	0xF09DC000  	MOVFF       R0, RFSendPacket_sta_L0
;test_1.c,147 :: 		if( (sta & STATUS_TX_DS) || (sta & STATUS_MAX_RT) )    //TX IRQ?
0x01D6	0xBA00      	BTFSC       R0, 5 
0x01D8	0xD003      	BRA         L__RFSendPacket67
0x01DA	0xB99D      	BTFSC       RFSendPacket_sta_L0, 4, 1
0x01DC	0xD001      	BRA         L__RFSendPacket67
0x01DE	0xD00F      	BRA         L_RFSendPacket60
L__RFSendPacket67:
;test_1.c,149 :: 		if( sta & STATUS_MAX_RT )   //if send fail
0x01E0	0xA99D      	BTFSS       RFSendPacket_sta_L0, 4, 1
0x01E2	0xD004      	BRA         L_RFSendPacket61
;test_1.c,151 :: 		RF_FLUSH_TX();
0x01E4	0x0EE1      	MOVLW       225
0x01E6	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x01E8	0x6BA8      	CLRF        FARG_SPI_Write_Reg_value, 1
0x01EA	0xDF46      	RCALL       _SPI_Write_Reg
;test_1.c,152 :: 		}
L_RFSendPacket61:
;test_1.c,153 :: 		RF_CLR_IRQ( sta );  // clear RX_DR or TX_DS or MAX_RT interrupt flag
0x01EC	0x0E20      	MOVLW       32
0x01EE	0x10D8      	IORWF       STATUS, 0 
0x01F0	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x01F2	0xF0A8C09D  	MOVFF       RFSendPacket_sta_L0, FARG_SPI_Write_Reg_value
0x01F6	0xDF40      	RCALL       _SPI_Write_Reg
;test_1.c,154 :: 		PORTB.F1 = 0;
0x01F8	0x9281      	BCF         PORTB, 1 
;test_1.c,155 :: 		g_RFIRQValid = FALSE;
0x01FA	0x6A41      	CLRF        _g_RFIRQValid 
;test_1.c,156 :: 		break;
0x01FC	0xD00A      	BRA         L_RFSendPacket56
;test_1.c,157 :: 		}
L_RFSendPacket60:
;test_1.c,158 :: 		}
0x01FE	0xD008      	BRA         L_RFSendPacket62
L_RFSendPacket57:
;test_1.c,159 :: 		else if( g_DelayTick >= 10 )  //if timeout
0x0200	0x0E0A      	MOVLW       10
0x0202	0x5C16      	SUBWF       _g_DelayTick, 0 
0x0204	0xE305      	BNC         L_RFSendPacket63
;test_1.c,161 :: 		RF_FLUSH_TX();
0x0206	0x0EE1      	MOVLW       225
0x0208	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x020A	0x6BA8      	CLRF        FARG_SPI_Write_Reg_value, 1
0x020C	0xDF35      	RCALL       _SPI_Write_Reg
;test_1.c,162 :: 		break;
0x020E	0xD001      	BRA         L_RFSendPacket56
;test_1.c,163 :: 		}
L_RFSendPacket63:
L_RFSendPacket62:
;test_1.c,164 :: 		}
0x0210	0xD7DB      	BRA         L_RFSendPacket55
L_RFSendPacket56:
;test_1.c,166 :: 		SwitchToRxMode();
0x0212	0xDF57      	RCALL       _SwitchToRxMode
;test_1.c,167 :: 		}
0x0214	0x0012      	RETURN      0
; end of _RFSendPacket
_BK2421_Initialize:
;bk2421_initialize.c,353 :: 		void BK2421_Initialize()
;bk2421_initialize.c,400 :: 		Delay_Ms(100);   //delay more than 50ms.
0x0216	0x0E82      	MOVLW       130
0x0218	0x6E0C      	MOVWF       R12, 0
0x021A	0x0EDD      	MOVLW       221
0x021C	0x6E0D      	MOVWF       R13, 0
L_BK2421_Initialize18:
0x021E	0x2E0D      	DECFSZ      R13, 1, 0
0x0220	0xD7FE      	BRA         L_BK2421_Initialize18
0x0222	0x2E0C      	DECFSZ      R12, 1, 0
0x0224	0xD7FC      	BRA         L_BK2421_Initialize18
0x0226	0x0000      	NOP
0x0228	0x0000      	NOP
;bk2421_initialize.c,402 :: 		SwitchCFG(0);
0x022A	0x0100      	MOVLB       0
0x022C	0x6BA2      	CLRF        FARG_SwitchCFG__cfg, 1
0x022E	0xDF78      	RCALL       _SwitchCFG
;bk2421_initialize.c,405 :: 		for( i = (BANK0_REG_LIST_CNT - 1); i >= 0; i-- )
0x0230	0x0E14      	MOVLW       20
0x0232	0x6F9C      	MOVWF       BK2421_Initialize_i_L0, 1
L_BK2421_Initialize19:
0x0234	0x0E80      	MOVLW       128
0x0236	0x199C      	XORWF       BK2421_Initialize_i_L0, 0, 1
0x0238	0x6E00      	MOVWF       R0 
0x023A	0x0E80      	MOVLW       128
0x023C	0x0A00      	XORLW       0
0x023E	0x5C00      	SUBWF       R0, 0 
0x0240	0xE331      	BNC         L_BK2421_Initialize20
;bk2421_initialize.c,407 :: 		SPI_Write_Reg( (WRITE_REG | Bank0_Reg[i][0]), Bank0_Reg[i][1] );
0x0242	0xF000C09C  	MOVFF       BK2421_Initialize_i_L0, R0
0x0246	0x0E00      	MOVLW       0
0x0248	0xBF9C      	BTFSC       BK2421_Initialize_i_L0, 7, 1
0x024A	0x0EFF      	MOVLW       255
0x024C	0x6E01      	MOVWF       R1 
0x024E	0x3600      	RLCF        R0, 1 
0x0250	0x9000      	BCF         R0, 0 
0x0252	0x3601      	RLCF        R1, 1 
0x0254	0x0E17      	MOVLW       _Bank0_Reg
0x0256	0x2600      	ADDWF       R0, 1 
0x0258	0x0E00      	MOVLW       hi_addr(_Bank0_Reg)
0x025A	0x2201      	ADDWFC      R1, 1 
0x025C	0xFFD9C000  	MOVFF       R0, FSR2
0x0260	0xFFDAC001  	MOVFF       R1, FSR2H
0x0264	0x0E20      	MOVLW       32
0x0266	0x10DE      	IORWF       POSTINC2, 0 
0x0268	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x026A	0x0E01      	MOVLW       1
0x026C	0x2400      	ADDWF       R0, 0 
0x026E	0x6EE9      	MOVWF       FSR0 
0x0270	0x0E00      	MOVLW       0
0x0272	0x2001      	ADDWFC      R1, 0 
0x0274	0x6EEA      	MOVWF       FSR0H 
0x0276	0xF0A8CFEE  	MOVFF       POSTINC0, FARG_SPI_Write_Reg_value
0x027A	0xDEFE      	RCALL       _SPI_Write_Reg
;bk2421_initialize.c,408 :: 		rData = SPI_Read_Reg( Bank0_Reg[i][0] );
0x027C	0xF000C09C  	MOVFF       BK2421_Initialize_i_L0, R0
0x0280	0x0E00      	MOVLW       0
0x0282	0xBF9C      	BTFSC       BK2421_Initialize_i_L0, 7, 1
0x0284	0x0EFF      	MOVLW       255
0x0286	0x6E01      	MOVWF       R1 
0x0288	0x3600      	RLCF        R0, 1 
0x028A	0x9000      	BCF         R0, 0 
0x028C	0x3601      	RLCF        R1, 1 
0x028E	0x0E17      	MOVLW       _Bank0_Reg
0x0290	0x2400      	ADDWF       R0, 0 
0x0292	0x6EE9      	MOVWF       FSR0 
0x0294	0x0E00      	MOVLW       hi_addr(_Bank0_Reg)
0x0296	0x2001      	ADDWFC      R1, 0 
0x0298	0x6EEA      	MOVWF       FSR0H 
0x029A	0xF0A7CFEE  	MOVFF       POSTINC0, FARG_SPI_Read_Reg_reg
0x029E	0xDEF7      	RCALL       _SPI_Read_Reg
;bk2421_initialize.c,405 :: 		for( i = (BANK0_REG_LIST_CNT - 1); i >= 0; i-- )
0x02A0	0x079C      	DECF        BK2421_Initialize_i_L0, 1, 1
;bk2421_initialize.c,409 :: 		}
0x02A2	0xD7C8      	BRA         L_BK2421_Initialize19
L_BK2421_Initialize20:
;bk2421_initialize.c,412 :: 		RF_SET_RX_ADDR( (UINT8 *)RX_Address );
0x02A4	0x0E2A      	MOVLW       42
0x02A6	0x6FA2      	MOVWF       FARG_SPI_Write_Buf_reg, 1
0x02A8	0x0E42      	MOVLW       _RX_Address
0x02AA	0x6FA3      	MOVWF       FARG_SPI_Write_Buf_pBuf, 1
0x02AC	0x0E00      	MOVLW       hi_addr(_RX_Address)
0x02AE	0x6FA4      	MOVWF       FARG_SPI_Write_Buf_pBuf+1, 1
0x02B0	0x0E05      	MOVLW       5
0x02B2	0x6FA5      	MOVWF       FARG_SPI_Write_Buf_length, 1
0x02B4	0xDF1E      	RCALL       _SPI_Write_Buf
;bk2421_initialize.c,415 :: 		RF_SET_TX_ADDR( (UINT8 *)TX_Address );
0x02B6	0x0E30      	MOVLW       48
0x02B8	0x6FA2      	MOVWF       FARG_SPI_Write_Buf_reg, 1
0x02BA	0x0E8A      	MOVLW       _TX_Address
0x02BC	0x6FA3      	MOVWF       FARG_SPI_Write_Buf_pBuf, 1
0x02BE	0x0E00      	MOVLW       hi_addr(_TX_Address)
0x02C0	0x6FA4      	MOVWF       FARG_SPI_Write_Buf_pBuf+1, 1
0x02C2	0x0E05      	MOVLW       5
0x02C4	0x6FA5      	MOVWF       FARG_SPI_Write_Buf_length, 1
0x02C6	0xDF15      	RCALL       _SPI_Write_Buf
;bk2421_initialize.c,417 :: 		i = SPI_Read_Reg( 29 );
0x02C8	0x0E1D      	MOVLW       29
0x02CA	0x6FA7      	MOVWF       FARG_SPI_Read_Reg_reg, 1
0x02CC	0xDEE0      	RCALL       _SPI_Read_Reg
0x02CE	0xF09CC000  	MOVFF       R0, BK2421_Initialize_i_L0
;bk2421_initialize.c,419 :: 		if( i == 0 ) // i!=0 showed that chip has been actived.so do not active again.
0x02D2	0x5000      	MOVF        R0, 0 
0x02D4	0x0A00      	XORLW       0
0x02D6	0xE105      	BNZ         L_BK2421_Initialize22
;bk2421_initialize.c,421 :: 		SPI_Write_Reg( ACTIVATE_CMD, 0x73 );// Active
0x02D8	0x0E50      	MOVLW       80
0x02DA	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x02DC	0x0E73      	MOVLW       115
0x02DE	0x6FA8      	MOVWF       FARG_SPI_Write_Reg_value, 1
0x02E0	0xDECB      	RCALL       _SPI_Write_Reg
;bk2421_initialize.c,422 :: 		}
L_BK2421_Initialize22:
;bk2421_initialize.c,424 :: 		for( i = (BANK0_REGACT_LIST_CNT - 1); i >= 0; i-- )
0x02E2	0x0E01      	MOVLW       1
0x02E4	0x6F9C      	MOVWF       BK2421_Initialize_i_L0, 1
L_BK2421_Initialize23:
0x02E6	0x0E80      	MOVLW       128
0x02E8	0x199C      	XORWF       BK2421_Initialize_i_L0, 0, 1
0x02EA	0x6E00      	MOVWF       R0 
0x02EC	0x0E80      	MOVLW       128
0x02EE	0x0A00      	XORLW       0
0x02F0	0x5C00      	SUBWF       R0, 0 
0x02F2	0xE331      	BNC         L_BK2421_Initialize24
;bk2421_initialize.c,426 :: 		SPI_Write_Reg( (WRITE_REG | Bank0_RegAct[i][0]), Bank0_RegAct[i][1] );
0x02F4	0xF000C09C  	MOVFF       BK2421_Initialize_i_L0, R0
0x02F8	0x0E00      	MOVLW       0
0x02FA	0xBF9C      	BTFSC       BK2421_Initialize_i_L0, 7, 1
0x02FC	0x0EFF      	MOVLW       255
0x02FE	0x6E01      	MOVWF       R1 
0x0300	0x3600      	RLCF        R0, 1 
0x0302	0x9000      	BCF         R0, 0 
0x0304	0x3601      	RLCF        R1, 1 
0x0306	0x0E8F      	MOVLW       _Bank0_RegAct
0x0308	0x2600      	ADDWF       R0, 1 
0x030A	0x0E00      	MOVLW       hi_addr(_Bank0_RegAct)
0x030C	0x2201      	ADDWFC      R1, 1 
0x030E	0xFFD9C000  	MOVFF       R0, FSR2
0x0312	0xFFDAC001  	MOVFF       R1, FSR2H
0x0316	0x0E20      	MOVLW       32
0x0318	0x10DE      	IORWF       POSTINC2, 0 
0x031A	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x031C	0x0E01      	MOVLW       1
0x031E	0x2400      	ADDWF       R0, 0 
0x0320	0x6EE9      	MOVWF       FSR0 
0x0322	0x0E00      	MOVLW       0
0x0324	0x2001      	ADDWFC      R1, 0 
0x0326	0x6EEA      	MOVWF       FSR0H 
0x0328	0xF0A8CFEE  	MOVFF       POSTINC0, FARG_SPI_Write_Reg_value
0x032C	0xDEA5      	RCALL       _SPI_Write_Reg
;bk2421_initialize.c,428 :: 		SPI_Read_Reg( (Bank0_RegAct[i][0]) );
0x032E	0xF000C09C  	MOVFF       BK2421_Initialize_i_L0, R0
0x0332	0x0E00      	MOVLW       0
0x0334	0xBF9C      	BTFSC       BK2421_Initialize_i_L0, 7, 1
0x0336	0x0EFF      	MOVLW       255
0x0338	0x6E01      	MOVWF       R1 
0x033A	0x3600      	RLCF        R0, 1 
0x033C	0x9000      	BCF         R0, 0 
0x033E	0x3601      	RLCF        R1, 1 
0x0340	0x0E8F      	MOVLW       _Bank0_RegAct
0x0342	0x2400      	ADDWF       R0, 0 
0x0344	0x6EE9      	MOVWF       FSR0 
0x0346	0x0E00      	MOVLW       hi_addr(_Bank0_RegAct)
0x0348	0x2001      	ADDWFC      R1, 0 
0x034A	0x6EEA      	MOVWF       FSR0H 
0x034C	0xF0A7CFEE  	MOVFF       POSTINC0, FARG_SPI_Read_Reg_reg
0x0350	0xDE9E      	RCALL       _SPI_Read_Reg
;bk2421_initialize.c,424 :: 		for( i = (BANK0_REGACT_LIST_CNT - 1); i >= 0; i-- )
0x0352	0x079C      	DECF        BK2421_Initialize_i_L0, 1, 1
;bk2421_initialize.c,429 :: 		}
0x0354	0xD7C8      	BRA         L_BK2421_Initialize23
L_BK2421_Initialize24:
;bk2421_initialize.c,433 :: 		SwitchCFG(1);
0x0356	0x0E01      	MOVLW       1
0x0358	0x6FA2      	MOVWF       FARG_SwitchCFG__cfg, 1
0x035A	0xDEE2      	RCALL       _SwitchCFG
;bk2421_initialize.c,435 :: 		for( i = 0; i <= 8; i++ )//reverse
0x035C	0x6B9C      	CLRF        BK2421_Initialize_i_L0, 1
L_BK2421_Initialize26:
0x035E	0x0E80      	MOVLW       128
0x0360	0x0A08      	XORLW       8
0x0362	0x6E00      	MOVWF       R0 
0x0364	0x0E80      	MOVLW       128
0x0366	0x199C      	XORWF       BK2421_Initialize_i_L0, 0, 1
0x0368	0x5C00      	SUBWF       R0, 0 
0x036A	0xE361      	BNC         L_BK2421_Initialize27
;bk2421_initialize.c,437 :: 		for( j = 0; j < 4; j++ )
0x036C	0x6B9D      	CLRF        BK2421_Initialize_j_L0, 1
L_BK2421_Initialize29:
0x036E	0x0E80      	MOVLW       128
0x0370	0x199D      	XORWF       BK2421_Initialize_j_L0, 0, 1
0x0372	0x6E00      	MOVWF       R0 
0x0374	0x0E80      	MOVLW       128
0x0376	0x0A04      	XORLW       4
0x0378	0x5C00      	SUBWF       R0, 0 
0x037A	0xE24D      	BC          L_BK2421_Initialize30
;bk2421_initialize.c,439 :: 		WriteArr[ j ] = ( Bank1_Reg0_13[i] >> ( 8 * (j) ) ) & 0xff;
0x037C	0x0E9E      	MOVLW       BK2421_Initialize_WriteArr_L0
0x037E	0x6EE1      	MOVWF       FSR1 
0x0380	0x0E00      	MOVLW       hi_addr(BK2421_Initialize_WriteArr_L0)
0x0382	0x6EE2      	MOVWF       FSR1H 
0x0384	0x519D      	MOVF        BK2421_Initialize_j_L0, 0, 1
0x0386	0x26E1      	ADDWF       FSR1, 1 
0x0388	0x0E00      	MOVLW       0
0x038A	0xBF9D      	BTFSC       BK2421_Initialize_j_L0, 7, 1
0x038C	0x0EFF      	MOVLW       255
0x038E	0x22E2      	ADDWFC      FSR1H, 1 
0x0390	0xF000C09C  	MOVFF       BK2421_Initialize_i_L0, R0
0x0394	0x0E00      	MOVLW       0
0x0396	0xBF9C      	BTFSC       BK2421_Initialize_i_L0, 7, 1
0x0398	0x0EFF      	MOVLW       255
0x039A	0x6E01      	MOVWF       R1 
0x039C	0x3600      	RLCF        R0, 1 
0x039E	0x9000      	BCF         R0, 0 
0x03A0	0x3601      	RLCF        R1, 1 
0x03A2	0x3600      	RLCF        R0, 1 
0x03A4	0x9000      	BCF         R0, 0 
0x03A6	0x3601      	RLCF        R1, 1 
0x03A8	0x0E52      	MOVLW       _Bank1_Reg0_13
0x03AA	0x2400      	ADDWF       R0, 0 
0x03AC	0x6EE9      	MOVWF       FSR0 
0x03AE	0x0E00      	MOVLW       hi_addr(_Bank1_Reg0_13)
0x03B0	0x2001      	ADDWFC      R1, 0 
0x03B2	0x6EEA      	MOVWF       FSR0H 
0x03B4	0xF005CFEE  	MOVFF       POSTINC0, R5
0x03B8	0xF006CFEE  	MOVFF       POSTINC0, R6
0x03BC	0xF007CFEE  	MOVFF       POSTINC0, R7
0x03C0	0xF008CFEE  	MOVFF       POSTINC0, R8
0x03C4	0x0E03      	MOVLW       3
0x03C6	0x6E02      	MOVWF       R2 
0x03C8	0xF000C09D  	MOVFF       BK2421_Initialize_j_L0, R0
0x03CC	0x0E00      	MOVLW       0
0x03CE	0xBF9D      	BTFSC       BK2421_Initialize_j_L0, 7, 1
0x03D0	0x0EFF      	MOVLW       255
0x03D2	0x6E01      	MOVWF       R1 
0x03D4	0x5002      	MOVF        R2, 0 
L__BK2421_Initialize68:
0x03D6	0xE005      	BZ          L__BK2421_Initialize69
0x03D8	0x3600      	RLCF        R0, 1 
0x03DA	0x9000      	BCF         R0, 0 
0x03DC	0x3601      	RLCF        R1, 1 
0x03DE	0x0FFF      	ADDLW       255
0x03E0	0xD7FA      	BRA         L__BK2421_Initialize68
L__BK2421_Initialize69:
0x03E2	0xF004C000  	MOVFF       R0, R4
0x03E6	0xF000C005  	MOVFF       R5, R0
0x03EA	0xF001C006  	MOVFF       R6, R1
0x03EE	0xF002C007  	MOVFF       R7, R2
0x03F2	0xF003C008  	MOVFF       R8, R3
0x03F6	0x5004      	MOVF        R4, 0 
L__BK2421_Initialize70:
0x03F8	0xE007      	BZ          L__BK2421_Initialize71
0x03FA	0x3203      	RRCF        R3, 1 
0x03FC	0x3202      	RRCF        R2, 1 
0x03FE	0x3201      	RRCF        R1, 1 
0x0400	0x3200      	RRCF        R0, 1 
0x0402	0x9E03      	BCF         R3, 7 
0x0404	0x0FFF      	ADDLW       255
0x0406	0xD7F8      	BRA         L__BK2421_Initialize70
L__BK2421_Initialize71:
0x0408	0x0EFF      	MOVLW       255
0x040A	0x1400      	ANDWF       R0, 0 
0x040C	0x6E00      	MOVWF       R0 
0x040E	0xFFE6C000  	MOVFF       R0, POSTINC1
;bk2421_initialize.c,437 :: 		for( j = 0; j < 4; j++ )
0x0412	0x2B9D      	INCF        BK2421_Initialize_j_L0, 1, 1
;bk2421_initialize.c,440 :: 		}
0x0414	0xD7AC      	BRA         L_BK2421_Initialize29
L_BK2421_Initialize30:
;bk2421_initialize.c,442 :: 		SPI_Write_Buf( (WRITE_REG|i), &(WriteArr[0]), 4 );
0x0416	0x0E20      	MOVLW       32
0x0418	0x119C      	IORWF       BK2421_Initialize_i_L0, 0, 1
0x041A	0x6FA2      	MOVWF       FARG_SPI_Write_Buf_reg, 1
0x041C	0x0E9E      	MOVLW       BK2421_Initialize_WriteArr_L0
0x041E	0x6FA3      	MOVWF       FARG_SPI_Write_Buf_pBuf, 1
0x0420	0x0E00      	MOVLW       hi_addr(BK2421_Initialize_WriteArr_L0)
0x0422	0x6FA4      	MOVWF       FARG_SPI_Write_Buf_pBuf+1, 1
0x0424	0x0E04      	MOVLW       4
0x0426	0x6FA5      	MOVWF       FARG_SPI_Write_Buf_length, 1
0x0428	0xDE64      	RCALL       _SPI_Write_Buf
;bk2421_initialize.c,435 :: 		for( i = 0; i <= 8; i++ )//reverse
0x042A	0x2B9C      	INCF        BK2421_Initialize_i_L0, 1, 1
;bk2421_initialize.c,443 :: 		}
0x042C	0xD798      	BRA         L_BK2421_Initialize26
L_BK2421_Initialize27:
;bk2421_initialize.c,445 :: 		for( i = 9; i <= 13; i++ )
0x042E	0x0E09      	MOVLW       9
0x0430	0x6F9C      	MOVWF       BK2421_Initialize_i_L0, 1
L_BK2421_Initialize32:
0x0432	0x0E80      	MOVLW       128
0x0434	0x0A0D      	XORLW       13
0x0436	0x6E00      	MOVWF       R0 
0x0438	0x0E80      	MOVLW       128
0x043A	0x199C      	XORWF       BK2421_Initialize_i_L0, 0, 1
0x043C	0x5C00      	SUBWF       R0, 0 
0x043E	0xE367      	BNC         L_BK2421_Initialize33
;bk2421_initialize.c,447 :: 		for( j = 0; j < 4; j++ )
0x0440	0x6B9D      	CLRF        BK2421_Initialize_j_L0, 1
L_BK2421_Initialize35:
0x0442	0x0E80      	MOVLW       128
0x0444	0x199D      	XORWF       BK2421_Initialize_j_L0, 0, 1
0x0446	0x6E00      	MOVWF       R0 
0x0448	0x0E80      	MOVLW       128
0x044A	0x0A04      	XORLW       4
0x044C	0x5C00      	SUBWF       R0, 0 
0x044E	0xE253      	BC          L_BK2421_Initialize36
;bk2421_initialize.c,449 :: 		WriteArr[j] = ( Bank1_Reg0_13[i] >> ( 8 * ( 3 - j ) ) ) & 0xff;
0x0450	0x0E9E      	MOVLW       BK2421_Initialize_WriteArr_L0
0x0452	0x6EE1      	MOVWF       FSR1 
0x0454	0x0E00      	MOVLW       hi_addr(BK2421_Initialize_WriteArr_L0)
0x0456	0x6EE2      	MOVWF       FSR1H 
0x0458	0x519D      	MOVF        BK2421_Initialize_j_L0, 0, 1
0x045A	0x26E1      	ADDWF       FSR1, 1 
0x045C	0x0E00      	MOVLW       0
0x045E	0xBF9D      	BTFSC       BK2421_Initialize_j_L0, 7, 1
0x0460	0x0EFF      	MOVLW       255
0x0462	0x22E2      	ADDWFC      FSR1H, 1 
0x0464	0xF000C09C  	MOVFF       BK2421_Initialize_i_L0, R0
0x0468	0x0E00      	MOVLW       0
0x046A	0xBF9C      	BTFSC       BK2421_Initialize_i_L0, 7, 1
0x046C	0x0EFF      	MOVLW       255
0x046E	0x6E01      	MOVWF       R1 
0x0470	0x3600      	RLCF        R0, 1 
0x0472	0x9000      	BCF         R0, 0 
0x0474	0x3601      	RLCF        R1, 1 
0x0476	0x3600      	RLCF        R0, 1 
0x0478	0x9000      	BCF         R0, 0 
0x047A	0x3601      	RLCF        R1, 1 
0x047C	0x0E52      	MOVLW       _Bank1_Reg0_13
0x047E	0x2400      	ADDWF       R0, 0 
0x0480	0x6EE9      	MOVWF       FSR0 
0x0482	0x0E00      	MOVLW       hi_addr(_Bank1_Reg0_13)
0x0484	0x2001      	ADDWFC      R1, 0 
0x0486	0x6EEA      	MOVWF       FSR0H 
0x0488	0xF005CFEE  	MOVFF       POSTINC0, R5
0x048C	0xF006CFEE  	MOVFF       POSTINC0, R6
0x0490	0xF007CFEE  	MOVFF       POSTINC0, R7
0x0494	0xF008CFEE  	MOVFF       POSTINC0, R8
0x0498	0x519D      	MOVF        BK2421_Initialize_j_L0, 0, 1
0x049A	0x0803      	SUBLW       3
0x049C	0x6E03      	MOVWF       R3 
0x049E	0x6A04      	CLRF        R4 
0x04A0	0x0E00      	MOVLW       0
0x04A2	0xBF9D      	BTFSC       BK2421_Initialize_j_L0, 7, 1
0x04A4	0x0EFF      	MOVLW       255
0x04A6	0x5A04      	SUBWFB      R4, 1 
0x04A8	0x0E03      	MOVLW       3
0x04AA	0x6E02      	MOVWF       R2 
0x04AC	0xF000C003  	MOVFF       R3, R0
0x04B0	0xF001C004  	MOVFF       R4, R1
0x04B4	0x5002      	MOVF        R2, 0 
L__BK2421_Initialize72:
0x04B6	0xE005      	BZ          L__BK2421_Initialize73
0x04B8	0x3600      	RLCF        R0, 1 
0x04BA	0x9000      	BCF         R0, 0 
0x04BC	0x3601      	RLCF        R1, 1 
0x04BE	0x0FFF      	ADDLW       255
0x04C0	0xD7FA      	BRA         L__BK2421_Initialize72
L__BK2421_Initialize73:
0x04C2	0xF004C000  	MOVFF       R0, R4
0x04C6	0xF000C005  	MOVFF       R5, R0
0x04CA	0xF001C006  	MOVFF       R6, R1
0x04CE	0xF002C007  	MOVFF       R7, R2
0x04D2	0xF003C008  	MOVFF       R8, R3
0x04D6	0x5004      	MOVF        R4, 0 
L__BK2421_Initialize74:
0x04D8	0xE007      	BZ          L__BK2421_Initialize75
0x04DA	0x3203      	RRCF        R3, 1 
0x04DC	0x3202      	RRCF        R2, 1 
0x04DE	0x3201      	RRCF        R1, 1 
0x04E0	0x3200      	RRCF        R0, 1 
0x04E2	0x9E03      	BCF         R3, 7 
0x04E4	0x0FFF      	ADDLW       255
0x04E6	0xD7F8      	BRA         L__BK2421_Initialize74
L__BK2421_Initialize75:
0x04E8	0x0EFF      	MOVLW       255
0x04EA	0x1400      	ANDWF       R0, 0 
0x04EC	0x6E00      	MOVWF       R0 
0x04EE	0xFFE6C000  	MOVFF       R0, POSTINC1
;bk2421_initialize.c,447 :: 		for( j = 0; j < 4; j++ )
0x04F2	0x2B9D      	INCF        BK2421_Initialize_j_L0, 1, 1
;bk2421_initialize.c,450 :: 		}
0x04F4	0xD7A6      	BRA         L_BK2421_Initialize35
L_BK2421_Initialize36:
;bk2421_initialize.c,452 :: 		SPI_Write_Buf( ( WRITE_REG|i), &(WriteArr[0]), 4 );
0x04F6	0x0E20      	MOVLW       32
0x04F8	0x119C      	IORWF       BK2421_Initialize_i_L0, 0, 1
0x04FA	0x6FA2      	MOVWF       FARG_SPI_Write_Buf_reg, 1
0x04FC	0x0E9E      	MOVLW       BK2421_Initialize_WriteArr_L0
0x04FE	0x6FA3      	MOVWF       FARG_SPI_Write_Buf_pBuf, 1
0x0500	0x0E00      	MOVLW       hi_addr(BK2421_Initialize_WriteArr_L0)
0x0502	0x6FA4      	MOVWF       FARG_SPI_Write_Buf_pBuf+1, 1
0x0504	0x0E04      	MOVLW       4
0x0506	0x6FA5      	MOVWF       FARG_SPI_Write_Buf_length, 1
0x0508	0xDDF4      	RCALL       _SPI_Write_Buf
;bk2421_initialize.c,445 :: 		for( i = 9; i <= 13; i++ )
0x050A	0x2B9C      	INCF        BK2421_Initialize_i_L0, 1, 1
;bk2421_initialize.c,453 :: 		}
0x050C	0xD792      	BRA         L_BK2421_Initialize32
L_BK2421_Initialize33:
;bk2421_initialize.c,455 :: 		SPI_Write_Buf( ( WRITE_REG|14), (UINT8 *)&(Bank1_Reg14[0]), 11 );
0x050E	0x0E2E      	MOVLW       46
0x0510	0x6FA2      	MOVWF       FARG_SPI_Write_Buf_reg, 1
0x0512	0x0E47      	MOVLW       _Bank1_Reg14
0x0514	0x6FA3      	MOVWF       FARG_SPI_Write_Buf_pBuf, 1
0x0516	0x0E00      	MOVLW       hi_addr(_Bank1_Reg14)
0x0518	0x6FA4      	MOVWF       FARG_SPI_Write_Buf_pBuf+1, 1
0x051A	0x0E0B      	MOVLW       11
0x051C	0x6FA5      	MOVWF       FARG_SPI_Write_Buf_length, 1
0x051E	0xDDE9      	RCALL       _SPI_Write_Buf
;bk2421_initialize.c,458 :: 		for( j = 0; j < 4; j++ )
0x0520	0x6B9D      	CLRF        BK2421_Initialize_j_L0, 1
L_BK2421_Initialize38:
0x0522	0x0E80      	MOVLW       128
0x0524	0x199D      	XORWF       BK2421_Initialize_j_L0, 0, 1
0x0526	0x6E00      	MOVWF       R0 
0x0528	0x0E80      	MOVLW       128
0x052A	0x0A04      	XORLW       4
0x052C	0x5C00      	SUBWF       R0, 0 
0x052E	0xE233      	BC          L_BK2421_Initialize39
;bk2421_initialize.c,460 :: 		WriteArr[j] = ( Bank1_Reg0_13[4] >> ( 8 * (j) ) ) & 0xff;
0x0530	0x0E9E      	MOVLW       BK2421_Initialize_WriteArr_L0
0x0532	0x6EE1      	MOVWF       FSR1 
0x0534	0x0E00      	MOVLW       hi_addr(BK2421_Initialize_WriteArr_L0)
0x0536	0x6EE2      	MOVWF       FSR1H 
0x0538	0x519D      	MOVF        BK2421_Initialize_j_L0, 0, 1
0x053A	0x26E1      	ADDWF       FSR1, 1 
0x053C	0x0E00      	MOVLW       0
0x053E	0xBF9D      	BTFSC       BK2421_Initialize_j_L0, 7, 1
0x0540	0x0EFF      	MOVLW       255
0x0542	0x22E2      	ADDWFC      FSR1H, 1 
0x0544	0x0E03      	MOVLW       3
0x0546	0x6E02      	MOVWF       R2 
0x0548	0xF000C09D  	MOVFF       BK2421_Initialize_j_L0, R0
0x054C	0x0E00      	MOVLW       0
0x054E	0xBF9D      	BTFSC       BK2421_Initialize_j_L0, 7, 1
0x0550	0x0EFF      	MOVLW       255
0x0552	0x6E01      	MOVWF       R1 
0x0554	0x5002      	MOVF        R2, 0 
L__BK2421_Initialize76:
0x0556	0xE005      	BZ          L__BK2421_Initialize77
0x0558	0x3600      	RLCF        R0, 1 
0x055A	0x9000      	BCF         R0, 0 
0x055C	0x3601      	RLCF        R1, 1 
0x055E	0x0FFF      	ADDLW       255
0x0560	0xD7FA      	BRA         L__BK2421_Initialize76
L__BK2421_Initialize77:
0x0562	0xF004C000  	MOVFF       R0, R4
0x0566	0xF000C062  	MOVFF       _Bank1_Reg0_13+16, R0
0x056A	0xF001C063  	MOVFF       _Bank1_Reg0_13+17, R1
0x056E	0xF002C064  	MOVFF       _Bank1_Reg0_13+18, R2
0x0572	0xF003C065  	MOVFF       _Bank1_Reg0_13+19, R3
0x0576	0x5004      	MOVF        R4, 0 
L__BK2421_Initialize78:
0x0578	0xE007      	BZ          L__BK2421_Initialize79
0x057A	0x3203      	RRCF        R3, 1 
0x057C	0x3202      	RRCF        R2, 1 
0x057E	0x3201      	RRCF        R1, 1 
0x0580	0x3200      	RRCF        R0, 1 
0x0582	0x9E03      	BCF         R3, 7 
0x0584	0x0FFF      	ADDLW       255
0x0586	0xD7F8      	BRA         L__BK2421_Initialize78
L__BK2421_Initialize79:
0x0588	0x0EFF      	MOVLW       255
0x058A	0x1400      	ANDWF       R0, 0 
0x058C	0x6E00      	MOVWF       R0 
0x058E	0xFFE6C000  	MOVFF       R0, POSTINC1
;bk2421_initialize.c,458 :: 		for( j = 0; j < 4; j++ )
0x0592	0x2B9D      	INCF        BK2421_Initialize_j_L0, 1, 1
;bk2421_initialize.c,461 :: 		}
0x0594	0xD7C6      	BRA         L_BK2421_Initialize38
L_BK2421_Initialize39:
;bk2421_initialize.c,463 :: 		WriteArr[0] = WriteArr[0] | 0x06;
0x0596	0x0E06      	MOVLW       6
0x0598	0x139E      	IORWF       BK2421_Initialize_WriteArr_L0, 1, 1
;bk2421_initialize.c,464 :: 		SPI_Write_Buf( (WRITE_REG | 4), &(WriteArr[0]), 4 );
0x059A	0x0E24      	MOVLW       36
0x059C	0x6FA2      	MOVWF       FARG_SPI_Write_Buf_reg, 1
0x059E	0x0E9E      	MOVLW       BK2421_Initialize_WriteArr_L0
0x05A0	0x6FA3      	MOVWF       FARG_SPI_Write_Buf_pBuf, 1
0x05A2	0x0E00      	MOVLW       hi_addr(BK2421_Initialize_WriteArr_L0)
0x05A4	0x6FA4      	MOVWF       FARG_SPI_Write_Buf_pBuf+1, 1
0x05A6	0x0E04      	MOVLW       4
0x05A8	0x6FA5      	MOVWF       FARG_SPI_Write_Buf_length, 1
0x05AA	0xDDA3      	RCALL       _SPI_Write_Buf
;bk2421_initialize.c,466 :: 		WriteArr[0] = WriteArr[0] & 0xf9;
0x05AC	0x0EF9      	MOVLW       249
0x05AE	0x179E      	ANDWF       BK2421_Initialize_WriteArr_L0, 1, 1
;bk2421_initialize.c,467 :: 		SPI_Write_Buf( (WRITE_REG | 4 ), &(WriteArr[0] ), 4 );
0x05B0	0x0E24      	MOVLW       36
0x05B2	0x6FA2      	MOVWF       FARG_SPI_Write_Buf_reg, 1
0x05B4	0x0E9E      	MOVLW       BK2421_Initialize_WriteArr_L0
0x05B6	0x6FA3      	MOVWF       FARG_SPI_Write_Buf_pBuf, 1
0x05B8	0x0E00      	MOVLW       hi_addr(BK2421_Initialize_WriteArr_L0)
0x05BA	0x6FA4      	MOVWF       FARG_SPI_Write_Buf_pBuf+1, 1
0x05BC	0x0E04      	MOVLW       4
0x05BE	0x6FA5      	MOVWF       FARG_SPI_Write_Buf_length, 1
0x05C0	0xDD98      	RCALL       _SPI_Write_Buf
;bk2421_initialize.c,469 :: 		Delay_Ms( 10 );
0x05C2	0x0E0D      	MOVLW       13
0x05C4	0x6E0C      	MOVWF       R12, 0
0x05C6	0x0EFB      	MOVLW       251
0x05C8	0x6E0D      	MOVWF       R13, 0
L_BK2421_Initialize41:
0x05CA	0x2E0D      	DECFSZ      R13, 1, 0
0x05CC	0xD7FE      	BRA         L_BK2421_Initialize41
0x05CE	0x2E0C      	DECFSZ      R12, 1, 0
0x05D0	0xD7FC      	BRA         L_BK2421_Initialize41
0x05D2	0x0000      	NOP
0x05D4	0x0000      	NOP
;bk2421_initialize.c,472 :: 		SwitchCFG( 0 );
0x05D6	0x6BA2      	CLRF        FARG_SwitchCFG__cfg, 1
0x05D8	0xDDA3      	RCALL       _SwitchCFG
;bk2421_initialize.c,474 :: 		SwitchToRxMode();//switch to RX mode
0x05DA	0xDD73      	RCALL       _SwitchToRxMode
;bk2421_initialize.c,476 :: 		RF_FLUSH_RX();
0x05DC	0x0EE2      	MOVLW       226
0x05DE	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x05E0	0x6BA8      	CLRF        FARG_SPI_Write_Reg_value, 1
0x05E2	0xDD4A      	RCALL       _SPI_Write_Reg
;bk2421_initialize.c,477 :: 		RF_FLUSH_TX();
0x05E4	0x0EE1      	MOVLW       225
0x05E6	0x6FA7      	MOVWF       FARG_SPI_Write_Reg_reg, 1
0x05E8	0x6BA8      	CLRF        FARG_SPI_Write_Reg_value, 1
0x05EA	0xDD46      	RCALL       _SPI_Write_Reg
;bk2421_initialize.c,478 :: 		}
0x05EC	0x0012      	RETURN      0
; end of _BK2421_Initialize
_main:
0x05EE	0xF003EC50  	CALL        1696, 0
;test_1.c,105 :: 		void main() {
;test_1.c,108 :: 		system_init();
0x05F2	0xDDB3      	RCALL       _system_init
;test_1.c,109 :: 		BK2421_Initialize();
0x05F4	0xDE10      	RCALL       _BK2421_Initialize
;test_1.c,110 :: 		data1 = 0;
0x05F6	0x6B9B      	CLRF        main_data1_L0, 1
;test_1.c,112 :: 		while(1)
L_main50:
;test_1.c,114 :: 		if(data1 != PORTD){
0x05F8	0x519B      	MOVF        main_data1_L0, 0, 1
0x05FA	0x1883      	XORWF       PORTD, 0 
0x05FC	0xE010      	BZ          L_main52
;test_1.c,115 :: 		data1 = PORTD;
0x05FE	0xF09BCF83  	MOVFF       PORTD, main_data1_L0
;test_1.c,116 :: 		PORTB.F1 = 1; //LED ON
0x0602	0x8281      	BSF         PORTB, 1 
;test_1.c,117 :: 		RFSendPacket( data1 );
0x0604	0xF09CC09B  	MOVFF       main_data1_L0, FARG_RFSendPacket_Key
0x0608	0xDDCA      	RCALL       _RFSendPacket
;test_1.c,118 :: 		delay_ms(100);
0x060A	0x0E82      	MOVLW       130
0x060C	0x6E0C      	MOVWF       R12, 0
0x060E	0x0EDD      	MOVLW       221
0x0610	0x6E0D      	MOVWF       R13, 0
L_main53:
0x0612	0x2E0D      	DECFSZ      R13, 1, 0
0x0614	0xD7FE      	BRA         L_main53
0x0616	0x2E0C      	DECFSZ      R12, 1, 0
0x0618	0xD7FC      	BRA         L_main53
0x061A	0x0000      	NOP
0x061C	0x0000      	NOP
;test_1.c,119 :: 		}
L_main52:
;test_1.c,121 :: 		}
0x061E	0xD7EC      	BRA         L_main50
;test_1.c,122 :: 		}
0x0620	0xD7FF      	BRA         $+0
; end of _main
0x06A0	0xF016EE10  	LFSR        1, 22
0x06A4	0x0E7D      	MOVLW       125
0x06A6	0x6E00      	MOVWF       R0 
0x06A8	0x0E01      	MOVLW       1
0x06AA	0x6E01      	MOVWF       R1 
0x06AC	0x0E22      	MOVLW       34
0x06AE	0x6EF6      	MOVWF       4086 
0x06B0	0x0E06      	MOVLW       6
0x06B2	0x6EF7      	MOVWF       TBLPTRH 
0x06B4	0x0E00      	MOVLW       0
0x06B6	0x6EF8      	MOVWF       TBLPTRU 
0x06B8	0xF000ECC7  	CALL        398, 0
0x06BC	0x0012      	RETURN      0
;test_1.c,0 :: ?ICS_g_DelayTick
0x0622	0x00 ;?ICS_g_DelayTick+0
; end of ?ICS_g_DelayTick
;test_1.c,0 :: ?ICS_Bank0_Reg
0x0623	0x0F00 ;?ICS_Bank0_Reg+0
0x0625	0x0101 ;?ICS_Bank0_Reg+2
0x0627	0x0102 ;?ICS_Bank0_Reg+4
0x0629	0x0303 ;?ICS_Bank0_Reg+6
0x062B	0x2504 ;?ICS_Bank0_Reg+8
0x062D	0x2005 ;?ICS_Bank0_Reg+10
0x062F	0x1506 ;?ICS_Bank0_Reg+12
0x0631	0x7007 ;?ICS_Bank0_Reg+14
0x0633	0x0008 ;?ICS_Bank0_Reg+16
0x0635	0x0009 ;?ICS_Bank0_Reg+18
0x0637	0xC30C ;?ICS_Bank0_Reg+20
0x0639	0xC40D ;?ICS_Bank0_Reg+22
0x063B	0xC50E ;?ICS_Bank0_Reg+24
0x063D	0xC60F ;?ICS_Bank0_Reg+26
0x063F	0x2011 ;?ICS_Bank0_Reg+28
0x0641	0x2012 ;?ICS_Bank0_Reg+30
0x0643	0x2013 ;?ICS_Bank0_Reg+32
0x0645	0x2014 ;?ICS_Bank0_Reg+34
0x0647	0x2015 ;?ICS_Bank0_Reg+36
0x0649	0x2016 ;?ICS_Bank0_Reg+38
0x064B	0x1117 ;?ICS_Bank0_Reg+40
; end of ?ICS_Bank0_Reg
;test_1.c,0 :: ?ICS_g_RFIRQValid
0x064D	0x00 ;?ICS_g_RFIRQValid+0
; end of ?ICS_g_RFIRQValid
;test_1.c,0 :: ?ICS_RX_Address
0x064E	0x3B3A ;?ICS_RX_Address+0
0x0650	0x3D3C ;?ICS_RX_Address+2
0x0652	0x01 ;?ICS_RX_Address+4
; end of ?ICS_RX_Address
;test_1.c,0 :: ?ICS_Bank1_Reg14
0x0653	0x2041 ;?ICS_Bank1_Reg14+0
0x0655	0x0408 ;?ICS_Bank1_Reg14+2
0x0657	0x2081 ;?ICS_Bank1_Reg14+4
0x0659	0xF7CF ;?ICS_Bank1_Reg14+6
0x065B	0xFFFE ;?ICS_Bank1_Reg14+8
0x065D	0xFF ;?ICS_Bank1_Reg14+10
; end of ?ICS_Bank1_Reg14
;test_1.c,0 :: ?ICS_Bank1_Reg0_13
0x065E	0x4B40 ;?ICS_Bank1_Reg0_13+0
0x0660	0xE201 ;?ICS_Bank1_Reg0_13+2
0x0662	0x4BC0 ;?ICS_Bank1_Reg0_13+4
0x0664	0x0000 ;?ICS_Bank1_Reg0_13+6
0x0666	0xFCD0 ;?ICS_Bank1_Reg0_13+8
0x0668	0x028C ;?ICS_Bank1_Reg0_13+10
0x066A	0x0099 ;?ICS_Bank1_Reg0_13+12
0x066C	0x4139 ;?ICS_Bank1_Reg0_13+14
0x066E	0x9ED9 ;?ICS_Bank1_Reg0_13+16
0x0670	0x0B86 ;?ICS_Bank1_Reg0_13+18
0x0672	0x0624 ;?ICS_Bank1_Reg0_13+20
0x0674	0xA67F ;?ICS_Bank1_Reg0_13+22
0x0676	0x0000 ;?ICS_Bank1_Reg0_13+24
0x0678	0x0000 ;?ICS_Bank1_Reg0_13+26
0x067A	0x0000 ;?ICS_Bank1_Reg0_13+28
0x067C	0x0000 ;?ICS_Bank1_Reg0_13+30
0x067E	0x0000 ;?ICS_Bank1_Reg0_13+32
0x0680	0x0000 ;?ICS_Bank1_Reg0_13+34
0x0682	0x0000 ;?ICS_Bank1_Reg0_13+36
0x0684	0x0000 ;?ICS_Bank1_Reg0_13+38
0x0686	0x0000 ;?ICS_Bank1_Reg0_13+40
0x0688	0x0000 ;?ICS_Bank1_Reg0_13+42
0x068A	0x0000 ;?ICS_Bank1_Reg0_13+44
0x068C	0x0000 ;?ICS_Bank1_Reg0_13+46
0x068E	0x7300 ;?ICS_Bank1_Reg0_13+48
0x0690	0x0012 ;?ICS_Bank1_Reg0_13+50
0x0692	0x8000 ;?ICS_Bank1_Reg0_13+52
0x0694	0x36B4 ;?ICS_Bank1_Reg0_13+54
; end of ?ICS_Bank1_Reg0_13
;test_1.c,0 :: ?ICS_TX_Address
0x0696	0x3B3A ;?ICS_TX_Address+0
0x0698	0x3D3C ;?ICS_TX_Address+2
0x069A	0x01 ;?ICS_TX_Address+4
; end of ?ICS_TX_Address
;test_1.c,0 :: ?ICS_Bank0_RegAct
0x069B	0x011C ;?ICS_Bank0_RegAct+0
0x069D	0x041D ;?ICS_Bank0_RegAct+2
; end of ?ICS_Bank0_RegAct
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008      [64]    _interrupt
0x0048      [48]    _SPI_RW
0x0078      [22]    _SPI_Write_Reg
0x008E      [20]    _SPI_Read_Reg
0x00A2      [32]    _SwitchToTxMode
0x00C2      [48]    _SwitchToRxMode
0x00F2      [46]    _SPI_Write_Buf
0x0120      [58]    _SwitchCFG
0x015A      [52]    _system_init
0x018E      [16]    ___CC2DW
0x019E     [120]    _RFSendPacket
0x0216     [984]    _BK2421_Initialize
0x05EE      [52]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    R0
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0001       [1]    __Lib_TFT_JPEG_FileRead_i_L0
0x0001       [1]    __Lib_TFT_JPEG_FileReadBytes_Result_L0
0x0001       [1]    FLASH_Write_32_i_L0
0x0001       [1]    SPI_RW_bit_ctr_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0001       [1]    R1
0x0001       [1]    I2C1_Rd_tmp_L0
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0002       [2]    strlen_cp_L0
0x0002       [1]    FLASH_Write_32_SaveINTCON_L0
0x0002       [1]    R2
0x0002       [2]    memset_pp_L0
0x0002       [2]    memchr_s_L0
0x0003       [2]    Ltrim_original_L0
0x0003       [2]    memmove_tt_L0
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [1]    R3
0x0004       [1]    R4
0x0004       [2]    strcpy_cp_L0
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strncpy_cp_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    strncat_cp_L0
0x0004       [2]    frexp_pom_L0
0x0005       [2]    Ltrim_p_L0
0x0005       [1]    R5
0x0005       [2]    memmove_ff_L0
0x0005       [2]    LongIntToHex_input_half_L0
0x0005       [1]    __Lib_TFT__TFT_Write_Char_Return_Pos_xCnt_L0
0x0005       [2]    LongWordToHex_input_half_L0
0x0006       [1]    R6
0x0006       [1]    __Lib_TFT__TFT_Write_Char_Return_Pos_yCnt_L0
0x0007       [2]    __Lib_TFT__TFT_Write_Char_Return_Pos_y_L0
0x0007       [1]    R7
0x0007       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bLength_L0
0x0008       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bTable_L0
0x0008       [1]    R8
0x0009       [1]    R9
0x0009       [1]    __Lib_TFT__TFT_Write_Char_Return_Pos_mask_L0
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0016       [1]    _g_DelayTick
0x0017      [42]    _Bank0_Reg
0x0041       [1]    _g_RFIRQValid
0x0042       [5]    _RX_Address
0x0047      [11]    _Bank1_Reg14
0x0052      [56]    _Bank1_Reg0_13
0x008A       [5]    _TX_Address
0x008F       [4]    _Bank0_RegAct
0x0093       [1]    _op_status
0x0094       [5]    _g_RFSendBuff
0x0099       [2]    _tick
0x009B       [1]    main_data1_L0
0x009C       [1]    BK2421_Initialize_i_L0
0x009C       [1]    FARG_RFSendPacket_Key
0x009D       [1]    BK2421_Initialize_j_L0
0x009D       [1]    RFSendPacket_sta_L0
0x009E       [4]    BK2421_Initialize_WriteArr_L0
0x00A2       [1]    FARG_SwitchCFG__cfg
0x00A2       [1]    FARG_SPI_Write_Buf_reg
0x00A3       [1]    SwitchCFG_Tmp_L0
0x00A3       [2]    FARG_SPI_Write_Buf_pBuf
0x00A5       [1]    FARG_SPI_Write_Buf_length
0x00A6       [1]    SPI_Write_Buf_byte_ctr_L0
0x00A7       [1]    FARG_SPI_Write_Reg_reg
0x00A7       [1]    FARG_SPI_Read_Reg_reg
0x00A8       [1]    FARG_SPI_Write_Reg_value
0x00A9       [1]    FARG_SPI_RW_value
0x0D60       [0]    SID3_bit
0x0D60       [0]    SID7_bit
0x0D60       [0]    SID10_bit
0x0D60       [0]    SID9_bit
0x0D60       [0]    SID5_bit
0x0D60       [0]    SID8_bit
0x0D60       [1]    RXF6SIDH
0x0D60       [0]    SID6_bit
0x0D60       [0]    SID4_bit
0x0D61       [0]    SID2_bit
0x0D61       [0]    EXIDEN_bit
0x0D61       [0]    EID17_bit
0x0D61       [0]    EXIDE_bit
0x0D61       [0]    SID1_bit
0x0D61       [0]    SID0_bit
0x0D61       [0]    EID16_bit
0x0D61       [1]    RXF6SIDL
0x0D62       [0]    EID12_bit
0x0D62       [0]    EID9_bit
0x0D62       [0]    EID11_bit
0x0D62       [0]    EID10_bit
0x0D62       [0]    EID8_bit
0x0D62       [0]    EID14_bit
0x0D62       [1]    RXF6EIDH
0x0D62       [0]    EID15_bit
0x0D62       [0]    EID13_bit
0x0D63       [0]    EID3_bit
0x0D63       [0]    EID4_bit
0x0D63       [0]    EID2_bit
0x0D63       [0]    EID5_bit
0x0D63       [0]    EID7_bit
0x0D63       [0]    EID0_bit
0x0D63       [1]    RXF6EIDL
0x0D63       [0]    EID6_bit
0x0D63       [0]    EID1_bit
0x0D64       [0]    SID10_RXF7SIDH_bit
0x0D64       [0]    SID4_RXF7SIDH_bit
0x0D64       [0]    SID7_RXF7SIDH_bit
0x0D64       [0]    SID9_RXF7SIDH_bit
0x0D64       [0]    SID8_RXF7SIDH_bit
0x0D64       [0]    SID3_RXF7SIDH_bit
0x0D64       [0]    SID5_RXF7SIDH_bit
0x0D64       [1]    RXF7SIDH
0x0D64       [0]    SID6_RXF7SIDH_bit
0x0D65       [0]    SID2_RXF7SIDL_bit
0x0D65       [0]    EXIDEN_RXF7SIDL_bit
0x0D65       [0]    SID0_RXF7SIDL_bit
0x0D65       [1]    RXF7SIDL
0x0D65       [0]    EID17_RXF7SIDL_bit
0x0D65       [0]    EID16_RXF7SIDL_bit
0x0D65       [0]    EXIDE_RXF7SIDL_bit
0x0D65       [0]    SID1_RXF7SIDL_bit
0x0D66       [0]    EID15_RXF7EIDH_bit
0x0D66       [0]    EID14_RXF7EIDH_bit
0x0D66       [1]    RXF7EIDH
0x0D66       [0]    EID8_RXF7EIDH_bit
0x0D66       [0]    EID11_RXF7EIDH_bit
0x0D66       [0]    EID12_RXF7EIDH_bit
0x0D66       [0]    EID13_RXF7EIDH_bit
0x0D66       [0]    EID9_RXF7EIDH_bit
0x0D66       [0]    EID10_RXF7EIDH_bit
0x0D67       [0]    EID7_RXF7EIDL_bit
0x0D67       [0]    EID5_RXF7EIDL_bit
0x0D67       [0]    EID6_RXF7EIDL_bit
0x0D67       [0]    EID2_RXF7EIDL_bit
0x0D67       [0]    EID3_RXF7EIDL_bit
0x0D67       [0]    EID4_RXF7EIDL_bit
0x0D67       [1]    RXF7EIDL
0x0D67       [0]    EID0_RXF7EIDL_bit
0x0D67       [0]    EID1_RXF7EIDL_bit
0x0D68       [0]    SID10_RXF8SIDH_bit
0x0D68       [0]    SID3_RXF8SIDH_bit
0x0D68       [0]    SID6_RXF8SIDH_bit
0x0D68       [1]    RXF8SIDH
0x0D68       [0]    SID7_RXF8SIDH_bit
0x0D68       [0]    SID9_RXF8SIDH_bit
0x0D68       [0]    SID8_RXF8SIDH_bit
0x0D68       [0]    SID5_RXF8SIDH_bit
0x0D68       [0]    SID4_RXF8SIDH_bit
0x0D69       [1]    RXF8SIDL
0x0D69       [0]    SID2_RXF8SIDL_bit
0x0D69       [0]    SID1_RXF8SIDL_bit
0x0D69       [0]    EXIDEN_RXF8SIDL_bit
0x0D69       [0]    EID17_RXF8SIDL_bit
0x0D69       [0]    SID0_RXF8SIDL_bit
0x0D69       [0]    EXIDE_RXF8SIDL_bit
0x0D69       [0]    EID16_RXF8SIDL_bit
0x0D6A       [0]    EID15_RXF8EIDH_bit
0x0D6A       [0]    EID14_RXF8EIDH_bit
0x0D6A       [0]    EID13_RXF8EIDH_bit
0x0D6A       [0]    EID12_RXF8EIDH_bit
0x0D6A       [0]    EID11_RXF8EIDH_bit
0x0D6A       [0]    EID8_RXF8EIDH_bit
0x0D6A       [0]    EID10_RXF8EIDH_bit
0x0D6A       [1]    RXF8EIDH
0x0D6A       [0]    EID9_RXF8EIDH_bit
0x0D6B       [0]    EID7_RXF8EIDL_bit
0x0D6B       [0]    EID6_RXF8EIDL_bit
0x0D6B       [0]    EID1_RXF8EIDL_bit
0x0D6B       [0]    EID2_RXF8EIDL_bit
0x0D6B       [0]    EID4_RXF8EIDL_bit
0x0D6B       [0]    EID0_RXF8EIDL_bit
0x0D6B       [1]    RXF8EIDL
0x0D6B       [0]    EID3_RXF8EIDL_bit
0x0D6B       [0]    EID5_RXF8EIDL_bit
0x0D70       [0]    SID8_RXF9SIDH_bit
0x0D70       [0]    SID6_RXF9SIDH_bit
0x0D70       [0]    SID10_RXF9SIDH_bit
0x0D70       [0]    SID9_RXF9SIDH_bit
0x0D70       [0]    SID4_RXF9SIDH_bit
0x0D70       [0]    SID7_RXF9SIDH_bit
0x0D70       [0]    SID5_RXF9SIDH_bit
0x0D70       [1]    RXF9SIDH
0x0D70       [0]    SID3_RXF9SIDH_bit
0x0D71       [0]    EXIDEN_RXF9SIDL_bit
0x0D71       [0]    SID0_RXF9SIDL_bit
0x0D71       [0]    SID2_RXF9SIDL_bit
0x0D71       [1]    RXF9SIDL
0x0D71       [0]    SID1_RXF9SIDL_bit
0x0D71       [0]    EXIDE_RXF9SIDL_bit
0x0D71       [0]    EID17_RXF9SIDL_bit
0x0D71       [0]    EID16_RXF9SIDL_bit
0x0D72       [0]    EID9_RXF9EIDH_bit
0x0D72       [1]    RXF9EIDH
0x0D72       [0]    EID8_RXF9EIDH_bit
0x0D72       [0]    EID13_RXF9EIDH_bit
0x0D72       [0]    EID12_RXF9EIDH_bit
0x0D72       [0]    EID15_RXF9EIDH_bit
0x0D72       [0]    EID10_RXF9EIDH_bit
0x0D72       [0]    EID14_RXF9EIDH_bit
0x0D72       [0]    EID11_RXF9EIDH_bit
0x0D73       [0]    EID2_RXF9EIDL_bit
0x0D73       [0]    EID1_RXF9EIDL_bit
0x0D73       [0]    EID4_RXF9EIDL_bit
0x0D73       [0]    EID5_RXF9EIDL_bit
0x0D73       [0]    EID6_RXF9EIDL_bit
0x0D73       [0]    EID7_RXF9EIDL_bit
0x0D73       [0]    EID0_RXF9EIDL_bit
0x0D73       [0]    EID3_RXF9EIDL_bit
0x0D73       [1]    RXF9EIDL
0x0D74       [0]    SID8_RXF10SIDH_bit
0x0D74       [0]    SID4_RXF10SIDH_bit
0x0D74       [0]    SID7_RXF10SIDH_bit
0x0D74       [1]    RXF10SIDH
0x0D74       [0]    SID3_RXF10SIDH_bit
0x0D74       [0]    SID9_RXF10SIDH_bit
0x0D74       [0]    SID6_RXF10SIDH_bit
0x0D74       [0]    SID5_RXF10SIDH_bit
0x0D74       [0]    SID10_RXF10SIDH_bit
0x0D75       [0]    EXIDEN_RXF10SIDL_bit
0x0D75       [1]    RXF10SIDL
0x0D75       [0]    SID0_RXF10SIDL_bit
0x0D75       [0]    EID17_RXF10SIDL_bit
0x0D75       [0]    EID16_RXF10SIDL_bit
0x0D75       [0]    EXIDE_RXF10SIDL_bit
0x0D75       [0]    SID1_RXF10SIDL_bit
0x0D75       [0]    SID2_RXF10SIDL_bit
0x0D76       [0]    EID15_RXF10EIDH_bit
0x0D76       [0]    EID10_RXF10EIDH_bit
0x0D76       [0]    EID11_RXF10EIDH_bit
0x0D76       [0]    EID12_RXF10EIDH_bit
0x0D76       [0]    EID14_RXF10EIDH_bit
0x0D76       [1]    RXF10EIDH
0x0D76       [0]    EID9_RXF10EIDH_bit
0x0D76       [0]    EID13_RXF10EIDH_bit
0x0D76       [0]    EID8_RXF10EIDH_bit
0x0D77       [0]    EID5_RXF10EIDL_bit
0x0D77       [0]    EID4_RXF10EIDL_bit
0x0D77       [0]    EID7_RXF10EIDL_bit
0x0D77       [0]    EID6_RXF10EIDL_bit
0x0D77       [0]    EID3_RXF10EIDL_bit
0x0D77       [0]    EID0_RXF10EIDL_bit
0x0D77       [1]    RXF10EIDL
0x0D77       [0]    EID2_RXF10EIDL_bit
0x0D77       [0]    EID1_RXF10EIDL_bit
0x0D78       [0]    SID6_RXF11SIDH_bit
0x0D78       [0]    SID10_RXF11SIDH_bit
0x0D78       [0]    SID8_RXF11SIDH_bit
0x0D78       [0]    SID3_RXF11SIDH_bit
0x0D78       [0]    SID4_RXF11SIDH_bit
0x0D78       [0]    SID7_RXF11SIDH_bit
0x0D78       [0]    SID5_RXF11SIDH_bit
0x0D78       [1]    RXF11SIDH
0x0D78       [0]    SID9_RXF11SIDH_bit
0x0D79       [1]    RXF11SIDL
0x0D79       [0]    EID16_RXF11SIDL_bit
0x0D79       [0]    SID0_RXF11SIDL_bit
0x0D79       [0]    EXIDEN_RXF11SIDL_bit
0x0D79       [0]    EXIDE_RXF11SIDL_bit
0x0D79       [0]    EID17_RXF11SIDL_bit
0x0D79       [0]    SID2_RXF11SIDL_bit
0x0D79       [0]    SID1_RXF11SIDL_bit
0x0D7A       [0]    EID13_RXF11EIDH_bit
0x0D7A       [0]    EID10_RXF11EIDH_bit
0x0D7A       [0]    EID14_RXF11EIDH_bit
0x0D7A       [0]    EID12_RXF11EIDH_bit
0x0D7A       [0]    EID11_RXF11EIDH_bit
0x0D7A       [1]    RXF11EIDH
0x0D7A       [0]    EID8_RXF11EIDH_bit
0x0D7A       [0]    EID15_RXF11EIDH_bit
0x0D7A       [0]    EID9_RXF11EIDH_bit
0x0D7B       [0]    EID5_RXF11EIDL_bit
0x0D7B       [0]    EID7_RXF11EIDL_bit
0x0D7B       [0]    EID1_RXF11EIDL_bit
0x0D7B       [0]    EID6_RXF11EIDL_bit
0x0D7B       [0]    EID0_RXF11EIDL_bit
0x0D7B       [0]    EID3_RXF11EIDL_bit
0x0D7B       [0]    EID2_RXF11EIDL_bit
0x0D7B       [1]    RXF11EIDL
0x0D7B       [0]    EID4_RXF11EIDL_bit
0x0D80       [0]    SID4_RXF12SIDH_bit
0x0D80       [0]    SID3_RXF12SIDH_bit
0x0D80       [0]    SID10_RXF12SIDH_bit
0x0D80       [0]    SID9_RXF12SIDH_bit
0x0D80       [0]    SID6_RXF12SIDH_bit
0x0D80       [0]    SID7_RXF12SIDH_bit
0x0D80       [1]    RXF12SIDH
0x0D80       [0]    SID5_RXF12SIDH_bit
0x0D80       [0]    SID8_RXF12SIDH_bit
0x0D81       [0]    EID16_RXF12SIDL_bit
0x0D81       [0]    SID1_RXF12SIDL_bit
0x0D81       [0]    EID17_RXF12SIDL_bit
0x0D81       [0]    SID0_RXF12SIDL_bit
0x0D81       [0]    SID2_RXF12SIDL_bit
0x0D81       [0]    EXIDE_RXF12SIDL_bit
0x0D81       [1]    RXF12SIDL
0x0D81       [0]    EXIDEN_RXF12SIDL_bit
0x0D82       [0]    EID9_RXF12EIDH_bit
0x0D82       [0]    EID12_RXF12EIDH_bit
0x0D82       [0]    EID10_RXF12EIDH_bit
0x0D82       [0]    EID11_RXF12EIDH_bit
0x0D82       [1]    RXF12EIDH
0x0D82       [0]    EID14_RXF12EIDH_bit
0x0D82       [0]    EID8_RXF12EIDH_bit
0x0D82       [0]    EID15_RXF12EIDH_bit
0x0D82       [0]    EID13_RXF12EIDH_bit
0x0D83       [0]    EID2_RXF12EIDL_bit
0x0D83       [0]    EID5_RXF12EIDL_bit
0x0D83       [1]    RXF12EIDL
0x0D83       [0]    EID4_RXF12EIDL_bit
0x0D83       [0]    EID3_RXF12EIDL_bit
0x0D83       [0]    EID0_RXF12EIDL_bit
0x0D83       [0]    EID7_RXF12EIDL_bit
0x0D83       [0]    EID1_RXF12EIDL_bit
0x0D83       [0]    EID6_RXF12EIDL_bit
0x0D84       [0]    SID10_RXF13SIDH_bit
0x0D84       [0]    SID7_RXF13SIDH_bit
0x0D84       [0]    SID3_RXF13SIDH_bit
0x0D84       [0]    SID8_RXF13SIDH_bit
0x0D84       [0]    SID4_RXF13SIDH_bit
0x0D84       [0]    SID9_RXF13SIDH_bit
0x0D84       [1]    RXF13SIDH
0x0D84       [0]    SID6_RXF13SIDH_bit
0x0D84       [0]    SID5_RXF13SIDH_bit
0x0D85       [0]    SID1_RXF13SIDL_bit
0x0D85       [0]    EXIDEN_RXF13SIDL_bit
0x0D85       [0]    EID17_RXF13SIDL_bit
0x0D85       [0]    SID0_RXF13SIDL_bit
0x0D85       [1]    RXF13SIDL
0x0D85       [0]    EID16_RXF13SIDL_bit
0x0D85       [0]    SID2_RXF13SIDL_bit
0x0D85       [0]    EXIDE_RXF13SIDL_bit
0x0D86       [0]    EID15_RXF13EIDH_bit
0x0D86       [0]    EID11_RXF13EIDH_bit
0x0D86       [0]    EID10_RXF13EIDH_bit
0x0D86       [0]    EID12_RXF13EIDH_bit
0x0D86       [0]    EID14_RXF13EIDH_bit
0x0D86       [0]    EID13_RXF13EIDH_bit
0x0D86       [0]    EID9_RXF13EIDH_bit
0x0D86       [0]    EID8_RXF13EIDH_bit
0x0D86       [1]    RXF13EIDH
0x0D87       [0]    EID5_RXF13EIDL_bit
0x0D87       [0]    EID2_RXF13EIDL_bit
0x0D87       [0]    EID3_RXF13EIDL_bit
0x0D87       [0]    EID7_RXF13EIDL_bit
0x0D87       [1]    RXF13EIDL
0x0D87       [0]    EID0_RXF13EIDL_bit
0x0D87       [0]    EID1_RXF13EIDL_bit
0x0D87       [0]    EID6_RXF13EIDL_bit
0x0D87       [0]    EID4_RXF13EIDL_bit
0x0D88       [0]    SID9_RXF14SIDH_bit
0x0D88       [0]    SID4_RXF14SIDH_bit
0x0D88       [0]    SID3_RXF14SIDH_bit
0x0D88       [0]    SID5_RXF14SIDH_bit
0x0D88       [1]    RXF14SIDH
0x0D88       [0]    SID7_RXF14SIDH_bit
0x0D88       [0]    SID8_RXF14SIDH_bit
0x0D88       [0]    SID10_RXF14SIDH_bit
0x0D88       [0]    SID6_RXF14SIDH_bit
0x0D89       [0]    EID17_RXF14SIDL_bit
0x0D89       [0]    SID1_RXF14SIDL_bit
0x0D89       [0]    EID16_RXF14SIDL_bit
0x0D89       [0]    SID0_RXF14SIDL_bit
0x0D89       [0]    EXIDE_RXF14SIDL_bit
0x0D89       [0]    EXIDEN_RXF14SIDL_bit
0x0D89       [0]    SID2_RXF14SIDL_bit
0x0D89       [1]    RXF14SIDL
0x0D8A       [0]    EID14_RXF14EIDH_bit
0x0D8A       [0]    EID12_RXF14EIDH_bit
0x0D8A       [0]    EID8_RXF14EIDH_bit
0x0D8A       [0]    EID11_RXF14EIDH_bit
0x0D8A       [0]    EID15_RXF14EIDH_bit
0x0D8A       [0]    EID13_RXF14EIDH_bit
0x0D8A       [0]    EID10_RXF14EIDH_bit
0x0D8A       [1]    RXF14EIDH
0x0D8A       [0]    EID9_RXF14EIDH_bit
0x0D8B       [0]    EID2_RXF14EIDL_bit
0x0D8B       [0]    EID1_RXF14EIDL_bit
0x0D8B       [0]    EID0_RXF14EIDL_bit
0x0D8B       [1]    RXF14EIDL
0x0D8B       [0]    EID6_RXF14EIDL_bit
0x0D8B       [0]    EID4_RXF14EIDL_bit
0x0D8B       [0]    EID7_RXF14EIDL_bit
0x0D8B       [0]    EID5_RXF14EIDL_bit
0x0D8B       [0]    EID3_RXF14EIDL_bit
0x0D90       [0]    SID4_RXF15SIDH_bit
0x0D90       [0]    SID5_RXF15SIDH_bit
0x0D90       [0]    SID10_RXF15SIDH_bit
0x0D90       [0]    SID3_RXF15SIDH_bit
0x0D90       [1]    RXF15SIDH
0x0D90       [0]    SID7_RXF15SIDH_bit
0x0D90       [0]    SID8_RXF15SIDH_bit
0x0D90       [0]    SID6_RXF15SIDH_bit
0x0D90       [0]    SID9_RXF15SIDH_bit
0x0D91       [1]    RXF15SIDL
0x0D91       [0]    SID1_RXF15SIDL_bit
0x0D91       [0]    SID2_RXF15SIDL_bit
0x0D91       [0]    EXIDEN_RXF15SIDL_bit
0x0D91       [0]    EID16_RXF15SIDL_bit
0x0D91       [0]    EID17_RXF15SIDL_bit
0x0D91       [0]    SID0_RXF15SIDL_bit
0x0D91       [0]    EXIDE_RXF15SIDL_bit
0x0D92       [0]    EID15_RXF15EIDH_bit
0x0D92       [1]    RXF15EIDH
0x0D92       [0]    EID11_RXF15EIDH_bit
0x0D92       [0]    EID10_RXF15EIDH_bit
0x0D92       [0]    EID13_RXF15EIDH_bit
0x0D92       [0]    EID8_RXF15EIDH_bit
0x0D92       [0]    EID9_RXF15EIDH_bit
0x0D92       [0]    EID12_RXF15EIDH_bit
0x0D92       [0]    EID14_RXF15EIDH_bit
0x0D93       [0]    EID4_RXF15EIDL_bit
0x0D93       [0]    EID5_RXF15EIDL_bit
0x0D93       [0]    EID7_RXF15EIDL_bit
0x0D93       [0]    EID1_RXF15EIDL_bit
0x0D93       [0]    EID2_RXF15EIDL_bit
0x0D93       [1]    RXF15EIDL
0x0D93       [0]    EID0_RXF15EIDL_bit
0x0D93       [0]    EID3_RXF15EIDL_bit
0x0D93       [0]    EID6_RXF15EIDL_bit
0x0DD4       [0]    RXF3EN_bit
0x0DD4       [0]    RXF4EN_bit
0x0DD4       [0]    RXF2EN_bit
0x0DD4       [0]    RXF0EN_bit
0x0DD4       [0]    RXF1EN_bit
0x0DD4       [0]    RXF5EN_bit
0x0DD4       [1]    RXFCON0
0x0DD4       [0]    RXF7EN_bit
0x0DD4       [0]    RXF6EN_bit
0x0DD5       [0]    RXF12EN_bit
0x0DD5       [0]    RXF11EN_bit
0x0DD5       [0]    RXF10EN_bit
0x0DD5       [0]    RXF13EN_bit
0x0DD5       [0]    RXF9EN_bit
0x0DD5       [0]    RXF8EN_bit
0x0DD5       [0]    RXF14EN_bit
0x0DD5       [0]    RXF15EN_bit
0x0DD5       [1]    RXFCON1
0x0DD8       [0]    FLC3_bit
0x0DD8       [0]    FLC4_bit
0x0DD8       [0]    FLC0_bit
0x0DD8       [0]    FLC1_bit
0x0DD8       [0]    FLC2_bit
0x0DD8       [1]    SDFLC
0x0DD8       [0]    DFLC2_bit
0x0DD8       [0]    DFLC1_bit
0x0DD8       [0]    DFLC0_bit
0x0DD8       [0]    DFLC4_bit
0x0DD8       [0]    DFLC3_bit
0x0DE0       [0]    F1BP_3_bit
0x0DE0       [0]    F0BP_3_bit
0x0DE0       [0]    F1BP_1_bit
0x0DE0       [0]    F1BP_2_bit
0x0DE0       [0]    F0BP_0_bit
0x0DE0       [1]    RXFBCON0
0x0DE0       [0]    F0BP_2_bit
0x0DE0       [0]    F0BP_1_bit
0x0DE0       [0]    F1BP_0_bit
0x0DE1       [0]    F3BP_0_bit
0x0DE1       [0]    F2BP_3_bit
0x0DE1       [0]    F3BP_1_bit
0x0DE1       [0]    F3BP_3_bit
0x0DE1       [0]    F3BP_2_bit
0x0DE1       [0]    F2BP_0_bit
0x0DE1       [1]    RXFBCON1
0x0DE1       [0]    F2BP_2_bit
0x0DE1       [0]    F2BP_1_bit
0x0DE2       [0]    F5BP_1_bit
0x0DE2       [0]    F5BP_0_bit
0x0DE2       [0]    F5BP_3_bit
0x0DE2       [0]    F5BP_2_bit
0x0DE2       [0]    F4BP_3_bit
0x0DE2       [0]    F4BP_0_bit
0x0DE2       [1]    RXFBCON2
0x0DE2       [0]    F4BP_2_bit
0x0DE2       [0]    F4BP_1_bit
0x0DE3       [0]    F7BP_1_bit
0x0DE3       [0]    F7BP_0_bit
0x0DE3       [0]    F7BP_3_bit
0x0DE3       [0]    F7BP_2_bit
0x0DE3       [0]    F6BP_3_bit
0x0DE3       [0]    F6BP_0_bit
0x0DE3       [1]    RXFBCON3
0x0DE3       [0]    F6BP_2_bit
0x0DE3       [0]    F6BP_1_bit
0x0DE4       [0]    F9BP_1_bit
0x0DE4       [0]    F9BP_0_bit
0x0DE4       [0]    F9BP_2_bit
0x0DE4       [1]    RXFBCON4
0x0DE4       [0]    F9BP_3_bit
0x0DE4       [0]    F8BP_3_bit
0x0DE4       [0]    F8BP_0_bit
0x0DE4       [0]    F8BP_1_bit
0x0DE4       [0]    F8BP_2_bit
0x0DE5       [0]    F10BP_2_bit
0x0DE5       [0]    F10BP_3_bit
0x0DE5       [0]    F10BP_1_bit
0x0DE5       [0]    F11BP_2_bit
0x0DE5       [0]    F11BP_3_bit
0x0DE5       [1]    RXFBCON5
0x0DE5       [0]    F10BP_0_bit
0x0DE5       [0]    F11BP_1_bit
0x0DE5       [0]    F11BP_0_bit
0x0DE6       [0]    F12BP_2_bit
0x0DE6       [0]    F12BP_1_bit
0x0DE6       [0]    F12BP_3_bit
0x0DE6       [0]    F13BP_2_bit
0x0DE6       [0]    F13BP_3_bit
0x0DE6       [0]    F13BP_0_bit
0x0DE6       [0]    F13BP_1_bit
0x0DE6       [1]    RXFBCON6
0x0DE6       [0]    F12BP_0_bit
0x0DE7       [0]    F14BP_3_bit
0x0DE7       [0]    F14BP_0_bit
0x0DE7       [0]    F15BP_0_bit
0x0DE7       [0]    F15BP_1_bit
0x0DE7       [0]    F15BP_2_bit
0x0DE7       [0]    F15BP_3_bit
0x0DE7       [1]    RXFBCON7
0x0DE7       [0]    F14BP_2_bit
0x0DE7       [0]    F14BP_1_bit
0x0DF0       [0]    FIL2_0_bit
0x0DF0       [1]    MSEL0
0x0DF0       [0]    FIL3_0_bit
0x0DF0       [0]    FIL2_1_bit
0x0DF0       [0]    FIL0_1_bit
0x0DF0       [0]    FIL0_0_bit
0x0DF0       [0]    FIL1_1_bit
0x0DF0       [0]    FIL1_0_bit
0x0DF0       [0]    FIL3_1_bit
0x0DF1       [0]    FIL6_1_bit
0x0DF1       [0]    FIL7_0_bit
0x0DF1       [0]    FIL5_1_bit
0x0DF1       [0]    FIL6_0_bit
0x0DF1       [1]    MSEL1
0x0DF1       [0]    FIL4_1_bit
0x0DF1       [0]    FIL4_0_bit
0x0DF1       [0]    FIL5_0_bit
0x0DF1       [0]    FIL7_1_bit
0x0DF2       [1]    MSEL2
0x0DF2       [0]    FIL8_0_bit
0x0DF2       [0]    FIL8_1_bit
0x0DF2       [0]    FIL9_0_bit
0x0DF2       [0]    FIL11_1_bit
0x0DF2       [0]    FIL10_0_bit
0x0DF2       [0]    FIL10_1_bit
0x0DF2       [0]    FIL11_0_bit
0x0DF2       [0]    FIL9_1_bit
0x0DF3       [0]    FIL13_0_bit
0x0DF3       [0]    FIL13_1_bit
0x0DF3       [0]    FIL14_0_bit
0x0DF3       [1]    MSEL3
0x0DF3       [0]    FIL12_0_bit
0x0DF3       [0]    FIL12_1_bit
0x0DF3       [0]    FIL14_1_bit
0x0DF3       [0]    FIL15_1_bit
0x0DF3       [0]    FIL15_0_bit
0x0DF8       [0]    B4TXEN_bit
0x0DF8       [0]    B0TXEN_bit
0x0DF8       [0]    B3TXEN_bit
0x0DF8       [0]    B2TXEN_bit
0x0DF8       [0]    B5TXEN_bit
0x0DF8       [1]    BSEL0
0x0DF8       [0]    B1TXEN_bit
0x0DFA       [0]    B3IE_bit
0x0DFA       [1]    BIE0
0x0DFA       [0]    B0IE_bit
0x0DFA       [0]    B1IE_bit
0x0DFA       [0]    B5IE_bit
0x0DFA       [0]    B2IE_bit
0x0DFA       [0]    RXB1IE_bit
0x0DFA       [0]    RXB0IE_bit
0x0DFA       [0]    B4IE_bit
0x0DFC       [1]    TXBIE
0x0DFC       [0]    TXB1IE_bit
0x0DFC       [0]    TXB2IE_bit
0x0DFC       [0]    TXB0IE_bit
0x0E20       [0]    FILHIT4_bit
0x0E20       [0]    TXLARB_bit
0x0E20       [0]    FILHIT1_bit
0x0E20       [0]    RXFUL_bit
0x0E20       [0]    RTRRO_bit
0x0E20       [0]    TXPRI0_bit
0x0E20       [0]    TXABT_bit
0x0E20       [0]    RTREN_bit
0x0E20       [0]    TXBIF_bit
0x0E20       [0]    TXPRI1_bit
0x0E20       [1]    B0CON
0x0E20       [0]    FILHIT0_bit
0x0E20       [0]    TXREQ_bit
0x0E20       [0]    FILHIT2_bit
0x0E20       [0]    TXERR_bit
0x0E20       [0]    RXM1_bit
0x0E20       [0]    RXRTRRO_B0CON_bit
0x0E20       [0]    FILHIT3_bit
0x0E21       [0]    SID4_B0SIDH_bit
0x0E21       [0]    SID3_B0SIDH_bit
0x0E21       [0]    SID6_B0SIDH_bit
0x0E21       [0]    SID7_B0SIDH_bit
0x0E21       [0]    SID9_B0SIDH_bit
0x0E21       [0]    SID8_B0SIDH_bit
0x0E21       [0]    SID10_B0SIDH_bit
0x0E21       [1]    B0SIDH
0x0E21       [0]    SID5_B0SIDH_bit
0x0E22       [0]    SID0_B0SIDL_bit
0x0E22       [0]    SID1_B0SIDL_bit
0x0E22       [0]    SID2_B0SIDL_bit
0x0E22       [0]    SRR_bit
0x0E22       [0]    EID17_B0SIDL_bit
0x0E22       [0]    EID16_B0SIDL_bit
0x0E22       [1]    B0SIDL
0x0E22       [0]    EXIDE_B0SIDL_bit
0x0E22       [0]    EXID_bit
0x0E23       [0]    EID14_B0EIDH_bit
0x0E23       [0]    EID13_B0EIDH_bit
0x0E23       [1]    B0EIDH
0x0E23       [0]    EID15_B0EIDH_bit
0x0E23       [0]    EID12_B0EIDH_bit
0x0E23       [0]    EID9_B0EIDH_bit
0x0E23       [0]    EID10_B0EIDH_bit
0x0E23       [0]    EID11_B0EIDH_bit
0x0E23       [0]    EID8_B0EIDH_bit
0x0E24       [1]    B0EIDL
0x0E24       [0]    EID5_B0EIDL_bit
0x0E24       [0]    EID4_B0EIDL_bit
0x0E24       [0]    EID6_B0EIDL_bit
0x0E24       [0]    EID1_B0EIDL_bit
0x0E24       [0]    EID7_B0EIDL_bit
0x0E24       [0]    EID3_B0EIDL_bit
0x0E24       [0]    EID0_B0EIDL_bit
0x0E24       [0]    EID2_B0EIDL_bit
0x0E25       [0]    DLC0_bit
0x0E25       [0]    RESRB1_bit
0x0E25       [0]    DLC1_bit
0x0E25       [0]    DLC3_bit
0x0E25       [0]    DLC2_bit
0x0E25       [0]    RESRB0_bit
0x0E25       [0]    RXRTR_bit
0x0E25       [0]    RB0_B0DLC_bit
0x0E25       [0]    RB1_B0DLC_bit
0x0E25       [1]    B0DLC
0x0E25       [0]    TXRTR_bit
0x0E26       [0]    B0D00_bit
0x0E26       [0]    B0D02_bit
0x0E26       [1]    B0D0
0x0E26       [0]    B0D01_bit
0x0E26       [0]    B0D04_bit
0x0E26       [0]    B0D06_bit
0x0E26       [0]    B0D05_bit
0x0E26       [0]    B0D03_bit
0x0E26       [0]    B0D07_bit
0x0E27       [0]    B0D15_bit
0x0E27       [0]    B0D17_bit
0x0E27       [0]    B0D16_bit
0x0E27       [0]    B0D12_bit
0x0E27       [0]    B0D13_bit
0x0E27       [0]    B0D14_bit
0x0E27       [1]    B0D1
0x0E27       [0]    B0D10_bit
0x0E27       [0]    B0D11_bit
0x0E28       [0]    B0D27_bit
0x0E28       [0]    B0D26_bit
0x0E28       [0]    B0D24_bit
0x0E28       [0]    B0D25_bit
0x0E28       [0]    B0D20_bit
0x0E28       [1]    B0D2
0x0E28       [0]    B0D21_bit
0x0E28       [0]    B0D23_bit
0x0E28       [0]    B0D22_bit
0x0E29       [0]    B0D32_bit
0x0E29       [0]    B0D33_bit
0x0E29       [0]    B0D34_bit
0x0E29       [1]    B0D3
0x0E29       [0]    B0D30_bit
0x0E29       [0]    B0D31_bit
0x0E29       [0]    B0D37_bit
0x0E29       [0]    B0D36_bit
0x0E29       [0]    B0D35_bit
0x0E2A       [0]    B0D42_bit
0x0E2A       [0]    B0D40_bit
0x0E2A       [0]    B0D41_bit
0x0E2A       [0]    B0D46_bit
0x0E2A       [1]    B0D4
0x0E2A       [0]    B0D47_bit
0x0E2A       [0]    B0D43_bit
0x0E2A       [0]    B0D44_bit
0x0E2A       [0]    B0D45_bit
0x0E2B       [0]    B0D55_bit
0x0E2B       [0]    B0D54_bit
0x0E2B       [0]    B0D57_bit
0x0E2B       [0]    B0D56_bit
0x0E2B       [0]    B0D53_bit
0x0E2B       [1]    B0D5
0x0E2B       [0]    B0D50_bit
0x0E2B       [0]    B0D52_bit
0x0E2B       [0]    B0D51_bit
0x0E2C       [0]    B0D64_bit
0x0E2C       [0]    B0D65_bit
0x0E2C       [0]    B0D66_bit
0x0E2C       [0]    B0D61_bit
0x0E2C       [0]    B0D63_bit
0x0E2C       [1]    B0D6
0x0E2C       [0]    B0D62_bit
0x0E2C       [0]    B0D60_bit
0x0E2C       [0]    B0D67_bit
0x0E2D       [0]    B0D76_bit
0x0E2D       [1]    B0D7
0x0E2D       [0]    B0D77_bit
0x0E2D       [0]    B0D72_bit
0x0E2D       [0]    B0D75_bit
0x0E2D       [0]    B0D74_bit
0x0E2D       [0]    B0D70_bit
0x0E2D       [0]    B0D73_bit
0x0E2D       [0]    B0D71_bit
0x0E2E       [0]    REQOP2_bit
0x0E2E       [0]    ICODE2_bit
0x0E2E       [0]    ICODE3_bit
0x0E2E       [0]    ICODE0_bit
0x0E2E       [0]    ICODE1_bit
0x0E2E       [1]    CANSTAT_RO9
0x0E2E       [0]    REQOP1_bit
0x0E2E       [0]    ICODE4_bit
0x0E2E       [0]    OPMODE_bit
0x0E2F       [1]    CANCON_RO9
0x0E2F       [0]    WIN0_bit
0x0E2F       [0]    WIN1_bit
0x0E2F       [0]    REQOP0_bit
0x0E2F       [0]    REQOP1_CANCON_RO9_bit
0x0E2F       [0]    REQOP2_CANCON_RO9_bit
0x0E2F       [0]    ABAT_bit
0x0E2F       [0]    WIN2_bit
0x0E30       [0]    RXM1_B1CON_bit
0x0E30       [0]    RXRTRRO_B1CON_bit
0x0E30       [0]    RXFUL_B1CON_bit
0x0E30       [0]    TXABT_B1CON_bit
0x0E30       [0]    RTRRO_B1CON_bit
0x0E30       [0]    RTREN_B1CON_bit
0x0E30       [0]    TXREQ_B1CON_bit
0x0E30       [0]    FILHIT3_B1CON_bit
0x0E30       [0]    FILHIT4_B1CON_bit
0x0E30       [0]    FILHIT2_B1CON_bit
0x0E30       [0]    FILHIT0_B1CON_bit
0x0E30       [0]    FILHIT1_B1CON_bit
0x0E30       [0]    TXBIF_B1CON_bit
0x0E30       [0]    TXPRI0_B1CON_bit
0x0E30       [0]    TXPRI1_B1CON_bit
0x0E30       [1]    B1CON
0x0E30       [0]    TXERR_B1CON_bit
0x0E30       [0]    TXLARB_B1CON_bit
0x0E31       [0]    SID4_B1SIDH_bit
0x0E31       [0]    SID10_B1SIDH_bit
0x0E31       [0]    SID5_B1SIDH_bit
0x0E31       [0]    SID6_B1SIDH_bit
0x0E31       [0]    SID8_B1SIDH_bit
0x0E31       [0]    SID3_B1SIDH_bit
0x0E31       [1]    B1SIDH
0x0E31       [0]    SID9_B1SIDH_bit
0x0E31       [0]    SID7_B1SIDH_bit
0x0E32       [1]    B1SIDL
0x0E32       [0]    SID1_B1SIDL_bit
0x0E32       [0]    SID0_B1SIDL_bit
0x0E32       [0]    EXIDE_B1SIDL_bit
0x0E32       [0]    EXID_B1SIDL_bit
0x0E32       [0]    SID2_B1SIDL_bit
0x0E32       [0]    SRR_B1SIDL_bit
0x0E32       [0]    EID17_B1SIDL_bit
0x0E32       [0]    EID16_B1SIDL_bit
0x0E33       [0]    EID8_B1EIDH_bit
0x0E33       [0]    EID9_B1EIDH_bit
0x0E33       [0]    EID15_B1EIDH_bit
0x0E33       [0]    EID11_B1EIDH_bit
0x0E33       [0]    EID10_B1EIDH_bit
0x0E33       [0]    EID14_B1EIDH_bit
0x0E33       [1]    B1EIDH
0x0E33       [0]    EID13_B1EIDH_bit
0x0E33       [0]    EID12_B1EIDH_bit
0x0E34       [0]    EID1_B1EIDL_bit
0x0E34       [0]    EID0_B1EIDL_bit
0x0E34       [0]    EID2_B1EIDL_bit
0x0E34       [0]    EID4_B1EIDL_bit
0x0E34       [0]    EID3_B1EIDL_bit
0x0E34       [0]    EID5_B1EIDL_bit
0x0E34       [1]    B1EIDL
0x0E34       [0]    EID7_B1EIDL_bit
0x0E34       [0]    EID6_B1EIDL_bit
0x0E35       [0]    DLC2_B1DLC_bit
0x0E35       [0]    RB0_B1DLC_bit
0x0E35       [0]    DLC1_B1DLC_bit
0x0E35       [0]    DLC3_B1DLC_bit
0x0E35       [0]    RB1_B1DLC_bit
0x0E35       [0]    RXRTR_B1DLC_bit
0x0E35       [0]    TXRTR_B1DLC_bit
0x0E35       [0]    RESRB1_B1DLC_bit
0x0E35       [0]    RESRB0_B1DLC_bit
0x0E35       [0]    DLC0_B1DLC_bit
0x0E35       [1]    B1DLC
0x0E36       [1]    B1D0
0x0E36       [0]    B1D00_bit
0x0E36       [0]    B1D05_bit
0x0E36       [0]    B1D06_bit
0x0E36       [0]    B1D04_bit
0x0E36       [0]    B1D02_bit
0x0E36       [0]    B1D03_bit
0x0E36       [0]    B1D01_bit
0x0E36       [0]    B1D07_bit
0x0E37       [0]    B1D17_bit
0x0E37       [0]    B1D14_bit
0x0E37       [0]    B1D15_bit
0x0E37       [0]    B1D16_bit
0x0E37       [0]    B1D13_bit
0x0E37       [0]    B1D11_bit
0x0E37       [0]    B1D10_bit
0x0E37       [0]    B1D12_bit
0x0E37       [1]    B1D1
0x0E38       [0]    B1D25_bit
0x0E38       [0]    B1D24_bit
0x0E38       [0]    B1D27_bit
0x0E38       [0]    B1D26_bit
0x0E38       [0]    B1D20_bit
0x0E38       [1]    B1D2
0x0E38       [0]    B1D21_bit
0x0E38       [0]    B1D23_bit
0x0E38       [0]    B1D22_bit
0x0E39       [0]    B1D36_bit
0x0E39       [0]    B1D35_bit
0x0E39       [0]    B1D34_bit
0x0E39       [0]    B1D33_bit
0x0E39       [0]    B1D31_bit
0x0E39       [0]    B1D32_bit
0x0E39       [0]    B1D37_bit
0x0E39       [0]    B1D30_bit
0x0E39       [1]    B1D3
0x0E3A       [0]    B1D47_bit
0x0E3A       [0]    B1D42_bit
0x0E3A       [0]    B1D46_bit
0x0E3A       [0]    B1D45_bit
0x0E3A       [0]    B1D43_bit
0x0E3A       [0]    B1D44_bit
0x0E3A       [1]    B1D4
0x0E3A       [0]    B1D41_bit
0x0E3A       [0]    B1D40_bit
0x0E3B       [0]    B1D56_bit
0x0E3B       [0]    B1D52_bit
0x0E3B       [0]    B1D51_bit
0x0E3B       [0]    B1D57_bit
0x0E3B       [0]    B1D54_bit
0x0E3B       [0]    B1D50_bit
0x0E3B       [0]    B1D55_bit
0x0E3B       [1]    B1D5
0x0E3B       [0]    B1D53_bit
0x0E3C       [0]    B1D65_bit
0x0E3C       [0]    B1D67_bit
0x0E3C       [0]    B1D66_bit
0x0E3C       [0]    B1D61_bit
0x0E3C       [0]    B1D60_bit
0x0E3C       [1]    B1D6
0x0E3C       [0]    B1D64_bit
0x0E3C       [0]    B1D63_bit
0x0E3C       [0]    B1D62_bit
0x0E3D       [1]    B1D7
0x0E3D       [0]    B1D74_bit
0x0E3D       [0]    B1D75_bit
0x0E3D       [0]    B1D77_bit
0x0E3D       [0]    B1D76_bit
0x0E3D       [0]    B1D72_bit
0x0E3D       [0]    B1D71_bit
0x0E3D       [0]    B1D70_bit
0x0E3D       [0]    B1D73_bit
0x0E3E       [0]    ICODE2_CANSTAT_RO8_bit
0x0E3E       [0]    REQOP1_CANSTAT_RO8_bit
0x0E3E       [0]    OPMODE_CANSTAT_RO8_bit
0x0E3E       [1]    CANSTAT_RO8
0x0E3E       [0]    ICODE4_CANSTAT_RO8_bit
0x0E3E       [0]    ICODE1_CANSTAT_RO8_bit
0x0E3E       [0]    ICODE3_CANSTAT_RO8_bit
0x0E3E       [0]    ICODE0_CANSTAT_RO8_bit
0x0E3E       [0]    REQOP2_CANSTAT_RO8_bit
0x0E3F       [0]    WIN1_CANCON_RO8_bit
0x0E3F       [1]    CANCON_RO8
0x0E3F       [0]    REQOP1_CANCON_RO8_bit
0x0E3F       [0]    REQOP0_CANCON_RO8_bit
0x0E3F       [0]    WIN2_CANCON_RO8_bit
0x0E3F       [0]    REQOP2_CANCON_RO8_bit
0x0E3F       [0]    ABAT_CANCON_RO8_bit
0x0E3F       [0]    WIN0_CANCON_RO8_bit
0x0E40       [0]    FILHIT3_B2CON_bit
0x0E40       [0]    RXM1_B2CON_bit
0x0E40       [0]    TXABT_B2CON_bit
0x0E40       [0]    FILHIT0_B2CON_bit
0x0E40       [0]    TXPRI0_B2CON_bit
0x0E40       [0]    TXLARB_B2CON_bit
0x0E40       [0]    RTRRO_B2CON_bit
0x0E40       [0]    TXPRI1_B2CON_bit
0x0E40       [0]    TXERR_B2CON_bit
0x0E40       [0]    RXRTRRO_B2CON_bit
0x0E40       [0]    RTREN_B2CON_bit
0x0E40       [0]    TXBIF_B2CON_bit
0x0E40       [0]    FILHIT2_B2CON_bit
0x0E40       [0]    FILHIT1_B2CON_bit
0x0E40       [1]    B2CON
0x0E40       [0]    FILHIT4_B2CON_bit
0x0E40       [0]    RXFUL_B2CON_bit
0x0E40       [0]    TXREQ_B2CON_bit
0x0E41       [0]    SID6_B2SIDH_bit
0x0E41       [0]    SID10_B2SIDH_bit
0x0E41       [0]    SID8_B2SIDH_bit
0x0E41       [0]    SID7_B2SIDH_bit
0x0E41       [0]    SID3_B2SIDH_bit
0x0E41       [1]    B2SIDH
0x0E41       [0]    SID9_B2SIDH_bit
0x0E41       [0]    SID5_B2SIDH_bit
0x0E41       [0]    SID4_B2SIDH_bit
0x0E42       [0]    EXID_B2SIDL_bit
0x0E42       [0]    EXIDE_B2SIDL_bit
0x0E42       [0]    EID17_B2SIDL_bit
0x0E42       [1]    B2SIDL
0x0E42       [0]    SID2_B2SIDL_bit
0x0E42       [0]    SID0_B2SIDL_bit
0x0E42       [0]    SID1_B2SIDL_bit
0x0E42       [0]    EID16_B2SIDL_bit
0x0E42       [0]    SRR_B2SIDL_bit
0x0E43       [1]    B2EIDH
0x0E43       [0]    EID14_B2EIDH_bit
0x0E43       [0]    EID11_B2EIDH_bit
0x0E43       [0]    EID10_B2EIDH_bit
0x0E43       [0]    EID15_B2EIDH_bit
0x0E43       [0]    EID12_B2EIDH_bit
0x0E43       [0]    EID9_B2EIDH_bit
0x0E43       [0]    EID8_B2EIDH_bit
0x0E43       [0]    EID13_B2EIDH_bit
0x0E44       [0]    EID2_B2EIDL_bit
0x0E44       [0]    EID6_B2EIDL_bit
0x0E44       [1]    B2EIDL
0x0E44       [0]    EID1_B2EIDL_bit
0x0E44       [0]    EID7_B2EIDL_bit
0x0E44       [0]    EID4_B2EIDL_bit
0x0E44       [0]    EID3_B2EIDL_bit
0x0E44       [0]    EID5_B2EIDL_bit
0x0E44       [0]    EID0_B2EIDL_bit
0x0E45       [0]    RESRB0_B2DLC_bit
0x0E45       [0]    DLC0_B2DLC_bit
0x0E45       [0]    DLC1_B2DLC_bit
0x0E45       [1]    B2DLC
0x0E45       [0]    DLC3_B2DLC_bit
0x0E45       [0]    RB1_B2DLC_bit
0x0E45       [0]    RXRTR_B2DLC_bit
0x0E45       [0]    DLC2_B2DLC_bit
0x0E45       [0]    TXRTR_B2DLC_bit
0x0E45       [0]    RESRB1_B2DLC_bit
0x0E45       [0]    RB0_B2DLC_bit
0x0E46       [0]    B2D06_bit
0x0E46       [0]    B2D04_bit
0x0E46       [0]    B2D05_bit
0x0E46       [0]    B2D07_bit
0x0E46       [0]    B2D02_bit
0x0E46       [0]    B2D01_bit
0x0E46       [0]    B2D03_bit
0x0E46       [1]    B2D0
0x0E46       [0]    B2D00_bit
0x0E47       [0]    B2D10_bit
0x0E47       [0]    B2D14_bit
0x0E47       [0]    B2D15_bit
0x0E47       [0]    B2D16_bit
0x0E47       [0]    B2D17_bit
0x0E47       [0]    B2D13_bit
0x0E47       [0]    B2D11_bit
0x0E47       [1]    B2D1
0x0E47       [0]    B2D12_bit
0x0E48       [1]    B2D2
0x0E48       [0]    B2D21_bit
0x0E48       [0]    B2D22_bit
0x0E48       [0]    B2D20_bit
0x0E48       [0]    B2D27_bit
0x0E48       [0]    B2D25_bit
0x0E48       [0]    B2D26_bit
0x0E48       [0]    B2D23_bit
0x0E48       [0]    B2D24_bit
0x0E49       [0]    B2D33_bit
0x0E49       [0]    B2D32_bit
0x0E49       [0]    B2D35_bit
0x0E49       [0]    B2D34_bit
0x0E49       [0]    B2D31_bit
0x0E49       [0]    B2D36_bit
0x0E49       [0]    B2D30_bit
0x0E49       [0]    B2D37_bit
0x0E49       [1]    B2D3
0x0E4A       [0]    B2D43_bit
0x0E4A       [0]    B2D40_bit
0x0E4A       [0]    B2D47_bit
0x0E4A       [0]    B2D41_bit
0x0E4A       [0]    B2D44_bit
0x0E4A       [0]    B2D42_bit
0x0E4A       [0]    B2D46_bit
0x0E4A       [0]    B2D45_bit
0x0E4A       [1]    B2D4
0x0E4B       [0]    B2D55_bit
0x0E4B       [0]    B2D56_bit
0x0E4B       [1]    B2D5
0x0E4B       [0]    B2D51_bit
0x0E4B       [0]    B2D50_bit
0x0E4B       [0]    B2D57_bit
0x0E4B       [0]    B2D54_bit
0x0E4B       [0]    B2D52_bit
0x0E4B       [0]    B2D53_bit
0x0E4C       [0]    B2D65_bit
0x0E4C       [0]    B2D67_bit
0x0E4C       [0]    B2D64_bit
0x0E4C       [0]    B2D62_bit
0x0E4C       [0]    B2D63_bit
0x0E4C       [1]    B2D6
0x0E4C       [0]    B2D66_bit
0x0E4C       [0]    B2D60_bit
0x0E4C       [0]    B2D61_bit
0x0E4D       [0]    B2D76_bit
0x0E4D       [0]    B2D77_bit
0x0E4D       [0]    B2D73_bit
0x0E4D       [0]    B2D74_bit
0x0E4D       [0]    B2D75_bit
0x0E4D       [0]    B2D71_bit
0x0E4D       [0]    B2D70_bit
0x0E4D       [1]    B2D7
0x0E4D       [0]    B2D72_bit
0x0E4E       [0]    ICODE1_CANSTAT_RO7_bit
0x0E4E       [0]    OPMODE_CANSTAT_RO7_bit
0x0E4E       [0]    REQOP2_CANSTAT_RO7_bit
0x0E4E       [0]    ICODE0_CANSTAT_RO7_bit
0x0E4E       [0]    ICODE2_CANSTAT_RO7_bit
0x0E4E       [0]    ICODE3_CANSTAT_RO7_bit
0x0E4E       [0]    REQOP1_CANSTAT_RO7_bit
0x0E4E       [0]    ICODE4_CANSTAT_RO7_bit
0x0E4E       [1]    CANSTAT_RO7
0x0E4F       [0]    WIN2_CANCON_RO7_bit
0x0E4F       [0]    REQOP0_CANCON_RO7_bit
0x0E4F       [1]    CANCON_RO7
0x0E4F       [0]    WIN0_CANCON_RO7_bit
0x0E4F       [0]    REQOP2_CANCON_RO7_bit
0x0E4F       [0]    WIN1_CANCON_RO7_bit
0x0E4F       [0]    ABAT_CANCON_RO7_bit
0x0E4F       [0]    REQOP1_CANCON_RO7_bit
0x0E50       [0]    FILHIT1_B3CON_bit
0x0E50       [0]    RXRTRRO_B3CON_bit
0x0E50       [1]    B3CON
0x0E50       [0]    FILHIT3_B3CON_bit
0x0E50       [0]    TXPRI0_B3CON_bit
0x0E50       [0]    RXFUL_B3CON_bit
0x0E50       [0]    TXPRI1_B3CON_bit
0x0E50       [0]    TXERR_B3CON_bit
0x0E50       [0]    TXABT_B3CON_bit
0x0E50       [0]    FILHIT0_B3CON_bit
0x0E50       [0]    TXBIF_B3CON_bit
0x0E50       [0]    TXREQ_B3CON_bit
0x0E50       [0]    RXM1_B3CON_bit
0x0E50       [0]    RTREN_B3CON_bit
0x0E50       [0]    FILHIT2_B3CON_bit
0x0E50       [0]    TXLARB_B3CON_bit
0x0E50       [0]    FILHIT4_B3CON_bit
0x0E50       [0]    RTRRO_B3CON_bit
0x0E51       [0]    SID3_B3SIDH_bit
0x0E51       [0]    SID5_B3SIDH_bit
0x0E51       [0]    SID6_B3SIDH_bit
0x0E51       [1]    B3SIDH
0x0E51       [0]    SID4_B3SIDH_bit
0x0E51       [0]    SID7_B3SIDH_bit
0x0E51       [0]    SID10_B3SIDH_bit
0x0E51       [0]    SID9_B3SIDH_bit
0x0E51       [0]    SID8_B3SIDH_bit
0x0E52       [0]    EXIDE_B3SIDL_bit
0x0E52       [0]    SID0_B3SIDL_bit
0x0E52       [0]    EID16_B3SIDL_bit
0x0E52       [0]    SID2_B3SIDL_bit
0x0E52       [0]    SID1_B3SIDL_bit
0x0E52       [0]    EID17_B3SIDL_bit
0x0E52       [0]    EXID_B3SIDL_bit
0x0E52       [0]    SRR_B3SIDL_bit
0x0E52       [1]    B3SIDL
0x0E53       [0]    EID14_B3EIDH_bit
0x0E53       [0]    EID8_B3EIDH_bit
0x0E53       [1]    B3EIDH
0x0E53       [0]    EID11_B3EIDH_bit
0x0E53       [0]    EID15_B3EIDH_bit
0x0E53       [0]    EID9_B3EIDH_bit
0x0E53       [0]    EID10_B3EIDH_bit
0x0E53       [0]    EID13_B3EIDH_bit
0x0E53       [0]    EID12_B3EIDH_bit
0x0E54       [1]    B3EIDL
0x0E54       [0]    EID6_B3EIDL_bit
0x0E54       [0]    EID4_B3EIDL_bit
0x0E54       [0]    EID0_B3EIDL_bit
0x0E54       [0]    EID7_B3EIDL_bit
0x0E54       [0]    EID5_B3EIDL_bit
0x0E54       [0]    EID2_B3EIDL_bit
0x0E54       [0]    EID1_B3EIDL_bit
0x0E54       [0]    EID3_B3EIDL_bit
0x0E55       [0]    RB0_B3DLC_bit
0x0E55       [0]    RXRTR_B3DLC_bit
0x0E55       [0]    DLC1_B3DLC_bit
0x0E55       [0]    DLC0_B3DLC_bit
0x0E55       [0]    DLC2_B3DLC_bit
0x0E55       [0]    RESRB1_B3DLC_bit
0x0E55       [0]    RB1_B3DLC_bit
0x0E55       [0]    TXRTR_B3DLC_bit
0x0E55       [0]    RESRB0_B3DLC_bit
0x0E55       [0]    DLC3_B3DLC_bit
0x0E55       [1]    B3DLC
0x0E56       [0]    B3D06_bit
0x0E56       [0]    B3D05_bit
0x0E56       [0]    B3D07_bit
0x0E56       [0]    B3D02_bit
0x0E56       [0]    B3D01_bit
0x0E56       [0]    B3D03_bit
0x0E56       [0]    B3D04_bit
0x0E56       [1]    B3D0
0x0E56       [0]    B3D00_bit
0x0E57       [0]    B3D10_bit
0x0E57       [0]    B3D14_bit
0x0E57       [0]    B3D13_bit
0x0E57       [0]    B3D15_bit
0x0E57       [1]    B3D1
0x0E57       [0]    B3D17_bit
0x0E57       [0]    B3D11_bit
0x0E57       [0]    B3D16_bit
0x0E57       [0]    B3D12_bit
0x0E58       [0]    B3D24_bit
0x0E58       [0]    B3D26_bit
0x0E58       [0]    B3D23_bit
0x0E58       [0]    B3D27_bit
0x0E58       [1]    B3D2
0x0E58       [0]    B3D22_bit
0x0E58       [0]    B3D20_bit
0x0E58       [0]    B3D25_bit
0x0E58       [0]    B3D21_bit
0x0E59       [0]    B3D33_bit
0x0E59       [0]    B3D35_bit
0x0E59       [0]    B3D32_bit
0x0E59       [1]    B3D3
0x0E59       [0]    B3D34_bit
0x0E59       [0]    B3D31_bit
0x0E59       [0]    B3D36_bit
0x0E59       [0]    B3D37_bit
0x0E59       [0]    B3D30_bit
0x0E5A       [1]    B3D4
0x0E5A       [0]    B3D46_bit
0x0E5A       [0]    B3D44_bit
0x0E5A       [0]    B3D42_bit
0x0E5A       [0]    B3D47_bit
0x0E5A       [0]    B3D40_bit
0x0E5A       [0]    B3D43_bit
0x0E5A       [0]    B3D45_bit
0x0E5A       [0]    B3D41_bit
0x0E5B       [0]    B3D54_bit
0x0E5B       [0]    B3D53_bit
0x0E5B       [0]    B3D56_bit
0x0E5B       [0]    B3D55_bit
0x0E5B       [0]    B3D52_bit
0x0E5B       [0]    B3D50_bit
0x0E5B       [1]    B3D5
0x0E5B       [0]    B3D51_bit
0x0E5B       [0]    B3D57_bit
0x0E5C       [0]    B3D65_bit
0x0E5C       [0]    B3D64_bit
0x0E5C       [0]    B3D61_bit
0x0E5C       [0]    B3D66_bit
0x0E5C       [0]    B3D62_bit
0x0E5C       [0]    B3D60_bit
0x0E5C       [1]    B3D6
0x0E5C       [0]    B3D63_bit
0x0E5C       [0]    B3D67_bit
0x0E5D       [0]    B3D72_bit
0x0E5D       [1]    B3D7
0x0E5D       [0]    B3D71_bit
0x0E5D       [0]    B3D70_bit
0x0E5D       [0]    B3D77_bit
0x0E5D       [0]    B3D75_bit
0x0E5D       [0]    B3D74_bit
0x0E5D       [0]    B3D73_bit
0x0E5D       [0]    B3D76_bit
0x0E5E       [1]    CANSTAT_RO6
0x0E5E       [0]    ICODE0_CANSTAT_RO6_bit
0x0E5E       [0]    OPMODE_CANSTAT_RO6_bit
0x0E5E       [0]    ICODE4_CANSTAT_RO6_bit
0x0E5E       [0]    REQOP2_CANSTAT_RO6_bit
0x0E5E       [0]    ICODE1_CANSTAT_RO6_bit
0x0E5E       [0]    REQOP1_CANSTAT_RO6_bit
0x0E5E       [0]    ICODE2_CANSTAT_RO6_bit
0x0E5E       [0]    ICODE3_CANSTAT_RO6_bit
0x0E5F       [0]    WIN1_CANCON_RO6_bit
0x0E5F       [0]    ABAT_CANCON_RO6_bit
0x0E5F       [0]    REQOP2_CANCON_RO6_bit
0x0E5F       [0]    REQOP0_CANCON_RO6_bit
0x0E5F       [0]    REQOP1_CANCON_RO6_bit
0x0E5F       [1]    CANCON_RO6
0x0E5F       [0]    WIN0_CANCON_RO6_bit
0x0E5F       [0]    WIN2_CANCON_RO6_bit
0x0E60       [1]    B4CON
0x0E60       [0]    TXPRI0_B4CON_bit
0x0E60       [0]    TXABT_B4CON_bit
0x0E60       [0]    FILHIT3_B4CON_bit
0x0E60       [0]    RXFUL_B4CON_bit
0x0E60       [0]    FILHIT2_B4CON_bit
0x0E60       [0]    FILHIT1_B4CON_bit
0x0E60       [0]    RXM1_B4CON_bit
0x0E60       [0]    RTREN_B4CON_bit
0x0E60       [0]    TXPRI1_B4CON_bit
0x0E60       [0]    FILHIT0_B4CON_bit
0x0E60       [0]    RTRRO_B4CON_bit
0x0E60       [0]    TXREQ_B4CON_bit
0x0E60       [0]    FILHIT4_B4CON_bit
0x0E60       [0]    TXLARB_B4CON_bit
0x0E60       [0]    TXERR_B4CON_bit
0x0E60       [0]    TXBIF_B4CON_bit
0x0E60       [0]    RXRTRRO_B4CON_bit
0x0E61       [0]    SID5_B4SIDH_bit
0x0E61       [0]    SID4_B4SIDH_bit
0x0E61       [0]    SID10_B4SIDH_bit
0x0E61       [0]    SID9_B4SIDH_bit
0x0E61       [0]    SID8_B4SIDH_bit
0x0E61       [0]    SID3_B4SIDH_bit
0x0E61       [1]    B4SIDH
0x0E61       [0]    SID6_B4SIDH_bit
0x0E61       [0]    SID7_B4SIDH_bit
0x0E62       [0]    EID16_B4SIDL_bit
0x0E62       [1]    B4SIDL
0x0E62       [0]    EXID_B4SIDL_bit
0x0E62       [0]    SRR_B4SIDL_bit
0x0E62       [0]    EID17_B4SIDL_bit
0x0E62       [0]    SID0_B4SIDL_bit
0x0E62       [0]    SID2_B4SIDL_bit
0x0E62       [0]    EXIDE_B4SIDL_bit
0x0E62       [0]    SID1_B4SIDL_bit
0x0E63       [0]    EID11_B4EIDH_bit
0x0E63       [0]    EID14_B4EIDH_bit
0x0E63       [0]    EID12_B4EIDH_bit
0x0E63       [0]    EID10_B4EIDH_bit
0x0E63       [0]    EID13_B4EIDH_bit
0x0E63       [1]    B4EIDH
0x0E63       [0]    EID8_B4EIDH_bit
0x0E63       [0]    EID15_B4EIDH_bit
0x0E63       [0]    EID9_B4EIDH_bit
0x0E64       [0]    EID7_B4EIDL_bit
0x0E64       [0]    EID1_B4EIDL_bit
0x0E64       [0]    EID2_B4EIDL_bit
0x0E64       [0]    EID6_B4EIDL_bit
0x0E64       [1]    B4EIDL
0x0E64       [0]    EID5_B4EIDL_bit
0x0E64       [0]    EID0_B4EIDL_bit
0x0E64       [0]    EID4_B4EIDL_bit
0x0E64       [0]    EID3_B4EIDL_bit
0x0E65       [0]    DLC1_B4DLC_bit
0x0E65       [0]    RESRB0_B4DLC_bit
0x0E65       [0]    RESRB1_B4DLC_bit
0x0E65       [0]    TXRTR_B4DLC_bit
0x0E65       [0]    DLC0_B4DLC_bit
0x0E65       [0]    RXRTR_B4DLC_bit
0x0E65       [0]    RB0_B4DLC_bit
0x0E65       [1]    B4DLC
0x0E65       [0]    DLC3_B4DLC_bit
0x0E65       [0]    DLC2_B4DLC_bit
0x0E65       [0]    RB1_B4DLC_bit
0x0E66       [0]    B4D05_bit
0x0E66       [0]    B4D02_bit
0x0E66       [0]    B4D03_bit
0x0E66       [0]    B4D06_bit
0x0E66       [0]    B4D00_bit
0x0E66       [1]    B4D0
0x0E66       [0]    B4D01_bit
0x0E66       [0]    B4D07_bit
0x0E66       [0]    B4D04_bit
0x0E67       [0]    B4D14_bit
0x0E67       [0]    B4D15_bit
0x0E67       [0]    B4D17_bit
0x0E67       [1]    B4D1
0x0E67       [0]    B4D16_bit
0x0E67       [0]    B4D10_bit
0x0E67       [0]    B4D13_bit
0x0E67       [0]    B4D12_bit
0x0E67       [0]    B4D11_bit
0x0E68       [0]    B4D26_bit
0x0E68       [0]    B4D25_bit
0x0E68       [0]    B4D27_bit
0x0E68       [1]    B4D2
0x0E68       [0]    B4D24_bit
0x0E68       [0]    B4D21_bit
0x0E68       [0]    B4D20_bit
0x0E68       [0]    B4D23_bit
0x0E68       [0]    B4D22_bit
0x0E69       [0]    B4D35_bit
0x0E69       [0]    B4D34_bit
0x0E69       [0]    B4D36_bit
0x0E69       [0]    B4D37_bit
0x0E69       [0]    B4D33_bit
0x0E69       [1]    B4D3
0x0E69       [0]    B4D30_bit
0x0E69       [0]    B4D32_bit
0x0E69       [0]    B4D31_bit
0x0E6A       [0]    B4D45_bit
0x0E6A       [0]    B4D44_bit
0x0E6A       [0]    B4D47_bit
0x0E6A       [0]    B4D46_bit
0x0E6A       [1]    B4D4
0x0E6A       [0]    B4D42_bit
0x0E6A       [0]    B4D43_bit
0x0E6A       [0]    B4D40_bit
0x0E6A       [0]    B4D41_bit
0x0E6B       [0]    B4D55_bit
0x0E6B       [0]    B4D54_bit
0x0E6B       [0]    B4D57_bit
0x0E6B       [0]    B4D56_bit
0x0E6B       [0]    B4D51_bit
0x0E6B       [0]    B4D50_bit
0x0E6B       [0]    B4D53_bit
0x0E6B       [0]    B4D52_bit
0x0E6B       [1]    B4D5
0x0E6C       [0]    B4D62_bit
0x0E6C       [0]    B4D61_bit
0x0E6C       [0]    B4D60_bit
0x0E6C       [0]    B4D63_bit
0x0E6C       [0]    B4D66_bit
0x0E6C       [0]    B4D67_bit
0x0E6C       [0]    B4D64_bit
0x0E6C       [0]    B4D65_bit
0x0E6C       [1]    B4D6
0x0E6D       [0]    B4D72_bit
0x0E6D       [0]    B4D73_bit
0x0E6D       [0]    B4D70_bit
0x0E6D       [0]    B4D71_bit
0x0E6D       [0]    B4D76_bit
0x0E6D       [0]    B4D77_bit
0x0E6D       [0]    B4D74_bit
0x0E6D       [0]    B4D75_bit
0x0E6D       [0]    B46D77_bit
0x0E6D       [1]    B4D7
0x0E6E       [0]    ICODE2_CANSTAT_RO5_bit
0x0E6E       [0]    ICODE3_CANSTAT_RO5_bit
0x0E6E       [1]    CANSTAT_RO5
0x0E6E       [0]    REQOP2_CANSTAT_RO5_bit
0x0E6E       [0]    REQOP1_CANSTAT_RO5_bit
0x0E6E       [0]    OPMODE_CANSTAT_RO5_bit
0x0E6E       [0]    ICODE4_CANSTAT_RO5_bit
0x0E6E       [0]    ICODE1_CANSTAT_RO5_bit
0x0E6E       [0]    ICODE0_CANSTAT_RO5_bit
0x0E6F       [0]    REQOP1_CANCON_RO5_bit
0x0E6F       [0]    REQOP2_CANCON_RO5_bit
0x0E6F       [1]    CANCON_RO5
0x0E6F       [0]    WIN2_CANCON_RO5_bit
0x0E6F       [0]    ABAT_CANCON_RO5_bit
0x0E6F       [0]    WIN0_CANCON_RO5_bit
0x0E6F       [0]    REQOP0_CANCON_RO5_bit
0x0E6F       [0]    WIN1_CANCON_RO5_bit
0x0E70       [0]    TXPRI0_B5CON_bit
0x0E70       [0]    TXPRI1_B5CON_bit
0x0E70       [0]    TXREQ_B5CON_bit
0x0E70       [0]    TXBIF_B5CON_bit
0x0E70       [0]    TXERR_B5CON_bit
0x0E70       [0]    TXLARB_B5CON_bit
0x0E70       [0]    RTREN_B5CON_bit
0x0E70       [0]    RXM1_B5CON_bit
0x0E70       [0]    RXRTRRO_B5CON_bit
0x0E70       [1]    B5CON
0x0E70       [0]    RTRRO_B5CON_bit
0x0E70       [0]    TXABT_B5CON_bit
0x0E70       [0]    RXFUL_B5CON_bit
0x0E70       [0]    FILHIT3_B5CON_bit
0x0E70       [0]    FILHIT4_B5CON_bit
0x0E70       [0]    FILHIT2_B5CON_bit
0x0E70       [0]    FILHIT0_B5CON_bit
0x0E70       [0]    FILHIT1_B5CON_bit
0x0E71       [0]    SID4_B5SIDH_bit
0x0E71       [0]    SID9_B5SIDH_bit
0x0E71       [0]    SID10_B5SIDH_bit
0x0E71       [0]    SID6_B5SIDH_bit
0x0E71       [0]    SID8_B5SIDH_bit
0x0E71       [1]    B5SIDH
0x0E71       [0]    SID3_B5SIDH_bit
0x0E71       [0]    SID7_B5SIDH_bit
0x0E71       [0]    SID5_B5SIDH_bit
0x0E72       [0]    EXIDEN_B5SIDL_bit
0x0E72       [0]    EID17_B5SIDL_bit
0x0E72       [0]    SID1_B5SIDL_bit
0x0E72       [1]    B5SIDL
0x0E72       [0]    SRR_B5SIDL_bit
0x0E72       [0]    SID0_B5SIDL_bit
0x0E72       [0]    EXID_B5SIDL_bit
0x0E72       [0]    EID16_B5SIDL_bit
0x0E72       [0]    SID2_B5SIDL_bit
0x0E73       [0]    EID13_B5EIDH_bit
0x0E73       [0]    EID9_B5EIDH_bit
0x0E73       [0]    EID15_B5EIDH_bit
0x0E73       [0]    EID14_B5EIDH_bit
0x0E73       [0]    EID11_B5EIDH_bit
0x0E73       [0]    EID10_B5EIDH_bit
0x0E73       [0]    EID8_B5EIDH_bit
0x0E73       [0]    EID12_B5EIDH_bit
0x0E73       [1]    B5EIDH
0x0E74       [0]    EID3_B5EIDL_bit
0x0E74       [0]    EID5_B5EIDL_bit
0x0E74       [0]    EID6_B5EIDL_bit
0x0E74       [0]    EID0_B5EIDL_bit
0x0E74       [0]    EID1_B5EIDL_bit
0x0E74       [0]    EID2_B5EIDL_bit
0x0E74       [1]    B5EIDL
0x0E74       [0]    EID4_B5EIDL_bit
0x0E74       [0]    EID7_B5EIDL_bit
0x0E75       [0]    RESRB0_B5DLC_bit
0x0E75       [0]    RESRB1_B5DLC_bit
0x0E75       [0]    DLC3_B5DLC_bit
0x0E75       [1]    B5DLC
0x0E75       [0]    RB1_B5DLC_bit
0x0E75       [0]    RXRTR_B5DLC_bit
0x0E75       [0]    DLC1_B5DLC_bit
0x0E75       [0]    DLC0_B5DLC_bit
0x0E75       [0]    RB0_B5DLC_bit
0x0E75       [0]    DLC2_B5DLC_bit
0x0E76       [0]    B5D01_bit
0x0E76       [0]    B5D02_bit
0x0E76       [0]    B5D00_bit
0x0E76       [1]    B5D0
0x0E76       [0]    B57D07_bit
0x0E76       [0]    B5D06_bit
0x0E76       [0]    B5D07_bit
0x0E76       [0]    B5D05_bit
0x0E76       [0]    B5D03_bit
0x0E76       [0]    B5D04_bit
0x0E77       [0]    B5D14_bit
0x0E77       [0]    B5D13_bit
0x0E77       [0]    B5D16_bit
0x0E77       [0]    B5D15_bit
0x0E77       [0]    B5D10_bit
0x0E77       [1]    B5D1
0x0E77       [0]    B5D12_bit
0x0E77       [0]    B5D11_bit
0x0E77       [0]    B5D17_bit
0x0E78       [0]    B5D23_bit
0x0E78       [0]    B5D24_bit
0x0E78       [0]    B57D23_bit
0x0E78       [0]    B5D22_bit
0x0E78       [1]    B5D2
0x0E78       [0]    B5D21_bit
0x0E78       [0]    B5D20_bit
0x0E78       [0]    B5D27_bit
0x0E78       [0]    B5D25_bit
0x0E78       [0]    B5D26_bit
0x0E79       [0]    B5D34_bit
0x0E79       [0]    B5D33_bit
0x0E79       [0]    B5D35_bit
0x0E79       [0]    B5D37_bit
0x0E79       [0]    B5D36_bit
0x0E79       [0]    B5D30_bit
0x0E79       [1]    B5D3
0x0E79       [0]    B5D32_bit
0x0E79       [0]    B5D31_bit
0x0E7A       [0]    B5D41_bit
0x0E7A       [0]    B5D42_bit
0x0E7A       [1]    B5D4
0x0E7A       [0]    B5D40_bit
0x0E7A       [0]    B5D46_bit
0x0E7A       [0]    B5D47_bit
0x0E7A       [0]    B5D45_bit
0x0E7A       [0]    B5D43_bit
0x0E7A       [0]    B5D44_bit
0x0E7B       [0]    B5D51_bit
0x0E7B       [0]    B5D50_bit
0x0E7B       [1]    B5D5
0x0E7B       [0]    B5D55_bit
0x0E7B       [0]    B5D56_bit
0x0E7B       [0]    B5D57_bit
0x0E7B       [0]    B5D52_bit
0x0E7B       [0]    B5D53_bit
0x0E7B       [0]    B5D54_bit
0x0E7C       [0]    B5D65_bit
0x0E7C       [0]    B5D64_bit
0x0E7C       [0]    B5D67_bit
0x0E7C       [0]    B5D66_bit
0x0E7C       [0]    B5D61_bit
0x0E7C       [0]    B5D60_bit
0x0E7C       [0]    B5D63_bit
0x0E7C       [0]    B5D62_bit
0x0E7C       [1]    B5D6
0x0E7D       [0]    B5D72_bit
0x0E7D       [0]    B5D73_bit
0x0E7D       [0]    B5D71_bit
0x0E7D       [1]    B5D7
0x0E7D       [0]    B5D70_bit
0x0E7D       [0]    B5D76_bit
0x0E7D       [0]    B5D77_bit
0x0E7D       [0]    B5D74_bit
0x0E7D       [0]    B5D75_bit
0x0E7E       [0]    OPMODE_CANSTAT_RO4_bit
0x0E7E       [0]    REQOP2_CANSTAT_RO4_bit
0x0E7E       [0]    ICODE0_CANSTAT_RO4_bit
0x0E7E       [1]    CANSTAT_RO4
0x0E7E       [0]    ICODE3_CANSTAT_RO4_bit
0x0E7E       [0]    ICODE2_CANSTAT_RO4_bit
0x0E7E       [0]    REQOP1_CANSTAT_RO4_bit
0x0E7E       [0]    ICODE4_CANSTAT_RO4_bit
0x0E7E       [0]    ICODE1_CANSTAT_RO4_bit
0x0E7F       [0]    ABAT_CANCON_RO4_bit
0x0E7F       [0]    REQOP0_CANCON_RO4_bit
0x0E7F       [0]    REQOP1_CANCON_RO4_bit
0x0E7F       [0]    WIN0_CANCON_RO4_bit
0x0E7F       [0]    REQOP2_CANCON_RO4_bit
0x0E7F       [1]    CANCON_RO4
0x0E7F       [0]    WIN2_CANCON_RO4_bit
0x0E7F       [0]    WIN1_CANCON_RO4_bit
0x0F00       [0]    SID6_RXF0SIDH_bit
0x0F00       [0]    SID8_RXF0SIDH_bit
0x0F00       [0]    SID7_RXF0SIDH_bit
0x0F00       [0]    SID3_RXF0SIDH_bit
0x0F00       [0]    SID10_RXF0SIDH_bit
0x0F00       [0]    SID5_RXF0SIDH_bit
0x0F00       [0]    SID4_RXF0SIDH_bit
0x0F00       [0]    SID9_RXF0SIDH_bit
0x0F00       [1]    RXF0SIDH
0x0F01       [1]    RXF0SIDL
0x0F01       [0]    EID17_RXF0SIDL_bit
0x0F01       [0]    SID0_RXF0SIDL_bit
0x0F01       [0]    SID2_RXF0SIDL_bit
0x0F01       [0]    EXIDEN_RXF0SIDL_bit
0x0F01       [0]    EID16_RXF0SIDL_bit
0x0F01       [0]    SID1_RXF0SIDL_bit
0x0F01       [0]    EXIDE_RXF0SIDL_bit
0x0F02       [0]    EID14_RXF0EIDH_bit
0x0F02       [0]    EID9_RXF0EIDH_bit
0x0F02       [0]    EID15_RXF0EIDH_bit
0x0F02       [1]    RXF0EIDH
0x0F02       [0]    EID8_RXF0EIDH_bit
0x0F02       [0]    EID10_RXF0EIDH_bit
0x0F02       [0]    EID11_RXF0EIDH_bit
0x0F02       [0]    EID12_RXF0EIDH_bit
0x0F02       [0]    EID13_RXF0EIDH_bit
0x0F03       [0]    EID7_RXF0EIDL_bit
0x0F03       [0]    EID1_RXF0EIDL_bit
0x0F03       [1]    RXF0EIDL
0x0F03       [0]    EID2_RXF0EIDL_bit
0x0F03       [0]    EID3_RXF0EIDL_bit
0x0F03       [0]    EID6_RXF0EIDL_bit
0x0F03       [0]    EID5_RXF0EIDL_bit
0x0F03       [0]    EID4_RXF0EIDL_bit
0x0F03       [0]    EID0_RXF0EIDL_bit
0x0F04       [0]    SID10_RXF1SIDH_bit
0x0F04       [0]    SID3_RXF1SIDH_bit
0x0F04       [0]    SID9_RXF1SIDH_bit
0x0F04       [0]    SID5_RXF1SIDH_bit
0x0F04       [0]    SID6_RXF1SIDH_bit
0x0F04       [0]    SID8_RXF1SIDH_bit
0x0F04       [0]    SID7_RXF1SIDH_bit
0x0F04       [1]    RXF1SIDH
0x0F04       [0]    SID4_RXF1SIDH_bit
0x0F05       [0]    SID1_RXF1SIDL_bit
0x0F05       [0]    EXIDE_RXF1SIDL_bit
0x0F05       [0]    SID0_RXF1SIDL_bit
0x0F05       [0]    EXIDEN_RXF1SIDL_bit
0x0F05       [1]    RXF1SIDL
0x0F05       [0]    EID17_RXF1SIDL_bit
0x0F05       [0]    SID2_RXF1SIDL_bit
0x0F05       [0]    EID16_RXF1SIDL_bit
0x0F06       [1]    RXF1EIDH
0x0F06       [0]    EID13_RXF1EIDH_bit
0x0F06       [0]    EID11_RXF1EIDH_bit
0x0F06       [0]    EID10_RXF1EIDH_bit
0x0F06       [0]    EID12_RXF1EIDH_bit
0x0F06       [0]    EID8_RXF1EIDH_bit
0x0F06       [0]    EID9_RXF1EIDH_bit
0x0F06       [0]    EID15_RXF1EIDH_bit
0x0F06       [0]    EID14_RXF1EIDH_bit
0x0F07       [1]    RXF1EIDL
0x0F07       [0]    EID6_RXF1EIDL_bit
0x0F07       [0]    EID3_RXF1EIDL_bit
0x0F07       [0]    EID2_RXF1EIDL_bit
0x0F07       [0]    EID4_RXF1EIDL_bit
0x0F07       [0]    EID5_RXF1EIDL_bit
0x0F07       [0]    EID0_RXF1EIDL_bit
0x0F07       [0]    EID7_RXF1EIDL_bit
0x0F07       [0]    EID1_RXF1EIDL_bit
0x0F08       [0]    SID10_RXF2SIDH_bit
0x0F08       [0]    SID9_RXF2SIDH_bit
0x0F08       [1]    RXF2SIDH
0x0F08       [0]    SID7_RXF2SIDH_bit
0x0F08       [0]    SID4_RXF2SIDH_bit
0x0F08       [0]    SID3_RXF2SIDH_bit
0x0F08       [0]    SID6_RXF2SIDH_bit
0x0F08       [0]    SID8_RXF2SIDH_bit
0x0F08       [0]    SID5_RXF2SIDH_bit
0x0F09       [1]    RXF2SIDL
0x0F09       [0]    EID17_RXF2SIDL_bit
0x0F09       [0]    EXIDEN_RXF2SIDL_bit
0x0F09       [0]    SID0_RXF2SIDL_bit
0x0F09       [0]    SID2_RXF2SIDL_bit
0x0F09       [0]    SID1_RXF2SIDL_bit
0x0F09       [0]    EID16_RXF2SIDL_bit
0x0F09       [0]    EXIDE_RXF2SIDL_bit
0x0F0A       [0]    EID14_RXF2EIDH_bit
0x0F0A       [0]    EID12_RXF2EIDH_bit
0x0F0A       [0]    EID10_RXF2EIDH_bit
0x0F0A       [0]    EID8_RXF2EIDH_bit
0x0F0A       [0]    EID11_RXF2EIDH_bit
0x0F0A       [1]    RXF2EIDH
0x0F0A       [0]    EID13_RXF2EIDH_bit
0x0F0A       [0]    EID9_RXF2EIDH_bit
0x0F0A       [0]    EID15_RXF2EIDH_bit
0x0F0B       [0]    EID1_RXF2EIDL_bit
0x0F0B       [0]    EID7_RXF2EIDL_bit
0x0F0B       [0]    EID0_RXF2EIDL_bit
0x0F0B       [0]    EID5_RXF2EIDL_bit
0x0F0B       [0]    EID4_RXF2EIDL_bit
0x0F0B       [1]    RXF2EIDL
0x0F0B       [0]    EID6_RXF2EIDL_bit
0x0F0B       [0]    EID3_RXF2EIDL_bit
0x0F0B       [0]    EID2_RXF2EIDL_bit
0x0F0C       [0]    SID7_RXF3SIDH_bit
0x0F0C       [0]    SID8_RXF3SIDH_bit
0x0F0C       [0]    SID10_RXF3SIDH_bit
0x0F0C       [0]    SID3_RXF3SIDH_bit
0x0F0C       [1]    RXF3SIDH
0x0F0C       [0]    SID9_RXF3SIDH_bit
0x0F0C       [0]    SID5_RXF3SIDH_bit
0x0F0C       [0]    SID6_RXF3SIDH_bit
0x0F0C       [0]    SID4_RXF3SIDH_bit
0x0F0D       [0]    EID17_RXF3SIDL_bit
0x0F0D       [0]    EID16_RXF3SIDL_bit
0x0F0D       [1]    RXF3SIDL
0x0F0D       [0]    SID1_RXF3SIDL_bit
0x0F0D       [0]    EXIDE_RXF3SIDL_bit
0x0F0D       [0]    SID0_RXF3SIDL_bit
0x0F0D       [0]    EXIDEN_RXF3SIDL_bit
0x0F0D       [0]    SID2_RXF3SIDL_bit
0x0F0E       [0]    EID15_RXF3EIDH_bit
0x0F0E       [0]    EID8_RXF3EIDH_bit
0x0F0E       [0]    EID13_RXF3EIDH_bit
0x0F0E       [0]    EID14_RXF3EIDH_bit
0x0F0E       [1]    RXF3EIDH
0x0F0E       [0]    EID12_RXF3EIDH_bit
0x0F0E       [0]    EID10_RXF3EIDH_bit
0x0F0E       [0]    EID11_RXF3EIDH_bit
0x0F0E       [0]    EID9_RXF3EIDH_bit
0x0F0F       [1]    RXF3EIDL
0x0F0F       [0]    EID4_RXF3EIDL_bit
0x0F0F       [0]    EID3_RXF3EIDL_bit
0x0F0F       [0]    EID7_RXF3EIDL_bit
0x0F0F       [0]    EID2_RXF3EIDL_bit
0x0F0F       [0]    EID0_RXF3EIDL_bit
0x0F0F       [0]    EID5_RXF3EIDL_bit
0x0F0F       [0]    EID6_RXF3EIDL_bit
0x0F0F       [0]    EID1_RXF3EIDL_bit
0x0F10       [0]    SID7_RXF4SIDH_bit
0x0F10       [0]    SID8_RXF4SIDH_bit
0x0F10       [1]    RXF4SIDH
0x0F10       [0]    SID9_RXF4SIDH_bit
0x0F10       [0]    SID4_RXF4SIDH_bit
0x0F10       [0]    SID3_RXF4SIDH_bit
0x0F10       [0]    SID10_RXF4SIDH_bit
0x0F10       [0]    SID6_RXF4SIDH_bit
0x0F10       [0]    SID5_RXF4SIDH_bit
0x0F11       [0]    EID17_RXF4SIDL_bit
0x0F11       [0]    SID0_RXF4SIDL_bit
0x0F11       [0]    EXIDEN_RXF4SIDL_bit
0x0F11       [0]    EXIDE_RXF4SIDL_bit
0x0F11       [0]    SID1_RXF4SIDL_bit
0x0F11       [1]    RXF4SIDL
0x0F11       [0]    EID16_RXF4SIDL_bit
0x0F11       [0]    SID2_RXF4SIDL_bit
0x0F12       [0]    EID10_RXF4EIDH_bit
0x0F12       [0]    EID14_RXF4EIDH_bit
0x0F12       [1]    RXF4EIDH
0x0F12       [0]    EID8_RXF4EIDH_bit
0x0F12       [0]    EID15_RXF4EIDH_bit
0x0F12       [0]    EID11_RXF4EIDH_bit
0x0F12       [0]    EID13_RXF4EIDH_bit
0x0F12       [0]    EID9_RXF4EIDH_bit
0x0F12       [0]    EID12_RXF4EIDH_bit
0x0F13       [0]    EID2_RXF4EIDL_bit
0x0F13       [0]    EID7_RXF4EIDL_bit
0x0F13       [0]    EID3_RXF4EIDL_bit
0x0F13       [0]    EID5_RXF4EIDL_bit
0x0F13       [0]    EID1_RXF4EIDL_bit
0x0F13       [0]    EID0_RXF4EIDL_bit
0x0F13       [1]    RXF4EIDL
0x0F13       [0]    EID4_RXF4EIDL_bit
0x0F13       [0]    EID6_RXF4EIDL_bit
0x0F14       [0]    SID5_RXF5SIDH_bit
0x0F14       [0]    SID9_RXF5SIDH_bit
0x0F14       [0]    SID8_RXF5SIDH_bit
0x0F14       [0]    SID6_RXF5SIDH_bit
0x0F14       [0]    SID7_RXF5SIDH_bit
0x0F14       [0]    SID3_RXF5SIDH_bit
0x0F14       [0]    SID10_RXF5SIDH_bit
0x0F14       [1]    RXF5SIDH
0x0F14       [0]    SID4_RXF5SIDH_bit
0x0F15       [0]    EID17_RXF5SIDL_bit
0x0F15       [0]    SID1_RXF5SIDL_bit
0x0F15       [0]    SID0_RXF5SIDL_bit
0x0F15       [0]    EXIDEN_RXF5SIDL_bit
0x0F15       [0]    EXIDE_RXF5SIDL_bit
0x0F15       [0]    SID2_RXF5SIDL_bit
0x0F15       [0]    EID16_RXF5SIDL_bit
0x0F15       [1]    RXF5SIDL
0x0F16       [0]    EID12_RXF5EIDH_bit
0x0F16       [0]    EID13_RXF5EIDH_bit
0x0F16       [0]    EID15_RXF5EIDH_bit
0x0F16       [0]    EID8_RXF5EIDH_bit
0x0F16       [0]    EID10_RXF5EIDH_bit
0x0F16       [1]    RXF5EIDH
0x0F16       [0]    EID11_RXF5EIDH_bit
0x0F16       [0]    EID9_RXF5EIDH_bit
0x0F16       [0]    EID14_RXF5EIDH_bit
0x0F17       [1]    RXF5EIDL
0x0F17       [0]    EID1_RXF5EIDL_bit
0x0F17       [0]    EID4_RXF5EIDL_bit
0x0F17       [0]    EID2_RXF5EIDL_bit
0x0F17       [0]    EID3_RXF5EIDL_bit
0x0F17       [0]    EID7_RXF5EIDL_bit
0x0F17       [0]    EID5_RXF5EIDL_bit
0x0F17       [0]    EID6_RXF5EIDL_bit
0x0F17       [0]    EID0_RXF5EIDL_bit
0x0F18       [1]    RXM0SIDH
0x0F18       [0]    SID6_RXM0SIDH_bit
0x0F18       [0]    SID4_RXM0SIDH_bit
0x0F18       [0]    SID5_RXM0SIDH_bit
0x0F18       [0]    SID3_RXM0SIDH_bit
0x0F18       [0]    SID10_RXM0SIDH_bit
0x0F18       [0]    SID9_RXM0SIDH_bit
0x0F18       [0]    SID7_RXM0SIDH_bit
0x0F18       [0]    SID8_RXM0SIDH_bit
0x0F19       [0]    EID16_RXM0SIDL_bit
0x0F19       [0]    EXIDEN_RXM0SIDL_bit
0x0F19       [0]    SID0_RXM0SIDL_bit
0x0F19       [0]    EID17_RXM0SIDL_bit
0x0F19       [0]    SID1_RXM0SIDL_bit
0x0F19       [0]    SID2_RXM0SIDL_bit
0x0F19       [1]    RXM0SIDL
0x0F1A       [0]    EID12_RXM0EIDH_bit
0x0F1A       [0]    EID11_RXM0EIDH_bit
0x0F1A       [0]    EID14_RXM0EIDH_bit
0x0F1A       [0]    EID8_RXM0EIDH_bit
0x0F1A       [0]    EID9_RXM0EIDH_bit
0x0F1A       [1]    RXM0EIDH
0x0F1A       [0]    EID15_RXM0EIDH_bit
0x0F1A       [0]    EID13_RXM0EIDH_bit
0x0F1A       [0]    EID10_RXM0EIDH_bit
0x0F1B       [1]    RXM0EIDL
0x0F1B       [0]    EID7_RXM0EIDL_bit
0x0F1B       [0]    EID6_RXM0EIDL_bit
0x0F1B       [0]    EID2_RXM0EIDL_bit
0x0F1B       [0]    EID3_RXM0EIDL_bit
0x0F1B       [0]    EID0_RXM0EIDL_bit
0x0F1B       [0]    EID4_RXM0EIDL_bit
0x0F1B       [0]    EID5_RXM0EIDL_bit
0x0F1B       [0]    EID1_RXM0EIDL_bit
0x0F1C       [0]    SID9_RXM1SIDH_bit
0x0F1C       [0]    SID3_RXM1SIDH_bit
0x0F1C       [0]    SID10_RXM1SIDH_bit
0x0F1C       [0]    SID7_RXM1SIDH_bit
0x0F1C       [0]    SID6_RXM1SIDH_bit
0x0F1C       [0]    SID8_RXM1SIDH_bit
0x0F1C       [0]    SID5_RXM1SIDH_bit
0x0F1C       [1]    RXM1SIDH
0x0F1C       [0]    SID4_RXM1SIDH_bit
0x0F1D       [0]    EID16_RXM1SIDL_bit
0x0F1D       [0]    SID1_RXM1SIDL_bit
0x0F1D       [0]    SID0_RXM1SIDL_bit
0x0F1D       [0]    SID2_RXM1SIDL_bit
0x0F1D       [0]    EID17_RXM1SIDL_bit
0x0F1D       [0]    EXIDEN_RXM1SIDL_bit
0x0F1D       [1]    RXM1SIDL
0x0F1E       [0]    EID9_RXM1EIDH_bit
0x0F1E       [0]    EID13_RXM1EIDH_bit
0x0F1E       [0]    EID15_RXM1EIDH_bit
0x0F1E       [0]    EID12_RXM1EIDH_bit
0x0F1E       [0]    EID8_RXM1EIDH_bit
0x0F1E       [0]    EID14_RXM1EIDH_bit
0x0F1E       [1]    RXM1EIDH
0x0F1E       [0]    EID10_RXM1EIDH_bit
0x0F1E       [0]    EID11_RXM1EIDH_bit
0x0F1F       [0]    EID5_RXM1EIDL_bit
0x0F1F       [0]    EID4_RXM1EIDL_bit
0x0F1F       [0]    EID1_RXM1EIDL_bit
0x0F1F       [0]    EID7_RXM1EIDL_bit
0x0F1F       [0]    EID0_RXM1EIDL_bit
0x0F1F       [0]    EID3_RXM1EIDL_bit
0x0F1F       [0]    EID2_RXM1EIDL_bit
0x0F1F       [0]    EID6_RXM1EIDL_bit
0x0F1F       [1]    RXM1EIDL
0x0F20       [0]    TXBIF_TXB2CON_bit
0x0F20       [0]    TXPRI1_TXB2CON_bit
0x0F20       [0]    TXABT_TXB2CON_bit
0x0F20       [0]    TXBIFBXB2CON_bit
0x0F20       [0]    TXLARB_TXB2CON_bit
0x0F20       [0]    TXERR_TXB2CON_bit
0x0F20       [0]    TXREQ_TXB2CON_bit
0x0F20       [1]    TXB2CON
0x0F20       [0]    TXPRI0_TXB2CON_bit
0x0F21       [0]    SID5_TXB2SIDH_bit
0x0F21       [0]    SID8_TXB2SIDH_bit
0x0F21       [0]    SID3_TXB2SIDH_bit
0x0F21       [0]    SID4_TXB2SIDH_bit
0x0F21       [1]    TXB2SIDH
0x0F21       [0]    SID9_TXB2SIDH_bit
0x0F21       [0]    SID7_TXB2SIDH_bit
0x0F21       [0]    SID6_TXB2SIDH_bit
0x0F21       [0]    SID10_TXB2SIDH_bit
0x0F22       [0]    SID0_TXB2SIDL_bit
0x0F22       [0]    SID1_TXB2SIDL_bit
0x0F22       [0]    EXIDE_TXB2SIDL_bit
0x0F22       [1]    TXB2SIDL
0x0F22       [0]    EID16_TXB2SIDL_bit
0x0F22       [0]    SID2_TXB2SIDL_bit
0x0F22       [0]    EID17_TXB2SIDL_bit
0x0F23       [0]    EID14_TXB2EIDH_bit
0x0F23       [0]    EID10_TXB2EIDH_bit
0x0F23       [0]    EID8_TXB2EIDH_bit
0x0F23       [0]    EID15_TXB2EIDH_bit
0x0F23       [1]    TXB2EIDH
0x0F23       [0]    EID9_TXB2EIDH_bit
0x0F23       [0]    EID11_TXB2EIDH_bit
0x0F23       [0]    EID12_TXB2EIDH_bit
0x0F23       [0]    EID13_TXB2EIDH_bit
0x0F24       [0]    EID2_TXB2EIDL_bit
0x0F24       [0]    EID5_TXB2EIDL_bit
0x0F24       [0]    EID1_TXB2EIDL_bit
0x0F24       [0]    EID4_TXB2EIDL_bit
0x0F24       [1]    TXB2EIDL
0x0F24       [0]    EID3_TXB2EIDL_bit
0x0F24       [0]    EID6_TXB2EIDL_bit
0x0F24       [0]    EID7_TXB2EIDL_bit
0x0F24       [0]    EID0_TXB2EIDL_bit
0x0F25       [0]    DLC1_TXB2DLC_bit
0x0F25       [0]    DLC0_TXB2DLC_bit
0x0F25       [0]    TXRTR_TXB2DLC_bit
0x0F25       [0]    DLC3_TXB2DLC_bit
0x0F25       [0]    DLC2_TXB2DLC_bit
0x0F25       [1]    TXB2DLC
0x0F26       [0]    TXB2D03_bit
0x0F26       [0]    TXB2D01_bit
0x0F26       [0]    TXB2D04_bit
0x0F26       [1]    TXB2D0
0x0F26       [0]    TXB2D07_bit
0x0F26       [0]    TXB2D06_bit
0x0F26       [0]    TXB2D05_bit
0x0F26       [0]    TXB2D02_bit
0x0F26       [0]    TXB2D00_bit
0x0F27       [0]    TXB2D11_bit
0x0F27       [0]    TXB2D12_bit
0x0F27       [1]    TXB2D1
0x0F27       [0]    TXB2D10_bit
0x0F27       [0]    TXB2D13_bit
0x0F27       [0]    TXB2D16_bit
0x0F27       [0]    TXB2D17_bit
0x0F27       [0]    TXB2D14_bit
0x0F27       [0]    TXB2D15_bit
0x0F28       [0]    TXB2D24_bit
0x0F28       [0]    TXB2D23_bit
0x0F28       [0]    TXB2D25_bit
0x0F28       [0]    TXB2D27_bit
0x0F28       [0]    TXB2D26_bit
0x0F28       [0]    TXB2D20_bit
0x0F28       [1]    TXB2D2
0x0F28       [0]    TXB2D22_bit
0x0F28       [0]    TXB2D21_bit
0x0F29       [0]    TXB2D34_bit
0x0F29       [0]    TXB2D33_bit
0x0F29       [0]    TXB2D36_bit
0x0F29       [0]    TXB2D35_bit
0x0F29       [0]    TXB2D30_bit
0x0F29       [1]    TXB2D3
0x0F29       [0]    TXB2D32_bit
0x0F29       [0]    TXB2D31_bit
0x0F29       [0]    TXB2D37_bit
0x0F2A       [0]    TXB2D46_bit
0x0F2A       [0]    TXB2D45_bit
0x0F2A       [1]    TXB2D4
0x0F2A       [0]    TXB2D47_bit
0x0F2A       [0]    TXB2D44_bit
0x0F2A       [0]    TXB2D41_bit
0x0F2A       [0]    TXB2D40_bit
0x0F2A       [0]    TXB2D43_bit
0x0F2A       [0]    TXB2D42_bit
0x0F2B       [1]    TXB2D5
0x0F2B       [0]    TXB2D55_bit
0x0F2B       [0]    TXB2D57_bit
0x0F2B       [0]    TXB2D56_bit
0x0F2B       [0]    TXB2D51_bit
0x0F2B       [0]    TXB2D50_bit
0x0F2B       [0]    TXB2D52_bit
0x0F2B       [0]    TXB2D54_bit
0x0F2B       [0]    TXB2D53_bit
0x0F2C       [0]    TXB2D65_bit
0x0F2C       [0]    TXB2D64_bit
0x0F2C       [0]    TXB2D66_bit
0x0F2C       [1]    TXB2D6
0x0F2C       [0]    TXB2D67_bit
0x0F2C       [0]    TXB2D61_bit
0x0F2C       [0]    TXB2D60_bit
0x0F2C       [0]    TXB2D63_bit
0x0F2C       [0]    TXB2D62_bit
0x0F2D       [1]    TXB2D7
0x0F2D       [0]    TXB2D70_bit
0x0F2D       [0]    TXB2D77_bit
0x0F2D       [0]    TXB2D74_bit
0x0F2D       [0]    TXB2D75_bit
0x0F2D       [0]    TXB2D76_bit
0x0F2D       [0]    TXB2D71_bit
0x0F2D       [0]    TXB2D72_bit
0x0F2D       [0]    TXB2D73_bit
0x0F2E       [0]    ICODE1_CANSTAT_RO3_bit
0x0F2E       [0]    ICODE2_CANSTAT_RO3_bit
0x0F2E       [0]    OPMODE_CANSTAT_RO3_bit
0x0F2E       [1]    CANSTAT_RO3
0x0F2E       [0]    REQOP2_CANSTAT_RO3_bit
0x0F2E       [0]    ICODE3_CANSTAT_RO3_bit
0x0F2E       [0]    ICODE0_CANSTAT_RO3_bit
0x0F2E       [0]    ICODE4_CANSTAT_RO3_bit
0x0F2E       [0]    REQOP1_CANSTAT_RO3_bit
0x0F2F       [0]    REQOP1_CANCON_RO3_bit
0x0F2F       [0]    REQOP0_CANCON_RO3_bit
0x0F2F       [0]    WIN2_CANCON_RO3_bit
0x0F2F       [1]    CANCON_RO3
0x0F2F       [0]    REQOP2_CANCON_RO3_bit
0x0F2F       [0]    ABAT_CANCON_RO3_bit
0x0F2F       [0]    WIN1_CANCON_RO3_bit
0x0F2F       [0]    WIN0_CANCON_RO3_bit
0x0F30       [0]    TXREQ_TXB1CON_bit
0x0F30       [0]    TXBIFTXB1CON_bit
0x0F30       [0]    TXLARB_TXB1CON_bit
0x0F30       [1]    TXB1CON
0x0F30       [0]    TXPRI0_TXB1CON_bit
0x0F30       [0]    TXPRI1_TXB1CON_bit
0x0F30       [0]    TXERR_TXB1CON_bit
0x0F30       [0]    TXBIF_TXB1CON_bit
0x0F30       [0]    TXABT_TXB1CON_bit
0x0F31       [0]    SID8_TXB1SIDH_bit
0x0F31       [0]    SID9_TXB1SIDH_bit
0x0F31       [1]    TXB1SIDH
0x0F31       [0]    SID4_TXB1SIDH_bit
0x0F31       [0]    SID3_TXB1SIDH_bit
0x0F31       [0]    SID10_TXB1SIDH_bit
0x0F31       [0]    SID7_TXB1SIDH_bit
0x0F31       [0]    SID6_TXB1SIDH_bit
0x0F31       [0]    SID5_TXB1SIDH_bit
0x0F32       [0]    EID17_TXB1SIDL_bit
0x0F32       [0]    EID16_TXB1SIDL_bit
0x0F32       [0]    SID2_TXB1SIDL_bit
0x0F32       [1]    TXB1SIDL
0x0F32       [0]    EXIDE_TXB1SIDL_bit
0x0F32       [0]    SID1_TXB1SIDL_bit
0x0F32       [0]    SID0_TXB1SIDL_bit
0x0F33       [0]    EID10_TXB1EIDH_bit
0x0F33       [0]    EID9_TXB1EIDH_bit
0x0F33       [0]    EID8_TXB1EIDH_bit
0x0F33       [0]    EID15_TXB1EIDH_bit
0x0F33       [0]    EID12_TXB1EIDH_bit
0x0F33       [0]    EID14_TXB1EIDH_bit
0x0F33       [0]    EID13_TXB1EIDH_bit
0x0F33       [0]    EID11_TXB1EIDH_bit
0x0F33       [1]    TXB1EIDH
0x0F34       [0]    EID6_TXB1EIDL_bit
0x0F34       [0]    EID7_TXB1EIDL_bit
0x0F34       [0]    EID4_TXB1EIDL_bit
0x0F34       [0]    EID5_TXB1EIDL_bit
0x0F34       [1]    TXB1EIDL
0x0F34       [0]    EID2_TXB1EIDL_bit
0x0F34       [0]    EID1_TXB1EIDL_bit
0x0F34       [0]    EID3_TXB1EIDL_bit
0x0F34       [0]    EID0_TXB1EIDL_bit
0x0F35       [0]    DLC0_TXB1DLC_bit
0x0F35       [0]    DLC3_TXB1DLC_bit
0x0F35       [0]    TXRTR_TXB1DLC_bit
0x0F35       [1]    TXB1DLC
0x0F35       [0]    DLC2_TXB1DLC_bit
0x0F35       [0]    DLC1_TXB1DLC_bit
0x0F36       [0]    TXB1D04_bit
0x0F36       [0]    TXB1D03_bit
0x0F36       [0]    TXB1D06_bit
0x0F36       [0]    TXB1D05_bit
0x0F36       [0]    TXB1D00_bit
0x0F36       [1]    TXB1D0
0x0F36       [0]    TXB1D02_bit
0x0F36       [0]    TXB1D01_bit
0x0F36       [0]    TXB1D07_bit
0x0F37       [0]    TXB1D16_bit
0x0F37       [0]    TXB1D15_bit
0x0F37       [0]    TXB1D17_bit
0x0F37       [1]    TXB1D1
0x0F37       [0]    TXB1D14_bit
0x0F37       [0]    TXB1D11_bit
0x0F37       [0]    TXB1D10_bit
0x0F37       [0]    TXB1D13_bit
0x0F37       [0]    TXB1D12_bit
0x0F38       [0]    TXB1D23_bit
0x0F38       [0]    TXB1D24_bit
0x0F38       [0]    TXB1D21_bit
0x0F38       [0]    TXB1D22_bit
0x0F38       [0]    TXB1D26_bit
0x0F38       [0]    TXB1D27_bit
0x0F38       [1]    TXB1D2
0x0F38       [0]    TXB1D25_bit
0x0F38       [0]    TXB1D20_bit
0x0F39       [0]    TXB1D34_bit
0x0F39       [1]    TXB1D3
0x0F39       [0]    TXB1D33_bit
0x0F39       [0]    TXB1D32_bit
0x0F39       [0]    TXB1D31_bit
0x0F39       [0]    TXB1D36_bit
0x0F39       [0]    TXB1D37_bit
0x0F39       [0]    TXB1D30_bit
0x0F39       [0]    TXB1D35_bit
0x0F3A       [0]    TXB1D47_bit
0x0F3A       [1]    TXB1D4
0x0F3A       [0]    TXB1D43_bit
0x0F3A       [0]    TXB1D40_bit
0x0F3A       [0]    TXB1D41_bit
0x0F3A       [0]    TXB1D42_bit
0x0F3A       [0]    TXB1D44_bit
0x0F3A       [0]    TXB1D45_bit
0x0F3A       [0]    TXB1D46_bit
0x0F3B       [0]    TXB1D54_bit
0x0F3B       [0]    TXB1D53_bit
0x0F3B       [0]    TXB1D55_bit
0x0F3B       [0]    TXB1D52_bit
0x0F3B       [0]    TXB1D57_bit
0x0F3B       [0]    TXB1D56_bit
0x0F3B       [0]    TXB1D50_bit
0x0F3B       [1]    TXB1D5
0x0F3B       [0]    TXB1D51_bit
0x0F3C       [0]    TXB1D63_bit
0x0F3C       [0]    TXB1D61_bit
0x0F3C       [0]    TXB1D62_bit
0x0F3C       [0]    TXB1D66_bit
0x0F3C       [0]    TXB1D67_bit
0x0F3C       [0]    TXB1D65_bit
0x0F3C       [1]    TXB1D6
0x0F3C       [0]    TXB1D64_bit
0x0F3C       [0]    TXB1D60_bit
0x0F3D       [0]    TXB1D72_bit
0x0F3D       [0]    TXB1D75_bit
0x0F3D       [0]    TXB1D74_bit
0x0F3D       [0]    TXB1D73_bit
0x0F3D       [0]    TXB1D76_bit
0x0F3D       [1]    TXB1D7
0x0F3D       [0]    TXB1D71_bit
0x0F3D       [0]    TXB1D70_bit
0x0F3D       [0]    TXB1D77_bit
0x0F3E       [0]    OPMODE_CANSTAT_RO2_bit
0x0F3E       [0]    ICODE1_CANSTAT_RO2_bit
0x0F3E       [0]    REQOP1_CANSTAT_RO2_bit
0x0F3E       [0]    ICODE2_CANSTAT_RO2_bit
0x0F3E       [1]    CANSTAT_RO2
0x0F3E       [0]    REQOP2_CANSTAT_RO2_bit
0x0F3E       [0]    ICODE0_CANSTAT_RO2_bit
0x0F3E       [0]    ICODE4_CANSTAT_RO2_bit
0x0F3E       [0]    ICODE3_CANSTAT_RO2_bit
0x0F3F       [0]    REQOP2_CANCON_RO2_bit
0x0F3F       [0]    REQOP0_CANCON_RO2_bit
0x0F3F       [0]    WIN1_CANCON_RO2_bit
0x0F3F       [0]    ABAT_CANCON_RO2_bit
0x0F3F       [0]    WIN2_CANCON_RO2_bit
0x0F3F       [0]    REQOP1_CANCON_RO2_bit
0x0F3F       [1]    CANCON_RO2
0x0F3F       [0]    WIN0_CANCON_RO2_bit
0x0F40       [0]    TXABT_TXB0CON_bit
0x0F40       [0]    TXPRI1_TXB0CON_bit
0x0F40       [1]    TXB0CON
0x0F40       [0]    TXERR_TXB0CON_bit
0x0F40       [0]    TXREQ_TXB0CON_bit
0x0F40       [0]    TXPRI0_TXB0CON_bit
0x0F40       [0]    TXLARB_TXB0CON_bit
0x0F40       [0]    TXBIF_TXB0CON_bit
0x0F41       [0]    SID10_TXB0SIDH_bit
0x0F41       [0]    SID6_TXB0SIDH_bit
0x0F41       [0]    SID5_TXB0SIDH_bit
0x0F41       [0]    SID4_TXB0SIDH_bit
0x0F41       [0]    SID7_TXB0SIDH_bit
0x0F41       [1]    TXB0SIDH
0x0F41       [0]    SID9_TXB0SIDH_bit
0x0F41       [0]    SID8_TXB0SIDH_bit
0x0F41       [0]    SID3_TXB0SIDH_bit
0x0F42       [0]    SID2_TXB0SIDL_bit
0x0F42       [0]    SID0_TXB0SIDL_bit
0x0F42       [0]    EXIDE_TXB0SIDL_bit
0x0F42       [0]    EID17_TXB0SIDL_bit
0x0F42       [1]    TXB0SIDL
0x0F42       [0]    SID1_TXB0SIDL_bit
0x0F42       [0]    EID16_TXB0SIDL_bit
0x0F43       [1]    TXB0EIDH
0x0F43       [0]    EID14_TXB0EIDH_bit
0x0F43       [0]    EID15_TXB0EIDH_bit
0x0F43       [0]    EID12_TXB0EIDH_bit
0x0F43       [0]    EID10_TXB0EIDH_bit
0x0F43       [0]    EID9_TXB0EIDH_bit
0x0F43       [0]    EID13_TXB0EIDH_bit
0x0F43       [0]    EID11_TXB0EIDH_bit
0x0F43       [0]    EID8_TXB0EIDH_bit
0x0F44       [0]    EID2_TXB0EIDL_bit
0x0F44       [0]    EID1_TXB0EIDL_bit
0x0F44       [0]    EID3_TXB0EIDL_bit
0x0F44       [0]    EID6_TXB0EIDL_bit
0x0F44       [0]    EID7_TXB0EIDL_bit
0x0F44       [0]    EID4_TXB0EIDL_bit
0x0F44       [1]    TXB0EIDL
0x0F44       [0]    EID0_TXB0EIDL_bit
0x0F44       [0]    EID5_TXB0EIDL_bit
0x0F45       [0]    DLC0_TXB0DLC_bit
0x0F45       [0]    DLC3_TXB0DLC_bit
0x0F45       [1]    TXB0DLC
0x0F45       [0]    TXRTR_TXB0DLC_bit
0x0F45       [0]    DLC2_TXB0DLC_bit
0x0F45       [0]    DLC1_TXB0DLC_bit
0x0F46       [0]    TXB0D03_bit
0x0F46       [0]    TXB0D04_bit
0x0F46       [0]    TXB0D07_bit
0x0F46       [0]    TXB0D06_bit
0x0F46       [0]    TXB0D05_bit
0x0F46       [0]    TXB0D02_bit
0x0F46       [1]    TXB0D0
0x0F46       [0]    TXB0D00_bit
0x0F46       [0]    TXB0D01_bit
0x0F47       [0]    TXB0D14_bit
0x0F47       [0]    TXB0D13_bit
0x0F47       [0]    TXB0D15_bit
0x0F47       [0]    TXB0D17_bit
0x0F47       [0]    TXB0D16_bit
0x0F47       [0]    TXB0D12_bit
0x0F47       [1]    TXB0D1
0x0F47       [0]    TXB0D10_bit
0x0F47       [0]    TXB0D11_bit
0x0F48       [0]    TXB0D24_bit
0x0F48       [0]    TXB0D23_bit
0x0F48       [0]    TXB0D26_bit
0x0F48       [0]    TXB0D25_bit
0x0F48       [0]    TXB0D27_bit
0x0F48       [0]    TXB0D22_bit
0x0F48       [1]    TXB0D2
0x0F48       [0]    TXB0D20_bit
0x0F48       [0]    TXB0D21_bit
0x0F49       [0]    TXB0D34_bit
0x0F49       [0]    TXB0D33_bit
0x0F49       [0]    TXB0D35_bit
0x0F49       [0]    TXB0D37_bit
0x0F49       [0]    TXB0D36_bit
0x0F49       [0]    TXB0D30_bit
0x0F49       [1]    TXB0D3
0x0F49       [0]    TXB0D32_bit
0x0F49       [0]    TXB0D31_bit
0x0F4A       [0]    TXB0D45_bit
0x0F4A       [0]    TXB0D44_bit
0x0F4A       [0]    TXB0D47_bit
0x0F4A       [0]    TXB0D46_bit
0x0F4A       [0]    TXB0D43_bit
0x0F4A       [0]    TXB0D40_bit
0x0F4A       [1]    TXB0D4
0x0F4A       [0]    TXB0D42_bit
0x0F4A       [0]    TXB0D41_bit
0x0F4B       [0]    TXB0D56_bit
0x0F4B       [0]    TXB0D55_bit
0x0F4B       [1]    TXB0D5
0x0F4B       [0]    TXB0D57_bit
0x0F4B       [0]    TXB0D54_bit
0x0F4B       [0]    TXB0D51_bit
0x0F4B       [0]    TXB0D50_bit
0x0F4B       [0]    TXB0D53_bit
0x0F4B       [0]    TXB0D52_bit
0x0F4C       [0]    TXB0D66_bit
0x0F4C       [0]    TXB0D65_bit
0x0F4C       [1]    TXB0D6
0x0F4C       [0]    TXB0D67_bit
0x0F4C       [0]    TXB0D61_bit
0x0F4C       [0]    TXB0D60_bit
0x0F4C       [0]    TXB0D62_bit
0x0F4C       [0]    TXB0D64_bit
0x0F4C       [0]    TXB0D63_bit
0x0F4D       [0]    TXB0D74_bit
0x0F4D       [0]    TXB0D75_bit
0x0F4D       [0]    TXB0D76_bit
0x0F4D       [0]    TXB0D73_bit
0x0F4D       [0]    TXB0D70_bit
0x0F4D       [0]    TXB0D71_bit
0x0F4D       [0]    TXB0D72_bit
0x0F4D       [0]    TXB0D77_bit
0x0F4D       [1]    TXB0D7
0x0F4E       [0]    ICODE4_CANSTAT_RO1_bit
0x0F4E       [1]    CANSTAT_RO1
0x0F4E       [0]    ICODE0_CANSTAT_RO1_bit
0x0F4E       [0]    ICODE1_CANSTAT_RO1_bit
0x0F4E       [0]    ICODE3_CANSTAT_RO1_bit
0x0F4E       [0]    ICODE2_CANSTAT_RO1_bit
0x0F4E       [0]    OPMODE_CANSTAT_RO1_bit
0x0F4E       [0]    REQOP1_CANSTAT_RO1_bit
0x0F4E       [0]    REQOP2_CANSTAT_RO1_bit
0x0F4F       [0]    REQOP2_CANCON_RO1_bit
0x0F4F       [0]    WIN0_CANCON_RO1_bit
0x0F4F       [0]    REQOP0_CANCON_RO1_bit
0x0F4F       [0]    WIN1_CANCON_RO1_bit
0x0F4F       [0]    REQOP1_CANCON_RO1_bit
0x0F4F       [0]    ABAT_CANCON_RO1_bit
0x0F4F       [0]    WIN2_CANCON_RO1_bit
0x0F4F       [1]    CANCON_RO1
0x0F50       [0]    FILHIT3_RXB1CON_bit
0x0F50       [0]    FILHIT0_RXB1CON_bit
0x0F50       [0]    RTRRO_RXB1CON_bit
0x0F50       [1]    RXB1CON
0x0F50       [0]    FILHIT4_RXB1CON_bit
0x0F50       [0]    RXM0_bit
0x0F50       [0]    RXFUL_RXB1CON_bit
0x0F50       [0]    RXM1_RXB1CON_bit
0x0F50       [0]    FILHIT1_RXB1CON_bit
0x0F50       [0]    RXRTRRO_RXB1CON_bit
0x0F50       [0]    FILHIT2_RXB1CON_bit
0x0F51       [0]    SID8_RXB1SIDH_bit
0x0F51       [0]    SID9_RXB1SIDH_bit
0x0F51       [0]    SID5_RXB1SIDH_bit
0x0F51       [0]    SID3_RXB1SIDH_bit
0x0F51       [0]    SID4_RXB1SIDH_bit
0x0F51       [1]    RXB1SIDH
0x0F51       [0]    SID7_RXB1SIDH_bit
0x0F51       [0]    SID6_RXB1SIDH_bit
0x0F51       [0]    SID10_RXB1SIDH_bit
0x0F52       [0]    EID17_RXB1SIDL_bit
0x0F52       [0]    SID2_RXB1SIDL_bit
0x0F52       [0]    EID16_RXB1SIDL_bit
0x0F52       [0]    SID1_RXB1SIDL_bit
0x0F52       [0]    EXID_RXB1SIDL_bit
0x0F52       [1]    RXB1SIDL
0x0F52       [0]    SID0_RXB1SIDL_bit
0x0F52       [0]    SRR_RXB1SIDL_bit
0x0F53       [0]    EID10_RXB1EIDH_bit
0x0F53       [0]    EID13_RXB1EIDH_bit
0x0F53       [0]    EID12_RXB1EIDH_bit
0x0F53       [0]    EID15_RXB1EIDH_bit
0x0F53       [0]    EID9_RXB1EIDH_bit
0x0F53       [0]    EID14_RXB1EIDH_bit
0x0F53       [0]    EID11_RXB1EIDH_bit
0x0F53       [1]    RXB1EIDH
0x0F53       [0]    EID8_RXB1EIDH_bit
0x0F54       [0]    EID4_RXB1EIDL_bit
0x0F54       [0]    EID7_RXB1EIDL_bit
0x0F54       [0]    EID0_RXB1EIDL_bit
0x0F54       [0]    EID1_RXB1EIDL_bit
0x0F54       [0]    EID2_RXB1EIDL_bit
0x0F54       [0]    EID5_RXB1EIDL_bit
0x0F54       [1]    RXB1EIDL
0x0F54       [0]    EID3_RXB1EIDL_bit
0x0F54       [0]    EID6_RXB1EIDL_bit
0x0F55       [0]    DLC3_RXB1DLC_bit
0x0F55       [0]    RB0_RXB1DLC_bit
0x0F55       [0]    RB1_RXB1DLC_bit
0x0F55       [0]    RXRTR_RXB1DLC_bit
0x0F55       [1]    RXB1DLC
0x0F55       [0]    DLC2_RXB1DLC_bit
0x0F55       [0]    DLC1_RXB1DLC_bit
0x0F55       [0]    RESRB0_RXB1DLC_bit
0x0F55       [0]    DLC0_RXB1DLC_bit
0x0F55       [0]    RESRB1_RXB1DLC_bit
0x0F56       [0]    RXB1D03_bit
0x0F56       [1]    RXB1D0
0x0F56       [0]    RXB1D05_bit
0x0F56       [0]    RXB1D06_bit
0x0F56       [0]    RXB1D07_bit
0x0F56       [0]    RXB1D02_bit
0x0F56       [0]    RXB1D00_bit
0x0F56       [0]    RXB1D04_bit
0x0F56       [0]    RXB1D01_bit
0x0F57       [0]    RXB1D10_bit
0x0F57       [0]    RXB1D11_bit
0x0F57       [1]    RXB1D1
0x0F57       [0]    RXB1D12_bit
0x0F57       [0]    RXB1D14_bit
0x0F57       [0]    RXB1D17_bit
0x0F57       [0]    RXB1D16_bit
0x0F57       [0]    RXB1D13_bit
0x0F57       [0]    RXB1D15_bit
0x0F58       [0]    RXB1D22_bit
0x0F58       [0]    RXB1D23_bit
0x0F58       [0]    RXB1D20_bit
0x0F58       [0]    RXB1D21_bit
0x0F58       [0]    RXB1D24_bit
0x0F58       [0]    RXB1D27_bit
0x0F58       [1]    RXB1D2
0x0F58       [0]    RXB1D25_bit
0x0F58       [0]    RXB1D26_bit
0x0F59       [0]    RXB1D32_bit
0x0F59       [0]    RXB1D33_bit
0x0F59       [0]    RXB1D30_bit
0x0F59       [0]    RXB1D31_bit
0x0F59       [0]    RXB1D36_bit
0x0F59       [0]    RXB1D37_bit
0x0F59       [0]    RXB1D34_bit
0x0F59       [0]    RXB1D35_bit
0x0F59       [1]    RXB1D3
0x0F5A       [0]    RXB1D41_bit
0x0F5A       [0]    RXB1D42_bit
0x0F5A       [1]    RXB1D4
0x0F5A       [0]    RXB1D40_bit
0x0F5A       [0]    RXB1D47_bit
0x0F5A       [0]    RXB1D46_bit
0x0F5A       [0]    RXB1D45_bit
0x0F5A       [0]    RXB1D43_bit
0x0F5A       [0]    RXB1D44_bit
0x0F5B       [0]    RXB1D55_bit
0x0F5B       [0]    RXB1D54_bit
0x0F5B       [0]    RXB1D56_bit
0x0F5B       [0]    RXB1D57_bit
0x0F5B       [0]    RXB1D53_bit
0x0F5B       [1]    RXB1D5
0x0F5B       [0]    RXB1D50_bit
0x0F5B       [0]    RXB1D52_bit
0x0F5B       [0]    RXB1D51_bit
0x0F5C       [0]    RXB1D60_bit
0x0F5C       [0]    RXB1D61_bit
0x0F5C       [0]    RXB1D62_bit
0x0F5C       [0]    RXB1D63_bit
0x0F5C       [0]    RXB1D65_bit
0x0F5C       [0]    RXB1D66_bit
0x0F5C       [1]    RXB1D6
0x0F5C       [0]    RXB1D67_bit
0x0F5C       [0]    RXB1D64_bit
0x0F5D       [1]    RXB1D7
0x0F5D       [0]    RXB1D73_bit
0x0F5D       [0]    RXB1D74_bit
0x0F5D       [0]    RXB1D77_bit
0x0F5D       [0]    RXB1D70_bit
0x0F5D       [0]    RXB1D71_bit
0x0F5D       [0]    RXB1D72_bit
0x0F5D       [0]    RXB1D76_bit
0x0F5D       [0]    RXB1D75_bit
0x0F5E       [0]    ICODE3_CANSTAT_RO0_bit
0x0F5E       [0]    ICODE1_CANSTAT_RO0_bit
0x0F5E       [1]    CANSTAT_RO0
0x0F5E       [0]    REQOP1_CANSTAT_RO0_bit
0x0F5E       [0]    OPMODE_CANSTAT_RO0_bit
0x0F5E       [0]    REQOP2_CANSTAT_RO0_bit
0x0F5E       [0]    ICODE2_CANSTAT_RO0_bit
0x0F5E       [0]    ICODE0_CANSTAT_RO0_bit
0x0F5E       [0]    ICODE4_CANSTAT_RO0_bit
0x0F5F       [1]    CANCON_RO0
0x0F5F       [0]    REQOP2_CANCON_RO0_bit
0x0F5F       [0]    WIN0_CANCON_RO0_bit
0x0F5F       [0]    REQOP0_CANCON_RO0_bit
0x0F5F       [0]    REQOP1_CANCON_RO0_bit
0x0F5F       [0]    WIN1_CANCON_RO0_bit
0x0F5F       [0]    WIN2_CANCON_RO0_bit
0x0F5F       [0]    ABAT_CANCON_RO0_bit
0x0F60       [0]    RXRTRRO_RXB0CON_bit
0x0F60       [0]    FILHIT2_RXB0CON_bit
0x0F60       [0]    RXB0DBEN_bit
0x0F60       [0]    FILHIT0_RXB0CON_bit
0x0F60       [0]    FILHIT1_RXB0CON_bit
0x0F60       [0]    FILHIT4_RXB0CON_bit
0x0F60       [0]    RXM0_RXB0CON_bit
0x0F60       [0]    RTRRO_RXB0CON_bit
0x0F60       [0]    RXBODBEN_bit
0x0F60       [0]    RXFUL_RXB0CON_bit
0x0F60       [0]    RXM1_RXB0CON_bit
0x0F60       [1]    RXB0CON
0x0F60       [0]    FILHIT3_RXB0CON_bit
0x0F60       [0]    JTOFF_bit
0x0F61       [0]    SID9_RXB0SIDH_bit
0x0F61       [0]    SID3_RXB0SIDH_bit
0x0F61       [0]    SID7_RXB0SIDH_bit
0x0F61       [0]    SID4_RXB0SIDH_bit
0x0F61       [1]    RXB0SIDH
0x0F61       [0]    SID5_RXB0SIDH_bit
0x0F61       [0]    SID6_RXB0SIDH_bit
0x0F61       [0]    SID8_RXB0SIDH_bit
0x0F61       [0]    SID10_RXB0SIDH_bit
0x0F62       [0]    EID16_RXB0SIDL_bit
0x0F62       [1]    RXB0SIDL
0x0F62       [0]    SID1_RXB0SIDL_bit
0x0F62       [0]    EID17_RXB0SIDL_bit
0x0F62       [0]    SRR_RXB0SIDL_bit
0x0F62       [0]    SID0_RXB0SIDL_bit
0x0F62       [0]    EXID_RXB0SIDL_bit
0x0F62       [0]    SID2_RXB0SIDL_bit
0x0F63       [0]    EID15_RXB0EIDH_bit
0x0F63       [0]    EID13_RXB0EIDH_bit
0x0F63       [0]    EID8_RXB0EIDH_bit
0x0F63       [0]    EID12_RXB0EIDH_bit
0x0F63       [0]    EID11_RXB0EIDH_bit
0x0F63       [0]    EID14_RXB0EIDH_bit
0x0F63       [0]    EID10_RXB0EIDH_bit
0x0F63       [0]    EID9_RXB0EIDH_bit
0x0F63       [1]    RXB0EIDH
0x0F64       [0]    EID3_RXB0EIDL_bit
0x0F64       [1]    RXB0EIDL
0x0F64       [0]    EID2_RXB0EIDL_bit
0x0F64       [0]    EID0_RXB0EIDL_bit
0x0F64       [0]    EID5_RXB0EIDL_bit
0x0F64       [0]    EID1_RXB0EIDL_bit
0x0F64       [0]    EID6_RXB0EIDL_bit
0x0F64       [0]    EID7_RXB0EIDL_bit
0x0F64       [0]    EID4_RXB0EIDL_bit
0x0F65       [0]    RB1_RXB0DLC_bit
0x0F65       [0]    RXRTR_RXB0DLC_bit
0x0F65       [0]    RESRB1_RXB0DLC_bit
0x0F65       [0]    DLC0_RXB0DLC_bit
0x0F65       [0]    RB0_RXB0DLC_bit
0x0F65       [0]    DLC1_RXB0DLC_bit
0x0F65       [0]    RESRB0_RXB0DLC_bit
0x0F65       [0]    DLC3_RXB0DLC_bit
0x0F65       [1]    RXB0DLC
0x0F65       [0]    DLC2_RXB0DLC_bit
0x0F66       [0]    RXB0D00_bit
0x0F66       [0]    RXB0D01_bit
0x0F66       [0]    RXB0D03_bit
0x0F66       [0]    RXB0D02_bit
0x0F66       [0]    RXB0D04_bit
0x0F66       [0]    RXB0D05_bit
0x0F66       [0]    RXB0D07_bit
0x0F66       [0]    RXB0D06_bit
0x0F66       [1]    RXB0D0
0x0F67       [0]    RXB0D15_bit
0x0F67       [1]    RXB0D1
0x0F67       [0]    RXB0D10_bit
0x0F67       [0]    RXB0D11_bit
0x0F67       [0]    RXB0D13_bit
0x0F67       [0]    RXB0D17_bit
0x0F67       [0]    RXB0D14_bit
0x0F67       [0]    RXB0D16_bit
0x0F67       [0]    RXB0D12_bit
0x0F68       [0]    RXB0D25_bit
0x0F68       [0]    RXB0D24_bit
0x0F68       [0]    RXB0D22_bit
0x0F68       [0]    RXB0D26_bit
0x0F68       [0]    RXB0D27_bit
0x0F68       [0]    RXB0D21_bit
0x0F68       [0]    RXB0D23_bit
0x0F68       [0]    RXB0D20_bit
0x0F68       [1]    RXB0D2
0x0F69       [0]    RXB0D30_bit
0x0F69       [0]    RXB0D35_bit
0x0F69       [0]    RXB0D31_bit
0x0F69       [0]    RXB0D36_bit
0x0F69       [0]    RXB0D33_bit
0x0F69       [0]    RXB0D37_bit
0x0F69       [0]    RXB0D32_bit
0x0F69       [1]    RXB0D3
0x0F69       [0]    RXB0D34_bit
0x0F6A       [0]    RXB0D45_bit
0x0F6A       [0]    RXB0D41_bit
0x0F6A       [0]    RXB0D44_bit
0x0F6A       [1]    RXB0D4
0x0F6A       [0]    RXB0D43_bit
0x0F6A       [0]    RXB0D47_bit
0x0F6A       [0]    RXB0D40_bit
0x0F6A       [0]    RXB0D46_bit
0x0F6A       [0]    RXB0D42_bit
0x0F6B       [1]    RXB0D5
0x0F6B       [0]    RXB0D51_bit
0x0F6B       [0]    RXB0D56_bit
0x0F6B       [0]    RXB0D55_bit
0x0F6B       [0]    RXB0D57_bit
0x0F6B       [0]    RXB0D54_bit
0x0F6B       [0]    RXB0D50_bit
0x0F6B       [0]    RXB0D53_bit
0x0F6B       [0]    RXB0D52_bit
0x0F6C       [0]    RXB0D63_bit
0x0F6C       [0]    RXB0D60_bit
0x0F6C       [0]    RXB0D61_bit
0x0F6C       [0]    RXB0D62_bit
0x0F6C       [1]    RXB0D6
0x0F6C       [0]    RXB0D64_bit
0x0F6C       [0]    RXB0D65_bit
0x0F6C       [0]    RXB0D67_bit
0x0F6C       [0]    RXB0D66_bit
0x0F6D       [0]    RXB0D73_bit
0x0F6D       [0]    RXB0D76_bit
0x0F6D       [0]    RXB0D74_bit
0x0F6D       [1]    RXB0D7
0x0F6D       [0]    RXB0D72_bit
0x0F6D       [0]    RXB0D71_bit
0x0F6D       [0]    RXB0D75_bit
0x0F6D       [0]    RXB0D77_bit
0x0F6D       [0]    RXB0D70_bit
0x0F6E       [0]    OPMODE1_bit
0x0F6E       [0]    ICODE3_CANSTAT_bit
0x0F6E       [1]    CANSTAT
0x0F6E       [0]    EICODE3_bit
0x0F6E       [0]    EICODE0_bit
0x0F6E       [0]    EICODE2_bit
0x0F6E       [0]    OPMODE2_bit
0x0F6E       [0]    EICODE1_bit
0x0F6E       [0]    OPMODE0_bit
0x0F6E       [0]    ICODE1_CANSTAT_bit
0x0F6E       [0]    EICODE4_bit
0x0F6E       [0]    ICODE2_CANSTAT_bit
0x0F6F       [0]    REQOP0_CANCON_bit
0x0F6F       [0]    REQOP1_CANCON_bit
0x0F6F       [0]    FP0_bit
0x0F6F       [1]    CANCON
0x0F6F       [0]    FP3_bit
0x0F6F       [0]    FP2_bit
0x0F6F       [0]    REQOP2_CANCON_bit
0x0F6F       [0]    ABAT_CANCON_bit
0x0F6F       [0]    WIN0_CANCON_bit
0x0F6F       [0]    WIN2_CANCON_bit
0x0F6F       [0]    FP1_bit
0x0F6F       [0]    WIN1_CANCON_bit
0x0F70       [0]    BRP0_bit
0x0F70       [0]    BRP1_bit
0x0F70       [1]    BRGCON1
0x0F70       [0]    BRP2_bit
0x0F70       [0]    SJW1_bit
0x0F70       [0]    SJW0_bit
0x0F70       [0]    BRP5_bit
0x0F70       [0]    BRP3_bit
0x0F70       [0]    BRP4_bit
0x0F71       [0]    SEG1PH1_bit
0x0F71       [0]    SEG1PH0_bit
0x0F71       [0]    SEG1PH2_bit
0x0F71       [0]    SEG2PHTS_bit
0x0F71       [0]    SEG2PHT_bit
0x0F71       [0]    PRSEG2_bit
0x0F71       [1]    BRGCON2
0x0F71       [0]    PRSEG1_bit
0x0F71       [0]    SAM_bit
0x0F71       [0]    PRSEG0_bit
0x0F72       [0]    SEG2PH0_bit
0x0F72       [0]    SEG2PH2_bit
0x0F72       [0]    SEG2PH1_bit
0x0F72       [1]    BRGCON3
0x0F72       [0]    WAKFIL_bit
0x0F72       [0]    WAKDIS_bit
0x0F73       [0]    CANCAP_bit
0x0F73       [0]    ENDRHI_bit
0x0F73       [1]    CIOCON
0x0F74       [0]    EWARN_bit
0x0F74       [0]    RXB0OVFL_bit
0x0F74       [1]    COMSTAT
0x0F74       [0]    TXBP_bit
0x0F74       [0]    TXBO_bit
0x0F74       [0]    RXBP_bit
0x0F74       [0]    TXWARN_bit
0x0F74       [0]    FIFOEMPTY_bit
0x0F74       [0]    RXWARN_bit
0x0F74       [0]    RXB1OVFL_bit
0x0F74       [0]    RXBnOVFL_bit
0x0F75       [0]    REC3_bit
0x0F75       [0]    REC2_bit
0x0F75       [0]    REC0_bit
0x0F75       [0]    REC1_bit
0x0F75       [0]    REC7_bit
0x0F75       [1]    RXERRCNT
0x0F75       [0]    REC6_bit
0x0F75       [0]    REC4_bit
0x0F75       [0]    REC5_bit
0x0F76       [0]    TEC3_bit
0x0F76       [0]    TEC4_bit
0x0F76       [0]    TEC2_bit
0x0F76       [0]    TEC0_bit
0x0F76       [0]    TEC1_bit
0x0F76       [0]    TEC5_bit
0x0F76       [0]    TEC7_bit
0x0F76       [1]    TXERRCNT
0x0F76       [0]    TEC6_bit
0x0F77       [0]    MDSEL1_bit
0x0F77       [0]    EWIN0_bit
0x0F77       [0]    FIFOWM_bit
0x0F77       [0]    EWIN3_bit
0x0F77       [0]    EWIN4_bit
0x0F77       [0]    EWIN2_bit
0x0F77       [0]    EWIN1_bit
0x0F77       [0]    F__bit
0x0F77       [1]    ECANCON
0x0F77       [0]    MDSEL0_bit
0x0F80       [0]    RA1_bit
0x0F80       [0]    RA2_bit
0x0F80       [0]    CLKI_bit
0x0F80       [0]    AN0_bit
0x0F80       [0]    OSC1_bit
0x0F80       [0]    AN3_bit
0x0F80       [0]    AN4_bit
0x0F80       [0]    AN2_bit
0x0F80       [0]    RA0_bit
0x0F80       [0]    AN1_bit
0x0F80       [0]    RA5_bit
0x0F80       [0]    RA4_bit
0x0F80       [0]    RA6_bit
0x0F80       [0]    RA7_bit
0x0F80       [0]    NOT_SS_bit
0x0F80       [0]    SS_bit
0x0F80       [1]    PORTA
0x0F80       [0]    HLVDIN_bit
0x0F80       [0]    VREFP_bit
0x0F80       [0]    T0CKI_bit
0x0F80       [0]    CVREFA_bit
0x0F80       [0]    OSC2_bit
0x0F80       [0]    RA3_bit
0x0F80       [0]    CLKO_bit
0x0F80       [0]    VREFM_bit
0x0F80       [0]    LVDIN_bit
0x0F81       [0]    RB1_PORTB_bit
0x0F81       [0]    RB1_bit
0x0F81       [0]    CANRX_bit
0x0F81       [0]    RB0_bit
0x0F81       [0]    RB4_bit
0x0F81       [0]    RB3_bit
0x0F81       [0]    RB2_bit
0x0F81       [0]    PGM_bit
0x0F81       [0]    INT2_bit
0x0F81       [0]    INT0_bit
0x0F81       [0]    RB0_PORTB_bit
0x0F81       [0]    CANTX_bit
0x0F81       [0]    INT1_bit
0x0F81       [0]    PGD_bit
0x0F81       [0]    KBI3_bit
0x0F81       [0]    FLT0_bit
0x0F81       [0]    RB7_bit
0x0F81       [0]    AN8_bit
0x0F81       [0]    PGC_bit
0x0F81       [0]    AN9_bit
0x0F81       [0]    RB6_bit
0x0F81       [0]    KBI2_bit
0x0F81       [0]    RB5_bit
0x0F81       [0]    KBI0_bit
0x0F81       [0]    KBI1_bit
0x0F81       [1]    PORTB
0x0F81       [0]    AN10_bit
0x0F82       [0]    SDO_bit
0x0F82       [0]    CK_bit
0x0F82       [0]    RX__bit
0x0F82       [0]    RC7_bit
0x0F82       [0]    SDI_bit
0x0F82       [0]    TX_bit
0x0F82       [0]    T13CKI_bit
0x0F82       [1]    PORTC
0x0F82       [0]    SDA_bit
0x0F82       [0]    SCL_bit
0x0F82       [0]    SCK_bit
0x0F82       [0]    T1OSI_bit
0x0F82       [0]    RC3_bit
0x0F82       [0]    RC4_bit
0x0F82       [0]    RC5_bit
0x0F82       [0]    CCP1_bit
0x0F82       [0]    RC0_bit
0x0F82       [0]    RC1_bit
0x0F82       [0]    RC2_bit
0x0F82       [0]    RC6_bit
0x0F82       [0]    T1OSO_bit
0x0F83       [0]    P1C_bit
0x0F83       [0]    RD0_bit
0x0F83       [0]    C2INB_bit
0x0F83       [0]    P1D_bit
0x0F83       [0]    C1INA_bit
0x0F83       [0]    C2INA_bit
0x0F83       [0]    C1INB_bit
0x0F83       [0]    P1B_bit
0x0F83       [0]    RD6_bit
0x0F83       [0]    RD7_bit
0x0F83       [0]    RD5_bit
0x0F83       [0]    RD4_bit
0x0F83       [0]    RD1_bit
0x0F83       [0]    P1A_bit
0x0F83       [0]    RD3_bit
0x0F83       [0]    RD2_bit
0x0F83       [0]    PSP1_bit
0x0F83       [0]    PSP2_bit
0x0F83       [0]    ECCP1_bit
0x0F83       [0]    PSP0_bit
0x0F83       [0]    PSP3_bit
0x0F83       [0]    PSP6_bit
0x0F83       [0]    PSP7_bit
0x0F83       [0]    PSP4_bit
0x0F83       [0]    PSP5_bit
0x0F83       [1]    PORTD
0x0F84       [0]    RE1_bit
0x0F84       [1]    PORTE
0x0F84       [0]    RE0_bit
0x0F84       [0]    RE3_bit
0x0F84       [0]    RE2_bit
0x0F89       [0]    LATA2_bit
0x0F89       [0]    LATA1_bit
0x0F89       [1]    LATA
0x0F89       [0]    LATA0_bit
0x0F89       [0]    LATA6_bit
0x0F89       [0]    LATA7_bit
0x0F89       [0]    LATA5_bit
0x0F89       [0]    LATA3_bit
0x0F89       [0]    LATA4_bit
0x0F8A       [1]    LATB
0x0F8A       [0]    LATB7_bit
0x0F8A       [0]    LATB5_bit
0x0F8A       [0]    LATB4_bit
0x0F8A       [0]    LATB3_bit
0x0F8A       [0]    LATB2_bit
0x0F8A       [0]    LATB6_bit
0x0F8A       [0]    LATB0_bit
0x0F8A       [0]    LATB1_bit
0x0F8B       [0]    LATC4_bit
0x0F8B       [1]    LATC
0x0F8B       [0]    LATC6_bit
0x0F8B       [0]    LATC5_bit
0x0F8B       [0]    LATC1_bit
0x0F8B       [0]    LATC0_bit
0x0F8B       [0]    LATC3_bit
0x0F8B       [0]    LATC2_bit
0x0F8B       [0]    LATC7_bit
0x0F8C       [0]    LATD0_bit
0x0F8C       [0]    LATD1_bit
0x0F8C       [0]    LATD5_bit
0x0F8C       [0]    LATD4_bit
0x0F8C       [1]    LATD
0x0F8C       [0]    LATD6_bit
0x0F8C       [0]    LATD2_bit
0x0F8C       [0]    LATD3_bit
0x0F8C       [0]    LATD7_bit
0x0F8D       [0]    LATE0_bit
0x0F8D       [0]    LATE1_bit
0x0F8D       [0]    LATE2_bit
0x0F8D       [1]    LATE
0x0F92       [1]    TRISA
0x0F92       [0]    TRISA0_bit
0x0F92       [0]    TRISA6_bit
0x0F92       [0]    TRISA2_bit
0x0F92       [0]    TRISA5_bit
0x0F92       [0]    TRISA1_bit
0x0F92       [0]    TRISA4_bit
0x0F92       [0]    TRISA3_bit
0x0F92       [0]    TRISA7_bit
0x0F93       [0]    TRISB2_bit
0x0F93       [0]    TRISB0_bit
0x0F93       [0]    TRISB1_bit
0x0F93       [1]    TRISB
0x0F93       [0]    TRISB6_bit
0x0F93       [0]    TRISB7_bit
0x0F93       [0]    TRISB4_bit
0x0F93       [0]    TRISB3_bit
0x0F93       [0]    TRISB5_bit
0x0F94       [1]    TRISC
0x0F94       [0]    TRISC4_bit
0x0F94       [0]    TRISC1_bit
0x0F94       [0]    TRISC2_bit
0x0F94       [0]    TRISC3_bit
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC5_bit
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC0_bit
0x0F95       [0]    TRISD1_bit
0x0F95       [0]    TRISD0_bit
0x0F95       [0]    TRISD6_bit
0x0F95       [0]    TRISD5_bit
0x0F95       [0]    TRISD4_bit
0x0F95       [0]    TRISD3_bit
0x0F95       [0]    TRISD7_bit
0x0F95       [1]    TRISD
0x0F95       [0]    TRISD2_bit
0x0F96       [1]    TRISE
0x0F96       [0]    IBF_TRISE_bit
0x0F96       [0]    IBOV_TRISE_bit
0x0F96       [0]    TRISE2_bit
0x0F96       [0]    TRISE1_bit
0x0F96       [0]    PSPMODE_TRISE_bit
0x0F96       [0]    OBF_TRISE_bit
0x0F96       [0]    TRISE0_bit
0x0F9B       [0]    PLLEN_bit
0x0F9B       [0]    INTSCR_bit
0x0F9B       [0]    INTSRC_bit
0x0F9B       [0]    TUN0_bit
0x0F9B       [0]    TUN3_bit
0x0F9B       [0]    TUN4_bit
0x0F9B       [1]    OSCTUNE
0x0F9B       [0]    TUN1_bit
0x0F9B       [0]    TUN2_bit
0x0F9D       [0]    SSPIE_bit
0x0F9D       [1]    PIE1
0x0F9D       [0]    RCIE_bit
0x0F9D       [0]    ADIE_bit
0x0F9D       [0]    PSPIE_bit
0x0F9D       [0]    TMR1IE_bit
0x0F9D       [0]    CCP1IE_bit
0x0F9D       [0]    TXIE_bit
0x0F9D       [0]    TMR2IE_bit
0x0F9E       [0]    TMR1IF_bit
0x0F9E       [0]    TXIF_bit
0x0F9E       [0]    RCIF_bit
0x0F9E       [0]    CCP1IF_bit
0x0F9E       [0]    ADIF_bit
0x0F9E       [0]    PSPIF_bit
0x0F9E       [0]    TMR2IF_bit
0x0F9E       [1]    PIR1
0x0F9E       [0]    SSPIF_bit
0x0F9F       [0]    TXIP_bit
0x0F9F       [0]    CCP1IP_bit
0x0F9F       [0]    ADIP_bit
0x0F9F       [1]    IPR1
0x0F9F       [0]    TMR2IP_bit
0x0F9F       [0]    RCIP_bit
0x0F9F       [0]    TXBIP_bit
0x0F9F       [0]    SSPIP_bit
0x0F9F       [0]    TMR1IP_bit
0x0F9F       [0]    PSPIP_bit
0x0FA0       [0]    CMIE_bit
0x0FA0       [0]    BCLIE_bit
0x0FA0       [0]    OSCFIE_bit
0x0FA0       [0]    TMR3IE_bit
0x0FA0       [0]    HLVDIE_bit
0x0FA0       [1]    PIE2
0x0FA0       [0]    ECCP1IE_bit
0x0FA0       [0]    LVDIE_bit
0x0FA0       [0]    EEIE_bit
0x0FA1       [0]    TMR3IF_bit
0x0FA1       [0]    EEIF_bit
0x0FA1       [1]    PIR2
0x0FA1       [0]    HLVDIF_bit
0x0FA1       [0]    LVDIF_bit
0x0FA1       [0]    BCLIF_bit
0x0FA1       [0]    CMIF_bit
0x0FA1       [0]    OSCFIF_bit
0x0FA1       [0]    ECCP1IF_bit
0x0FA2       [0]    BCLIP_bit
0x0FA2       [0]    TMR3IP_bit
0x0FA2       [0]    LVDIP_bit
0x0FA2       [0]    ECCP1IP_bit
0x0FA2       [0]    EEIP_bit
0x0FA2       [1]    IPR2
0x0FA2       [0]    HLVDIP_bit
0x0FA2       [0]    CMIP_bit
0x0FA2       [0]    OSCFIP_bit
0x0FA3       [0]    FIFOWMIE_bit
0x0FA3       [0]    RXB1IE_PIE3_bit
0x0FA3       [0]    RXBnIE_bit
0x0FA3       [0]    FIFOMWIE_bit
0x0FA3       [0]    IRXIE_bit
0x0FA3       [0]    RXB0IE_PIE3_bit
0x0FA3       [0]    ERRIE_bit
0x0FA3       [0]    TXB2IE_PIE3_bit
0x0FA3       [0]    WAKIE_bit
0x0FA3       [0]    TXB0IE_PIE3_bit
0x0FA3       [0]    TXBnIE_bit
0x0FA3       [0]    TXB1IE_PIE3_bit
0x0FA3       [1]    PIE3
0x0FA4       [0]    RXB1IF_bit
0x0FA4       [0]    RXB0IF_bit
0x0FA4       [0]    TXB0IF_bit
0x0FA4       [0]    RXBnIF_bit
0x0FA4       [0]    TXBnIF_bit
0x0FA4       [0]    TXB2IF_bit
0x0FA4       [0]    IRXIF_bit
0x0FA4       [0]    WAKIF_bit
0x0FA4       [0]    FIFOWMIF_bit
0x0FA4       [0]    TXB1IF_bit
0x0FA4       [0]    ERRIF_bit
0x0FA4       [1]    PIR3
0x0FA5       [0]    FIFOWMIP_bit
0x0FA5       [0]    RXB1IP_bit
0x0FA5       [0]    RXBnIP_bit
0x0FA5       [0]    IRXIP_bit
0x0FA5       [0]    TXB2IP_bit
0x0FA5       [0]    TXBnIP_bit
0x0FA5       [1]    IPR3
0x0FA5       [0]    WAKIP_bit
0x0FA5       [0]    TXB1IP_bit
0x0FA5       [0]    ERRIP_bit
0x0FA5       [0]    TXB0IP_bit
0x0FA5       [0]    RXB0IP_bit
0x0FA6       [0]    CFGS_bit
0x0FA6       [0]    EEPGD_bit
0x0FA6       [0]    RD_bit
0x0FA6       [0]    WR_bit
0x0FA6       [0]    FREE_bit
0x0FA6       [0]    WREN_bit
0x0FA6       [0]    WRERR_bit
0x0FA6       [1]    EECON1
0x0FA7       [1]    EECON2
0x0FA8       [1]    EEDATA
0x0FA9       [1]    EEADR
0x0FAB       [1]    RCSTA
0x0FAB       [0]    OERR_bit
0x0FAB       [0]    ADEN_bit
0x0FAB       [0]    ADDEN_bit
0x0FAB       [0]    CREN_bit
0x0FAB       [0]    SPEN_bit
0x0FAB       [0]    RX9_bit
0x0FAB       [0]    SREN_bit
0x0FAB       [0]    FERR_bit
0x0FAB       [0]    RX9D_bit
0x0FAC       [0]    BRGH_bit
0x0FAC       [0]    TX9_bit
0x0FAC       [0]    TRMT_bit
0x0FAC       [0]    TX9D_bit
0x0FAC       [0]    SENDB_bit
0x0FAC       [1]    TXSTA
0x0FAC       [0]    TXEN_bit
0x0FAC       [0]    CSRC_bit
0x0FAC       [0]    SYNC_bit
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB1       [0]    T3NSYNC_bit
0x0FB1       [0]    TMR3ON_bit
0x0FB1       [0]    T3SYNC_bit
0x0FB1       [0]    T3CCP2_bit
0x0FB1       [0]    T3CCP1_bit
0x0FB1       [0]    T3CKPS0_bit
0x0FB1       [0]    T3ECCP1_bit
0x0FB1       [0]    T3CKPS1_bit
0x0FB1       [1]    T3CON
0x0FB1       [0]    RD16_bit
0x0FB1       [0]    TMR3CS_bit
0x0FB1       [0]    NOT_T3SYNC_bit
0x0FB2       [1]    TMR3L
0x0FB3       [1]    TMR3H
0x0FB4       [0]    CM2_bit
0x0FB4       [0]    C2OUT_bit
0x0FB4       [0]    C1OUT_bit
0x0FB4       [0]    C2INV_bit
0x0FB4       [0]    CM0_bit
0x0FB4       [0]    CIS_bit
0x0FB4       [0]    C1INV_bit
0x0FB4       [0]    CM1_bit
0x0FB4       [1]    CMCON
0x0FB5       [0]    CVRR_bit
0x0FB5       [0]    CVR3_bit
0x0FB5       [0]    CVROE_bit
0x0FB5       [0]    CVREN_bit
0x0FB5       [0]    CVREF_bit
0x0FB5       [0]    CVR0_bit
0x0FB5       [1]    CVRCON
0x0FB5       [0]    CVR1_bit
0x0FB5       [0]    CVRSS_bit
0x0FB5       [0]    CVR2_bit
0x0FB6       [0]    ECCPASE_bit
0x0FB6       [0]    PSSBD0_bit
0x0FB6       [0]    PSSBD1_bit
0x0FB6       [0]    ECCPAS0_bit
0x0FB6       [0]    PSSAC1_bit
0x0FB6       [0]    ECCPAS2_bit
0x0FB6       [0]    ECCPAS1_bit
0x0FB6       [0]    PSSAC0_bit
0x0FB6       [1]    ECCP1AS
0x0FB7       [0]    PDC5_bit
0x0FB7       [0]    PDC4_bit
0x0FB7       [0]    PRSEN_bit
0x0FB7       [0]    PDC6_bit
0x0FB7       [1]    ECCP1DEL
0x0FB7       [0]    PDC1_bit
0x0FB7       [0]    PDC0_bit
0x0FB7       [0]    PDC3_bit
0x0FB7       [0]    PDC2_bit
0x0FB8       [0]    ABDEN_bit
0x0FB8       [0]    ABDOVF_bit
0x0FB8       [1]    BAUDCON
0x0FB8       [0]    SCKP_bit
0x0FB8       [0]    WUE_bit
0x0FB8       [0]    RCIDL_bit
0x0FB8       [0]    BRG16_bit
0x0FBA       [0]    EPWM1M0_bit
0x0FBA       [1]    ECCP1CON
0x0FBA       [0]    ECCP1M3_bit
0x0FBA       [0]    EPWM1M1_bit
0x0FBA       [0]    ECCP1M0_bit
0x0FBA       [0]    ECCP1M1_bit
0x0FBA       [0]    ECCP1M2_bit
0x0FBA       [0]    EDC1B0_bit
0x0FBA       [0]    EDC1B1_bit
0x0FBB       [2]    ECCPR1
0x0FBB       [1]    ECCPR1L
0x0FBC       [1]    ECCPR1H
0x0FBD       [0]    CCP1M3_bit
0x0FBD       [0]    CCP1M2_bit
0x0FBD       [1]    CCP1CON
0x0FBD       [0]    CCP1M1_bit
0x0FBD       [0]    DC1B1_bit
0x0FBD       [0]    CCP1M0_bit
0x0FBD       [0]    DC1B0_bit
0x0FBE       [2]    CCPR1
0x0FBE       [1]    CCPR1L
0x0FBF       [1]    CCPR1H
0x0FC0       [0]    ADCS1_bit
0x0FC0       [0]    ADFM_bit
0x0FC0       [0]    ADCS2_bit
0x0FC0       [0]    ACQT0_bit
0x0FC0       [1]    ADCON2
0x0FC0       [0]    ACQT1_bit
0x0FC0       [0]    ADCS0_bit
0x0FC0       [0]    ACQT2_bit
0x0FC1       [0]    PCFG1_bit
0x0FC1       [0]    PCFG2_bit
0x0FC1       [0]    PCFG0_bit
0x0FC1       [0]    VCFG1_bit
0x0FC1       [1]    ADCON1
0x0FC1       [0]    PCFG3_bit
0x0FC1       [0]    VCFG0_bit
0x0FC2       [0]    ADON_bit
0x0FC2       [0]    CHS3_bit
0x0FC2       [0]    NOT_DONE_bit
0x0FC2       [1]    ADCON0
0x0FC2       [0]    CHS2_bit
0x0FC2       [0]    DONE_bit
0x0FC2       [0]    CHS0_bit
0x0FC2       [0]    GO_DONE_bit
0x0FC2       [0]    CHS1_bit
0x0FC2       [0]    GO_bit
0x0FC3       [1]    ADRESL
0x0FC3       [2]    ADRES
0x0FC4       [1]    ADRESH
0x0FC5       [1]    SSPCON2
0x0FC5       [0]    GCEN_bit
0x0FC5       [0]    PEN_bit
0x0FC5       [0]    ACKEN_bit
0x0FC5       [0]    ACKDT_bit
0x0FC5       [0]    ACKSTAT_bit
0x0FC5       [0]    RSEN_bit
0x0FC5       [0]    RCEN_bit
0x0FC5       [0]    SEN_bit
0x0FC6       [0]    CKP_bit
0x0FC6       [0]    SSPOV_bit
0x0FC6       [0]    WCOL_bit
0x0FC6       [0]    SSPM0_bit
0x0FC6       [1]    SSPCON1
0x0FC6       [0]    SSPEN_bit
0x0FC6       [0]    SSPM3_bit
0x0FC6       [0]    SSPM2_bit
0x0FC6       [0]    SSPM1_bit
0x0FC7       [0]    NOT_ADDRESS_bit
0x0FC7       [0]    I2C_START__bit
0x0FC7       [0]    R_W_bit
0x0FC7       [0]    S_bit
0x0FC7       [0]    I2C_STOP__bit
0x0FC7       [0]    D_A_bit
0x0FC7       [0]    NOT_A_bit
0x0FC7       [0]    I2C_READ_bit
0x0FC7       [0]    BF_bit
0x0FC7       [0]    R_bit
0x0FC7       [0]    SMP_bit
0x0FC7       [1]    SSPSTAT
0x0FC7       [0]    READ_WRITE_bit
0x0FC7       [0]    I2C_DAT_bit
0x0FC7       [0]    NOT_WRITE_bit
0x0FC7       [0]    NOT_W_bit
0x0FC7       [0]    UA_bit
0x0FC7       [0]    P_bit
0x0FC7       [0]    D_bit
0x0FC7       [0]    CKE_bit
0x0FC7       [0]    DATA_ADDRESS_bit
0x0FC8       [1]    SSPADD
0x0FC9       [1]    SSPBUF
0x0FCA       [0]    T2CKPS1_bit
0x0FCA       [0]    T2OUTPS0_bit
0x0FCA       [0]    TMR2ON_bit
0x0FCA       [0]    T2CKPS0_bit
0x0FCA       [0]    T2OUTPS3_bit
0x0FCA       [0]    T2OUTPS2_bit
0x0FCA       [0]    T2OUTPS1_bit
0x0FCA       [1]    T2CON
0x0FCB       [1]    PR2
0x0FCC       [1]    TMR2
0x0FCD       [0]    T1CKPS0_bit
0x0FCD       [0]    TMR1ON_bit
0x0FCD       [0]    RD16_T1CON_bit
0x0FCD       [0]    NOT_T1SYNC_bit
0x0FCD       [0]    T1OSCEN_bit
0x0FCD       [1]    T1CON
0x0FCD       [0]    T1SYNC_bit
0x0FCD       [0]    T1RUN_bit
0x0FCD       [0]    T1INSYNC_bit
0x0FCD       [0]    TMR1CS_bit
0x0FCD       [0]    T1CKPS1_bit
0x0FCE       [1]    TMR1L
0x0FCF       [1]    TMR1H
0x0FD0       [1]    RCON
0x0FD0       [0]    BOR_bit
0x0FD0       [0]    NOT_TO_bit
0x0FD0       [0]    SBOREN_bit
0x0FD0       [0]    RI_bit
0x0FD0       [0]    NOT_RI_bit
0x0FD0       [0]    NOT_BOR_bit
0x0FD0       [0]    NOT_PD_bit
0x0FD0       [0]    NOT_POR_bit
0x0FD0       [0]    TO__bit
0x0FD0       [0]    IPEN_bit
0x0FD0       [0]    POR_bit
0x0FD0       [0]    PD_bit
0x0FD1       [1]    WDTCON
0x0FD1       [0]    SWDTE_bit
0x0FD1       [0]    SWDTEN_bit
0x0FD2       [0]    LVDL1_bit
0x0FD2       [0]    LVDL0_bit
0x0FD2       [0]    LVDL2_bit
0x0FD2       [0]    LVDEN_bit
0x0FD2       [0]    IVRST_bit
0x0FD2       [0]    IRVST_bit
0x0FD2       [1]    HLVDCON
0x0FD2       [1]    LVDCON
0x0FD2       [0]    LVDL3_bit
0x0FD2       [0]    HLVDL2_bit
0x0FD2       [0]    HLVDL3_bit
0x0FD2       [0]    VDIRMAG_bit
0x0FD2       [0]    HLVDL0_bit
0x0FD2       [0]    HLVDL1_bit
0x0FD2       [0]    HLVDEN_bit
0x0FD2       [0]    LVV1_bit
0x0FD2       [0]    LVV2_bit
0x0FD2       [0]    LVV3_bit
0x0FD2       [0]    LVV0_bit
0x0FD2       [0]    BGST_bit
0x0FD3       [0]    SCS0_bit
0x0FD3       [0]    SCS1_bit
0x0FD3       [0]    IOFS_bit
0x0FD3       [0]    IRCF2_bit
0x0FD3       [0]    OSTS_bit
0x0FD3       [0]    IRCF0_bit
0x0FD3       [0]    IRCF1_bit
0x0FD3       [1]    OSCCON
0x0FD3       [0]    IDLEN_bit
0x0FD5       [0]    PSA_bit
0x0FD5       [0]    T0SE_bit
0x0FD5       [0]    TMR0ON_bit
0x0FD5       [1]    T0CON
0x0FD5       [0]    T0PS0_bit
0x0FD5       [0]    T0CS_bit
0x0FD5       [0]    T08BIT_bit
0x0FD5       [0]    T0PS3_bit
0x0FD5       [0]    T0PS2_bit
0x0FD5       [0]    T0PS1_bit
0x0FD6       [1]    TMR0L
0x0FD7       [1]    TMR0H
0x0FD8       [0]    OV_bit
0x0FD8       [0]    N_bit
0x0FD8       [1]    STATUS
0x0FD8       [0]    DC_bit
0x0FD8       [0]    Z_bit
0x0FD8       [0]    C_bit
0x0FD9       [2]    FSR2PTR
0x0FD9       [2]    FSR2
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDB       [1]    PLUSW2
0x0FDC       [1]    PREINC2
0x0FDD       [1]    POSTDEC2
0x0FDE       [1]    POSTINC2
0x0FDF       [1]    INDF2
0x0FE0       [1]    BSR
0x0FE1       [2]    FSR1PTR
0x0FE1       [2]    FSR1
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE3       [1]    PLUSW1
0x0FE4       [1]    PREINC1
0x0FE5       [1]    POSTDEC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [2]    FSR0
0x0FE9       [2]    FSR0PTR
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEB       [1]    PLUSW0
0x0FEC       [1]    PREINC0
0x0FED       [1]    POSTDEC0
0x0FEE       [1]    POSTINC0
0x0FEF       [1]    INDF0
0x0FF0       [0]    INT2IE_bit
0x0FF0       [0]    INT2F_bit
0x0FF0       [0]    INT2E_bit
0x0FF0       [0]    INT2P_bit
0x0FF0       [0]    INT2IP_bit
0x0FF0       [0]    INT2IF_bit
0x0FF0       [0]    INT1P_bit
0x0FF0       [0]    INT1IE_bit
0x0FF0       [0]    INT1F_bit
0x0FF0       [0]    INT1E_bit
0x0FF0       [0]    INT1IP_bit
0x0FF0       [1]    INTCON3
0x0FF0       [0]    INT1IF_bit
0x0FF1       [0]    RBPU_bit
0x0FF1       [0]    INTEDG0_bit
0x0FF1       [0]    TMR0IP_bit
0x0FF1       [1]    INTCON2
0x0FF1       [0]    RBIP_bit
0x0FF1       [0]    T0IP_bit
0x0FF1       [0]    NOT_RBPU_bit
0x0FF1       [0]    INTEDG1_bit
0x0FF1       [0]    INTEDG2_bit
0x0FF2       [0]    RBIE_bit
0x0FF2       [0]    GIEL_bit
0x0FF2       [1]    INTCON
0x0FF2       [0]    T0IE_bit
0x0FF2       [0]    GIEH_bit
0x0FF2       [0]    RBIF_bit
0x0FF2       [0]    T0IF_bit
0x0FF2       [0]    INT0F_bit
0x0FF2       [0]    GIE_bit
0x0FF2       [0]    PEIE_bit
0x0FF2       [0]    INT0E_bit
0x0FF2       [0]    TMR0IF_bit
0x0FF2       [0]    INT0IE_bit
0x0FF2       [0]    INT0IF_bit
0x0FF2       [0]    TMR0IE_bit
0x0FF3       [1]    PRODL
0x0FF3       [2]    PROD
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF6       [3]    TBLPTR
0x0FF7       [1]    TBLPTRH
0x0FF8       [0]    TBLPTRU2_bit
0x0FF8       [0]    TBLPTRU1_bit
0x0FF8       [0]    TBLPTRU0_bit
0x0FF8       [0]    TBLPTRU3_bit
0x0FF8       [1]    TBLPTRU
0x0FF8       [0]    TBLPTRU4_bit
0x0FF8       [0]    ACSS_bit
0x0FF9       [1]    PC
0x0FF9       [1]    PCL
0x0FFA       [1]    PCLATH
0x0FFB       [0]    PCU0_bit
0x0FFB       [0]    PCU1_bit
0x0FFB       [1]    PCLATU
0x0FFB       [0]    PCU4_bit
0x0FFB       [0]    PCU3_bit
0x0FFB       [0]    PCU2_bit
0x0FFC       [0]    STKPTR0_bit
0x0FFC       [0]    STKOVF_bit
0x0FFC       [0]    STKFUL_bit
0x0FFC       [0]    STKPTR1_bit
0x0FFC       [0]    STKPTR4_bit
0x0FFC       [0]    STKUNF_bit
0x0FFC       [1]    STKPTR
0x0FFC       [0]    STKPTR3_bit
0x0FFC       [0]    STKPTR2_bit
0x0FFD       [1]    TOSL
0x0FFE       [1]    TOSH
0x0FFF       [1]    TOSU
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0622       [1]    ?ICS_g_DelayTick
0x0623      [42]    ?ICS_Bank0_Reg
0x064D       [1]    ?ICS_g_RFIRQValid
0x064E       [5]    ?ICS_RX_Address
0x0653      [11]    ?ICS_Bank1_Reg14
0x065E      [56]    ?ICS_Bank1_Reg0_13
0x0696       [5]    ?ICS_TX_Address
0x069B       [4]    ?ICS_Bank0_RegAct
//** Label List: ** 
//----------------------------------------------
  L_SPI_RW0
  L_SPI_RW1
  L_SPI_RW2
  L_SPI_RW3
  L_SPI_RW4
  L_SPI_Read_Buf5
  L_SPI_Read_Buf6
  L_SPI_Read_Buf7
  L_SPI_Write_Buf8
  L_SPI_Write_Buf9
  L_SPI_Write_Buf10
  L_SwitchCFG11
  L_SwitchCFG12
  L_SwitchCFG13
  L_SwitchCFG14
  L_SwitchCFG15
  L_SwitchCFG16
  L_SwitchCFG17
  L_BK2421_Initialize18
  L_BK2421_Initialize19
  L_BK2421_Initialize20
  L_BK2421_Initialize21
  L_BK2421_Initialize22
  L_BK2421_Initialize23
  L_BK2421_Initialize24
  L_BK2421_Initialize25
  L_BK2421_Initialize26
  L_BK2421_Initialize27
  L_BK2421_Initialize28
  L_BK2421_Initialize29
  L_BK2421_Initialize30
  L_BK2421_Initialize31
  L_BK2421_Initialize32
  L_BK2421_Initialize33
  L_BK2421_Initialize34
  L_BK2421_Initialize35
  L_BK2421_Initialize36
  L_BK2421_Initialize37
  L_BK2421_Initialize38
  L_BK2421_Initialize39
  L_BK2421_Initialize40
  L_BK2421_Initialize41
  L_RF_ReadRxPayload42
  L_RF_ReadRxPayload43
  L_RF_ReadRxPayload44
  L_RF_ReadRxPayload45
  L_interrupt46
  L_interrupt47
  L_interrupt48
  L_interrupt49
  L_main50
  L_main51
  L_main52
  L_main53
  L_RFSendPacket54
  L_RFSendPacket55
  L_RFSendPacket56
  L_RFSendPacket57
  L_RFSendPacket58
  L_RFSendPacket59
  L_RFSendPacket60
  L_RFSendPacket61
  L_RFSendPacket62
  L_RFSendPacket63
  L__SwitchCFG64
  L__SwitchCFG65
  L__SwitchCFG66
  L__RFSendPacket67
  _SPI_RW
  _SPI_Write_Reg
  _SPI_Read_Reg
  _SPI_Read_Buf
  _SPI_Write_Buf
  _SwitchToRxMode
  _SwitchToTxMode
  _SwitchCFG
  _SetChannelNum
  _BK2421_Initialize
  L__BK2421_Initialize68
  L__BK2421_Initialize69
  L__BK2421_Initialize70
  L__BK2421_Initialize71
  L__BK2421_Initialize72
  L__BK2421_Initialize73
  L__BK2421_Initialize74
  L__BK2421_Initialize75
  L__BK2421_Initialize76
  L__BK2421_Initialize77
  L__BK2421_Initialize78
  L__BK2421_Initialize79
  _RF_WriteTxPayload
  _RF_WriteAckPayload
  _RF_ReadRxPayload
  _interrupt
  L__interrupt80
  L__interrupt81
  _system_init
  _main
  _RFSendPacket
  _CC2D_Loop1
  _CC2DL_Loop1
  L_longjmp2
  ___CC2D
  ___CC2DW
  _____DoIFC
  _Swap
  _setjmp
  _longjmp
  L_SPI_RW0
  L_SPI_RW1
  L_SPI_RW2
  L_SPI_RW3
  L_SPI_RW4
  L_SPI_Read_Buf5
  L_SPI_Read_Buf6
  L_SPI_Read_Buf7
  L_SPI_Write_Buf8
  L_SPI_Write_Buf9
  L_SPI_Write_Buf10
  L_SwitchCFG11
  L_SwitchCFG12
  L_SwitchCFG13
  L_SwitchCFG14
  L_SwitchCFG15
  L_SwitchCFG16
  L_SwitchCFG17
  L_BK2421_Initialize18
  L_BK2421_Initialize19
  L_BK2421_Initialize20
  L_BK2421_Initialize21
  L_BK2421_Initialize22
  L_BK2421_Initialize23
  L_BK2421_Initialize24
  L_BK2421_Initialize25
  L_BK2421_Initialize26
  L_BK2421_Initialize27
  L_BK2421_Initialize28
  L_BK2421_Initialize29
  L_BK2421_Initialize30
  L_BK2421_Initialize31
  L_BK2421_Initialize32
  L_BK2421_Initialize33
  L_BK2421_Initialize34
  L_BK2421_Initialize35
  L_BK2421_Initialize36
  L_BK2421_Initialize37
  L_BK2421_Initialize38
  L_BK2421_Initialize39
  L_BK2421_Initialize40
  L_BK2421_Initialize41
  L_RF_ReadRxPayload42
  L_RF_ReadRxPayload43
  L_RF_ReadRxPayload44
  L_RF_ReadRxPayload45
  L_interrupt46
  L_interrupt47
  L_interrupt48
  L_interrupt49
  L_main50
  L_main51
  L_main52
  L_main53
  L_RFSendPacket54
  L_RFSendPacket55
  L_RFSendPacket56
  L_RFSendPacket57
  L_RFSendPacket58
  L_RFSendPacket59
  L_RFSendPacket60
  L_RFSendPacket61
  L_RFSendPacket62
  L_RFSendPacket63
  L__SwitchCFG64
  L__SwitchCFG65
  L__SwitchCFG66
  L__RFSendPacket67
  _SPI_RW
  _SPI_Write_Reg
  _SPI_Read_Reg
  _SPI_Read_Buf
  _SPI_Write_Buf
  _SwitchToRxMode
  _SwitchToTxMode
  _SwitchCFG
  _SetChannelNum
  _BK2421_Initialize
  L__BK2421_Initialize68
  L__BK2421_Initialize69
  L__BK2421_Initialize70
  L__BK2421_Initialize71
  L__BK2421_Initialize72
  L__BK2421_Initialize73
  L__BK2421_Initialize74
  L__BK2421_Initialize75
  L__BK2421_Initialize76
  L__BK2421_Initialize77
  L__BK2421_Initialize78
  L__BK2421_Initialize79
  _RF_WriteTxPayload
  _RF_WriteAckPayload
  _RF_ReadRxPayload
  _interrupt
  L__interrupt80
  L__interrupt81
  _system_init
  _main
  _RFSendPacket
