xpm_cdc.sv,systemverilog,xil_defaultlib,F:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,F:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,F:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
c2_w_row2.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/c2_w_row2/sim/c2_w_row2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
