// Seed: 1965547425
module module_0 (
    output wor id_0,
    input uwire id_1,
    inout wand id_2,
    input wand id_3,
    output tri0 id_4,
    output wire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wire id_9,
    input wire id_10,
    input wand id_11,
    input supply0 id_12,
    input supply1 id_13,
    output supply0 id_14[-1 : -1],
    input uwire id_15,
    output supply1 id_16,
    output uwire id_17,
    input supply1 id_18,
    input tri id_19,
    input tri id_20,
    output uwire id_21,
    input wire id_22
);
  logic id_24;
  localparam id_25 = 1 | 1 ==? -1 + 1;
  assign module_1._id_4 = 0;
endmodule
program module_1 #(
    parameter id_4 = 32'd69
) (
    output supply0 id_0,
    input wire id_1,
    output tri id_2,
    input tri id_3
    , id_13,
    input tri0 _id_4,
    input uwire id_5,
    input wand id_6,
    inout wor id_7,
    input wand id_8
    , id_14,
    input uwire id_9,
    output wire id_10,
    output supply0 id_11
);
  wire id_15;
  assign id_2 = id_4;
  wire id_16;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_7,
      id_3,
      id_10,
      id_0,
      id_7,
      id_3,
      id_1,
      id_5,
      id_9,
      id_7,
      id_7,
      id_8,
      id_7,
      id_1,
      id_0,
      id_2,
      id_3,
      id_7,
      id_9,
      id_10,
      id_7
  );
  logic id_17 [id_4 : -1] = 1;
  logic id_18;
  always_ff id_18 = 1;
endprogram
