{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537956543495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537956543495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 26 18:09:03 2018 " "Processing started: Wed Sep 26 18:09:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537956543495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1537956543495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_fifo -c test_fifo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_fifo -c test_fifo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1537956543495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1537956543817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1537956543817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file test_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fifo " "Found entity 1: test_fifo" {  } { { "test_fifo.v" "" { Text "D:/FPGA/test_FIFO/test_fifo/test_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956554169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956554169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module " "Found entity 1: fifo_module" {  } { { "fifo_module.v" "" { Text "D:/FPGA/test_FIFO/test_fifo/fifo_module.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956554170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956554170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/FPGA/test_FIFO/test_fifo/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956554171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956554171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_fifo " "Elaborating entity \"test_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1537956554358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_module fifo_module:add1 " "Elaborating entity \"fifo_module\" for hierarchy \"fifo_module:add1\"" {  } { { "test_fifo.v" "add1" { Text "D:/FPGA/test_FIFO/test_fifo/test_fifo.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_module:add1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\"" {  } { { "fifo_module.v" "dcfifo_component" { Text "D:/FPGA/test_FIFO/test_fifo/fifo_module.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_module:add1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_module:add1\|dcfifo:dcfifo_component\"" {  } { { "fifo_module.v" "" { Text "D:/FPGA/test_FIFO/test_fifo/fifo_module.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_module:add1\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_module:add1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554814 ""}  } { { "fifo_module.v" "" { Text "D:/FPGA/test_FIFO/test_fifo/fifo_module.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1537956554814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_m0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_m0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_m0m1 " "Found entity 1: dcfifo_m0m1" {  } { { "db/dcfifo_m0m1.tdf" "" { Text "D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956554867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956554867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_m0m1 fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated " "Elaborating entity \"dcfifo_m0m1\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "D:/FPGA/test_FIFO/test_fifo/db/a_gray2bin_8ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956554886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956554886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_m0m1.tdf" "rdptr_g_gray2bin" { Text "D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5p6 " "Found entity 1: a_graycounter_5p6" {  } { { "db/a_graycounter_5p6.tdf" "" { Text "D:/FPGA/test_FIFO/test_fifo/db/a_graycounter_5p6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956554944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956554944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5p6 fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|a_graycounter_5p6:rdptr_g1p " "Elaborating entity \"a_graycounter_5p6\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|a_graycounter_5p6:rdptr_g1p\"" {  } { { "db/dcfifo_m0m1.tdf" "rdptr_g1p" { Text "D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956554945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_17c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_17c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_17c " "Found entity 1: a_graycounter_17c" {  } { { "db/a_graycounter_17c.tdf" "" { Text "D:/FPGA/test_FIFO/test_fifo/db/a_graycounter_17c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956555001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956555001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_17c fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|a_graycounter_17c:wrptr_g1p " "Elaborating entity \"a_graycounter_17c\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|a_graycounter_17c:wrptr_g1p\"" {  } { { "db/dcfifo_m0m1.tdf" "wrptr_g1p" { Text "D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956555001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ja61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ja61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ja61 " "Found entity 1: altsyncram_ja61" {  } { { "db/altsyncram_ja61.tdf" "" { Text "D:/FPGA/test_FIFO/test_fifo/db/altsyncram_ja61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956555067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956555067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ja61 fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|altsyncram_ja61:fifo_ram " "Elaborating entity \"altsyncram_ja61\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|altsyncram_ja61:fifo_ram\"" {  } { { "db/dcfifo_m0m1.tdf" "fifo_ram" { Text "D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956555067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "D:/FPGA/test_FIFO/test_fifo/db/dffpipe_b09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956555085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956555085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|dffpipe_b09:rs_brp " "Elaborating entity \"dffpipe_b09\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|dffpipe_b09:rs_brp\"" {  } { { "db/dcfifo_m0m1.tdf" "rs_brp" { Text "D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956555086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "D:/FPGA/test_FIFO/test_fifo/db/alt_synch_pipe_ral.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956555108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956555108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|alt_synch_pipe_ral:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|alt_synch_pipe_ral:rs_dgwp\"" {  } { { "db/dcfifo_m0m1.tdf" "rs_dgwp" { Text "D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956555108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "D:/FPGA/test_FIFO/test_fifo/db/dffpipe_c09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956555124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956555124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|alt_synch_pipe_ral:rs_dgwp\|dffpipe_c09:dffpipe13 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|alt_synch_pipe_ral:rs_dgwp\|dffpipe_c09:dffpipe13\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe13" { Text "D:/FPGA/test_FIFO/test_fifo/db/alt_synch_pipe_ral.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956555124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sal " "Found entity 1: alt_synch_pipe_sal" {  } { { "db/alt_synch_pipe_sal.tdf" "" { Text "D:/FPGA/test_FIFO/test_fifo/db/alt_synch_pipe_sal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956555141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956555141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sal fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|alt_synch_pipe_sal:ws_dgrp " "Elaborating entity \"alt_synch_pipe_sal\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|alt_synch_pipe_sal:ws_dgrp\"" {  } { { "db/dcfifo_m0m1.tdf" "ws_dgrp" { Text "D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956555141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "D:/FPGA/test_FIFO/test_fifo/db/dffpipe_d09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956555169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956555169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|alt_synch_pipe_sal:ws_dgrp\|dffpipe_d09:dffpipe16 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|alt_synch_pipe_sal:ws_dgrp\|dffpipe_d09:dffpipe16\"" {  } { { "db/alt_synch_pipe_sal.tdf" "dffpipe16" { Text "D:/FPGA/test_FIFO/test_fifo/db/alt_synch_pipe_sal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956555170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "D:/FPGA/test_FIFO/test_fifo/db/cmpr_p76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537956555233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1537956555233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"fifo_module:add1\|dcfifo:dcfifo_component\|dcfifo_m0m1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_m0m1.tdf" "rdempty_eq_comp" { Text "D:/FPGA/test_FIFO/test_fifo/db/dcfifo_m0m1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1537956555233 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1537956555353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537956555420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 26 18:09:15 2018 " "Processing ended: Wed Sep 26 18:09:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537956555420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537956555420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537956555420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1537956555420 ""}
