* No hardware support for misaligned addresses 
* no support for compressed instructions
* predict not taken 
* Branch taken/not-taken and target address resolved in ID phase
* JAL target address resolved in ID phase
* JALR target address resolved in ID phase 