

================================================================
== Vitis HLS Report for 'fir_Pipeline_sample_loop'
================================================================
* Date:           Tue Feb  4 17:38:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir3
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.573 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      103|      103|  0.515 us|  0.515 us|  101|  101|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sample_loop  |      101|      101|         3|          1|          1|   100|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     420|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     135|    -|
|Register         |        -|     -|     333|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     333|     555|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_230_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln25_1_fu_350_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln25_fu_344_p2                     |         +|   0|  0|  32|          32|          32|
    |tmp1_fu_294_p2                         |         +|   0|  0|  32|          32|          32|
    |tmp3_fu_312_p2                         |         +|   0|  0|  39|          32|          32|
    |tmp4_fu_324_p2                         |         +|   0|  0|  39|          32|          32|
    |y_fu_362_p2                            |         +|   0|  0|  32|          32|          32|
    |sub_ln25_1_fu_356_p2                   |         -|   0|  0|  32|          32|          32|
    |sub_ln25_fu_276_p2                     |         -|   0|  0|  39|          32|          32|
    |tmp2_fu_306_p2                         |         -|   0|  0|  39|          32|          32|
    |tmp61_fu_330_p2                        |         -|   0|  0|  38|          31|          31|
    |tmp_fu_288_p2                          |         -|   0|  0|  32|          32|          32|
    |ap_block_state2_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_224_p2                    |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 420|         368|         362|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1     |   9|          2|    7|         14|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |n_fu_64                  |   9|          2|    7|         14|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |reg_1_fu_72              |   9|          2|   32|         64|
    |reg_2_fu_76              |   9|          2|   32|         64|
    |reg_3_fu_80              |   9|          2|   32|         64|
    |reg_4_fu_84              |   9|          2|   32|         64|
    |reg_5_fu_88              |   9|          2|   32|         64|
    |reg_6_fu_92              |   9|          2|   32|         64|
    |reg_7_fu_96              |   9|          2|   32|         64|
    |reg_8_fu_100             |   9|          2|   32|         64|
    |reg_fu_68                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 135|         30|  306|        612|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln16_reg_483                 |   1|   0|    1|          0|
    |n_fu_64                           |   7|   0|    7|          0|
    |reg_1_fu_72                       |  32|   0|   32|          0|
    |reg_2_fu_76                       |  32|   0|   32|          0|
    |reg_3_fu_80                       |  32|   0|   32|          0|
    |reg_4_fu_84                       |  32|   0|   32|          0|
    |reg_5_fu_88                       |  32|   0|   32|          0|
    |reg_6_fu_92                       |  32|   0|   32|          0|
    |reg_7_fu_96                       |  32|   0|   32|          0|
    |reg_8_fu_100                      |  32|   0|   32|          0|
    |reg_fu_68                         |  32|   0|   32|          0|
    |y_reg_487                         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 333|   0|  333|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------+-----+-----+------------+--------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|in_r_TVALID   |   in|    1|        axis|                      in_r|       pointer|
|in_r_TDATA    |   in|   32|        axis|                      in_r|       pointer|
|in_r_TREADY   |  out|    1|        axis|                      in_r|       pointer|
|out_r_TREADY  |   in|    1|        axis|                     out_r|       pointer|
|out_r_TDATA   |  out|   32|        axis|                     out_r|       pointer|
|out_r_TVALID  |  out|    1|        axis|                     out_r|       pointer|
|reg_8_reload  |   in|   32|     ap_none|              reg_8_reload|        scalar|
|reg_7_reload  |   in|   32|     ap_none|              reg_7_reload|        scalar|
|reg_6_reload  |   in|   32|     ap_none|              reg_6_reload|        scalar|
|reg_5_reload  |   in|   32|     ap_none|              reg_5_reload|        scalar|
|reg_4_reload  |   in|   32|     ap_none|              reg_4_reload|        scalar|
|reg_3_reload  |   in|   32|     ap_none|              reg_3_reload|        scalar|
|reg_2_reload  |   in|   32|     ap_none|              reg_2_reload|        scalar|
|reg_1_reload  |   in|   32|     ap_none|              reg_1_reload|        scalar|
|reg_reload    |   in|   32|     ap_none|                reg_reload|        scalar|
+--------------+-----+-----+------------+--------------------------+--------------+

