Generating HDL for page 11.10.05.1 LOGIC GATE RING ADVAN PULSES-ACC at 6/26/2020 12:24:21 PM
Old test bench file ALD_11_10_05_1_LOGIC_GATE_RING_ADVAN_PULSES_ACC_tb.vhdl 51 lines preserved and 12 declaration lines preserved
Ignoring Logic Block 2B with symbol L
Ignoring Logic Block 2D with symbol L
Ignoring Logic Block 2F with symbol L
Ignoring Logic Block 2H with symbol L
Removed 10 outputs from Gate at 4A to ignored block(s) or identical signal names
Removed 10 outputs from Gate at 4C to ignored block(s) or identical signal names
Removed 6 outputs from Gate at 4E to ignored block(s) or identical signal names
Removed 6 outputs from Gate at 4G to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_D
	and inputs of PS_2ND_CLOCK_PULSE_1
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_4C_C
	and inputs of PS_2ND_CLOCK_PULSE_1
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_D
	and inputs of PS_2ND_CLOCK_PULSE_1
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_C
	and inputs of PS_2ND_CLOCK_PULSE_1
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_RING_ON_ADVANCE_1
	from gate output OUT_4A_D
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_RING_OFF_ADVANCE_1
	from gate output OUT_4C_C
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_RING_ON_ADVANCE_2
	from gate output OUT_4E_D
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_RING_OFF_ADVANCE_2
	from gate output OUT_4G_C
