

================================================================
== Vitis HLS Report for 'csr_vmul'
================================================================
* Date:           Tue Mar  4 00:51:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        csr_vmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_csr_vmul_Pipeline_VITIS_LOOP_43_2_fu_187  |csr_vmul_Pipeline_VITIS_LOOP_43_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    360|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    5|    2667|   3122|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    223|    -|
|Register         |        -|    -|     688|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    5|    3355|   3705|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |control_r_s_axi_U                             |control_r_s_axi                    |        0|   0|   380|   680|    0|
    |control_s_axi_U                               |control_s_axi                      |        0|   0|   226|   360|    0|
    |grp_csr_vmul_Pipeline_VITIS_LOOP_43_2_fu_187  |csr_vmul_Pipeline_VITIS_LOOP_43_2  |        0|   5|  1237|  1359|    0|
    |gmem_m_axi_U                                  |gmem_m_axi                         |        4|   0|   824|   723|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |        4|   5|  2667|  3122|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_317_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln43_2_fu_332_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln43_fu_276_p2          |         +|   0|  0|  71|          64|          64|
    |indvars_iv_next7_fu_258_p2  |         +|   0|  0|  38|          31|           1|
    |icmp_ln39_1_fu_253_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln39_fu_199_p2         |      icmp|   0|  0|  39|          32|           1|
    |empty_fu_229_p3             |    select|   0|  0|  31|           1|          31|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 360|         288|         257|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  113|         22|    1|         22|
    |gmem_0_ARADDR   |   14|          3|   64|        192|
    |gmem_0_ARLEN    |   14|          3|   32|         96|
    |gmem_0_ARVALID  |   14|          3|    1|          3|
    |gmem_0_RREADY   |   14|          3|    1|          3|
    |gmem_blk_n_AR   |    9|          2|    1|          2|
    |gmem_blk_n_AW   |    9|          2|    1|          2|
    |gmem_blk_n_B    |    9|          2|    1|          2|
    |gmem_blk_n_R    |    9|          2|    1|          2|
    |gmem_blk_n_W    |    9|          2|    1|          2|
    |row_fu_116      |    9|          2|   31|         62|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  223|         46|  135|        388|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  21|   0|   21|          0|
    |empty_reg_399                                              |  31|   0|   31|          0|
    |gmem_addr_1_read_1_reg_419                                 |  32|   0|   32|          0|
    |gmem_addr_1_reg_407                                        |  64|   0|   64|          0|
    |gmem_addr_reg_393                                          |  64|   0|   64|          0|
    |grp_csr_vmul_Pipeline_VITIS_LOOP_43_2_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_413                                                  |  32|   0|   32|          0|
    |matrix_col_indices_read_reg_372                            |  64|   0|   64|          0|
    |matrix_row_count_read_reg_388                              |  32|   0|   32|          0|
    |matrix_row_pointers_read_reg_377                           |  64|   0|   64|          0|
    |matrix_values_read_reg_367                                 |  64|   0|   64|          0|
    |row_fu_116                                                 |  31|   0|   31|          0|
    |trunc_ln43_1_reg_424                                       |  62|   0|   62|          0|
    |trunc_ln43_2_reg_429                                       |  62|   0|   62|          0|
    |vector_values_read_reg_362                                 |  64|   0|   64|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 688|   0|  688|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR     |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR     |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|          gmem|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 17 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 3 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [csr_vmul.cpp:39]   --->   Operation 22 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%out_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_values"   --->   Operation 23 'read' 'out_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%vector_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vector_values"   --->   Operation 24 'read' 'vector_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%matrix_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_values"   --->   Operation 25 'read' 'matrix_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%matrix_col_indices_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_col_indices"   --->   Operation 26 'read' 'matrix_col_indices_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%matrix_row_pointers_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_row_pointers"   --->   Operation 27 'read' 'matrix_row_pointers_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 28 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%matrix_row_count_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %matrix_row_count"   --->   Operation 29 'read' 'matrix_row_count_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (2.55ns)   --->   "%icmp_ln39 = icmp_sgt  i32 %matrix_row_count_read, i32 0" [csr_vmul.cpp:39]   --->   Operation 30 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %matrix_row_count_read" [csr_vmul.cpp:39]   --->   Operation 31 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_values_read, i32 2, i32 63" [csr_vmul.cpp:39]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln" [csr_vmul.cpp:39]   --->   Operation 33 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln39" [csr_vmul.cpp:39]   --->   Operation 34 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "%empty = select i1 %icmp_ln39, i31 %trunc_ln39, i31 0" [csr_vmul.cpp:39]   --->   Operation 35 'select' 'empty' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln39 = store i31 0, i31 %row" [csr_vmul.cpp:39]   --->   Operation 36 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [csr_vmul.cpp:3]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_row_count"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_row_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_row_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_col_count"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_col_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_col_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_non_zero_count"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_non_zero_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_non_zero_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_row_pointers, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_row_pointers, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_col_indices, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_9, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_col_indices, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_values, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_values, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector_values, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_11, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector_values, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_count"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_values, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_13, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_values, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_count"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i31 %empty" [csr_vmul.cpp:39]   --->   Operation 66 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr, i64 %zext_ln39" [csr_vmul.cpp:39]   --->   Operation 67 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln39 = br void %VITIS_LOOP_43_2" [csr_vmul.cpp:39]   --->   Operation 68 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%row_1 = load i31 %row"   --->   Operation 69 'load' 'row_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i31 %row_1" [csr_vmul.cpp:39]   --->   Operation 70 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.55ns)   --->   "%icmp_ln39_1 = icmp_slt  i32 %zext_ln39_1, i32 %matrix_row_count_read" [csr_vmul.cpp:39]   --->   Operation 71 'icmp' 'icmp_ln39_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (2.52ns)   --->   "%indvars_iv_next7 = add i31 %row_1, i31 1"   --->   Operation 72 'add' 'indvars_iv_next7' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39_1, void %for.end21.loopexit, void %VITIS_LOOP_43_2.split" [csr_vmul.cpp:39]   --->   Operation 73 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln43_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %row_1, i2 0" [csr_vmul.cpp:43]   --->   Operation 74 'bitconcatenate' 'shl_ln43_1' <Predicate = (icmp_ln39_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i33 %shl_ln43_1" [csr_vmul.cpp:43]   --->   Operation 75 'zext' 'zext_ln43' <Predicate = (icmp_ln39_1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (3.52ns)   --->   "%add_ln43 = add i64 %zext_ln43, i64 %matrix_row_pointers_read" [csr_vmul.cpp:43]   --->   Operation 76 'add' 'add_ln43' <Predicate = (icmp_ln39_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln43, i32 2, i32 63" [csr_vmul.cpp:43]   --->   Operation 77 'partselect' 'trunc_ln1' <Predicate = (icmp_ln39_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i62 %trunc_ln1" [csr_vmul.cpp:43]   --->   Operation 78 'sext' 'sext_ln43' <Predicate = (icmp_ln39_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln43" [csr_vmul.cpp:43]   --->   Operation 79 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln39_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln39 = store i31 %indvars_iv_next7, i31 %row" [csr_vmul.cpp:39]   --->   Operation 80 'store' 'store_ln39' <Predicate = (icmp_ln39_1)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 81 [8/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:43]   --->   Operation 81 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 82 [7/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:43]   --->   Operation 82 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 83 [6/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:43]   --->   Operation 83 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 84 [5/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:43]   --->   Operation 84 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 85 [4/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:43]   --->   Operation 85 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 86 [3/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:43]   --->   Operation 86 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 87 [2/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:43]   --->   Operation 87 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 88 [1/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:43]   --->   Operation 88 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 89 [1/1] (7.30ns)   --->   "%i = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [csr_vmul.cpp:43]   --->   Operation 89 'read' 'i' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 90 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [csr_vmul.cpp:43]   --->   Operation 90 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %i, i2 0" [csr_vmul.cpp:43]   --->   Operation 91 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i34 %shl_ln" [csr_vmul.cpp:43]   --->   Operation 92 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (3.52ns)   --->   "%add_ln43_1 = add i64 %sext_ln43_1, i64 %matrix_values_read" [csr_vmul.cpp:43]   --->   Operation 93 'add' 'add_ln43_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln43_1, i32 2, i32 63" [csr_vmul.cpp:43]   --->   Operation 94 'partselect' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (3.52ns)   --->   "%add_ln43_2 = add i64 %sext_ln43_1, i64 %matrix_col_indices_read" [csr_vmul.cpp:43]   --->   Operation 95 'add' 'add_ln43_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln43_2, i32 2, i32 63" [csr_vmul.cpp:43]   --->   Operation 96 'partselect' 'trunc_ln43_2' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.58>
ST_14 : Operation 97 [2/2] (1.58ns)   --->   "%call_ln43 = call void @csr_vmul_Pipeline_VITIS_LOOP_43_2, i32 %i, i32 %gmem, i32 %gmem_addr_1_read_1, i62 %trunc_ln43_1, i62 %trunc_ln43_2, i64 %vector_values_read, i32 %sum_loc" [csr_vmul.cpp:43]   --->   Operation 97 'call' 'call_ln43' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln43 = call void @csr_vmul_Pipeline_VITIS_LOOP_43_2, i32 %i, i32 %gmem, i32 %gmem_addr_1_read_1, i62 %trunc_ln43_1, i62 %trunc_ln43_2, i64 %vector_values_read, i32 %sum_loc" [csr_vmul.cpp:43]   --->   Operation 98 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [csr_vmul.cpp:39]   --->   Operation 99 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 100 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %sum_loc_load" [csr_vmul.cpp:48]   --->   Operation 101 'bitcast' 'bitcast_ln48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (7.30ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %bitcast_ln48, i4 15" [csr_vmul.cpp:48]   --->   Operation 102 'write' 'write_ln48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln39 = br void %VITIS_LOOP_43_2" [csr_vmul.cpp:39]   --->   Operation 103 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 7.30>
ST_17 : Operation 104 [5/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [csr_vmul.cpp:50]   --->   Operation 104 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 105 [4/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [csr_vmul.cpp:50]   --->   Operation 105 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 106 [3/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [csr_vmul.cpp:50]   --->   Operation 106 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 107 [2/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [csr_vmul.cpp:50]   --->   Operation 107 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 108 [1/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [csr_vmul.cpp:50]   --->   Operation 108 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [csr_vmul.cpp:50]   --->   Operation 109 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ matrix_row_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_col_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_non_zero_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_row_pointers]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_col_indices]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_values]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vector_values]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vector_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_values]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row                      (alloca        ) [ 0111111111111111100000]
out_values_read          (read          ) [ 0000000000000000000000]
vector_values_read       (read          ) [ 0011111111111111100000]
matrix_values_read       (read          ) [ 0011111111111111100000]
matrix_col_indices_read  (read          ) [ 0011111111111111100000]
matrix_row_pointers_read (read          ) [ 0011111111111111100000]
sum_loc                  (alloca        ) [ 0011111111111111100000]
matrix_row_count_read    (read          ) [ 0011111111111111100000]
icmp_ln39                (icmp          ) [ 0000000000000000000000]
trunc_ln39               (trunc         ) [ 0000000000000000000000]
trunc_ln                 (partselect    ) [ 0000000000000000000000]
sext_ln39                (sext          ) [ 0000000000000000000000]
gmem_addr                (getelementptr ) [ 0011111111111111111111]
empty                    (select        ) [ 0010000000000000000000]
store_ln39               (store         ) [ 0000000000000000000000]
spectopmodule_ln3        (spectopmodule ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0          (specbitsmap   ) [ 0000000000000000000000]
specbitsmap_ln0          (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0          (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0          (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0          (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0          (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
specinterface_ln0        (specinterface ) [ 0000000000000000000000]
zext_ln39                (zext          ) [ 0000000000000000000000]
empty_25                 (writereq      ) [ 0000000000000000000000]
br_ln39                  (br            ) [ 0000000000000000000000]
row_1                    (load          ) [ 0000000000000000000000]
zext_ln39_1              (zext          ) [ 0000000000000000000000]
icmp_ln39_1              (icmp          ) [ 0001111111111111100000]
indvars_iv_next7         (add           ) [ 0000000000000000000000]
br_ln39                  (br            ) [ 0000000000000000000000]
shl_ln43_1               (bitconcatenate) [ 0000000000000000000000]
zext_ln43                (zext          ) [ 0000000000000000000000]
add_ln43                 (add           ) [ 0000000000000000000000]
trunc_ln1                (partselect    ) [ 0000000000000000000000]
sext_ln43                (sext          ) [ 0000000000000000000000]
gmem_addr_1              (getelementptr ) [ 0000111111111100000000]
store_ln39               (store         ) [ 0000000000000000000000]
empty_26                 (readreq       ) [ 0000000000000000000000]
i                        (read          ) [ 0000000000000111000000]
gmem_addr_1_read_1       (read          ) [ 0000000000000011000000]
shl_ln                   (bitconcatenate) [ 0000000000000000000000]
sext_ln43_1              (sext          ) [ 0000000000000000000000]
add_ln43_1               (add           ) [ 0000000000000000000000]
trunc_ln43_1             (partselect    ) [ 0000000000000011000000]
add_ln43_2               (add           ) [ 0000000000000000000000]
trunc_ln43_2             (partselect    ) [ 0000000000000011000000]
call_ln43                (call          ) [ 0000000000000000000000]
specloopname_ln39        (specloopname  ) [ 0000000000000000000000]
sum_loc_load             (load          ) [ 0000000000000000000000]
bitcast_ln48             (bitcast       ) [ 0000000000000000000000]
write_ln48               (write         ) [ 0000000000000000000000]
br_ln39                  (br            ) [ 0000000000000000000000]
empty_27                 (writeresp     ) [ 0000000000000000000000]
ret_ln50                 (ret           ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="matrix_row_count">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_row_count"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrix_col_count">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_col_count"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="matrix_non_zero_count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_non_zero_count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="matrix_row_pointers">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_row_pointers"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="matrix_col_indices">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_col_indices"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="matrix_values">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_values"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="vector_values">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_values"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vector_count">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_count"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_values">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_values"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_count">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_count"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i31.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="csr_vmul_Pipeline_VITIS_LOOP_43_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="row_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sum_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_values_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_values_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="vector_values_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vector_values_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="matrix_values_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_values_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="matrix_col_indices_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_col_indices_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="matrix_row_pointers_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_row_pointers_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="matrix_row_count_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_row_count_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_writeresp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="0" index="2" bw="31" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/2 empty_27/17 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_26/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_read_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="9"/>
<pin id="176" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i/12 gmem_addr_1_read_1/13 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln48_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="15"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="0" index="3" bw="1" slack="0"/>
<pin id="183" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/16 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_csr_vmul_Pipeline_VITIS_LOOP_43_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="0" index="3" bw="32" slack="1"/>
<pin id="192" dir="0" index="4" bw="62" slack="1"/>
<pin id="193" dir="0" index="5" bw="62" slack="1"/>
<pin id="194" dir="0" index="6" bw="64" slack="13"/>
<pin id="195" dir="0" index="7" bw="32" slack="13"/>
<pin id="196" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/14 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln39_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln39_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="62" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="0" index="3" bw="7" slack="0"/>
<pin id="214" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln39_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="62" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="gmem_addr_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="empty_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="31" slack="0"/>
<pin id="232" dir="0" index="2" bw="31" slack="0"/>
<pin id="233" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln39_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="31" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln39_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="row_1_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="2"/>
<pin id="248" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln39_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="31" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln39_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvars_iv_next7_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next7/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln43_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="33" slack="0"/>
<pin id="266" dir="0" index="1" bw="31" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln43_1/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln43_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="33" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln43_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="33" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="2"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="62" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="0" index="3" bw="7" slack="0"/>
<pin id="286" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln43_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="62" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="gmem_addr_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln39_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="0"/>
<pin id="303" dir="0" index="1" bw="31" slack="2"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="shl_ln_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="34" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln43_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="34" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_1/13 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln43_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="34" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="12"/>
<pin id="320" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/13 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln43_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="62" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln43_1/13 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln43_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="34" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="12"/>
<pin id="335" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_2/13 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln43_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="62" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln43_2/13 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sum_loc_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="15"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/16 "/>
</bind>
</comp>

<comp id="350" class="1004" name="bitcast_ln48_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln48/16 "/>
</bind>
</comp>

<comp id="355" class="1005" name="row_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="31" slack="0"/>
<pin id="357" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="362" class="1005" name="vector_values_read_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="13"/>
<pin id="364" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="vector_values_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="matrix_values_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="12"/>
<pin id="369" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="matrix_values_read "/>
</bind>
</comp>

<comp id="372" class="1005" name="matrix_col_indices_read_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="12"/>
<pin id="374" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="matrix_col_indices_read "/>
</bind>
</comp>

<comp id="377" class="1005" name="matrix_row_pointers_read_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="2"/>
<pin id="379" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="matrix_row_pointers_read "/>
</bind>
</comp>

<comp id="382" class="1005" name="sum_loc_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="13"/>
<pin id="384" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="388" class="1005" name="matrix_row_count_read_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="matrix_row_count_read "/>
</bind>
</comp>

<comp id="393" class="1005" name="gmem_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="399" class="1005" name="empty_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="31" slack="1"/>
<pin id="401" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="407" class="1005" name="gmem_addr_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="i_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="419" class="1005" name="gmem_addr_1_read_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_1 "/>
</bind>
</comp>

<comp id="424" class="1005" name="trunc_ln43_1_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="62" slack="1"/>
<pin id="426" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="trunc_ln43_2_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="62" slack="1"/>
<pin id="431" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="88" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="96" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="98" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="100" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="110" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="112" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="186"><net_src comp="114" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="197"><net_src comp="104" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="203"><net_src comp="154" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="154" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="124" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="209" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="199" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="205" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="246" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="90" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="92" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="246" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="94" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="276" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="294"><net_src comp="281" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="0" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="258" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="102" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="94" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="317" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="336"><net_src comp="313" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="332" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="358"><net_src comp="116" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="365"><net_src comp="130" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="187" pin=6"/></net>

<net id="370"><net_src comp="136" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="375"><net_src comp="142" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="380"><net_src comp="148" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="385"><net_src comp="120" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="187" pin=7"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="391"><net_src comp="154" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="396"><net_src comp="223" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="402"><net_src comp="229" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="410"><net_src comp="295" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="416"><net_src comp="173" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="422"><net_src comp="173" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="187" pin=3"/></net>

<net id="427"><net_src comp="322" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="432"><net_src comp="337" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="187" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 16 17 18 19 20 21 }
 - Input state : 
	Port: csr_vmul : gmem | {4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: csr_vmul : matrix_row_count | {1 }
	Port: csr_vmul : matrix_row_pointers | {1 }
	Port: csr_vmul : matrix_col_indices | {1 }
	Port: csr_vmul : matrix_values | {1 }
	Port: csr_vmul : vector_values | {1 }
	Port: csr_vmul : out_values | {1 }
  - Chain level:
	State 1
		sext_ln39 : 1
		gmem_addr : 2
		empty : 1
		store_ln39 : 1
	State 2
		empty_25 : 1
	State 3
		zext_ln39_1 : 1
		icmp_ln39_1 : 2
		indvars_iv_next7 : 1
		br_ln39 : 3
		shl_ln43_1 : 1
		zext_ln43 : 2
		add_ln43 : 3
		trunc_ln1 : 4
		sext_ln43 : 5
		gmem_addr_1 : 6
		store_ln39 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		sext_ln43_1 : 1
		add_ln43_1 : 2
		trunc_ln43_1 : 3
		add_ln43_2 : 2
		trunc_ln43_2 : 3
	State 14
	State 15
	State 16
		bitcast_ln48 : 1
		write_ln48 : 2
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_csr_vmul_Pipeline_VITIS_LOOP_43_2_fu_187 |    5    |  4.764  |   1181  |   1164  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |            indvars_iv_next7_fu_258           |    0    |    0    |    0    |    38   |
|    add   |                add_ln43_fu_276               |    0    |    0    |    0    |    71   |
|          |               add_ln43_1_fu_317              |    0    |    0    |    0    |    71   |
|          |               add_ln43_2_fu_332              |    0    |    0    |    0    |    71   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln39_fu_199               |    0    |    0    |    0    |    39   |
|          |              icmp_ln39_1_fu_253              |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  select  |                 empty_fu_229                 |    0    |    0    |    0    |    31   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |          out_values_read_read_fu_124         |    0    |    0    |    0    |    0    |
|          |        vector_values_read_read_fu_130        |    0    |    0    |    0    |    0    |
|          |        matrix_values_read_read_fu_136        |    0    |    0    |    0    |    0    |
|   read   |      matrix_col_indices_read_read_fu_142     |    0    |    0    |    0    |    0    |
|          |     matrix_row_pointers_read_read_fu_148     |    0    |    0    |    0    |    0    |
|          |       matrix_row_count_read_read_fu_154      |    0    |    0    |    0    |    0    |
|          |                grp_read_fu_173               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_160             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_166              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   write  |            write_ln48_write_fu_178           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln39_fu_205              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln_fu_209               |    0    |    0    |    0    |    0    |
|partselect|               trunc_ln1_fu_281               |    0    |    0    |    0    |    0    |
|          |              trunc_ln43_1_fu_322             |    0    |    0    |    0    |    0    |
|          |              trunc_ln43_2_fu_337             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               sext_ln39_fu_219               |    0    |    0    |    0    |    0    |
|   sext   |               sext_ln43_fu_291               |    0    |    0    |    0    |    0    |
|          |              sext_ln43_1_fu_313              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln39_fu_242               |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln39_1_fu_249              |    0    |    0    |    0    |    0    |
|          |               zext_ln43_fu_272               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|               shl_ln43_1_fu_264              |    0    |    0    |    0    |    0    |
|          |                 shl_ln_fu_306                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    5    |  4.764  |   1181  |   1524  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|          empty_reg_399         |   31   |
|   gmem_addr_1_read_1_reg_419   |   32   |
|       gmem_addr_1_reg_407      |   32   |
|        gmem_addr_reg_393       |   32   |
|            i_reg_413           |   32   |
| matrix_col_indices_read_reg_372|   64   |
|  matrix_row_count_read_reg_388 |   32   |
|matrix_row_pointers_read_reg_377|   64   |
|   matrix_values_read_reg_367   |   64   |
|           row_reg_355          |   31   |
|         sum_loc_reg_382        |   32   |
|      trunc_ln43_1_reg_424      |   62   |
|      trunc_ln43_2_reg_429      |   62   |
|   vector_values_read_reg_362   |   64   |
+--------------------------------+--------+
|              Total             |   634  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_160 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  1.588  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    4   |  1181  |  1524  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    -   |
|  Register |    -   |    -   |   634  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1815  |  1524  |
+-----------+--------+--------+--------+--------+
