

================================================================
== Vitis HLS Report for 'load_weights_first_layer'
================================================================
* Date:           Wed Nov  3 22:45:44 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1327|     1327|  5.308 us|  5.308 us|  1327|  1327|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                    |                                Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2_fu_200  |load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2  |       67|       67|  0.268 us|  0.268 us|   67|   67|       no|
        |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4_fu_239  |load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4  |       67|       67|  0.268 us|  0.268 us|   67|   67|       no|
        |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6_fu_278  |load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6  |      579|      579|  2.316 us|  2.316 us|  579|  579|       no|
        |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8_fu_303  |load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8  |      579|      579|  2.316 us|  2.316 us|  579|  579|       no|
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     208|    554|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    552|    -|
|Register         |        -|    -|     288|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     496|   1106|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                    Instance                                    |                                Module                               | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2_fu_200  |load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2  |        0|   0|  49|  134|    0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4_fu_239  |load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4  |        0|   0|  49|  134|    0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6_fu_278  |load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6  |        0|   0|  55|  143|    0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8_fu_303  |load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8  |        0|   0|  55|  143|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                           |                                                                     |        0|   0| 208|  554|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  166|         37|    1|         37|
    |m_axi_mem_ARADDR    |   49|          9|   64|        576|
    |m_axi_mem_ARBURST   |   26|          5|    2|         10|
    |m_axi_mem_ARCACHE   |   26|          5|    4|         20|
    |m_axi_mem_ARID      |   26|          5|    1|          5|
    |m_axi_mem_ARLEN     |   37|          7|   32|        224|
    |m_axi_mem_ARLOCK    |   26|          5|    2|         10|
    |m_axi_mem_ARPROT    |   26|          5|    3|         15|
    |m_axi_mem_ARQOS     |   26|          5|    4|         20|
    |m_axi_mem_ARREGION  |   26|          5|    4|         20|
    |m_axi_mem_ARSIZE    |   26|          5|    3|         15|
    |m_axi_mem_ARUSER    |   26|          5|    1|          5|
    |m_axi_mem_ARVALID   |   31|          6|    1|          6|
    |m_axi_mem_RREADY    |   26|          5|    1|          5|
    |mem_blk_n_AR        |    9|          2|    1|          2|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  552|        111|  124|        970|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |  36|   0|   36|          0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2_fu_200_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6_fu_278_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8_fu_303_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln1_reg_432                                                                            |  62|   0|   62|          0|
    |trunc_ln2_reg_442                                                                            |  62|   0|   62|          0|
    |trunc_ln9_reg_422                                                                            |  62|   0|   62|          0|
    |trunc_ln_reg_412                                                                             |  62|   0|   62|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        | 288|   0|  288|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|m_axi_mem_AWVALID                 |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_AWREADY                 |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_AWADDR                  |  out|   64|       m_axi|                               mem|       pointer|
|m_axi_mem_AWID                    |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_AWLEN                   |  out|   32|       m_axi|                               mem|       pointer|
|m_axi_mem_AWSIZE                  |  out|    3|       m_axi|                               mem|       pointer|
|m_axi_mem_AWBURST                 |  out|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_AWLOCK                  |  out|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_AWCACHE                 |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_AWPROT                  |  out|    3|       m_axi|                               mem|       pointer|
|m_axi_mem_AWQOS                   |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_AWREGION                |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_AWUSER                  |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_WVALID                  |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_WREADY                  |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_WDATA                   |  out|   32|       m_axi|                               mem|       pointer|
|m_axi_mem_WSTRB                   |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_WLAST                   |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_WID                     |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_WUSER                   |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_ARVALID                 |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_ARREADY                 |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_ARADDR                  |  out|   64|       m_axi|                               mem|       pointer|
|m_axi_mem_ARID                    |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_ARLEN                   |  out|   32|       m_axi|                               mem|       pointer|
|m_axi_mem_ARSIZE                  |  out|    3|       m_axi|                               mem|       pointer|
|m_axi_mem_ARBURST                 |  out|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_ARLOCK                  |  out|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_ARCACHE                 |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_ARPROT                  |  out|    3|       m_axi|                               mem|       pointer|
|m_axi_mem_ARQOS                   |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_ARREGION                |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_ARUSER                  |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RVALID                  |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RREADY                  |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RDATA                   |   in|   32|       m_axi|                               mem|       pointer|
|m_axi_mem_RLAST                   |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RID                     |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RUSER                   |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RRESP                   |   in|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_BVALID                  |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_BREADY                  |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_BRESP                   |   in|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_BID                     |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_BUSER                   |   in|    1|       m_axi|                               mem|       pointer|
|gat_net_scoring_fn_target_fixed   |   in|   64|     ap_none|   gat_net_scoring_fn_target_fixed|        scalar|
|gat_net_scoring_fn_source_fixed   |   in|   64|     ap_none|   gat_net_scoring_fn_source_fixed|        scalar|
|gat_net_linear_proj_weight_fixed  |   in|   64|     ap_none|  gat_net_linear_proj_weight_fixed|        scalar|
|gat_net_skip_proj_weight_fixed    |   in|   64|     ap_none|    gat_net_skip_proj_weight_fixed|        scalar|
|scoring_fn_target_V_0_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_0|         array|
|scoring_fn_target_V_0_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_0|         array|
|scoring_fn_target_V_0_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_0|         array|
|scoring_fn_target_V_0_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_0|         array|
|scoring_fn_target_V_1_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_1|         array|
|scoring_fn_target_V_1_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_1|         array|
|scoring_fn_target_V_1_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_1|         array|
|scoring_fn_target_V_1_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_1|         array|
|scoring_fn_target_V_2_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_2|         array|
|scoring_fn_target_V_2_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_2|         array|
|scoring_fn_target_V_2_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_2|         array|
|scoring_fn_target_V_2_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_2|         array|
|scoring_fn_target_V_3_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_3|         array|
|scoring_fn_target_V_3_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_3|         array|
|scoring_fn_target_V_3_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_3|         array|
|scoring_fn_target_V_3_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_3|         array|
|scoring_fn_target_V_4_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_4|         array|
|scoring_fn_target_V_4_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_4|         array|
|scoring_fn_target_V_4_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_4|         array|
|scoring_fn_target_V_4_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_4|         array|
|scoring_fn_target_V_5_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_5|         array|
|scoring_fn_target_V_5_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_5|         array|
|scoring_fn_target_V_5_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_5|         array|
|scoring_fn_target_V_5_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_5|         array|
|scoring_fn_target_V_6_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_6|         array|
|scoring_fn_target_V_6_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_6|         array|
|scoring_fn_target_V_6_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_6|         array|
|scoring_fn_target_V_6_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_6|         array|
|scoring_fn_target_V_7_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_7|         array|
|scoring_fn_target_V_7_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_7|         array|
|scoring_fn_target_V_7_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_7|         array|
|scoring_fn_target_V_7_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_7|         array|
|scoring_fn_target_V_8_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_8|         array|
|scoring_fn_target_V_8_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_8|         array|
|scoring_fn_target_V_8_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_8|         array|
|scoring_fn_target_V_8_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_8|         array|
|scoring_fn_target_V_9_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_9|         array|
|scoring_fn_target_V_9_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_9|         array|
|scoring_fn_target_V_9_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_9|         array|
|scoring_fn_target_V_9_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_9|         array|
|scoring_fn_target_V_10_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_10|         array|
|scoring_fn_target_V_10_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_10|         array|
|scoring_fn_target_V_10_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_10|         array|
|scoring_fn_target_V_10_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_10|         array|
|scoring_fn_target_V_11_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_11|         array|
|scoring_fn_target_V_11_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_11|         array|
|scoring_fn_target_V_11_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_11|         array|
|scoring_fn_target_V_11_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_11|         array|
|scoring_fn_target_V_12_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_12|         array|
|scoring_fn_target_V_12_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_12|         array|
|scoring_fn_target_V_12_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_12|         array|
|scoring_fn_target_V_12_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_12|         array|
|scoring_fn_target_V_13_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_13|         array|
|scoring_fn_target_V_13_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_13|         array|
|scoring_fn_target_V_13_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_13|         array|
|scoring_fn_target_V_13_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_13|         array|
|scoring_fn_target_V_14_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_14|         array|
|scoring_fn_target_V_14_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_14|         array|
|scoring_fn_target_V_14_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_14|         array|
|scoring_fn_target_V_14_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_14|         array|
|scoring_fn_target_V_15_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_15|         array|
|scoring_fn_target_V_15_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_15|         array|
|scoring_fn_target_V_15_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_15|         array|
|scoring_fn_target_V_15_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_15|         array|
|scoring_fn_source_V_0_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_0|         array|
|scoring_fn_source_V_0_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_0|         array|
|scoring_fn_source_V_0_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_0|         array|
|scoring_fn_source_V_0_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_0|         array|
|scoring_fn_source_V_1_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_1|         array|
|scoring_fn_source_V_1_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_1|         array|
|scoring_fn_source_V_1_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_1|         array|
|scoring_fn_source_V_1_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_1|         array|
|scoring_fn_source_V_2_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_2|         array|
|scoring_fn_source_V_2_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_2|         array|
|scoring_fn_source_V_2_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_2|         array|
|scoring_fn_source_V_2_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_2|         array|
|scoring_fn_source_V_3_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_3|         array|
|scoring_fn_source_V_3_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_3|         array|
|scoring_fn_source_V_3_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_3|         array|
|scoring_fn_source_V_3_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_3|         array|
|scoring_fn_source_V_4_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_4|         array|
|scoring_fn_source_V_4_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_4|         array|
|scoring_fn_source_V_4_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_4|         array|
|scoring_fn_source_V_4_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_4|         array|
|scoring_fn_source_V_5_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_5|         array|
|scoring_fn_source_V_5_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_5|         array|
|scoring_fn_source_V_5_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_5|         array|
|scoring_fn_source_V_5_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_5|         array|
|scoring_fn_source_V_6_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_6|         array|
|scoring_fn_source_V_6_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_6|         array|
|scoring_fn_source_V_6_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_6|         array|
|scoring_fn_source_V_6_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_6|         array|
|scoring_fn_source_V_7_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_7|         array|
|scoring_fn_source_V_7_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_7|         array|
|scoring_fn_source_V_7_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_7|         array|
|scoring_fn_source_V_7_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_7|         array|
|scoring_fn_source_V_8_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_8|         array|
|scoring_fn_source_V_8_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_8|         array|
|scoring_fn_source_V_8_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_8|         array|
|scoring_fn_source_V_8_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_8|         array|
|scoring_fn_source_V_9_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_9|         array|
|scoring_fn_source_V_9_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_9|         array|
|scoring_fn_source_V_9_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_9|         array|
|scoring_fn_source_V_9_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_9|         array|
|scoring_fn_source_V_10_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_10|         array|
|scoring_fn_source_V_10_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_10|         array|
|scoring_fn_source_V_10_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_10|         array|
|scoring_fn_source_V_10_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_10|         array|
|scoring_fn_source_V_11_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_11|         array|
|scoring_fn_source_V_11_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_11|         array|
|scoring_fn_source_V_11_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_11|         array|
|scoring_fn_source_V_11_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_11|         array|
|scoring_fn_source_V_12_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_12|         array|
|scoring_fn_source_V_12_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_12|         array|
|scoring_fn_source_V_12_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_12|         array|
|scoring_fn_source_V_12_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_12|         array|
|scoring_fn_source_V_13_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_13|         array|
|scoring_fn_source_V_13_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_13|         array|
|scoring_fn_source_V_13_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_13|         array|
|scoring_fn_source_V_13_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_13|         array|
|scoring_fn_source_V_14_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_14|         array|
|scoring_fn_source_V_14_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_14|         array|
|scoring_fn_source_V_14_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_14|         array|
|scoring_fn_source_V_14_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_14|         array|
|scoring_fn_source_V_15_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_15|         array|
|scoring_fn_source_V_15_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_15|         array|
|scoring_fn_source_V_15_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_15|         array|
|scoring_fn_source_V_15_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_15|         array|
|linear_proj_weight_V_0_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_0|         array|
|linear_proj_weight_V_0_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_0|         array|
|linear_proj_weight_V_0_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_0|         array|
|linear_proj_weight_V_0_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_0|         array|
|linear_proj_weight_V_1_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_1|         array|
|linear_proj_weight_V_1_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_1|         array|
|linear_proj_weight_V_1_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_1|         array|
|linear_proj_weight_V_1_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_1|         array|
|linear_proj_weight_V_2_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_2|         array|
|linear_proj_weight_V_2_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_2|         array|
|linear_proj_weight_V_2_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_2|         array|
|linear_proj_weight_V_2_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_2|         array|
|linear_proj_weight_V_3_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_3|         array|
|linear_proj_weight_V_3_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_3|         array|
|linear_proj_weight_V_3_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_3|         array|
|linear_proj_weight_V_3_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_3|         array|
|linear_proj_weight_V_4_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_4|         array|
|linear_proj_weight_V_4_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_4|         array|
|linear_proj_weight_V_4_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_4|         array|
|linear_proj_weight_V_4_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_4|         array|
|linear_proj_weight_V_5_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_5|         array|
|linear_proj_weight_V_5_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_5|         array|
|linear_proj_weight_V_5_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_5|         array|
|linear_proj_weight_V_5_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_5|         array|
|linear_proj_weight_V_6_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_6|         array|
|linear_proj_weight_V_6_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_6|         array|
|linear_proj_weight_V_6_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_6|         array|
|linear_proj_weight_V_6_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_6|         array|
|linear_proj_weight_V_7_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_7|         array|
|linear_proj_weight_V_7_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_7|         array|
|linear_proj_weight_V_7_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_7|         array|
|linear_proj_weight_V_7_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_7|         array|
|linear_proj_weight_V_8_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_8|         array|
|linear_proj_weight_V_8_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_8|         array|
|linear_proj_weight_V_8_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_8|         array|
|linear_proj_weight_V_8_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_8|         array|
|skip_proj_weight_V_0_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_0|         array|
|skip_proj_weight_V_0_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_0|         array|
|skip_proj_weight_V_0_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_0|         array|
|skip_proj_weight_V_0_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_0|         array|
|skip_proj_weight_V_1_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_1|         array|
|skip_proj_weight_V_1_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_1|         array|
|skip_proj_weight_V_1_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_1|         array|
|skip_proj_weight_V_1_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_1|         array|
|skip_proj_weight_V_2_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_2|         array|
|skip_proj_weight_V_2_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_2|         array|
|skip_proj_weight_V_2_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_2|         array|
|skip_proj_weight_V_2_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_2|         array|
|skip_proj_weight_V_3_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_3|         array|
|skip_proj_weight_V_3_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_3|         array|
|skip_proj_weight_V_3_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_3|         array|
|skip_proj_weight_V_3_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_3|         array|
|skip_proj_weight_V_4_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_4|         array|
|skip_proj_weight_V_4_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_4|         array|
|skip_proj_weight_V_4_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_4|         array|
|skip_proj_weight_V_4_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_4|         array|
|skip_proj_weight_V_5_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_5|         array|
|skip_proj_weight_V_5_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_5|         array|
|skip_proj_weight_V_5_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_5|         array|
|skip_proj_weight_V_5_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_5|         array|
|skip_proj_weight_V_6_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_6|         array|
|skip_proj_weight_V_6_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_6|         array|
|skip_proj_weight_V_6_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_6|         array|
|skip_proj_weight_V_6_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_6|         array|
|skip_proj_weight_V_7_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_7|         array|
|skip_proj_weight_V_7_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_7|         array|
|skip_proj_weight_V_7_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_7|         array|
|skip_proj_weight_V_7_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_7|         array|
|skip_proj_weight_V_8_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_8|         array|
|skip_proj_weight_V_8_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_8|         array|
|skip_proj_weight_V_8_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_8|         array|
|skip_proj_weight_V_8_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_8|         array|
+----------------------------------+-----+-----+------------+----------------------------------+--------------+

