Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 19:09:19 2025
| Host         : DESKTOP-O22QL9I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file supertop_timing_summary_routed.rpt -pb supertop_timing_summary_routed.pb -rpx supertop_timing_summary_routed.rpx -warn_on_violation
| Design       : supertop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           184         
LUTAR-1    Warning           LUT drives async reset alert                        5           
PDRC-190   Warning           Suboptimally placed synchronized register chain     12          
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-16  Warning           Large setup violation                               186         
TIMING-18  Warning           Missing input or output delay                       20          
XDCB-5     Warning           Runtime inefficient way to find pin objects         5           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                   16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.606     -674.936                    199                16386        0.050        0.000                      0                16368        0.264        0.000                       0                  8271  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                       {0.000 16.500}       33.000          30.303          
pll1/inst/clk_in                                                                                                                                                 {0.000 5.000}        10.000          100.000         
  clk_cpu_pll                                                                                                                                                    {0.000 7.619}        15.238          65.625          
  clk_mem_pll                                                                                                                                                    {0.000 2.500}        5.000           200.000         
    freq_refclk                                                                                                                                                  {0.000 0.833}        1.667           600.000         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 1.667}        3.333           300.000         
        iserdes_clkdiv                                                                                                                                           {0.000 6.667}        13.333          75.000          
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.667}        3.333           300.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 6.667}        13.333          75.000          
    mem_refclk                                                                                                                                                   {0.000 1.667}        3.333           300.000         
      oserdes_clk                                                                                                                                                {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv                                                                                                                                           {0.000 3.333}        6.667           150.000         
      oserdes_clk_1                                                                                                                                              {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 3.333}        6.667           150.000         
      oserdes_clk_2                                                                                                                                              {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 3.333}        6.667           150.000         
      oserdes_clk_3                                                                                                                                              {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 3.333}        6.667           150.000         
    pll_clk3_out                                                                                                                                                 {0.000 3.333}        6.667           150.000         
      clk_pll_i                                                                                                                                                  {0.000 3.333}        6.667           150.000         
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.000         
    sync_pulse                                                                                                                                                   {1.458 4.792}        53.333          18.750          
  clk_sd_pll                                                                                                                                                     {0.000 10.000}       20.000          50.000          
  clkfbout_pll                                                                                                                                                   {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                                                                                                      {0.000 5.000}        10.000          100.000         
tck                                                                                                                                                              {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                            26.188        0.000                      0                  933        0.084        0.000                      0                  933       15.250        0.000                       0                   487  
pll1/inst/clk_in                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_cpu_pll                                                                                                                                                          6.813        0.000                      0                 4570        0.050        0.000                      0                 4570        6.369        0.000                       0                  2878  
  clk_mem_pll                                                                                                                                                          2.049        0.000                      0                  126        0.122        0.000                      0                  126        0.264        0.000                       0                    65  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.270        0.000                       0                     8  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.666        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                11.283        0.000                      0                   33        0.071        0.000                      0                   33        4.517        0.000                       0                     9  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.666        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                              11.192        0.000                      0                   33        0.071        0.000                      0                   33        4.517        0.000                       0                     9  
    mem_refclk                                                                                                                                                         2.173        0.000                      0                    1        0.336        0.000                      0                    1        1.042        0.000                       0                     8  
      oserdes_clk                                                                                                                                                      1.762        0.000                      0                    4        0.411        0.000                      0                    4        1.666        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 5.251        0.000                      0                   36        0.090        0.000                      0                   36        1.183        0.000                       0                    11  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                1.666        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                               5.218        0.000                      0                   48        0.094        0.000                      0                   48        1.183        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    1.755        0.000                      0                    4        0.413        0.000                      0                    4        1.666        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               5.045        0.000                      0                   36        0.092        0.000                      0                   36        1.183        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                                                                                                                                                                1.666        0.000                       0                    11  
        oserdes_clkdiv_3                                                                                                                                               4.968        0.000                      0                   40        0.086        0.000                      0                   40        1.183        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   1.833        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        0.512        0.000                      0                 7409        0.061        0.000                      0                 7409        1.183        0.000                       0                  3114  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     2.083        0.000                       0                     8  
  clk_sd_pll                                                                                                                                                           2.896        0.000                      0                 2433        0.051        0.000                      0                 2433        9.020        0.000                       0                  1430  
  clkfbout_pll                                                                                                                                                                                                                                                                                                     7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                            1.574        0.000                      0                  241        0.216        0.000                      0                  241        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_pll                                                                                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                      13.842        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                 clk_cpu_pll                                                                                                                                                     31.718        0.000                      0                    8                                                                        
clk_pll_i                                                                                                                                                  clk_cpu_pll                                                                                                                                                     -2.605       -2.605                      1                    1        0.357        0.000                      0                    1  
sys_clk_pin                                                                                                                                                clk_cpu_pll                                                                                                                                                     -4.606     -591.418                    134                  134        0.585        0.000                      0                  134  
clk_pll_i                                                                                                                                                  clk_mem_pll                                                                                                                                                     17.180        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk       11.015        0.000                      0                    8       17.526        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       12.195        0.000                      0                    8       16.790        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       1.456        0.000                      0                    1        1.047        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   2.436        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 2.436        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 2.436        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 2.436        0.000                      0                   11        0.095        0.000                      0                   11  
clk_cpu_pll                                                                                                                                                clk_pll_i                                                                                                                                                       -2.107      -80.913                     64                   64        0.056        0.000                      0                   64  
clk_mem_pll                                                                                                                                                clk_pll_i                                                                                                                                                       16.693        0.000                      0                   12        0.138        0.000                      0                   12  
sys_clk_pin                                                                                                                                                clk_sd_pll                                                                                                                                                       4.231        0.000                      0                   22        0.743        0.000                      0                   22  
clk_sd_pll                                                                                                                                                 sys_clk_pin                                                                                                                                                      4.477        0.000                      0                  203        0.178        0.000                      0                  203  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_cpu_pll                                                                                 clk_cpu_pll                                                                                      12.588        0.000                      0                  111        0.346        0.000                      0                  111  
**async_default**                                                                           clk_pll_i                                                                                   clk_pll_i                                                                                         2.511        0.000                      0                    8        1.197        0.000                      0                    8  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.614        0.000                      0                  100        0.304        0.000                      0                  100  
**default**                                                                                 clk_pll_i                                                                                                                                                                                     0.992        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 2.242ns (33.144%)  route 4.522ns (66.856%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.388 - 33.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.626     3.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     4.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.666     5.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.323     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.961     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.326     7.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.041     9.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.855    10.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y79         LUT3 (Prop_lut3_I1_O)        0.332    10.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.505    36.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.385    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.029    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.767    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                 26.188    

Slack (MET) :             26.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 2.242ns (33.185%)  route 4.514ns (66.815%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.388 - 33.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.626     3.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     4.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.666     5.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.323     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.961     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.326     7.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.041     9.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.846    10.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y79         LUT3 (Prop_lut3_I1_O)        0.332    10.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.505    36.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.385    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.031    36.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.769    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                 26.199    

Slack (MET) :             26.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 2.242ns (33.507%)  route 4.449ns (66.493%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.388 - 33.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.626     3.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     4.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.666     5.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.323     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.961     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.326     7.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.041     9.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.781    10.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.332    10.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.505    36.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.385    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X37Y79         FDRE (Setup_fdre_C_D)        0.029    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.767    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                 26.262    

Slack (MET) :             26.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.242ns (33.517%)  route 4.447ns (66.483%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.388 - 33.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.626     3.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     4.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.666     5.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.323     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.961     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.326     7.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.041     9.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.779    10.171    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.332    10.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.505    36.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.385    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X37Y79         FDRE (Setup_fdre_C_D)        0.031    36.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.769    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                 26.266    

Slack (MET) :             26.349ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.242ns (33.940%)  route 4.364ns (66.060%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.388 - 33.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.626     3.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     4.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.666     5.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.323     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.961     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.326     7.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.041     9.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.696    10.088    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y79         LUT3 (Prop_lut3_I1_O)        0.332    10.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.505    36.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.385    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.031    36.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.769    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                 26.349    

Slack (MET) :             26.365ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 2.242ns (34.021%)  route 4.348ns (65.979%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.388 - 33.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.626     3.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     4.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.666     5.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.323     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.961     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.326     7.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.041     9.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.680    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.332    10.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.505    36.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.385    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X37Y79         FDRE (Setup_fdre_C_D)        0.031    36.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.769    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                 26.365    

Slack (MET) :             26.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 2.242ns (34.357%)  route 4.284ns (65.643%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.388 - 33.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.626     3.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     4.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.666     5.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.323     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.961     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.326     7.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.041     9.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.616    10.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I2_O)        0.332    10.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.505    36.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.426    36.814    
                         clock uncertainty           -0.035    36.779    
    SLICE_X38Y81         FDRE (Setup_fdre_C_D)        0.081    36.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 26.520    

Slack (MET) :             26.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.039ns (32.624%)  route 4.211ns (67.376%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 36.389 - 33.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.626     3.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     4.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.666     5.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.323     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.961     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.326     7.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.778     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.807     9.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.506    36.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.385    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X37Y81         FDRE (Setup_fdre_C_D)        0.029    36.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 26.704    

Slack (MET) :             26.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 2.039ns (33.244%)  route 4.094ns (66.756%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.388 - 33.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.626     3.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     4.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.666     5.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.323     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.961     7.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.326     7.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.788     9.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.680     9.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.505    36.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.426    36.814    
                         clock uncertainty           -0.035    36.779    
    SLICE_X38Y81         FDRE (Setup_fdre_C_D)        0.077    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                 26.908    

Slack (MET) :             27.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 0.952ns (18.503%)  route 4.193ns (81.497%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 36.392 - 33.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     4.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.757     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.138     7.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     7.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.010     8.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509    36.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.402    36.794    
                         clock uncertainty           -0.035    36.759    
    SLICE_X37Y83         FDRE (Setup_fdre_C_R)       -0.429    36.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.330    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                 27.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.758%)  route 0.126ns (47.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.570     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.126     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X34Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.840     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.368     1.460    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.054     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[13]
    SLICE_X30Y57         LUT5 (Prop_lut5_I3_O)        0.045     1.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1/O
                         net (fo=1, routed)           0.000     1.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_3
    SLICE_X30Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.839     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X30Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism             -0.392     1.435    
    SLICE_X30Y57         FDCE (Hold_fdce_C_D)         0.121     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.571     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X29Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X29Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.841     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X29Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.404     1.425    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.076     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.405     1.421    
    SLICE_X31Y60         FDCE (Hold_fdce_C_D)         0.075     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X29Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.836     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.403     1.421    
    SLICE_X29Y62         FDPE (Hold_fdpe_C_D)         0.075     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.570     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X31Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.841     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X31Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.405     1.424    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.075     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.569     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X33Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.840     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.405     1.423    
    SLICE_X33Y53         FDPE (Hold_fdpe_C_D)         0.075     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.571     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X29Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X29Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.841     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X29Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.404     1.425    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.075     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.091%)  route 0.328ns (69.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.571     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.328     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X30Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.841     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.368     1.461    
    SLICE_X30Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.091%)  route 0.328ns (69.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.571     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.328     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X30Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.841     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.368     1.461    
    SLICE_X30Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll1/inst/clk_in
  To Clock:  pll1/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll1/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll1/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_pll
  To Clock:  clk_cpu_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        8.192ns  (logic 1.306ns (15.943%)  route 6.886ns (84.057%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 16.921 - 15.238 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.639     1.641    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y50         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=51, routed)          2.526     4.623    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.747 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.951     5.698    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.152     5.850 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.344     7.194    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.326     7.520 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.171     7.691    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.349     9.163    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X24Y35         LUT2 (Prop_lut2_I1_O)        0.124     9.287 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.546     9.833    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X26Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.680    16.921    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X26Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism              0.007    16.928    
                         clock uncertainty           -0.077    16.851    
    SLICE_X26Y35         FDRE (Setup_fdre_C_CE)      -0.205    16.646    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.646    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        8.192ns  (logic 1.306ns (15.943%)  route 6.886ns (84.057%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 16.921 - 15.238 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.639     1.641    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y50         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=51, routed)          2.526     4.623    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.747 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.951     5.698    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.152     5.850 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.344     7.194    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.326     7.520 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.171     7.691    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.349     9.163    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X24Y35         LUT2 (Prop_lut2_I1_O)        0.124     9.287 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.546     9.833    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X26Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.680    16.921    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X26Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism              0.007    16.928    
                         clock uncertainty           -0.077    16.851    
    SLICE_X26Y35         FDRE (Setup_fdre_C_CE)      -0.205    16.646    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         16.646    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        8.192ns  (logic 1.306ns (15.943%)  route 6.886ns (84.057%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 16.921 - 15.238 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.639     1.641    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y50         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=51, routed)          2.526     4.623    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.747 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.951     5.698    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.152     5.850 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.344     7.194    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.326     7.520 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.171     7.691    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.349     9.163    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X24Y35         LUT2 (Prop_lut2_I1_O)        0.124     9.287 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.546     9.833    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X26Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.680    16.921    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X26Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism              0.007    16.928    
                         clock uncertainty           -0.077    16.851    
    SLICE_X26Y35         FDRE (Setup_fdre_C_CE)      -0.205    16.646    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         16.646    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 1.306ns (16.320%)  route 6.696ns (83.680%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 16.921 - 15.238 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.639     1.641    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y50         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=51, routed)          2.526     4.623    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.747 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.951     5.698    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.152     5.850 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.344     7.194    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.326     7.520 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.171     7.691    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.349     9.163    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X24Y35         LUT2 (Prop_lut2_I1_O)        0.124     9.287 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.357     9.644    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X27Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.680    16.921    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X27Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.007    16.928    
                         clock uncertainty           -0.077    16.851    
    SLICE_X27Y35         FDRE (Setup_fdre_C_CE)      -0.205    16.646    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.646    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 1.306ns (16.320%)  route 6.696ns (83.680%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 16.921 - 15.238 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.639     1.641    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y50         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=51, routed)          2.526     4.623    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.747 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.951     5.698    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.152     5.850 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.344     7.194    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.326     7.520 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.171     7.691    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.349     9.163    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X24Y35         LUT2 (Prop_lut2_I1_O)        0.124     9.287 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.357     9.644    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X27Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.680    16.921    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X27Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism              0.007    16.928    
                         clock uncertainty           -0.077    16.851    
    SLICE_X27Y35         FDRE (Setup_fdre_C_CE)      -0.205    16.646    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.646    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 1.306ns (16.320%)  route 6.696ns (83.680%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 16.921 - 15.238 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.639     1.641    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y50         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=51, routed)          2.526     4.623    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.747 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.951     5.698    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.152     5.850 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.344     7.194    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.326     7.520 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.171     7.691    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.349     9.163    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X24Y35         LUT2 (Prop_lut2_I1_O)        0.124     9.287 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.357     9.644    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X27Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.680    16.921    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X27Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism              0.007    16.928    
                         clock uncertainty           -0.077    16.851    
    SLICE_X27Y35         FDRE (Setup_fdre_C_CE)      -0.205    16.646    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         16.646    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 1.306ns (16.324%)  route 6.694ns (83.676%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 16.920 - 15.238 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.639     1.641    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y50         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=51, routed)          2.526     4.623    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.747 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.951     5.698    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.152     5.850 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.344     7.194    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.326     7.520 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.171     7.691    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.349     9.163    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X24Y35         LUT2 (Prop_lut2_I1_O)        0.124     9.287 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.355     9.642    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X24Y34         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.679    16.920    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X24Y34         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.007    16.927    
                         clock uncertainty           -0.077    16.850    
    SLICE_X24Y34         FDRE (Setup_fdre_C_CE)      -0.205    16.645    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         16.645    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 1.306ns (16.324%)  route 6.694ns (83.676%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 16.920 - 15.238 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.639     1.641    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y50         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=51, routed)          2.526     4.623    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.747 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.951     5.698    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.152     5.850 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.344     7.194    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.326     7.520 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.171     7.691    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.349     9.163    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X24Y35         LUT2 (Prop_lut2_I1_O)        0.124     9.287 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.355     9.642    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X24Y34         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.679    16.920    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X24Y34         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.007    16.927    
                         clock uncertainty           -0.077    16.850    
    SLICE_X24Y34         FDRE (Setup_fdre_C_CE)      -0.205    16.645    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         16.645    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 1.306ns (16.324%)  route 6.694ns (83.676%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 16.920 - 15.238 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.639     1.641    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y50         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=51, routed)          2.526     4.623    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.747 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.951     5.698    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.152     5.850 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.344     7.194    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.326     7.520 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.171     7.691    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.349     9.163    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X24Y35         LUT2 (Prop_lut2_I1_O)        0.124     9.287 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.355     9.642    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X24Y34         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.679    16.920    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X24Y34         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.007    16.927    
                         clock uncertainty           -0.077    16.850    
    SLICE_X24Y34         FDRE (Setup_fdre_C_CE)      -0.205    16.645    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         16.645    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        7.861ns  (logic 1.306ns (16.615%)  route 6.555ns (83.385%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 16.921 - 15.238 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.639     1.641    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y50         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=51, routed)          2.526     4.623    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.747 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.951     5.698    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.152     5.850 f  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.344     7.194    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.326     7.520 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.171     7.691    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          1.349     9.163    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X24Y35         LUT2 (Prop_lut2_I1_O)        0.124     9.287 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.215     9.502    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.680    16.921    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X24Y35         FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism              0.007    16.928    
                         clock uncertainty           -0.077    16.851    
    SLICE_X24Y35         FDRE (Setup_fdre_C_CE)      -0.205    16.646    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         16.646    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  7.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.227ns (56.040%)  route 0.178ns (43.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.564     0.566    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X48Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[6]/Q
                         net (fo=2, routed)           0.178     0.872    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_muConfig[4097]_1[6]
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.099     0.971 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[6]_i_1/O
                         net (fo=1, routed)           0.000     0.971    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[6]_i_1_n_0
    SLICE_X53Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.832     0.834    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X53Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[6]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X53Y53         FDRE (Hold_fdre_C_D)         0.092     0.921    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.633     0.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X39Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.262     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y55         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.838     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y55         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.005     0.835    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.507%)  route 0.232ns (55.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.562     0.564    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X53Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[6]/Q
                         net (fo=1, routed)           0.232     0.937    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[6]
    SLICE_X51Y52         LUT3 (Prop_lut3_I1_O)        0.045     0.982 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[6]_i_1/O
                         net (fo=1, routed)           0.000     0.982    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[6]
    SLICE_X51Y52         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.834     0.836    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y52         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.091     0.922    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.958%)  route 0.236ns (59.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.561     0.563    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X54Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.236     0.963    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_do_o[3]
    SLICE_X51Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.832     0.834    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X51Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[2]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.070     0.899    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.658%)  route 0.212ns (50.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.631     0.633    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X46Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     0.797 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[2]/Q
                         net (fo=1, routed)           0.212     1.009    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[2]
    SLICE_X53Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.054 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[2]_i_1/O
                         net (fo=1, routed)           0.000     1.054    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[2]
    SLICE_X53Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.903     0.905    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]/C
                         clock pessimism             -0.008     0.896    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.092     0.988    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.318%)  route 0.312ns (62.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.562     0.564    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X53Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/Q
                         net (fo=1, routed)           0.312     1.017    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[2]
    SLICE_X52Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.062 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.062    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[2]
    SLICE_X52Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.903     0.905    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/C
                         clock pessimism             -0.005     0.900    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.091     0.991    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.303%)  route 0.294ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.569     0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X35Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128     0.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=4, routed)           0.294     0.993    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[26]
    SLICE_X37Y46         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.909     0.911    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y46         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.013     0.919    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.612%)  route 0.240ns (56.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.567     0.569    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[11]/Q
                         net (fo=1, routed)           0.240     0.950    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[11]
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.995 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]_i_1/O
                         net (fo=1, routed)           0.000     0.995    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]
    SLICE_X52Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.833     0.835    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.091     0.921    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.568%)  route 0.221ns (51.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.631     0.633    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X46Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164     0.797 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/Q
                         net (fo=1, routed)           0.221     1.019    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[14]
    SLICE_X52Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.064 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_1/O
                         net (fo=1, routed)           0.000     1.064    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]
    SLICE_X52Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.903     0.905    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/C
                         clock pessimism             -0.008     0.896    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.091     0.987    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.250%)  route 0.259ns (64.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.565     0.567    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X49Y52         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]/Q
                         net (fo=2, routed)           0.259     0.967    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_do_o[7]
    SLICE_X54Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.832     0.834    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X54Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.053     0.882    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_pll
Waveform(ns):       { 0.000 7.619 }
Period(ns):         15.238
Sources:            { pll1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         15.238      12.294     RAMB36_X1Y10     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.238      12.294     RAMB36_X0Y7      u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         15.238      12.294     RAMB36_X0Y7      u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.238      13.083     BUFGCTRL_X0Y2    pll1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.238      13.989     MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X32Y63     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X32Y63     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X32Y63     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X38Y70     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X38Y70     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.238      198.122    MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.619       6.369      SLICE_X38Y55     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_pll
  To Clock:  clk_mem_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.718ns (29.787%)  route 1.692ns (70.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 6.486 - 5.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.637     2.665    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.299     2.964 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.056     4.019    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X47Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.483     6.486    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X47Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.077     6.563    
                         clock uncertainty           -0.066     6.497    
    SLICE_X47Y125        FDRE (Setup_fdre_C_R)       -0.429     6.068    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.718ns (29.787%)  route 1.692ns (70.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 6.486 - 5.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.637     2.665    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.299     2.964 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.056     4.019    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X47Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.483     6.486    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X47Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.077     6.563    
                         clock uncertainty           -0.066     6.497    
    SLICE_X47Y125        FDRE (Setup_fdre_C_R)       -0.429     6.068    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.718ns (29.787%)  route 1.692ns (70.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 6.486 - 5.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.637     2.665    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.299     2.964 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.056     4.019    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X47Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.483     6.486    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X47Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.077     6.563    
                         clock uncertainty           -0.066     6.497    
    SLICE_X47Y125        FDRE (Setup_fdre_C_R)       -0.429     6.068    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.718ns (29.787%)  route 1.692ns (70.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 6.486 - 5.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.637     2.665    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.299     2.964 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.056     4.019    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X47Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.483     6.486    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X47Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.077     6.563    
                         clock uncertainty           -0.066     6.497    
    SLICE_X47Y125        FDRE (Setup_fdre_C_R)       -0.429     6.068    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.718ns (29.787%)  route 1.692ns (70.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 6.486 - 5.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.637     2.665    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.299     2.964 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.056     4.019    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X47Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.483     6.486    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X47Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism              0.077     6.563    
                         clock uncertainty           -0.066     6.497    
    SLICE_X47Y125        FDRE (Setup_fdre_C_R)       -0.429     6.068    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.718ns (34.351%)  route 1.372ns (65.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 6.486 - 5.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.637     2.665    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.299     2.964 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.735     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X46Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.483     6.486    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.077     6.563    
                         clock uncertainty           -0.066     6.497    
    SLICE_X46Y124        FDRE (Setup_fdre_C_R)       -0.524     5.973    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          5.973    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.718ns (34.351%)  route 1.372ns (65.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 6.486 - 5.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.637     2.665    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.299     2.964 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.735     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X46Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.483     6.486    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.077     6.563    
                         clock uncertainty           -0.066     6.497    
    SLICE_X46Y124        FDRE (Setup_fdre_C_R)       -0.524     5.973    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          5.973    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.718ns (34.351%)  route 1.372ns (65.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 6.486 - 5.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.637     2.665    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.299     2.964 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.735     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X46Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.483     6.486    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.077     6.563    
                         clock uncertainty           -0.066     6.497    
    SLICE_X46Y124        FDRE (Setup_fdre_C_R)       -0.524     5.973    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          5.973    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.718ns (34.351%)  route 1.372ns (65.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 6.486 - 5.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.637     2.665    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.299     2.964 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.735     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X47Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.483     6.486    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X47Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.077     6.563    
                         clock uncertainty           -0.066     6.497    
    SLICE_X47Y124        FDRE (Setup_fdre_C_R)       -0.429     6.068    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.718ns (34.351%)  route 1.372ns (65.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 6.486 - 5.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.637     2.665    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.299     2.964 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.735     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X47Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.483     6.486    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X47Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.077     6.563    
                         clock uncertainty           -0.066     6.497    
    SLICE_X47Y124        FDRE (Setup_fdre_C_R)       -0.429     6.068    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  2.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056     0.753    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.823    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.268     0.556    
    SLICE_X33Y124        FDRE (Hold_fdre_C_D)         0.075     0.631    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/Q
                         net (fo=1, routed)           0.101     0.799    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[7]
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.823    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X32Y125        FDRE (Hold_fdre_C_D)         0.076     0.645    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                            (rising edge-triggered cell FDPE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
                            (rising edge-triggered cell FDPE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.598     0.600    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/CLK
    SLICE_X84Y136        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDPE (Prop_fdpe_C_Q)         0.164     0.764 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/Q
                         net (fo=1, routed)           0.051     0.815    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][9]
    SLICE_X85Y136        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.868     0.870    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/CLK
    SLICE_X85Y136        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                         clock pessimism             -0.258     0.613    
    SLICE_X85Y136        FDPE (Hold_fdpe_C_D)         0.046     0.659    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.549     0.551    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X47Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141     0.692 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/Q
                         net (fo=6, routed)           0.109     0.801    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
    SLICE_X46Y125        LUT6 (Prop_lut6_I2_O)        0.045     0.846 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000     0.846    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X46Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.817     0.818    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism             -0.255     0.564    
    SLICE_X46Y125        FDRE (Hold_fdre_C_D)         0.120     0.684    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
                            (rising edge-triggered cell FDPE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.598     0.600    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/CLK
    SLICE_X82Y136        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDPE (Prop_fdpe_C_Q)         0.141     0.741 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/Q
                         net (fo=1, routed)           0.116     0.857    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][2]
    SLICE_X83Y136        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.868     0.870    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/CLK
    SLICE_X83Y136        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                         clock pessimism             -0.258     0.613    
    SLICE_X83Y136        FDPE (Hold_fdpe_C_D)         0.070     0.683    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.549     0.551    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X47Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.141     0.692 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.135     0.827    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X46Y124        LUT6 (Prop_lut6_I1_O)        0.045     0.872 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.872    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in__0[5]
    SLICE_X46Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.817     0.818    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism             -0.255     0.564    
    SLICE_X46Y124        FDRE (Hold_fdre_C_D)         0.121     0.685    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDRE (Prop_fdre_C_Q)         0.141     0.698 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.116     0.814    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X33Y125        LUT4 (Prop_lut4_I2_O)        0.045     0.859 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000     0.859    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X33Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.823    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism             -0.255     0.569    
    SLICE_X33Y125        FDRE (Hold_fdre_C_D)         0.091     0.660    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                            (rising edge-triggered cell FDPE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
                            (rising edge-triggered cell FDPE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.598     0.600    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/CLK
    SLICE_X85Y136        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDPE (Prop_fdpe_C_Q)         0.141     0.741 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/Q
                         net (fo=1, routed)           0.145     0.886    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][13]
    SLICE_X85Y136        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.868     0.870    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/CLK
    SLICE_X85Y136        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X85Y136        FDPE (Hold_fdpe_C_D)         0.075     0.675    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.815%)  route 0.167ns (54.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.556     0.558    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.167     0.865    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X30Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.824    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.063     0.654    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.694%)  route 0.161ns (53.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/Q
                         net (fo=1, routed)           0.161     0.859    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[3]
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.823    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X32Y125        FDRE (Hold_fdre_C_D)         0.075     0.644    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mem_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pll1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    pll1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y124    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y7  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.667       0.418      PLLE2_ADV_X1Y1       u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         1.667       0.418      PHASER_REF_X1Y1      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y7  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.667       0.834      PHASER_REF_X1Y1      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.667       158.333    PLLE2_ADV_X1Y1       u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.833       0.271      PHASER_REF_X1Y1      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         0.833       0.271      PHASER_REF_X1Y1      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y4   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y4   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y6   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y6   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y52  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y52  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y54  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y54  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y55  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y55  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y56  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y56  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y59  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y59  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       11.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.283ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.796    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.221 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.750    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    17.033    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 11.283    

Slack (MET) :             11.284ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.796    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.221 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.749    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    17.033    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 11.284    

Slack (MET) :             11.284ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.796    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.221 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.749    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    17.033    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 11.284    

Slack (MET) :             11.284ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.796    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.221 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.749    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    17.033    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 11.284    

Slack (MET) :             11.327ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.801ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.801    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.226 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.755    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    17.082    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                 11.327    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.801ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.801    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.226 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.754    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.522    17.082    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                 11.328    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.801ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.801    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.226 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.754    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.522    17.082    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                 11.328    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.801ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.801    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.226 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.754    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.522    17.082    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                 11.328    

Slack (MET) :             11.335ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     4.794    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.219 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.748    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    17.083    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 11.335    

Slack (MET) :             11.336ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     4.794    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.219 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.747    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    17.083    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 11.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.433 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.433    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.362    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.538    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.668 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.339    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.538    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.668 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.339    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.538    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.668 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.879    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.339    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.538    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.668 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     2.879    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.339    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.536    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.666 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.329    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.536    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.666 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.329    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.535    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y55         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.665 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.875    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.327    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.535    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y55         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.665 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.875    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     2.327    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.536    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.666 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.877    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.329    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         13.333      8.333      IN_FIFO_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y52  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y54  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y55  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y56  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y59  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y60  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y61  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y62  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y75  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y75  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y76  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y76  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y77  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y77  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y79  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y79  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y80  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y80  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       11.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.192ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.425ns (38.045%)  route 0.692ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     4.758    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.183 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.692     5.875    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.524    17.067    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.067    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                 11.192    

Slack (MET) :             11.306ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.185 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    17.020    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 11.306    

Slack (MET) :             11.307ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.185 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.713    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    17.020    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.307    

Slack (MET) :             11.307ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.185 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.713    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    17.020    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.307    

Slack (MET) :             11.307ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.185 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.713    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    17.020    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.307    

Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.185 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.544    17.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.185 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.713    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.544    17.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.334    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.185 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.713    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.544    17.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.334    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.185 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.713    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.544    17.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.334    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.425ns (43.593%)  route 0.550ns (56.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     4.758    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.183 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.550     5.733    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.524    17.067    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.067    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                 11.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.425    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.354    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.524    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.654 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.864    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.331    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.524    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.654 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.864    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.331    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.524    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.654 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.865    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.331    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.524    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.654 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     2.865    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.331    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.522    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.652 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.321    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.522    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.652 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.321    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     2.521    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.651 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.861    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.319    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     2.521    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.651 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.861    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     2.319    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.522    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.652 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.863    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.321    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         13.333      8.333      IN_FIFO_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y75  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y76  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y77  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y79  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y80  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y83  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y84  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y85  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        2.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mem_refclk rise@3.333ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 5.550 - 3.333 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     2.375    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     2.997 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     3.468    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     5.550    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.159     5.709    
                         clock uncertainty           -0.056     5.653    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011     5.642    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  2.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     0.811    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     1.124 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     1.270    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     1.103    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.292     0.811    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     0.934    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         3.333       1.858      PHY_CONTROL_X1Y1     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         3.333       2.084      PLLE2_ADV_X1Y1       u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       3.333       156.667    PLLE2_ADV_X1Y1       u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.667       1.104      PHASER_IN_PHY_X1Y4   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.667       1.104      PHASER_IN_PHY_X1Y4   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.667       1.104      PHASER_IN_PHY_X1Y6   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.667       1.104      PHASER_IN_PHY_X1Y6   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 9.321 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.417 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.892    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     9.321    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.274     9.595    
                         clock uncertainty           -0.056     9.539    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.885     8.654    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 9.321 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     6.405 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     6.873    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     9.321    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.274     9.595    
                         clock uncertainty           -0.056     9.539    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.834     8.705    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 9.321 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     6.405 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     6.873    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     9.321    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.274     9.595    
                         clock uncertainty           -0.056     9.539    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.834     8.705    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 9.321 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.417 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.892    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     9.321    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.274     9.595    
                         clock uncertainty           -0.056     9.539    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.788     8.751    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     4.128 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     4.278    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.347    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.387     3.960    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.093     3.867    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           4.278    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     4.128 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     4.279    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.347    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.387     3.960    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.093     3.867    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.133 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.293    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.347    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.387     3.960    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.113     3.847    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.847    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.133 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.293    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.347    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.387     3.960    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.113     3.847    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.847    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y52  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y53  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y54  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y55  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y56  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y59  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y60  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y61  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y62  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y57  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        5.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y59         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.552    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y59         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.552    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y59         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.552    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     6.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y59         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.552    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y55         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.554    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y55         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.554    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y55         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.554    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y56         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.554    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y56         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.554    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y56         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.554    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.311 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.462    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y53         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.371    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.311 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.462    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y53         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.371    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.311 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     3.462    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y53         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.371    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.311 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.463    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y53         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.371    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.465    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y62         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.353    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.372    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.465    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y62         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.353    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.372    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.465    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y62         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.353    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.372    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.466    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X1Y62         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.353    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.372    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     3.465    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y52         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.371    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     3.465    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y52         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.371    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.667       1.667      OUT_FIFO_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y52   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y53   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y54   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y55   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y56   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y59   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y60   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y61   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y62   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y63  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y69  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y70  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y64  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y65  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y66  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y67  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y68  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y71  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y72  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.489     6.310    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.529    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.529    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.529    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y70         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.529    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y70         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.529    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y70         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.529    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y71         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.529    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y71         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.529    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y71         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.529    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[6]
                         net (fo=1, routed)           0.467     6.288    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.529    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  5.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.304 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.455    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y65         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.360    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.304 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.455    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y65         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.360    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.304 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     3.455    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y65         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.360    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.304 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.456    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y65         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.360    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.307 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.458    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.342    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.307 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.458    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.342    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.307 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.458    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.342    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.307 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.459    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.342    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.361    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.307 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     3.458    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y64         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.360    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.307 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     3.458    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y64         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.360    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.667       1.667      OUT_FIFO_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y63   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y69   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y70   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y64   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y65   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y66   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y67   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y68   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y71   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 9.314 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.417 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.892    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     9.314    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.274     9.588    
                         clock uncertainty           -0.056     9.532    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.885     8.647    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 9.314 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     6.405 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     6.873    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     9.314    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.274     9.588    
                         clock uncertainty           -0.056     9.532    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.834     8.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 9.314 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     6.405 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     6.873    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     9.314    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.274     9.588    
                         clock uncertainty           -0.056     9.532    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.834     8.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 9.314 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.417 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.892    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     9.314    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.274     9.588    
                         clock uncertainty           -0.056     9.532    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.788     8.744    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     4.128 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     4.278    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.345    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.387     3.958    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.093     3.865    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.865    
                         arrival time                           4.278    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     4.128 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     4.279    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.345    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.387     3.958    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.093     3.865    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.865    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.133 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.293    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.345    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.387     3.958    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.113     3.845    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.133 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.293    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.345    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.387     3.958    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.113     3.845    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y75  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y76  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y77  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y79  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y80  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y83  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y84  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y85  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y86  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y81  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        5.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.674ns (50.019%)  route 0.673ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 11.997 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.673     6.506    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y77         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407    11.997    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.232    
                         clock uncertainty           -0.056    12.176    
    OLOGIC_X1Y77         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.551    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.674ns (57.744%)  route 0.493ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 11.997 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                         net (fo=1, routed)           0.493     6.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y75         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407    11.997    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.232    
                         clock uncertainty           -0.056    12.176    
    OLOGIC_X1Y75         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.551    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y83         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.547    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y83         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.547    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y83         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.547    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     6.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y83         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.547    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 11.995 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y79         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.995    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.230    
                         clock uncertainty           -0.056    12.174    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 11.995 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y79         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.995    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.230    
                         clock uncertainty           -0.056    12.174    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 11.995 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y79         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.995    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.230    
                         clock uncertainty           -0.056    12.174    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 11.995 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     5.832 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     6.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y80         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.995    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.230    
                         clock uncertainty           -0.056    12.174    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.311 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.462    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y77         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.311 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.462    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y77         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.311 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.463    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y77         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.465    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y86         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.351    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.370    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.465    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y86         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.351    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.370    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.465    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y86         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.351    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.370    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.466    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X1Y86         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.351    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.370    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     3.465    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y76         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     3.465    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y76         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     3.314 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     3.465    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y76         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.667       1.667      OUT_FIFO_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y75   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y76   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y77   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y79   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y80   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y83   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y84   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y85   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y86   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y93  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y94  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y89  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y90  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y91  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y92  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y95  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y99  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y97  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y98  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        4.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.674ns (46.802%)  route 0.766ns (53.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[3]
                         net (fo=1, routed)           0.766     6.587    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[23]
    OLOGIC_X1Y99         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.237    
                         clock uncertainty           -0.056    12.181    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.556    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.674ns (46.835%)  route 0.765ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[2]
                         net (fo=1, routed)           0.765     6.586    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[22]
    OLOGIC_X1Y99         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.237    
                         clock uncertainty           -0.056    12.181    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.556    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.674ns (46.998%)  route 0.760ns (53.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[1]
                         net (fo=1, routed)           0.760     6.581    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[21]
    OLOGIC_X1Y99         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.237    
                         clock uncertainty           -0.056    12.181    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.556    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.674ns (49.831%)  route 0.679ns (50.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[0]
                         net (fo=1, routed)           0.679     6.500    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[20]
    OLOGIC_X1Y99         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.237    
                         clock uncertainty           -0.056    12.181    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.556    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X1Y93         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.552    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[33]
    OLOGIC_X1Y93         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.552    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[35]
    OLOGIC_X1Y93         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.552    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y94         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.552    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y94         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.552    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     5.821 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     6.289    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y94         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.552    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.304 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.455    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y89         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.349    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.304 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.455    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y89         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.349    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.304 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     3.455    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[3]
    OLOGIC_X1Y89         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.349    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.304 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.456    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X1Y89         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.349    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.307 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.458    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[29]
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.307 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.458    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[30]
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.307 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.458    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[31]
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.307 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.459    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[28]
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[1])
                                                      0.143     3.309 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[1]
                         net (fo=1, routed)           0.150     3.460    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y97         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                      0.143     3.309 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[2]
                         net (fo=1, routed)           0.150     3.460    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y97         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.369    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.667       1.667      OUT_FIFO_X1Y7  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y93   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y94   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y89   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y90   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y91   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y92   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y95   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y99   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y97   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y7  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y7  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y7  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y7  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         6.667       4.511      BUFHCE_X1Y12     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         6.667       5.418      PLLE2_ADV_X1Y1   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.667       93.333     MMCME2_ADV_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y1   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.333       1.833      MMCME2_ADV_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.333       1.833      MMCME2_ADV_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.333       1.833      MMCME2_ADV_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.333       1.833      MMCME2_ADV_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_mask_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.456ns (8.199%)  route 5.106ns (91.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 10.446 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         5.106     9.622    u_mig_example_top/mem_ex/ui_clk_sync_rst
    SLICE_X79Y69         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_mask_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.586    10.446    u_mig_example_top/mem_ex/ui_clk
    SLICE_X79Y69         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_mask_reg[0]/C
                         clock pessimism              0.169    10.615    
                         clock uncertainty           -0.052    10.563    
    SLICE_X79Y69         FDRE (Setup_fdre_C_R)       -0.429    10.134    u_mig_example_top/mem_ex/mem_wdf_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.456ns (8.218%)  route 5.093ns (91.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 10.444 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         5.093     9.609    u_mig_example_top/mem_ex/ui_clk_sync_rst
    SLICE_X77Y68         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.584    10.444    u_mig_example_top/mem_ex/ui_clk
    SLICE_X77Y68         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[39]/C
                         clock pessimism              0.169    10.613    
                         clock uncertainty           -0.052    10.561    
    SLICE_X77Y68         FDRE (Setup_fdre_C_R)       -0.429    10.132    u_mig_example_top/mem_ex/mem_wdf_data_reg[39]
  -------------------------------------------------------------------
                         required time                         10.132    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.456ns (8.363%)  route 4.996ns (91.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 10.447 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         4.996     9.512    u_mig_example_top/mem_ex/ui_clk_sync_rst
    SLICE_X76Y66         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.587    10.447    u_mig_example_top/mem_ex/ui_clk
    SLICE_X76Y66         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[63]/C
                         clock pessimism              0.169    10.616    
                         clock uncertainty           -0.052    10.564    
    SLICE_X76Y66         FDRE (Setup_fdre_C_R)       -0.524    10.040    u_mig_example_top/mem_ex/mem_wdf_data_reg[63]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.456ns (8.269%)  route 5.059ns (91.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 10.447 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         5.059     9.575    u_mig_example_top/mem_ex/ui_clk_sync_rst
    SLICE_X73Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.587    10.447    u_mig_example_top/mem_ex/ui_clk
    SLICE_X73Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[2]/C
                         clock pessimism              0.169    10.616    
                         clock uncertainty           -0.052    10.564    
    SLICE_X73Y63         FDRE (Setup_fdre_C_R)       -0.429    10.135    u_mig_example_top/mem_ex/mem_wdf_data_reg[2]
  -------------------------------------------------------------------
                         required time                         10.135    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.456ns (8.269%)  route 5.059ns (91.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 10.447 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         5.059     9.575    u_mig_example_top/mem_ex/ui_clk_sync_rst
    SLICE_X73Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.587    10.447    u_mig_example_top/mem_ex/ui_clk
    SLICE_X73Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[4]/C
                         clock pessimism              0.169    10.616    
                         clock uncertainty           -0.052    10.564    
    SLICE_X73Y63         FDRE (Setup_fdre_C_R)       -0.429    10.135    u_mig_example_top/mem_ex/mem_wdf_data_reg[4]
  -------------------------------------------------------------------
                         required time                         10.135    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.456ns (8.269%)  route 5.059ns (91.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 10.447 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         5.059     9.575    u_mig_example_top/mem_ex/ui_clk_sync_rst
    SLICE_X73Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.587    10.447    u_mig_example_top/mem_ex/ui_clk
    SLICE_X73Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[57]/C
                         clock pessimism              0.169    10.616    
                         clock uncertainty           -0.052    10.564    
    SLICE_X73Y63         FDRE (Setup_fdre_C_R)       -0.429    10.135    u_mig_example_top/mem_ex/mem_wdf_data_reg[57]
  -------------------------------------------------------------------
                         required time                         10.135    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.456ns (8.269%)  route 5.059ns (91.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 10.447 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         5.059     9.575    u_mig_example_top/mem_ex/ui_clk_sync_rst
    SLICE_X73Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.587    10.447    u_mig_example_top/mem_ex/ui_clk
    SLICE_X73Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[6]/C
                         clock pessimism              0.169    10.616    
                         clock uncertainty           -0.052    10.564    
    SLICE_X73Y63         FDRE (Setup_fdre_C_R)       -0.429    10.135    u_mig_example_top/mem_ex/mem_wdf_data_reg[6]
  -------------------------------------------------------------------
                         required time                         10.135    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.456ns (8.416%)  route 4.962ns (91.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 10.446 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         4.962     9.478    u_mig_example_top/mem_ex/ui_clk_sync_rst
    SLICE_X74Y67         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.586    10.446    u_mig_example_top/mem_ex/ui_clk
    SLICE_X74Y67         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[52]/C
                         clock pessimism              0.169    10.615    
                         clock uncertainty           -0.052    10.563    
    SLICE_X74Y67         FDRE (Setup_fdre_C_R)       -0.524    10.039    u_mig_example_top/mem_ex/mem_wdf_data_reg[52]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.456ns (8.416%)  route 4.962ns (91.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 10.446 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         4.962     9.478    u_mig_example_top/mem_ex/ui_clk_sync_rst
    SLICE_X74Y67         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.586    10.446    u_mig_example_top/mem_ex/ui_clk
    SLICE_X74Y67         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[54]/C
                         clock pessimism              0.169    10.615    
                         clock uncertainty           -0.052    10.563    
    SLICE_X74Y67         FDRE (Setup_fdre_C_R)       -0.524    10.039    u_mig_example_top/mem_ex/mem_wdf_data_reg[54]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.456ns (8.416%)  route 4.962ns (91.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 10.446 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         4.962     9.478    u_mig_example_top/mem_ex/ui_clk_sync_rst
    SLICE_X74Y67         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.586    10.446    u_mig_example_top/mem_ex/ui_clk
    SLICE_X74Y67         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[55]/C
                         clock pessimism              0.169    10.615    
                         clock uncertainty           -0.052    10.563    
    SLICE_X74Y67         FDRE (Setup_fdre_C_R)       -0.524    10.039    u_mig_example_top/mem_ex/mem_wdf_data_reg[55]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  0.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.595     1.335    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/CLK
    SLICE_X89Y71         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.141     1.476 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]/Q
                         net (fo=3, routed)           0.080     1.556    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/DIA0
    SLICE_X88Y71         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.865     1.899    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/WCLK
    SLICE_X88Y71         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.551     1.348    
    SLICE_X88Y71         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.495    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.592     1.332    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X83Y76         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=51, routed)          0.192     1.665    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.860     1.894    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA/CLK
                         clock pessimism             -0.550     1.344    
    SLICE_X84Y75         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.598    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.592     1.332    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X83Y76         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=51, routed)          0.192     1.665    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.860     1.894    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1/CLK
                         clock pessimism             -0.550     1.344    
    SLICE_X84Y75         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.598    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.592     1.332    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X83Y76         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=51, routed)          0.192     1.665    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.860     1.894    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB/CLK
                         clock pessimism             -0.550     1.344    
    SLICE_X84Y75         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.598    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.592     1.332    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X83Y76         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=51, routed)          0.192     1.665    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.860     1.894    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1/CLK
                         clock pessimism             -0.550     1.344    
    SLICE_X84Y75         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.598    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.592     1.332    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X83Y76         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=51, routed)          0.192     1.665    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.860     1.894    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC/CLK
                         clock pessimism             -0.550     1.344    
    SLICE_X84Y75         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.598    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.592     1.332    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X83Y76         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=51, routed)          0.192     1.665    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.860     1.894    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X84Y75         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1/CLK
                         clock pessimism             -0.550     1.344    
    SLICE_X84Y75         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.598    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.592     1.332    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X83Y76         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=51, routed)          0.192     1.665    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X84Y75         RAMS32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.860     1.894    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X84Y75         RAMS32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD/CLK
                         clock pessimism             -0.550     1.344    
    SLICE_X84Y75         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.598    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.592     1.332    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X83Y76         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=51, routed)          0.192     1.665    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X84Y75         RAMS32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.860     1.894    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X84Y75         RAMS32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD_D1/CLK
                         clock pessimism             -0.550     1.344    
    SLICE_X84Y75         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.598    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.920%)  route 0.221ns (61.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.601     1.341    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y65         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_fdre_C_Q)         0.141     1.482 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=67, routed)          0.221     1.703    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17/ADDRD2
    SLICE_X84Y64         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.871     1.905    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17/WCLK
    SLICE_X84Y64         RAMD32                                       r  u_mig_example_top/mem_ex/mig1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.528     1.377    
    SLICE_X84Y64         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.631    u_mig_example_top/mem_ex/mig1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         6.667       1.667      IN_FIFO_X1Y4      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         6.667       1.667      OUT_FIFO_X1Y4     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         6.667       1.667      OUT_FIFO_X1Y5     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         6.667       1.667      IN_FIFO_X1Y6      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         6.667       1.667      OUT_FIFO_X1Y6     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         6.667       1.667      OUT_FIFO_X1Y7     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         6.667       3.717      PHY_CONTROL_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         6.667       4.307      IDELAY_X1Y52      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         6.667       4.307      IDELAY_X1Y54      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         6.667       4.307      IDELAY_X1Y55      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.667       93.333     MMCME2_ADV_X1Y1   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y1   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y4      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y4      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y6      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y6      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y4      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y4      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y6      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y6      u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6     u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.458 4.792 }
Period(ns):         53.333
Sources:            { u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         53.333      52.084     PLLE2_ADV_X1Y1       u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       53.333      106.667    PLLE2_ADV_X1Y1       u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y4   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y4   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y4  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y5  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y6   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y6   u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y6  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_sd_pll
  To Clock:  clk_sd_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        16.981ns  (logic 10.141ns (59.719%)  route 6.840ns (40.281%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.607     1.609    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X57Y77         FDRE                                         r  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     2.028 f  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/Q
                         net (fo=2, routed)           0.684     2.713    u_fpga_top/u_sd_file_reader/sector_content_reg_n_0_[86][7]
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.296     3.009 f  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3/O
                         net (fo=1, routed)           0.402     3.411    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124     3.535 r  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2/O
                         net (fo=36, routed)          1.395     4.931    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.055 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13/O
                         net (fo=1, routed)           0.866     5.921    u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.036     9.957 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.959    u_fpga_top/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.477 r  u_fpga_top/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.916    12.393    u_fpga_top/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.517    u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.067 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.415 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.781    14.196    u_fpga_top/u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.303    14.499 r  u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    14.499    u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.031 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.031    u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.365 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.665    16.030    u_fpga_top/u_sd_file_reader/read_sector_no13_in[26]
    SLICE_X56Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    16.613 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.613    u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.832 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[31]_i_20/O[0]
                         net (fo=1, routed)           0.675    17.506    u_fpga_top/u_sd_file_reader/read_sector_no04_out[28]
    SLICE_X49Y75         LUT5 (Prop_lut5_I2_O)        0.295    17.801 r  u_fpga_top/u_sd_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.453    18.255    u_fpga_top/u_sd_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.124    18.379 r  u_fpga_top/u_sd_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    18.379    u_fpga_top/u_sd_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X47Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    18.591 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    18.591    u_fpga_top/u_sd_file_reader/read_sector_no[28]
    SLICE_X47Y74         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.493    21.496    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X47Y74         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.007    21.503    
                         clock uncertainty           -0.081    21.422    
    SLICE_X47Y74         FDCE (Setup_fdce_C_D)        0.064    21.486    u_fpga_top/u_sd_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                         -18.591    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        16.847ns  (logic 10.178ns (60.415%)  route 6.669ns (39.585%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 21.497 - 20.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.607     1.609    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X57Y77         FDRE                                         r  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     2.028 f  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/Q
                         net (fo=2, routed)           0.684     2.713    u_fpga_top/u_sd_file_reader/sector_content_reg_n_0_[86][7]
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.296     3.009 f  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3/O
                         net (fo=1, routed)           0.402     3.411    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124     3.535 r  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2/O
                         net (fo=36, routed)          1.395     4.931    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.055 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13/O
                         net (fo=1, routed)           0.866     5.921    u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.036     9.957 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.959    u_fpga_top/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.477 r  u_fpga_top/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.916    12.393    u_fpga_top/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.517    u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.067 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.415 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.781    14.196    u_fpga_top/u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.303    14.499 r  u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    14.499    u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.031 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.031    u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.253 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.517    15.770    u_fpga_top/u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.299    16.069 r  u_fpga_top/u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    16.069    u_fpga_top/u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.712 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.612    17.324    u_fpga_top/u_sd_file_reader/read_sector_no04_out[27]
    SLICE_X50Y73         LUT5 (Prop_lut5_I2_O)        0.307    17.631 r  u_fpga_top/u_sd_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.492    18.123    u_fpga_top/u_sd_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I4_O)        0.124    18.247 r  u_fpga_top/u_sd_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    18.247    u_fpga_top/u_sd_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X50Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    18.456 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    18.456    u_fpga_top/u_sd_file_reader/read_sector_no[27]
    SLICE_X50Y72         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.494    21.497    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X50Y72         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.007    21.504    
                         clock uncertainty           -0.081    21.423    
    SLICE_X50Y72         FDCE (Setup_fdce_C_D)        0.113    21.536    u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         21.536    
                         arrival time                         -18.456    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        16.769ns  (logic 10.256ns (61.162%)  route 6.513ns (38.838%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.607     1.609    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X57Y77         FDRE                                         r  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     2.028 f  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/Q
                         net (fo=2, routed)           0.684     2.713    u_fpga_top/u_sd_file_reader/sector_content_reg_n_0_[86][7]
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.296     3.009 f  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3/O
                         net (fo=1, routed)           0.402     3.411    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124     3.535 r  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2/O
                         net (fo=36, routed)          1.395     4.931    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.055 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13/O
                         net (fo=1, routed)           0.866     5.921    u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.036     9.957 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.959    u_fpga_top/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.477 r  u_fpga_top/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.916    12.393    u_fpga_top/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.517    u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.067 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.415 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.781    14.196    u_fpga_top/u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.303    14.499 r  u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    14.499    u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.031 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.031    u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.365 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.665    16.030    u_fpga_top/u_sd_file_reader/read_sector_no13_in[26]
    SLICE_X56Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    16.613 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.613    u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.936 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[31]_i_20/O[1]
                         net (fo=1, routed)           0.498    17.433    u_fpga_top/u_sd_file_reader/read_sector_no04_out[29]
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.306    17.739 r  u_fpga_top/u_sd_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.303    18.042    u_fpga_top/u_sd_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.124    18.166 r  u_fpga_top/u_sd_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    18.166    u_fpga_top/u_sd_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    18.378 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    18.378    u_fpga_top/u_sd_file_reader/read_sector_no[29]
    SLICE_X49Y74         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.493    21.496    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X49Y74         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.007    21.503    
                         clock uncertainty           -0.081    21.422    
    SLICE_X49Y74         FDCE (Setup_fdce_C_D)        0.064    21.486    u_fpga_top/u_sd_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                         -18.378    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        16.743ns  (logic 10.110ns (60.383%)  route 6.633ns (39.617%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.607     1.609    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X57Y77         FDRE                                         r  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     2.028 f  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/Q
                         net (fo=2, routed)           0.684     2.713    u_fpga_top/u_sd_file_reader/sector_content_reg_n_0_[86][7]
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.296     3.009 f  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3/O
                         net (fo=1, routed)           0.402     3.411    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124     3.535 r  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2/O
                         net (fo=36, routed)          1.395     4.931    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.055 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13/O
                         net (fo=1, routed)           0.866     5.921    u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.036     9.957 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.959    u_fpga_top/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.477 r  u_fpga_top/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.916    12.393    u_fpga_top/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.517    u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.067 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.415 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.781    14.196    u_fpga_top/u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.303    14.499 r  u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    14.499    u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.031 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.031    u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.253 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.517    15.770    u_fpga_top/u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.299    16.069 r  u_fpga_top/u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    16.069    u_fpga_top/u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.647 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.639    17.285    u_fpga_top/u_sd_file_reader/read_sector_no04_out[26]
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.301    17.586 r  u_fpga_top/u_sd_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.430    18.016    u_fpga_top/u_sd_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.124    18.140 r  u_fpga_top/u_sd_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    18.140    u_fpga_top/u_sd_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X44Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    18.352 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    18.352    u_fpga_top/u_sd_file_reader/read_sector_no[26]
    SLICE_X44Y72         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.498    21.501    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X44Y72         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.007    21.508    
                         clock uncertainty           -0.081    21.427    
    SLICE_X44Y72         FDCE (Setup_fdce_C_D)        0.064    21.491    u_fpga_top/u_sd_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         21.491    
                         arrival time                         -18.352    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        16.740ns  (logic 10.249ns (61.226%)  route 6.491ns (38.774%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.607     1.609    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X57Y77         FDRE                                         r  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     2.028 f  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/Q
                         net (fo=2, routed)           0.684     2.713    u_fpga_top/u_sd_file_reader/sector_content_reg_n_0_[86][7]
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.296     3.009 f  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3/O
                         net (fo=1, routed)           0.402     3.411    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124     3.535 r  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2/O
                         net (fo=36, routed)          1.395     4.931    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.055 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13/O
                         net (fo=1, routed)           0.866     5.921    u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.036     9.957 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.959    u_fpga_top/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.477 r  u_fpga_top/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.916    12.393    u_fpga_top/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.517    u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.067 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.415 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.781    14.196    u_fpga_top/u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.303    14.499 r  u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    14.499    u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.031 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.031    u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.365 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.665    16.030    u_fpga_top/u_sd_file_reader/read_sector_no13_in[26]
    SLICE_X56Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    16.613 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.613    u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.928 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[31]_i_20/O[3]
                         net (fo=1, routed)           0.473    17.401    u_fpga_top/u_sd_file_reader/read_sector_no04_out[31]
    SLICE_X50Y73         LUT5 (Prop_lut5_I2_O)        0.307    17.708 r  u_fpga_top/u_sd_file_reader/read_sector_no[31]_i_10/O
                         net (fo=1, routed)           0.305    18.013    u_fpga_top/u_sd_file_reader/read_sector_no[31]_i_10_n_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I4_O)        0.124    18.137 r  u_fpga_top/u_sd_file_reader/read_sector_no[31]_i_5/O
                         net (fo=1, routed)           0.000    18.137    u_fpga_top/u_sd_file_reader/read_sector_no[31]_i_5_n_0
    SLICE_X47Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    18.349 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    18.349    u_fpga_top/u_sd_file_reader/read_sector_no[31]
    SLICE_X47Y73         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.495    21.498    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X47Y73         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.007    21.505    
                         clock uncertainty           -0.081    21.424    
    SLICE_X47Y73         FDCE (Setup_fdce_C_D)        0.064    21.488    u_fpga_top/u_sd_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         21.488    
                         arrival time                         -18.349    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        16.659ns  (logic 10.167ns (61.032%)  route 6.492ns (38.969%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.607     1.609    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X57Y77         FDRE                                         r  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     2.028 f  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/Q
                         net (fo=2, routed)           0.684     2.713    u_fpga_top/u_sd_file_reader/sector_content_reg_n_0_[86][7]
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.296     3.009 f  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3/O
                         net (fo=1, routed)           0.402     3.411    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124     3.535 r  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2/O
                         net (fo=36, routed)          1.395     4.931    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.055 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13/O
                         net (fo=1, routed)           0.866     5.921    u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.036     9.957 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.959    u_fpga_top/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.477 r  u_fpga_top/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.916    12.393    u_fpga_top/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.517    u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.067 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.415 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.781    14.196    u_fpga_top/u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.303    14.499 r  u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    14.499    u_fpga_top/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.031 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.031    u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.365 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.665    16.030    u_fpga_top/u_sd_file_reader/read_sector_no13_in[26]
    SLICE_X56Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    16.613 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.613    u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.852 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[31]_i_20/O[2]
                         net (fo=1, routed)           0.621    17.472    u_fpga_top/u_sd_file_reader/read_sector_no04_out[30]
    SLICE_X48Y73         LUT5 (Prop_lut5_I2_O)        0.301    17.773 r  u_fpga_top/u_sd_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.159    17.932    u_fpga_top/u_sd_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I4_O)        0.124    18.056 r  u_fpga_top/u_sd_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    18.056    u_fpga_top/u_sd_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    18.268 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    18.268    u_fpga_top/u_sd_file_reader/read_sector_no[30]
    SLICE_X48Y73         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.495    21.498    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X48Y73         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.007    21.505    
                         clock uncertainty           -0.081    21.424    
    SLICE_X48Y73         FDCE (Setup_fdce_C_D)        0.064    21.488    u_fpga_top/u_sd_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         21.488    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        16.614ns  (logic 9.870ns (59.407%)  route 6.744ns (40.593%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=2 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.607     1.609    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X57Y77         FDRE                                         r  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     2.028 f  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/Q
                         net (fo=2, routed)           0.684     2.713    u_fpga_top/u_sd_file_reader/sector_content_reg_n_0_[86][7]
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.296     3.009 f  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3/O
                         net (fo=1, routed)           0.402     3.411    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124     3.535 r  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2/O
                         net (fo=36, routed)          1.395     4.931    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.055 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13/O
                         net (fo=1, routed)           0.866     5.921    u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.036     9.957 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.959    u_fpga_top/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.477 r  u_fpga_top/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.916    12.393    u_fpga_top/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.517    u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.157 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1/O[3]
                         net (fo=8, routed)           0.792    13.949    u_fpga_top/u_sd_file_reader/read_sector_no07_out[19]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.306    14.255 r  u_fpga_top/u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    14.255    u_fpga_top/u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.656 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.990 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.655    15.645    u_fpga_top/u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X56Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    16.228 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.228    u_fpga_top/u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.551 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.586    17.136    u_fpga_top/u_sd_file_reader/read_sector_no04_out[25]
    SLICE_X50Y73         LUT5 (Prop_lut5_I2_O)        0.306    17.442 r  u_fpga_top/u_sd_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.446    17.888    u_fpga_top/u_sd_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I4_O)        0.124    18.012 r  u_fpga_top/u_sd_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    18.012    u_fpga_top/u_sd_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X48Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    18.224 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    18.224    u_fpga_top/u_sd_file_reader/read_sector_no[25]
    SLICE_X48Y72         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.496    21.499    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X48Y72         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.007    21.506    
                         clock uncertainty           -0.081    21.425    
    SLICE_X48Y72         FDCE (Setup_fdce_C_D)        0.064    21.489    u_fpga_top/u_sd_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         21.489    
                         arrival time                         -18.224    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        16.532ns  (logic 9.721ns (58.801%)  route 6.811ns (41.199%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.607     1.609    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X57Y77         FDRE                                         r  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     2.028 f  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/Q
                         net (fo=2, routed)           0.684     2.713    u_fpga_top/u_sd_file_reader/sector_content_reg_n_0_[86][7]
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.296     3.009 f  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3/O
                         net (fo=1, routed)           0.402     3.411    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124     3.535 r  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2/O
                         net (fo=36, routed)          1.395     4.931    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.055 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13/O
                         net (fo=1, routed)           0.866     5.921    u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.036     9.957 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.959    u_fpga_top/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.477 r  u_fpga_top/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.916    12.393    u_fpga_top/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.517    u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.157 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1/O[3]
                         net (fo=8, routed)           0.792    13.949    u_fpga_top/u_sd_file_reader/read_sector_no07_out[19]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.306    14.255 r  u_fpga_top/u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    14.255    u_fpga_top/u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.656 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.878 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.517    15.395    u_fpga_top/u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.299    15.694 r  u_fpga_top/u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    15.694    u_fpga_top/u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.272 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.600    16.871    u_fpga_top/u_sd_file_reader/read_sector_no04_out[22]
    SLICE_X56Y74         LUT5 (Prop_lut5_I2_O)        0.301    17.172 r  u_fpga_top/u_sd_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.636    17.808    u_fpga_top/u_sd_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.932 r  u_fpga_top/u_sd_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    17.932    u_fpga_top/u_sd_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X50Y71         MUXF7 (Prop_muxf7_I0_O)      0.209    18.141 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    18.141    u_fpga_top/u_sd_file_reader/read_sector_no[22]
    SLICE_X50Y71         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.496    21.499    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X50Y71         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.007    21.506    
                         clock uncertainty           -0.081    21.425    
    SLICE_X50Y71         FDCE (Setup_fdce_C_D)        0.113    21.538    u_fpga_top/u_sd_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         21.538    
                         arrival time                         -18.141    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        16.408ns  (logic 9.755ns (59.453%)  route 6.653ns (40.547%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=2 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.607     1.609    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X57Y77         FDRE                                         r  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     2.028 f  u_fpga_top/u_sd_file_reader/sector_content_reg[86][7]/Q
                         net (fo=2, routed)           0.684     2.713    u_fpga_top/u_sd_file_reader/sector_content_reg_n_0_[86][7]
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.296     3.009 f  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3/O
                         net (fo=1, routed)           0.402     3.411    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_3_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124     3.535 r  u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2/O
                         net (fo=36, routed)          1.395     4.931    u_fpga_top/u_sd_file_reader/cluster_size[7]_i_2_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.055 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13/O
                         net (fo=1, routed)           0.866     5.921    u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_13_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.036     9.957 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.959    u_fpga_top/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.477 r  u_fpga_top/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.916    12.393    u_fpga_top/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.517    u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.157 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1/O[3]
                         net (fo=8, routed)           0.792    13.949    u_fpga_top/u_sd_file_reader/read_sector_no07_out[19]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.306    14.255 r  u_fpga_top/u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    14.255    u_fpga_top/u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.656 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.990 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.655    15.645    u_fpga_top/u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X56Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    16.228 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.228    u_fpga_top/u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.447 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.639    17.085    u_fpga_top/u_sd_file_reader/read_sector_no04_out[24]
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.295    17.380 r  u_fpga_top/u_sd_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.301    17.681    u_fpga_top/u_sd_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.805 r  u_fpga_top/u_sd_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.805    u_fpga_top/u_sd_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X45Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    18.017 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    18.017    u_fpga_top/u_sd_file_reader/read_sector_no[24]
    SLICE_X45Y71         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.500    21.503    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X45Y71         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.007    21.510    
                         clock uncertainty           -0.081    21.429    
    SLICE_X45Y71         FDCE (Setup_fdce_C_D)        0.064    21.493    u_fpga_top/u_sd_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         21.493    
                         arrival time                         -18.017    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/sector_content_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        16.288ns  (logic 9.919ns (60.896%)  route 6.369ns (39.104%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.615     1.617    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X44Y76         FDRE                                         r  u_fpga_top/u_sd_file_reader/sector_content_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.419     2.036 f  u_fpga_top/u_sd_file_reader/sector_content_reg[23][5]/Q
                         net (fo=2, routed)           0.691     2.727    u_fpga_top/u_sd_file_reader/p_0_in1_in[13]
    SLICE_X44Y76         LUT4 (Prop_lut4_I0_O)        0.296     3.023 f  u_fpga_top/u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.302     3.326    u_fpga_top/u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.450 f  u_fpga_top/u_sd_file_reader/rootdir_sectorcount[11]_i_5/O
                         net (fo=1, routed)           0.280     3.729    u_fpga_top/u_sd_file_reader/rootdir_sectorcount[11]_i_5_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.853 r  u_fpga_top/u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=104, routed)         1.144     4.997    u_fpga_top/u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I0_O)        0.124     5.121 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_7/O
                         net (fo=1, routed)           0.855     5.976    u_fpga_top/u_sd_file_reader/read_sector_no1__1_i_7_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    10.012 r  u_fpga_top/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.014    u_fpga_top/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.532 r  u_fpga_top/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.916    12.449    u_fpga_top/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.124    12.573 r  u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.573    u_fpga_top/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.213 r  u_fpga_top/u_sd_file_reader/rootdir_sector_reg[19]_i_1/O[3]
                         net (fo=8, routed)           0.792    14.005    u_fpga_top/u_sd_file_reader/read_sector_no07_out[19]
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.306    14.311 r  u_fpga_top/u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    14.311    u_fpga_top/u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.712 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.712    u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.934 r  u_fpga_top/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.517    15.451    u_fpga_top/u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.299    15.750 r  u_fpga_top/u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    15.750    u_fpga_top/u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.393 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.463    16.856    u_fpga_top/u_sd_file_reader/read_sector_no04_out[23]
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.307    17.163 r  u_fpga_top/u_sd_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.407    17.570    u_fpga_top/u_sd_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X55Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.694 r  u_fpga_top/u_sd_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    17.694    u_fpga_top/u_sd_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X55Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    17.906 r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    17.906    u_fpga_top/u_sd_file_reader/read_sector_no[23]
    SLICE_X55Y74         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.484    21.487    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X55Y74         FDCE                                         r  u_fpga_top/u_sd_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.007    21.494    
                         clock uncertainty           -0.081    21.413    
    SLICE_X55Y74         FDCE (Setup_fdce_C_D)        0.064    21.477    u_fpga_top/u_sd_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         21.477    
                         arrival time                         -17.906    
  -------------------------------------------------------------------
                         slack                                  3.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/u_sd_reader/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clkdivr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.858%)  route 0.220ns (54.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.561     0.563    u_fpga_top/u_sd_file_reader/u_sd_reader/clk_sd
    SLICE_X51Y88         FDCE                                         r  u_fpga_top/u_sd_file_reader/u_sd_reader/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  u_fpga_top/u_sd_file_reader/u_sd_reader/clkdiv_reg[2]/Q
                         net (fo=2, routed)           0.220     0.923    u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clkdiv__0[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.045     0.968 r  u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clkdivr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.968    u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clkdivr[2]_i_1_n_0
    SLICE_X52Y88         FDPE                                         r  u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clkdivr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.830     0.832    u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_sd
    SLICE_X52Y88         FDPE                                         r  u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clkdivr_reg[2]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y88         FDPE (Hold_fdpe_C_D)         0.091     0.918    u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clkdivr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/u_sd_reader/arg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.142%)  route 0.239ns (62.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.558     0.560    u_fpga_top/u_sd_file_reader/u_sd_reader/clk_sd
    SLICE_X49Y82         FDCE                                         r  u_fpga_top/u_sd_file_reader/u_sd_reader/arg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  u_fpga_top/u_sd_file_reader/u_sd_reader/arg_reg[4]/Q
                         net (fo=1, routed)           0.239     0.939    u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[4]
    SLICE_X52Y81         FDCE                                         r  u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.823     0.825    u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_sd
    SLICE_X52Y81         FDCE                                         r  u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[4]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X52Y81         FDCE (Hold_fdce_C_D)         0.066     0.886    u_fpga_top/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.566     0.568    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=1, routed)           0.157     0.865    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.626    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.809    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.444%)  route 0.171ns (53.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.559     0.561    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/CLK_I
    SLICE_X54Y62         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.171     0.879    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[2]
    SLICE_X51Y62         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.829     0.831    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X51Y62         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)        -0.006     0.820    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.189%)  route 0.220ns (59.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.566     0.568    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.148     0.716 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][20]/Q
                         net (fo=1, routed)           0.220     0.936    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[20]
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.626    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.243     0.869    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.238%)  route 0.220ns (59.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.566     0.568    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.148     0.716 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][13]/Q
                         net (fo=1, routed)           0.220     0.935    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.626    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.242     0.868    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.837%)  route 0.224ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.566     0.568    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.148     0.716 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][14]/Q
                         net (fo=1, routed)           0.224     0.939    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.626    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.243     0.869    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.653%)  route 0.225ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.566     0.568    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.148     0.716 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/Q
                         net (fo=1, routed)           0.225     0.941    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.626    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.243     0.869    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.498%)  route 0.227ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.567     0.569    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y52         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.148     0.717 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/Q
                         net (fo=1, routed)           0.227     0.943    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.626    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     0.869    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.572%)  route 0.226ns (60.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.567     0.569    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y52         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.148     0.717 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][5]/Q
                         net (fo=1, routed)           0.226     0.943    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.626    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     0.868    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sd_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    pll1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X45Y65     u_fpga_top/u_sd_file_reader/cluster_sector_offset_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y66     u_fpga_top/u_sd_file_reader/cluster_sector_offset_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y66     u_fpga_top/u_sd_file_reader/cluster_sector_offset_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y66     u_fpga_top/u_sd_file_reader/cluster_sector_offset_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X45Y66     u_fpga_top/u_sd_file_reader/cluster_sector_offset_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X45Y66     u_fpga_top/u_sd_file_reader/cluster_sector_offset_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y65     u_fpga_top/u_sd_file_reader/cluster_sector_offset_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y52     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y52     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y52     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y52     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y54     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    pll1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enables_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 1.229ns (15.970%)  route 6.467ns (84.030%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.816     5.419    clk100mhz_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[7]/Q
                         net (fo=4, routed)           0.977     6.851    u_fpga_top/u_sd_file_reader/count_reg[7]
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.975 f  u_fpga_top/u_sd_file_reader/enables[7]_i_13/O
                         net (fo=1, routed)           0.432     7.408    u_fpga_top/u_sd_file_reader/enables[7]_i_13_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.532 r  u_fpga_top/u_sd_file_reader/enables[7]_i_11/O
                         net (fo=1, routed)           0.289     7.821    u_fpga_top/u_sd_file_reader/enables[7]_i_11_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  u_fpga_top/u_sd_file_reader/enables[7]_i_10/O
                         net (fo=1, routed)           0.289     8.234    u_fpga_top/u_sd_file_reader/enables[7]_i_10_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.358 r  u_fpga_top/u_sd_file_reader/enables[7]_i_6/O
                         net (fo=1, routed)           0.431     8.790    u_fpga_top/u_sd_file_reader/enables[7]_i_6_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.914 r  u_fpga_top/u_sd_file_reader/enables[7]_i_2/O
                         net (fo=33, routed)          2.366    11.279    u_fpga_top/u_sd_file_reader/enables[7]_i_2_n_0
    SLICE_X66Y59         LUT5 (Prop_lut5_I0_O)        0.153    11.432 r  u_fpga_top/u_sd_file_reader/enables[7]_i_1/O
                         net (fo=83, routed)          1.682    13.114    bufIt
    SLICE_X54Y77         FDRE                                         r  enables_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.490    14.913    clk100mhz_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  enables_reg[4]/C
                         clock pessimism              0.187    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y77         FDRE (Setup_fdre_C_CE)      -0.376    14.688    enables_reg[4]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.229ns (15.978%)  route 6.463ns (84.022%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.816     5.419    clk100mhz_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[7]/Q
                         net (fo=4, routed)           0.977     6.851    u_fpga_top/u_sd_file_reader/count_reg[7]
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.975 f  u_fpga_top/u_sd_file_reader/enables[7]_i_13/O
                         net (fo=1, routed)           0.432     7.408    u_fpga_top/u_sd_file_reader/enables[7]_i_13_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.532 r  u_fpga_top/u_sd_file_reader/enables[7]_i_11/O
                         net (fo=1, routed)           0.289     7.821    u_fpga_top/u_sd_file_reader/enables[7]_i_11_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  u_fpga_top/u_sd_file_reader/enables[7]_i_10/O
                         net (fo=1, routed)           0.289     8.234    u_fpga_top/u_sd_file_reader/enables[7]_i_10_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.358 r  u_fpga_top/u_sd_file_reader/enables[7]_i_6/O
                         net (fo=1, routed)           0.431     8.790    u_fpga_top/u_sd_file_reader/enables[7]_i_6_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.914 r  u_fpga_top/u_sd_file_reader/enables[7]_i_2/O
                         net (fo=33, routed)          2.366    11.279    u_fpga_top/u_sd_file_reader/enables[7]_i_2_n_0
    SLICE_X66Y59         LUT5 (Prop_lut5_I0_O)        0.153    11.432 r  u_fpga_top/u_sd_file_reader/enables[7]_i_1/O
                         net (fo=83, routed)          1.678    13.110    bufIt
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.582    15.005    clk100mhz_IBUF_BUFG
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[56]/C
                         clock pessimism              0.187    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X75Y76         FDRE (Setup_fdre_C_CE)      -0.412    14.744    SendMem_reg[56]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.229ns (15.978%)  route 6.463ns (84.022%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.816     5.419    clk100mhz_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[7]/Q
                         net (fo=4, routed)           0.977     6.851    u_fpga_top/u_sd_file_reader/count_reg[7]
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.975 f  u_fpga_top/u_sd_file_reader/enables[7]_i_13/O
                         net (fo=1, routed)           0.432     7.408    u_fpga_top/u_sd_file_reader/enables[7]_i_13_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.532 r  u_fpga_top/u_sd_file_reader/enables[7]_i_11/O
                         net (fo=1, routed)           0.289     7.821    u_fpga_top/u_sd_file_reader/enables[7]_i_11_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  u_fpga_top/u_sd_file_reader/enables[7]_i_10/O
                         net (fo=1, routed)           0.289     8.234    u_fpga_top/u_sd_file_reader/enables[7]_i_10_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.358 r  u_fpga_top/u_sd_file_reader/enables[7]_i_6/O
                         net (fo=1, routed)           0.431     8.790    u_fpga_top/u_sd_file_reader/enables[7]_i_6_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.914 r  u_fpga_top/u_sd_file_reader/enables[7]_i_2/O
                         net (fo=33, routed)          2.366    11.279    u_fpga_top/u_sd_file_reader/enables[7]_i_2_n_0
    SLICE_X66Y59         LUT5 (Prop_lut5_I0_O)        0.153    11.432 r  u_fpga_top/u_sd_file_reader/enables[7]_i_1/O
                         net (fo=83, routed)          1.678    13.110    bufIt
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.582    15.005    clk100mhz_IBUF_BUFG
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[57]/C
                         clock pessimism              0.187    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X75Y76         FDRE (Setup_fdre_C_CE)      -0.412    14.744    SendMem_reg[57]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.229ns (15.978%)  route 6.463ns (84.022%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.816     5.419    clk100mhz_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[7]/Q
                         net (fo=4, routed)           0.977     6.851    u_fpga_top/u_sd_file_reader/count_reg[7]
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.975 f  u_fpga_top/u_sd_file_reader/enables[7]_i_13/O
                         net (fo=1, routed)           0.432     7.408    u_fpga_top/u_sd_file_reader/enables[7]_i_13_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.532 r  u_fpga_top/u_sd_file_reader/enables[7]_i_11/O
                         net (fo=1, routed)           0.289     7.821    u_fpga_top/u_sd_file_reader/enables[7]_i_11_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  u_fpga_top/u_sd_file_reader/enables[7]_i_10/O
                         net (fo=1, routed)           0.289     8.234    u_fpga_top/u_sd_file_reader/enables[7]_i_10_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.358 r  u_fpga_top/u_sd_file_reader/enables[7]_i_6/O
                         net (fo=1, routed)           0.431     8.790    u_fpga_top/u_sd_file_reader/enables[7]_i_6_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.914 r  u_fpga_top/u_sd_file_reader/enables[7]_i_2/O
                         net (fo=33, routed)          2.366    11.279    u_fpga_top/u_sd_file_reader/enables[7]_i_2_n_0
    SLICE_X66Y59         LUT5 (Prop_lut5_I0_O)        0.153    11.432 r  u_fpga_top/u_sd_file_reader/enables[7]_i_1/O
                         net (fo=83, routed)          1.678    13.110    bufIt
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.582    15.005    clk100mhz_IBUF_BUFG
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[58]/C
                         clock pessimism              0.187    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X75Y76         FDRE (Setup_fdre_C_CE)      -0.412    14.744    SendMem_reg[58]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.229ns (15.978%)  route 6.463ns (84.022%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.816     5.419    clk100mhz_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[7]/Q
                         net (fo=4, routed)           0.977     6.851    u_fpga_top/u_sd_file_reader/count_reg[7]
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.975 f  u_fpga_top/u_sd_file_reader/enables[7]_i_13/O
                         net (fo=1, routed)           0.432     7.408    u_fpga_top/u_sd_file_reader/enables[7]_i_13_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.532 r  u_fpga_top/u_sd_file_reader/enables[7]_i_11/O
                         net (fo=1, routed)           0.289     7.821    u_fpga_top/u_sd_file_reader/enables[7]_i_11_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  u_fpga_top/u_sd_file_reader/enables[7]_i_10/O
                         net (fo=1, routed)           0.289     8.234    u_fpga_top/u_sd_file_reader/enables[7]_i_10_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.358 r  u_fpga_top/u_sd_file_reader/enables[7]_i_6/O
                         net (fo=1, routed)           0.431     8.790    u_fpga_top/u_sd_file_reader/enables[7]_i_6_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.914 r  u_fpga_top/u_sd_file_reader/enables[7]_i_2/O
                         net (fo=33, routed)          2.366    11.279    u_fpga_top/u_sd_file_reader/enables[7]_i_2_n_0
    SLICE_X66Y59         LUT5 (Prop_lut5_I0_O)        0.153    11.432 r  u_fpga_top/u_sd_file_reader/enables[7]_i_1/O
                         net (fo=83, routed)          1.678    13.110    bufIt
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.582    15.005    clk100mhz_IBUF_BUFG
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[59]/C
                         clock pessimism              0.187    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X75Y76         FDRE (Setup_fdre_C_CE)      -0.412    14.744    SendMem_reg[59]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bufIt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 1.229ns (16.143%)  route 6.384ns (83.857%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.816     5.419    clk100mhz_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[7]/Q
                         net (fo=4, routed)           0.977     6.851    u_fpga_top/u_sd_file_reader/count_reg[7]
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.975 f  u_fpga_top/u_sd_file_reader/enables[7]_i_13/O
                         net (fo=1, routed)           0.432     7.408    u_fpga_top/u_sd_file_reader/enables[7]_i_13_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.532 r  u_fpga_top/u_sd_file_reader/enables[7]_i_11/O
                         net (fo=1, routed)           0.289     7.821    u_fpga_top/u_sd_file_reader/enables[7]_i_11_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  u_fpga_top/u_sd_file_reader/enables[7]_i_10/O
                         net (fo=1, routed)           0.289     8.234    u_fpga_top/u_sd_file_reader/enables[7]_i_10_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.358 r  u_fpga_top/u_sd_file_reader/enables[7]_i_6/O
                         net (fo=1, routed)           0.431     8.790    u_fpga_top/u_sd_file_reader/enables[7]_i_6_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.914 r  u_fpga_top/u_sd_file_reader/enables[7]_i_2/O
                         net (fo=33, routed)          2.366    11.279    u_fpga_top/u_sd_file_reader/enables[7]_i_2_n_0
    SLICE_X66Y59         LUT5 (Prop_lut5_I0_O)        0.153    11.432 r  u_fpga_top/u_sd_file_reader/enables[7]_i_1/O
                         net (fo=83, routed)          1.599    13.032    bufIt
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.510    14.933    clk100mhz_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[10]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y58         FDRE (Setup_fdre_C_CE)      -0.412    14.672    bufIt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bufIt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 1.229ns (16.143%)  route 6.384ns (83.857%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.816     5.419    clk100mhz_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[7]/Q
                         net (fo=4, routed)           0.977     6.851    u_fpga_top/u_sd_file_reader/count_reg[7]
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.975 f  u_fpga_top/u_sd_file_reader/enables[7]_i_13/O
                         net (fo=1, routed)           0.432     7.408    u_fpga_top/u_sd_file_reader/enables[7]_i_13_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.532 r  u_fpga_top/u_sd_file_reader/enables[7]_i_11/O
                         net (fo=1, routed)           0.289     7.821    u_fpga_top/u_sd_file_reader/enables[7]_i_11_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  u_fpga_top/u_sd_file_reader/enables[7]_i_10/O
                         net (fo=1, routed)           0.289     8.234    u_fpga_top/u_sd_file_reader/enables[7]_i_10_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.358 r  u_fpga_top/u_sd_file_reader/enables[7]_i_6/O
                         net (fo=1, routed)           0.431     8.790    u_fpga_top/u_sd_file_reader/enables[7]_i_6_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.914 r  u_fpga_top/u_sd_file_reader/enables[7]_i_2/O
                         net (fo=33, routed)          2.366    11.279    u_fpga_top/u_sd_file_reader/enables[7]_i_2_n_0
    SLICE_X66Y59         LUT5 (Prop_lut5_I0_O)        0.153    11.432 r  u_fpga_top/u_sd_file_reader/enables[7]_i_1/O
                         net (fo=83, routed)          1.599    13.032    bufIt
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.510    14.933    clk100mhz_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[8]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y58         FDRE (Setup_fdre_C_CE)      -0.412    14.672    bufIt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bufIt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 1.229ns (16.143%)  route 6.384ns (83.857%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.816     5.419    clk100mhz_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[7]/Q
                         net (fo=4, routed)           0.977     6.851    u_fpga_top/u_sd_file_reader/count_reg[7]
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.975 f  u_fpga_top/u_sd_file_reader/enables[7]_i_13/O
                         net (fo=1, routed)           0.432     7.408    u_fpga_top/u_sd_file_reader/enables[7]_i_13_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.532 r  u_fpga_top/u_sd_file_reader/enables[7]_i_11/O
                         net (fo=1, routed)           0.289     7.821    u_fpga_top/u_sd_file_reader/enables[7]_i_11_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  u_fpga_top/u_sd_file_reader/enables[7]_i_10/O
                         net (fo=1, routed)           0.289     8.234    u_fpga_top/u_sd_file_reader/enables[7]_i_10_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.358 r  u_fpga_top/u_sd_file_reader/enables[7]_i_6/O
                         net (fo=1, routed)           0.431     8.790    u_fpga_top/u_sd_file_reader/enables[7]_i_6_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.914 r  u_fpga_top/u_sd_file_reader/enables[7]_i_2/O
                         net (fo=33, routed)          2.366    11.279    u_fpga_top/u_sd_file_reader/enables[7]_i_2_n_0
    SLICE_X66Y59         LUT5 (Prop_lut5_I0_O)        0.153    11.432 r  u_fpga_top/u_sd_file_reader/enables[7]_i_1/O
                         net (fo=83, routed)          1.599    13.032    bufIt
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.510    14.933    clk100mhz_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[9]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y58         FDRE (Setup_fdre_C_CE)      -0.412    14.672    bufIt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 1.229ns (16.020%)  route 6.443ns (83.980%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.816     5.419    clk100mhz_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[7]/Q
                         net (fo=4, routed)           0.977     6.851    u_fpga_top/u_sd_file_reader/count_reg[7]
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.975 f  u_fpga_top/u_sd_file_reader/enables[7]_i_13/O
                         net (fo=1, routed)           0.432     7.408    u_fpga_top/u_sd_file_reader/enables[7]_i_13_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.532 r  u_fpga_top/u_sd_file_reader/enables[7]_i_11/O
                         net (fo=1, routed)           0.289     7.821    u_fpga_top/u_sd_file_reader/enables[7]_i_11_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  u_fpga_top/u_sd_file_reader/enables[7]_i_10/O
                         net (fo=1, routed)           0.289     8.234    u_fpga_top/u_sd_file_reader/enables[7]_i_10_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.358 r  u_fpga_top/u_sd_file_reader/enables[7]_i_6/O
                         net (fo=1, routed)           0.431     8.790    u_fpga_top/u_sd_file_reader/enables[7]_i_6_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.914 r  u_fpga_top/u_sd_file_reader/enables[7]_i_2/O
                         net (fo=33, routed)          2.366    11.279    u_fpga_top/u_sd_file_reader/enables[7]_i_2_n_0
    SLICE_X66Y59         LUT5 (Prop_lut5_I0_O)        0.153    11.432 r  u_fpga_top/u_sd_file_reader/enables[7]_i_1/O
                         net (fo=83, routed)          1.658    13.090    bufIt
    SLICE_X75Y74         FDRE                                         r  SendMem_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.580    15.003    clk100mhz_IBUF_BUFG
    SLICE_X75Y74         FDRE                                         r  SendMem_reg[48]/C
                         clock pessimism              0.187    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X75Y74         FDRE (Setup_fdre_C_CE)      -0.412    14.742    SendMem_reg[48]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -13.090    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 1.229ns (16.020%)  route 6.443ns (83.980%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.816     5.419    clk100mhz_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[7]/Q
                         net (fo=4, routed)           0.977     6.851    u_fpga_top/u_sd_file_reader/count_reg[7]
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.975 f  u_fpga_top/u_sd_file_reader/enables[7]_i_13/O
                         net (fo=1, routed)           0.432     7.408    u_fpga_top/u_sd_file_reader/enables[7]_i_13_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.532 r  u_fpga_top/u_sd_file_reader/enables[7]_i_11/O
                         net (fo=1, routed)           0.289     7.821    u_fpga_top/u_sd_file_reader/enables[7]_i_11_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  u_fpga_top/u_sd_file_reader/enables[7]_i_10/O
                         net (fo=1, routed)           0.289     8.234    u_fpga_top/u_sd_file_reader/enables[7]_i_10_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.358 r  u_fpga_top/u_sd_file_reader/enables[7]_i_6/O
                         net (fo=1, routed)           0.431     8.790    u_fpga_top/u_sd_file_reader/enables[7]_i_6_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.914 r  u_fpga_top/u_sd_file_reader/enables[7]_i_2/O
                         net (fo=33, routed)          2.366    11.279    u_fpga_top/u_sd_file_reader/enables[7]_i_2_n_0
    SLICE_X66Y59         LUT5 (Prop_lut5_I0_O)        0.153    11.432 r  u_fpga_top/u_sd_file_reader/enables[7]_i_1/O
                         net (fo=83, routed)          1.658    13.090    bufIt
    SLICE_X75Y74         FDRE                                         r  SendMem_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.580    15.003    clk100mhz_IBUF_BUFG
    SLICE_X75Y74         FDRE                                         r  SendMem_reg[49]/C
                         clock pessimism              0.187    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X75Y74         FDRE (Setup_fdre_C_CE)      -0.412    14.742    SendMem_reg[49]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -13.090    
  -------------------------------------------------------------------
                         slack                                  1.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SendMem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.265ns (82.581%)  route 0.056ns (17.419%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.594     1.513    clk100mhz_IBUF_BUFG
    SLICE_X75Y62         FDRE                                         r  SendMem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  SendMem_reg[0]/Q
                         net (fo=3, routed)           0.056     1.710    u_fpga_top/u_sd_file_reader/D[0]
    SLICE_X75Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.834 r  u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    u_fpga_top_n_16
    SLICE_X75Y62         FDRE                                         r  SendMem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.866     2.031    clk100mhz_IBUF_BUFG
    SLICE_X75Y62         FDRE                                         r  SendMem_reg[1]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X75Y62         FDRE (Hold_fdre_C_D)         0.105     1.618    SendMem_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SendMem_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.265ns (82.581%)  route 0.056ns (17.419%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.506    clk100mhz_IBUF_BUFG
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  SendMem_reg[60]/Q
                         net (fo=3, routed)           0.056     1.703    u_fpga_top/u_sd_file_reader/D[60]
    SLICE_X75Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.827 r  u_fpga_top/u_sd_file_reader/SendMem_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.827    u_fpga_top_n_76
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     2.022    clk100mhz_IBUF_BUFG
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[61]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X75Y77         FDRE (Hold_fdre_C_D)         0.105     1.611    SendMem_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SendMem_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.265ns (82.581%)  route 0.056ns (17.419%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.592     1.511    clk100mhz_IBUF_BUFG
    SLICE_X75Y66         FDRE                                         r  SendMem_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  SendMem_reg[16]/Q
                         net (fo=3, routed)           0.056     1.708    u_fpga_top/u_sd_file_reader/D[16]
    SLICE_X75Y66         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.832 r  u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.832    u_fpga_top_n_32
    SLICE_X75Y66         FDRE                                         r  SendMem_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.863     2.028    clk100mhz_IBUF_BUFG
    SLICE_X75Y66         FDRE                                         r  SendMem_reg[17]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X75Y66         FDRE (Hold_fdre_C_D)         0.105     1.616    SendMem_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SendMem_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.265ns (82.581%)  route 0.056ns (17.419%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.506    clk100mhz_IBUF_BUFG
    SLICE_X75Y71         FDRE                                         r  SendMem_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y71         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  SendMem_reg[36]/Q
                         net (fo=3, routed)           0.056     1.703    u_fpga_top/u_sd_file_reader/D[36]
    SLICE_X75Y71         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.827 r  u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.827    u_fpga_top_n_52
    SLICE_X75Y71         FDRE                                         r  SendMem_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.858     2.023    clk100mhz_IBUF_BUFG
    SLICE_X75Y71         FDRE                                         r  SendMem_reg[37]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X75Y71         FDRE (Hold_fdre_C_D)         0.105     1.611    SendMem_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SendMem_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.268ns (82.742%)  route 0.056ns (17.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.506    clk100mhz_IBUF_BUFG
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  SendMem_reg[62]/Q
                         net (fo=3, routed)           0.056     1.703    u_fpga_top/u_sd_file_reader/D[62]
    SLICE_X75Y77         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.830 r  u_fpga_top/u_sd_file_reader/SendMem_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    u_fpga_top_n_74
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     2.022    clk100mhz_IBUF_BUFG
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[63]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X75Y77         FDRE (Hold_fdre_C_D)         0.105     1.611    SendMem_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 start_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    clk100mhz_IBUF_BUFG
    SLICE_X66Y59         FDRE                                         r  start_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  start_reg[1]/Q
                         net (fo=4, routed)           0.137     1.788    u_fpga_top/u_sd_file_reader/count_reg[0]_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  u_fpga_top/u_sd_file_reader/start[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    u_fpga_top_n_2
    SLICE_X66Y59         FDRE                                         r  start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.839     2.004    clk100mhz_IBUF_BUFG
    SLICE_X66Y59         FDRE                                         r  start_reg[1]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X66Y59         FDRE (Hold_fdre_C_D)         0.121     1.607    start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SendMem_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.588     1.507    clk100mhz_IBUF_BUFG
    SLICE_X75Y70         FDRE                                         r  SendMem_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y70         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  SendMem_reg[32]/Q
                         net (fo=3, routed)           0.068     1.716    u_fpga_top/u_sd_file_reader/D[32]
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.840 r  u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.840    u_fpga_top_n_48
    SLICE_X75Y70         FDRE                                         r  SendMem_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.859     2.024    clk100mhz_IBUF_BUFG
    SLICE_X75Y70         FDRE                                         r  SendMem_reg[33]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X75Y70         FDRE (Hold_fdre_C_D)         0.105     1.612    SendMem_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SendMem_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.506    clk100mhz_IBUF_BUFG
    SLICE_X75Y72         FDRE                                         r  SendMem_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  SendMem_reg[40]/Q
                         net (fo=3, routed)           0.068     1.715    u_fpga_top/u_sd_file_reader/D[40]
    SLICE_X75Y72         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.839 r  u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.839    u_fpga_top_n_56
    SLICE_X75Y72         FDRE                                         r  SendMem_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     2.022    clk100mhz_IBUF_BUFG
    SLICE_X75Y72         FDRE                                         r  SendMem_reg[41]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X75Y72         FDRE (Hold_fdre_C_D)         0.105     1.611    SendMem_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SendMem_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.585     1.504    clk100mhz_IBUF_BUFG
    SLICE_X75Y73         FDRE                                         r  SendMem_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  SendMem_reg[44]/Q
                         net (fo=3, routed)           0.068     1.713    u_fpga_top/u_sd_file_reader/D[44]
    SLICE_X75Y73         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.837 r  u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.837    u_fpga_top_n_60
    SLICE_X75Y73         FDRE                                         r  SendMem_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.855     2.020    clk100mhz_IBUF_BUFG
    SLICE_X75Y73         FDRE                                         r  SendMem_reg[45]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X75Y73         FDRE (Hold_fdre_C_D)         0.105     1.609    SendMem_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SendMem_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendMem_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.584     1.503    clk100mhz_IBUF_BUFG
    SLICE_X75Y74         FDRE                                         r  SendMem_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  SendMem_reg[48]/Q
                         net (fo=3, routed)           0.068     1.712    u_fpga_top/u_sd_file_reader/D[48]
    SLICE_X75Y74         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.836 r  u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.836    u_fpga_top_n_64
    SLICE_X75Y74         FDRE                                         r  SendMem_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.854     2.019    clk100mhz_IBUF_BUFG
    SLICE_X75Y74         FDRE                                         r  SendMem_reg[49]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X75Y74         FDRE (Hold_fdre_C_D)         0.105     1.608    SendMem_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y62    SendMem_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y64    SendMem_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y64    SendMem_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y65    SendMem_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y65    SendMem_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y65    SendMem_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y65    SendMem_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y66    SendMem_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y66    SendMem_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y62    SendMem_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y62    SendMem_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y64    SendMem_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y64    SendMem_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y64    SendMem_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y64    SendMem_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y65    SendMem_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y65    SendMem_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y65    SendMem_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y65    SendMem_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y62    SendMem_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y62    SendMem_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y64    SendMem_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y64    SendMem_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y64    SendMem_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y64    SendMem_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y65    SendMem_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y65    SendMem_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y65    SendMem_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y65    SendMem_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_pll
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.842ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (MaxDelay Path 15.238ns)
  Data Path Delay:        1.353ns  (logic 0.456ns (33.707%)  route 0.897ns (66.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.238ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.897     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.238    15.238    
    SLICE_X30Y61         FDCE (Setup_fdce_C_D)       -0.043    15.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -1.353    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (MaxDelay Path 15.238ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.534%)  route 0.590ns (58.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.238ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.590     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.238    15.238    
    SLICE_X29Y51         FDCE (Setup_fdce_C_D)       -0.268    14.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 13.961    

Slack (MET) :             14.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (MaxDelay Path 15.238ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.543%)  route 0.590ns (58.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.238ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X31Y61         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.590     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X30Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.238    15.238    
    SLICE_X30Y61         FDCE (Setup_fdce_C_D)       -0.220    15.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 14.009    

Slack (MET) :             14.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (MaxDelay Path 15.238ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.203%)  route 0.488ns (53.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.238ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y61         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.488     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.238    15.238    
    SLICE_X31Y60         FDCE (Setup_fdce_C_D)       -0.268    14.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 14.063    

Slack (MET) :             14.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (MaxDelay Path 15.238ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.616%)  route 0.544ns (54.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.238ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.544     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X30Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.238    15.238    
    SLICE_X30Y61         FDCE (Setup_fdce_C_D)       -0.047    15.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 14.191    

Slack (MET) :             14.250ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (MaxDelay Path 15.238ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.353%)  route 0.299ns (41.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.238ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.299     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.238    15.238    
    SLICE_X31Y50         FDCE (Setup_fdce_C_D)       -0.270    14.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 14.250    

Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (MaxDelay Path 15.238ns)
  Data Path Delay:        0.770ns  (logic 0.456ns (59.201%)  route 0.314ns (40.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.238ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.314     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X29Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.238    15.238    
    SLICE_X29Y51         FDCE (Setup_fdce_C_D)       -0.093    15.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (MaxDelay Path 15.238ns)
  Data Path Delay:        0.760ns  (logic 0.456ns (60.028%)  route 0.304ns (39.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.238ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.304     0.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X29Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.238    15.238    
    SLICE_X29Y51         FDCE (Setup_fdce_C_D)       -0.095    15.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                 14.383    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_cpu_pll

Setup :            0  Failing Endpoints,  Worst Slack       31.718ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.258ns  (logic 0.518ns (41.191%)  route 0.740ns (58.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X30Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.740     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y62         FDCE (Setup_fdce_C_D)       -0.024    32.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.976    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                 31.718    

Slack (MET) :             31.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.758%)  route 0.721ns (61.242%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.721     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X31Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y51         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                 31.728    

Slack (MET) :             31.803ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.380%)  route 0.646ns (58.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.646     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X31Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y53         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 31.803    

Slack (MET) :             31.814ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.917ns  (logic 0.478ns (52.143%)  route 0.439ns (47.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X30Y61         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.439     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X31Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y62         FDCE (Setup_fdce_C_D)       -0.269    32.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.731    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 31.814    

Slack (MET) :             31.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.885ns  (logic 0.419ns (47.350%)  route 0.466ns (52.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.466     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X31Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y51         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 31.850    

Slack (MET) :             31.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.850ns  (logic 0.419ns (49.311%)  route 0.431ns (50.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.431     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X31Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y51         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                 31.884    

Slack (MET) :             31.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.997ns  (logic 0.518ns (51.972%)  route 0.479ns (48.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X30Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.479     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y61         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 31.908    

Slack (MET) :             32.023ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.884ns  (logic 0.456ns (51.566%)  route 0.428ns (48.434%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.428     0.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X31Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y61         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 32.023    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_cpu_pll

Setup :            1  Failing Endpoint ,  Worst Slack       -2.605ns,  Total Violation       -2.605ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.605ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/complete_sync/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/complete_sync/flag_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_cpu_pll rise@60.952ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        0.742ns  (logic 0.456ns (61.438%)  route 0.286ns (38.562%))
  Logic Levels:           0  
  Clock Path Skew:        -2.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 62.459 - 60.952 ) 
    Source Clock Delay      (SCD):    3.986ns = ( 63.986 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809    61.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    57.888 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    59.906    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    61.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    61.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    63.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    63.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    64.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    60.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    62.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.624    63.986    u_mig_example_top/mem_ex/complete_sync/CLK
    SLICE_X71Y84         FDCE                                         r  u_mig_example_top/mem_ex/complete_sync/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y84         FDCE (Prop_fdce_C_Q)         0.456    64.442 r  u_mig_example_top/mem_ex/complete_sync/flag_reg/Q
                         net (fo=2, routed)           0.286    64.729    u_mig_example_top/mem_ex/complete_sync/flag
    SLICE_X70Y84         FDCE                                         r  u_mig_example_top/mem_ex/complete_sync/flag_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     60.952    60.952 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.952 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    62.635    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    58.941 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    60.864    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    60.955 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.503    62.459    u_mig_example_top/mem_ex/complete_sync/clk_cpu
    SLICE_X70Y84         FDCE                                         r  u_mig_example_top/mem_ex/complete_sync/flag_sync_reg[0]/C
                         clock pessimism             -0.101    62.357    
                         clock uncertainty           -0.209    62.148    
    SLICE_X70Y84         FDCE (Setup_fdce_C_D)       -0.024    62.124    u_mig_example_top/mem_ex/complete_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         62.124    
                         arrival time                         -64.729    
  -------------------------------------------------------------------
                         slack                                 -2.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/complete_sync/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/complete_sync/flag_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.562     1.302    u_mig_example_top/mem_ex/complete_sync/CLK
    SLICE_X71Y84         FDCE                                         r  u_mig_example_top/mem_ex/complete_sync/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y84         FDCE (Prop_fdce_C_Q)         0.141     1.443 r  u_mig_example_top/mem_ex/complete_sync/flag_reg/Q
                         net (fo=2, routed)           0.098     1.541    u_mig_example_top/mem_ex/complete_sync/flag
    SLICE_X70Y84         FDCE                                         r  u_mig_example_top/mem_ex/complete_sync/flag_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.832     0.834    u_mig_example_top/mem_ex/complete_sync/clk_cpu
    SLICE_X70Y84         FDCE                                         r  u_mig_example_top/mem_ex/complete_sync/flag_sync_reg[0]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.209     1.099    
    SLICE_X70Y84         FDCE (Hold_fdce_C_D)         0.085     1.184    u_mig_example_top/mem_ex/complete_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_cpu_pll

Setup :          134  Failing Endpoints,  Worst Slack       -4.606ns,  Total Violation     -591.418ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.606ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (clk_cpu_pll rise@30.476ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.118ns  (logic 0.456ns (40.778%)  route 0.662ns (59.222%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 32.161 - 30.476 ) 
    Source Clock Delay      (SCD):    5.419ns = ( 35.419 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.816    35.419    clk100mhz_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456    35.875 r  count_reg[0]/Q
                         net (fo=4, routed)           0.662    36.537    u_ila_1/inst/ila_core_inst/TRIGGER_I[0]
    SLICE_X19Y37         FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     30.476    30.476 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.476 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    32.159    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.465 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.388    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.479 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.682    32.161    u_ila_1/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X19Y37         FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8_srlopt/C
                         clock pessimism              0.000    32.161    
                         clock uncertainty           -0.172    31.989    
    SLICE_X19Y37         FDRE (Setup_fdre_C_D)       -0.058    31.931    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         31.931    
                         arrival time                         -36.537    
  -------------------------------------------------------------------
                         slack                                 -4.606    

Slack (VIOLATED) :        -4.599ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (clk_cpu_pll rise@30.476ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.953%)  route 0.657ns (59.047%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 32.165 - 30.476 ) 
    Source Clock Delay      (SCD):    5.421ns = ( 35.421 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.818    35.421    clk100mhz_IBUF_BUFG
    SLICE_X17Y42         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456    35.877 r  count_reg[24]/Q
                         net (fo=4, routed)           0.657    36.534    u_ila_1/inst/ila_core_inst/DATA_I[24]
    SLICE_X19Y43         FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     30.476    30.476 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.476 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    32.159    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.465 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.388    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.479 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.686    32.165    u_ila_1/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X19Y43         FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8_srlopt/C
                         clock pessimism              0.000    32.165    
                         clock uncertainty           -0.172    31.993    
    SLICE_X19Y43         FDRE (Setup_fdre_C_D)       -0.058    31.935    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         31.935    
                         arrival time                         -36.534    
  -------------------------------------------------------------------
                         slack                                 -4.599    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (clk_cpu_pll rise@30.476ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.190ns  (logic 0.580ns (48.720%)  route 0.610ns (51.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 32.165 - 30.476 ) 
    Source Clock Delay      (SCD):    5.421ns = ( 35.421 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.818    35.421    clk100mhz_IBUF_BUFG
    SLICE_X17Y42         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456    35.877 r  count_reg[24]/Q
                         net (fo=4, routed)           0.610    36.487    u_ila_1/inst/ila_core_inst/u_trig/U_TM/DATA_I[8]
    SLICE_X16Y43         LUT2 (Prop_lut2_I0_O)        0.124    36.611 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_11/O
                         net (fo=1, routed)           0.000    36.611    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[24]
    SLICE_X16Y43         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     30.476    30.476 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.476 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    32.159    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.465 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.388    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.479 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.686    32.165    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X16Y43         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]/C
                         clock pessimism              0.000    32.165    
                         clock uncertainty           -0.172    31.993    
    SLICE_X16Y43         FDRE (Setup_fdre_C_D)        0.031    32.024    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]
  -------------------------------------------------------------------
                         required time                         32.024    
                         arrival time                         -36.611    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.585ns  (required time - arrival time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (clk_cpu_pll rise@30.476ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.639%)  route 0.639ns (58.361%))
  Logic Levels:           0  
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 32.165 - 30.476 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 35.422 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.819    35.422    clk100mhz_IBUF_BUFG
    SLICE_X18Y43         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.456    35.878 r  count_reg[25]/Q
                         net (fo=4, routed)           0.639    36.517    u_ila_1/inst/ila_core_inst/DATA_I[25]
    SLICE_X19Y43         FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     30.476    30.476 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.476 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    32.159    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.465 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.388    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.479 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.686    32.165    u_ila_1/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X19Y43         FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8_srlopt/C
                         clock pessimism              0.000    32.165    
                         clock uncertainty           -0.172    31.993    
    SLICE_X19Y43         FDRE (Setup_fdre_C_D)       -0.061    31.932    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         31.932    
                         arrival time                         -36.517    
  -------------------------------------------------------------------
                         slack                                 -4.585    

Slack (VIOLATED) :        -4.584ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (clk_cpu_pll rise@30.476ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.184ns  (logic 0.580ns (48.969%)  route 0.604ns (51.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 32.164 - 30.476 ) 
    Source Clock Delay      (SCD):    5.421ns = ( 35.421 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.818    35.421    clk100mhz_IBUF_BUFG
    SLICE_X18Y41         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.456    35.877 r  count_reg[22]/Q
                         net (fo=4, routed)           0.604    36.481    u_ila_1/inst/ila_core_inst/u_trig/U_TM/DATA_I[6]
    SLICE_X16Y41         LUT2 (Prop_lut2_I0_O)        0.124    36.605 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_13/O
                         net (fo=1, routed)           0.000    36.605    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[22]
    SLICE_X16Y41         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     30.476    30.476 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.476 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    32.159    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.465 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.388    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.479 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.685    32.164    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X16Y41         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]/C
                         clock pessimism              0.000    32.164    
                         clock uncertainty           -0.172    31.992    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)        0.029    32.021    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]
  -------------------------------------------------------------------
                         required time                         32.021    
                         arrival time                         -36.605    
  -------------------------------------------------------------------
                         slack                                 -4.584    

Slack (VIOLATED) :        -4.576ns  (required time - arrival time)
  Source:                 count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (clk_cpu_pll rise@30.476ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.179ns  (logic 0.580ns (49.213%)  route 0.599ns (50.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 32.165 - 30.476 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 35.422 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.819    35.422    clk100mhz_IBUF_BUFG
    SLICE_X17Y45         FDRE                                         r  count_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.456    35.878 r  count_reg[32]/Q
                         net (fo=4, routed)           0.599    36.476    u_ila_1/inst/ila_core_inst/u_trig/U_TM/DATA_I[16]
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.600 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_3/O
                         net (fo=1, routed)           0.000    36.600    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[32]
    SLICE_X19Y45         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     30.476    30.476 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.476 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    32.159    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.465 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.388    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.479 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.686    32.165    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X19Y45         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]/C
                         clock pessimism              0.000    32.165    
                         clock uncertainty           -0.172    31.993    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.031    32.024    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]
  -------------------------------------------------------------------
                         required time                         32.024    
                         arrival time                         -36.600    
  -------------------------------------------------------------------
                         slack                                 -4.576    

Slack (VIOLATED) :        -4.574ns  (required time - arrival time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (clk_cpu_pll rise@30.476ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.176ns  (logic 0.580ns (49.308%)  route 0.596ns (50.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 32.165 - 30.476 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 35.422 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.819    35.422    clk100mhz_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456    35.878 r  count_reg[28]/Q
                         net (fo=4, routed)           0.596    36.474    u_ila_1/inst/ila_core_inst/u_trig/U_TM/DATA_I[12]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    36.598 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_7/O
                         net (fo=1, routed)           0.000    36.598    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[28]
    SLICE_X19Y44         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     30.476    30.476 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.476 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    32.159    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.465 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.388    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.479 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.686    32.165    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X19Y44         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]/C
                         clock pessimism              0.000    32.165    
                         clock uncertainty           -0.172    31.993    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)        0.031    32.024    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]
  -------------------------------------------------------------------
                         required time                         32.024    
                         arrival time                         -36.598    
  -------------------------------------------------------------------
                         slack                                 -4.574    

Slack (VIOLATED) :        -4.573ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (clk_cpu_pll rise@30.476ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.175ns  (logic 0.580ns (49.353%)  route 0.595ns (50.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 32.164 - 30.476 ) 
    Source Clock Delay      (SCD):    5.421ns = ( 35.421 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.818    35.421    clk100mhz_IBUF_BUFG
    SLICE_X17Y42         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456    35.877 r  count_reg[20]/Q
                         net (fo=4, routed)           0.595    36.472    u_ila_1/inst/ila_core_inst/u_trig/U_TM/DATA_I[4]
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.596 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_15/O
                         net (fo=1, routed)           0.000    36.596    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[20]
    SLICE_X19Y42         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     30.476    30.476 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.476 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    32.159    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.465 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.388    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.479 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.685    32.164    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X19Y42         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.000    32.164    
                         clock uncertainty           -0.172    31.992    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)        0.031    32.023    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                         32.023    
                         arrival time                         -36.596    
  -------------------------------------------------------------------
                         slack                                 -4.573    

Slack (VIOLATED) :        -4.571ns  (required time - arrival time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (clk_cpu_pll rise@30.476ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.173ns  (logic 0.580ns (49.440%)  route 0.593ns (50.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 32.163 - 30.476 ) 
    Source Clock Delay      (SCD):    5.420ns = ( 35.420 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.817    35.420    clk100mhz_IBUF_BUFG
    SLICE_X18Y40         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.456    35.876 r  count_reg[10]/Q
                         net (fo=4, routed)           0.593    36.469    u_ila_1/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[10]
    SLICE_X16Y40         LUT3 (Prop_lut3_I1_O)        0.124    36.593 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_25/O
                         net (fo=1, routed)           0.000    36.593    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[10]
    SLICE_X16Y40         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     30.476    30.476 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.476 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    32.159    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.465 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.388    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.479 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.684    32.163    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X16Y40         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.000    32.163    
                         clock uncertainty           -0.172    31.991    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)        0.031    32.022    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                         32.022    
                         arrival time                         -36.593    
  -------------------------------------------------------------------
                         slack                                 -4.571    

Slack (VIOLATED) :        -4.570ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (clk_cpu_pll rise@30.476ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.216ns  (logic 0.606ns (49.853%)  route 0.610ns (50.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 32.164 - 30.476 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 35.422 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.819    35.422    clk100mhz_IBUF_BUFG
    SLICE_X17Y43         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456    35.878 r  count_reg[27]/Q
                         net (fo=4, routed)           0.610    36.487    u_ila_1/inst/ila_core_inst/u_trig/U_TM/DATA_I[11]
    SLICE_X16Y42         LUT2 (Prop_lut2_I0_O)        0.150    36.637 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_8/O
                         net (fo=1, routed)           0.000    36.637    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[27]
    SLICE_X16Y42         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     30.476    30.476 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.476 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    32.159    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.465 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.388    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.479 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.685    32.164    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X16Y42         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]/C
                         clock pessimism              0.000    32.164    
                         clock uncertainty           -0.172    31.992    
    SLICE_X16Y42         FDRE (Setup_fdre_C_D)        0.075    32.067    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]
  -------------------------------------------------------------------
                         required time                         32.067    
                         arrival time                         -36.637    
  -------------------------------------------------------------------
                         slack                                 -4.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.805%)  route 0.154ns (52.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.639     1.559    clk100mhz_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  count_reg[15]/Q
                         net (fo=4, routed)           0.154     1.854    u_ila_1/inst/ila_core_inst/TRIGGER_I[15]
    SLICE_X14Y39         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.912     0.914    u_ila_1/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X14Y39         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.172     1.086    
    SLICE_X14Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.269    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 SendMem_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/mem_d_to_ram_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.446%)  route 0.065ns (31.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.584     1.503    clk100mhz_IBUF_BUFG
    SLICE_X75Y74         FDRE                                         r  SendMem_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  SendMem_reg[49]/Q
                         net (fo=3, routed)           0.065     1.709    u_mig_example_top/D[49]
    SLICE_X74Y74         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.852     0.854    u_mig_example_top/clk_cpu
    SLICE_X74Y74         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[49]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.172     1.026    
    SLICE_X74Y74         FDRE (Hold_fdre_C_D)         0.076     1.102    u_mig_example_top/mem_d_to_ram_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.975%)  route 0.203ns (59.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.639     1.559    clk100mhz_IBUF_BUFG
    SLICE_X17Y42         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  count_reg[23]/Q
                         net (fo=4, routed)           0.203     1.903    u_ila_1/inst/ila_core_inst/DATA_I[23]
    SLICE_X14Y42         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.913     0.915    u_ila_1/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X14Y42         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.172     1.087    
    SLICE_X14Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.270    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.975%)  route 0.203ns (59.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.640     1.560    clk100mhz_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  count_reg[31]/Q
                         net (fo=4, routed)           0.203     1.904    u_ila_1/inst/ila_core_inst/DATA_I[31]
    SLICE_X14Y44         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.914     0.916    u_ila_1/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X14Y44         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.172     1.088    
    SLICE_X14Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.271    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.097%)  route 0.140ns (49.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.639     1.559    clk100mhz_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  count_reg[14]/Q
                         net (fo=4, routed)           0.140     1.840    u_ila_1/inst/ila_core_inst/TRIGGER_I[14]
    SLICE_X14Y39         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.912     0.914    u_ila_1/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X14Y39         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.172     1.086    
    SLICE_X14Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.195    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 SendMem_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/mem_d_to_ram_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.883%)  route 0.111ns (44.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.594     1.513    clk100mhz_IBUF_BUFG
    SLICE_X75Y62         FDRE                                         r  SendMem_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  SendMem_reg[2]/Q
                         net (fo=3, routed)           0.111     1.766    u_mig_example_top/D[2]
    SLICE_X76Y63         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.863     0.865    u_mig_example_top/clk_cpu
    SLICE_X76Y63         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[2]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.172     1.037    
    SLICE_X76Y63         FDRE (Hold_fdre_C_D)         0.075     1.112    u_mig_example_top/mem_d_to_ram_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 count_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.525%)  route 0.089ns (32.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.640     1.560    clk100mhz_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  count_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  count_reg[34]/Q
                         net (fo=4, routed)           0.089     1.790    u_ila_1/inst/ila_core_inst/u_trig/U_TM/DATA_I[18]
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_1/O
                         net (fo=1, routed)           0.000     1.835    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[34]
    SLICE_X19Y45         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.914     0.916    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X19Y45         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.172     1.088    
    SLICE_X19Y45         FDRE (Hold_fdre_C_D)         0.091     1.179    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.057%)  route 0.152ns (51.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.637     1.557    clk100mhz_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  count_reg[3]/Q
                         net (fo=4, routed)           0.152     1.850    u_ila_1/inst/ila_core_inst/TRIGGER_I[3]
    SLICE_X14Y36         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.909     0.911    u_ila_1/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X14Y36         SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.172     1.083    
    SLICE_X14Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.191    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 count_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.576%)  route 0.122ns (46.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.640     1.560    clk100mhz_IBUF_BUFG
    SLICE_X17Y45         FDRE                                         r  count_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  count_reg[33]/Q
                         net (fo=4, routed)           0.122     1.823    u_ila_1/inst/ila_core_inst/DATA_I[33]
    SLICE_X19Y45         FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.914     0.916    u_ila_1/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X19Y45         FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8_srlopt/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.172     1.088    
    SLICE_X19Y45         FDRE (Hold_fdre_C_D)         0.075     1.163    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 SendMem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/mem_d_to_ram_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.577%)  route 0.122ns (46.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.593     1.512    clk100mhz_IBUF_BUFG
    SLICE_X75Y63         FDRE                                         r  SendMem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y63         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  SendMem_reg[4]/Q
                         net (fo=3, routed)           0.122     1.776    u_mig_example_top/D[4]
    SLICE_X76Y63         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.863     0.865    u_mig_example_top/clk_cpu
    SLICE_X76Y63         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[4]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.172     1.037    
    SLICE_X76Y63         FDRE (Hold_fdre_C_D)         0.076     1.113    u_mig_example_top/mem_d_to_ram_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.663    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_mem_pll

Setup :            0  Failing Endpoints,  Worst Slack       17.180ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.180ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.725ns  (logic 0.456ns (16.732%)  route 2.269ns (83.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111                                     0.000     0.000 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         2.269     2.725    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg_0
    SLICE_X33Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y124        FDRE (Setup_fdre_C_D)       -0.095    19.905    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                 17.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.015ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 3.867ns (52.311%)  route 3.525ns (47.689%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 6.045 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.525     8.073    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.669 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.669    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    11.484 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.484    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    22.712    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y52         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.839    
                         clock uncertainty           -0.176    22.663    
    ILOGIC_X1Y52         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.498    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.498    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                 11.015    

Slack (MET) :             11.163ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 3.867ns (53.389%)  route 3.376ns (46.611%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 6.044 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.376     7.923    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.519 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.519    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    11.334 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.334    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    22.711    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.838    
                         clock uncertainty           -0.176    22.662    
    ILOGIC_X1Y54         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.497    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.497    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                 11.163    

Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 3.867ns (54.673%)  route 3.206ns (45.327%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 6.044 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.206     7.753    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.349 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.349    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    11.164 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.164    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    22.711    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.838    
                         clock uncertainty           -0.176    22.662    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.497    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.497    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.336ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 3.867ns (54.696%)  route 3.203ns (45.304%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 6.044 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.203     7.750    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.346 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.346    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    11.161 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.161    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    22.711    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.838    
                         clock uncertainty           -0.176    22.662    
    ILOGIC_X1Y55         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.497    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.497    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                 11.336    

Slack (MET) :             11.667ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 3.867ns (57.364%)  route 2.874ns (42.636%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 6.046 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.874     7.422    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.018 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.018    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.833 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.833    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    22.713    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.840    
                         clock uncertainty           -0.176    22.664    
    ILOGIC_X1Y59         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.499    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                 11.667    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 3.867ns (57.425%)  route 2.867ns (42.575%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 6.048 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.867     7.414    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.010 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.825 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.825    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    22.715    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y60         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.842    
                         clock uncertainty           -0.176    22.666    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.501    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.838ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 3.867ns (58.844%)  route 2.705ns (41.156%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 6.048 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.705     7.252    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.848 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.848    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.663 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.663    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    22.715    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y61         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.842    
                         clock uncertainty           -0.176    22.666    
    ILOGIC_X1Y61         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.501    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                 11.838    

Slack (MET) :             11.845ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 3.867ns (58.908%)  route 2.697ns (41.092%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 6.048 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.697     7.245    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.841 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.841    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.656 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.656    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    22.715    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y62         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.842    
                         clock uncertainty           -0.176    22.666    
    ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.501    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 11.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.526ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.261ns  (logic 1.068ns (47.225%)  route 1.193ns (52.775%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.193    36.012    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.696 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.696    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.939 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.939    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.454    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y62         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.182    
                         clock uncertainty            0.176    19.357    
    ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.413    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.413    
                         arrival time                          36.939    
  -------------------------------------------------------------------
                         slack                                 17.526    

Slack (MET) :             17.555ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.291ns  (logic 1.068ns (46.624%)  route 1.223ns (53.376%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.223    36.042    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.726 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.726    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.969 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.969    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.454    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y61         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.182    
                         clock uncertainty            0.176    19.357    
    ILOGIC_X1Y61         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.413    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.413    
                         arrival time                          36.969    
  -------------------------------------------------------------------
                         slack                                 17.555    

Slack (MET) :             17.614ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.349ns  (logic 1.068ns (45.466%)  route 1.281ns (54.534%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.281    36.100    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.784 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.784    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    37.027 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    37.027    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.454    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y60         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.182    
                         clock uncertainty            0.176    19.357    
    ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.413    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.413    
                         arrival time                          37.027    
  -------------------------------------------------------------------
                         slack                                 17.614    

Slack (MET) :             17.644ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.378ns  (logic 1.068ns (44.909%)  route 1.310ns (55.091%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.310    36.129    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.813 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    37.056 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    37.056    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    19.453    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y59         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.181    
                         clock uncertainty            0.176    19.356    
    ILOGIC_X1Y59         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.412    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.412    
                         arrival time                          37.056    
  -------------------------------------------------------------------
                         slack                                 17.644    

Slack (MET) :             17.792ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.524ns  (logic 1.068ns (42.313%)  route 1.456ns (57.687%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.456    36.275    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.959 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.959    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    37.202 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    37.202    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    19.451    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y56         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.179    
                         clock uncertainty            0.176    19.354    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.410    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.410    
                         arrival time                          37.202    
  -------------------------------------------------------------------
                         slack                                 17.792    

Slack (MET) :             17.811ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.543ns  (logic 1.068ns (41.997%)  route 1.475ns (58.003%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.475    36.294    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.978 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.978    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    37.221 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    37.221    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    19.451    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y55         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.179    
                         clock uncertainty            0.176    19.354    
    ILOGIC_X1Y55         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.410    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.410    
                         arrival time                          37.221    
  -------------------------------------------------------------------
                         slack                                 17.811    

Slack (MET) :             17.879ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.612ns  (logic 1.068ns (40.888%)  route 1.544ns (59.112%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.544    36.363    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    37.047 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    37.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    37.290 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    37.290    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    19.452    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y54         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.180    
                         clock uncertainty            0.176    19.355    
    ILOGIC_X1Y54         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.411    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.411    
                         arrival time                          37.290    
  -------------------------------------------------------------------
                         slack                                 17.879    

Slack (MET) :             17.946ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.679ns  (logic 1.068ns (39.861%)  route 1.611ns (60.139%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.611    36.430    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    37.114 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    37.114    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    37.357 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    37.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    19.452    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y52         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.180    
                         clock uncertainty            0.176    19.355    
    ILOGIC_X1Y52         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.411    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.411    
                         arrival time                          37.357    
  -------------------------------------------------------------------
                         slack                                 17.946    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       16.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 3.867ns (62.540%)  route 2.316ns (37.460%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 6.016 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.316     6.864    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.460 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.460    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.275 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.275    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    22.683    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y75         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.810    
                         clock uncertainty           -0.176    22.634    
    ILOGIC_X1Y75         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.469    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.469    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.335ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 3.867ns (63.989%)  route 2.176ns (36.011%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 6.016 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.176     6.724    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.320 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.320    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.135 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.135    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    22.683    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y76         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.810    
                         clock uncertainty           -0.176    22.634    
    ILOGIC_X1Y76         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.469    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.469    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                 12.335    

Slack (MET) :             12.484ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 3.867ns (65.617%)  route 2.026ns (34.383%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 6.015 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.026     6.574    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.170 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.170    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.985 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.985    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    22.682    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y77         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.809    
                         clock uncertainty           -0.176    22.633    
    ILOGIC_X1Y77         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.468    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 12.484    

Slack (MET) :             12.637ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 3.867ns (67.369%)  route 1.873ns (32.631%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 6.015 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.873     6.420    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.016 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.016    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.831 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.831    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    22.682    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y79         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.809    
                         clock uncertainty           -0.176    22.633    
    ILOGIC_X1Y79         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.468    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                 12.637    

Slack (MET) :             12.787ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 3.867ns (69.176%)  route 1.723ns (30.824%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 6.015 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.723     6.270    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.866 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.681 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.681    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    22.682    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y80         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.809    
                         clock uncertainty           -0.176    22.633    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.468    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                 12.787    

Slack (MET) :             13.239ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 3.867ns (75.229%)  route 1.273ns (24.771%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 6.017 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.273     5.821    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.417 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.417    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.232 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.232    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    22.684    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y83         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.811    
                         clock uncertainty           -0.176    22.635    
    ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.470    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.470    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 13.239    

Slack (MET) :             13.390ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 3.867ns (77.489%)  route 1.123ns (22.511%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 6.019 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.123     5.671    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.267 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.267    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.082 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.082    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    22.686    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y84         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.813    
                         clock uncertainty           -0.176    22.637    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.472    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.472    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                 13.390    

Slack (MET) :             13.540ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 3.867ns (79.889%)  route 0.973ns (20.111%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 6.019 - 1.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.729     4.091    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     4.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.973     5.521    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.117 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.117    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.932 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.932    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    22.686    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y85         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.813    
                         clock uncertainty           -0.176    22.637    
    ILOGIC_X1Y85         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.472    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.472    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 13.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.790ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        1.511ns  (logic 1.068ns (70.659%)  route 0.443ns (29.341%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.443    35.262    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    35.946 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    35.946    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.189 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.189    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    19.440    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y85         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.168    
                         clock uncertainty            0.176    19.343    
    ILOGIC_X1Y85         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.399    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.399    
                         arrival time                          36.189    
  -------------------------------------------------------------------
                         slack                                 16.790    

Slack (MET) :             16.853ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        1.574ns  (logic 1.068ns (67.835%)  route 0.506ns (32.165%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.506    35.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.009 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.009    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.252 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.252    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    19.440    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y84         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.168    
                         clock uncertainty            0.176    19.343    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.399    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.399    
                         arrival time                          36.252    
  -------------------------------------------------------------------
                         slack                                 16.853    

Slack (MET) :             16.917ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        1.637ns  (logic 1.068ns (65.228%)  route 0.569ns (34.772%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.569    35.388    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.072 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.072    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.315 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.315    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    19.439    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y83         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.167    
                         clock uncertainty            0.176    19.342    
    ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.398    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.398    
                         arrival time                          36.315    
  -------------------------------------------------------------------
                         slack                                 16.917    

Slack (MET) :             17.108ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        1.826ns  (logic 1.068ns (58.486%)  route 0.758ns (41.514%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.758    35.577    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.261 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.261    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.504 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.504    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    19.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y80         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.165    
                         clock uncertainty            0.176    19.340    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.396    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.396    
                         arrival time                          36.504    
  -------------------------------------------------------------------
                         slack                                 17.108    

Slack (MET) :             17.171ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        1.889ns  (logic 1.068ns (56.537%)  route 0.821ns (43.463%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.821    35.640    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.324 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.324    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.567 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.567    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    19.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y79         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.165    
                         clock uncertainty            0.176    19.340    
    ILOGIC_X1Y79         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.396    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.396    
                         arrival time                          36.567    
  -------------------------------------------------------------------
                         slack                                 17.171    

Slack (MET) :             17.239ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        1.958ns  (logic 1.068ns (54.537%)  route 0.890ns (45.463%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.890    35.709    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.393 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.393    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.636 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.636    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    19.438    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y77         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.166    
                         clock uncertainty            0.176    19.341    
    ILOGIC_X1Y77         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.397    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.397    
                         arrival time                          36.636    
  -------------------------------------------------------------------
                         slack                                 17.239    

Slack (MET) :             17.302ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.021ns  (logic 1.068ns (52.839%)  route 0.953ns (47.161%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.953    35.772    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.456 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.456    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.699 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    19.438    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y76         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.166    
                         clock uncertainty            0.176    19.341    
    ILOGIC_X1Y76         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.397    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.397    
                         arrival time                          36.699    
  -------------------------------------------------------------------
                         slack                                 17.302    

Slack (MET) :             17.356ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.074ns  (logic 1.068ns (51.488%)  route 1.006ns (48.512%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.605    34.678    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X85Y99         FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    34.819 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.006    35.825    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.509 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.509    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.752 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.752    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    19.437    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y75         ISERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.165    
                         clock uncertainty            0.176    19.340    
    ILOGIC_X1Y75         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.396    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.396    
                         arrival time                          36.752    
  -------------------------------------------------------------------
                         slack                                 17.356    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.458ns fall@4.792ns period=53.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.875ns  (mem_refclk rise@3.333ns - sync_pulse rise@1.458ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 5.550 - 3.333 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 3.213 - 1.458 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.458     1.458 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.458 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     3.268    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -0.654 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     1.364    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.460 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     3.125    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.213 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     3.834    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     5.550    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.127     5.677    
                         clock uncertainty           -0.205     5.472    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     5.290    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                  1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.458ns fall@4.792ns period=53.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.458ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.458ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.627ns = ( 3.086 - 1.458 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.458     1.458 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.458 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     3.141    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -0.553 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     1.370    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.461 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     3.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     3.086 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     3.675    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     2.375    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.127     2.248    
                         clock uncertainty            0.205     2.453    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     2.627    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  1.047    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 11.590 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.672 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.672    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    11.590    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.225    11.816    
                         clock uncertainty           -0.056    11.760    
    OUT_FIFO_X1Y4        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.109    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.604 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     9.080    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385    11.783    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.604 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     9.080    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385    11.783    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.604 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     9.080    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385    11.783    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.604 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     9.080    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385    11.783    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.517ns (19.218%)  route 2.173ns (80.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 12.002 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.173     7.691    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y52         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    12.002    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.323    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.517ns (19.308%)  route 2.161ns (80.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 12.002 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.161     7.679    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y53         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    12.002    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y53         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.323    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.517ns (20.386%)  route 2.019ns (79.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 12.002 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.019     7.537    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y54         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    12.002    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y54         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.323    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.517ns (20.487%)  route 2.007ns (79.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.007     7.525    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y55         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.226    
                         clock uncertainty           -0.056    12.170    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.321    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.517ns (21.798%)  route 1.855ns (78.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.855     7.373    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.226    
                         clock uncertainty           -0.056    12.170    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.321    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  3.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.262 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.262    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.522    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.344     3.178    
    OUT_FIFO_X1Y4        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.167    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.272ns (29.251%)  route 0.658ns (70.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.658     4.020    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y62         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.358    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.917    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.917    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.272ns (29.237%)  route 0.658ns (70.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.658     4.021    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y60         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y60         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.357    
    OLOGIC_X1Y60         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.916    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           4.021    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.227 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.388    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.268    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.227 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.388    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.268    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.227 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.388    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.268    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.227 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.388    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.268    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.272ns (27.859%)  route 0.704ns (72.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.704     4.067    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y61         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y61         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.358    
    OLOGIC_X1Y61         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.917    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.917    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.272ns (27.503%)  route 0.717ns (72.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.717     4.079    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y59         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y59         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.915    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.915    
                         arrival time                           4.079    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.272ns (25.439%)  route 0.797ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.797     4.160    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.915    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.915    
                         arrival time                           4.160    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@3.333ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 11.580 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.691    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.661 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.661    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    11.580    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.224    11.805    
                         clock uncertainty           -0.056    11.749    
    OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.098    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.517ns (19.067%)  route 2.195ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 11.980 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.195     7.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y63         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.980    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.205    
                         clock uncertainty           -0.056    12.149    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.517ns (19.155%)  route 2.182ns (80.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 11.980 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.182     7.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y64         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.980    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.205    
                         clock uncertainty           -0.056    12.149    
    OLOGIC_X1Y64         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.517ns (20.216%)  route 2.040ns (79.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 11.980 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.040     7.547    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y65         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.980    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.205    
                         clock uncertainty           -0.056    12.149    
    OLOGIC_X1Y65         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.517ns (20.316%)  route 2.028ns (79.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 11.980 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.028     7.535    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.980    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.205    
                         clock uncertainty           -0.056    12.149    
    OLOGIC_X1Y66         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.300    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.517ns (20.701%)  route 1.981ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 11.979 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.981     7.488    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.979    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.204    
                         clock uncertainty           -0.056    12.148    
    OLOGIC_X1Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.517ns (21.604%)  route 1.876ns (78.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 11.978 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.876     7.383    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    11.978    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.203    
                         clock uncertainty           -0.056    12.147    
    OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.298    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.517ns (21.718%)  route 1.864ns (78.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 11.978 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.864     7.371    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    11.978    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.203    
                         clock uncertainty           -0.056    12.147    
    OLOGIC_X1Y68         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.298    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.517ns (21.777%)  route 1.857ns (78.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.857     7.364    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.201    
                         clock uncertainty           -0.056    12.145    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.296    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.517ns (21.915%)  route 1.842ns (78.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 11.979 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.842     7.349    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.979    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.204    
                         clock uncertainty           -0.056    12.148    
    OLOGIC_X1Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  3.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.255 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.255    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.513    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.342     3.171    
    OUT_FIFO_X1Y5        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.160    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.272ns (26.216%)  route 0.766ns (73.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.766     4.121    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y71         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.687    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.345    
    OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.904    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.121    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.272ns (24.802%)  route 0.825ns (75.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.825     4.180    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y70         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.687    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.345    
    OLOGIC_X1Y70         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.904    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.180    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.272ns (24.709%)  route 0.829ns (75.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.829     4.184    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y72         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y72         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.346    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.905    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           4.184    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.272ns (23.630%)  route 0.879ns (76.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.879     4.234    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.687    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.345    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.904    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.234    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.272ns (23.366%)  route 0.892ns (76.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.892     4.247    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.347    
    OLOGIC_X1Y73         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.906    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.906    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.272ns (23.316%)  route 0.895ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.895     4.250    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.687    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.345    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.904    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.250    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.272ns (23.206%)  route 0.900ns (76.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.900     4.255    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.687    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.345    
    OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.904    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.272ns (22.341%)  route 0.946ns (77.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.946     4.301    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.347    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.906    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.906    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.272ns (21.815%)  route 0.975ns (78.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.975     4.330    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.346    
    OLOGIC_X1Y66         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.905    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 11.590 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.672 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.672    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    11.590    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.225    11.816    
                         clock uncertainty           -0.056    11.760    
    OUT_FIFO_X1Y6        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.109    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.604 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     9.080    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385    11.778    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.604 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     9.080    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385    11.778    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.604 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     9.080    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385    11.778    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.604 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     9.080    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385    11.778    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.517ns (17.112%)  route 2.504ns (82.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 11.996 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.504     8.022    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y86         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    11.996    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.222    
                         clock uncertainty           -0.056    12.166    
    OLOGIC_X1Y86         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.317    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.517ns (17.934%)  route 2.366ns (82.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 11.996 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.366     7.884    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y85         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    11.996    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y85         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.222    
                         clock uncertainty           -0.056    12.166    
    OLOGIC_X1Y85         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.317    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.517ns (18.906%)  route 2.218ns (81.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 11.996 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.218     7.736    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y84         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    11.996    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y84         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.222    
                         clock uncertainty           -0.056    12.166    
    OLOGIC_X1Y84         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.317    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.517ns (19.990%)  route 2.069ns (80.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.069     7.587    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y83         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.314    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.517ns (22.506%)  route 1.780ns (77.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.780     7.298    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.314    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  4.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.262 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.262    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.522    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.344     3.178    
    OUT_FIFO_X1Y6        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.167    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.227 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.388    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.227 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.388    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.227 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.388    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.227 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.388    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.272ns (28.288%)  route 0.690ns (71.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.690     4.052    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y79         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.913    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.052    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.272ns (28.092%)  route 0.696ns (71.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.696     4.059    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y77         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.355    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.914    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           4.059    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.272ns (26.721%)  route 0.746ns (73.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.746     4.108    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y75         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.355    
    OLOGIC_X1Y75         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.914    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           4.108    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.272ns (26.597%)  route 0.751ns (73.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.751     4.113    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y76         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.355    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.914    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.272ns (26.541%)  route 0.753ns (73.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.753     4.115    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y80         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.913    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.115    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@3.333ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 11.580 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.691    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.323 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.661 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.661    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    11.580    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.224    11.805    
                         clock uncertainty           -0.056    11.749    
    OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.098    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.517ns (14.794%)  route 2.978ns (85.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.978     8.485    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y99         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.323    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.517ns (15.404%)  route 2.839ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 12.002 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.839     8.346    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    12.002    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.227    
                         clock uncertainty           -0.056    12.171    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.322    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.517ns (16.116%)  route 2.691ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 12.002 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.691     8.198    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    12.002    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.227    
                         clock uncertainty           -0.056    12.171    
    OLOGIC_X1Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.322    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.517ns (17.712%)  route 2.402ns (82.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.402     7.909    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.319    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.517ns (18.660%)  route 2.254ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.254     7.761    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.319    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.517ns (19.715%)  route 2.105ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.105     7.612    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.319    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.517ns (20.897%)  route 1.957ns (79.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 12.001 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.957     7.464    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    12.001    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.226    
                         clock uncertainty           -0.056    12.170    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.321    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.517ns (22.229%)  route 1.809ns (77.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 12.001 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.809     7.316    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    12.001    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.226    
                         clock uncertainty           -0.056    12.170    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.321    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.517ns (23.743%)  route 1.660ns (76.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.660     7.168    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y90         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.323    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  4.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.255 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.255    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.513    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.342     3.171    
    OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.160    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.272ns (26.952%)  route 0.737ns (73.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.737     4.093    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y89         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.354    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.913    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.272ns (25.362%)  route 0.800ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.800     4.156    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.354    
    OLOGIC_X1Y90         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.913    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.272ns (23.949%)  route 0.864ns (76.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.864     4.219    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.695    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.353    
    OLOGIC_X1Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.912    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.272ns (22.685%)  route 0.927ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.927     4.282    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.695    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.353    
    OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.912    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.282    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.272ns (21.547%)  route 0.990ns (78.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.990     4.346    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.695    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.353    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.912    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.272ns (20.519%)  route 1.054ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.054     4.409    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.695    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.353    
    OLOGIC_X1Y94         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.912    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.409    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.272ns (19.584%)  route 1.117ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.117     4.472    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.695    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.353    
    OLOGIC_X1Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.912    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.472    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.272ns (18.036%)  route 1.236ns (81.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.236     4.591    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.355    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.914    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           4.591    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.272ns (17.310%)  route 1.299ns (82.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.299     4.655    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.355    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.914    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           4.655    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_pll
  To Clock:  clk_pll_i

Setup :           64  Failing Endpoints,  Worst Slack       -2.107ns,  Total Violation      -80.913ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.107ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        4.853ns  (logic 0.773ns (15.928%)  route 4.080ns (84.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 50.449 - 46.667 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 47.427 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.710    47.427    u_mig_example_top/clk_cpu
    SLICE_X76Y63         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y63         FDRE (Prop_fdre_C_Q)         0.478    47.905 r  u_mig_example_top/mem_d_to_ram_reg[7]/Q
                         net (fo=1, routed)           4.080    51.985    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[7]
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.295    52.280 r  u_mig_example_top/mem_ex/mem_wdf_data[7]_i_1/O
                         net (fo=1, routed)           0.000    52.280    u_mig_example_top/mem_ex/mem_wdf_data[7]
    SLICE_X77Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.589    50.449    u_mig_example_top/mem_ex/ui_clk
    SLICE_X77Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[7]/C
                         clock pessimism             -0.101    50.348    
                         clock uncertainty           -0.204    50.144    
    SLICE_X77Y63         FDRE (Setup_fdre_C_D)        0.029    50.173    u_mig_example_top/mem_ex/mem_wdf_data_reg[7]
  -------------------------------------------------------------------
                         required time                         50.173    
                         arrival time                         -52.280    
  -------------------------------------------------------------------
                         slack                                 -2.107    

Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        4.882ns  (logic 0.642ns (13.151%)  route 4.240ns (86.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 50.443 - 46.667 ) 
    Source Clock Delay      (SCD):    1.703ns = ( 47.418 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.701    47.418    u_mig_example_top/clk_cpu
    SLICE_X74Y71         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y71         FDRE (Prop_fdre_C_Q)         0.518    47.936 r  u_mig_example_top/mem_d_to_ram_reg[37]/Q
                         net (fo=1, routed)           4.240    52.176    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[37]
    SLICE_X76Y70         LUT2 (Prop_lut2_I0_O)        0.124    52.300 r  u_mig_example_top/mem_ex/mem_wdf_data[37]_i_1/O
                         net (fo=1, routed)           0.000    52.300    u_mig_example_top/mem_ex/mem_wdf_data[37]
    SLICE_X76Y70         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.583    50.443    u_mig_example_top/mem_ex/ui_clk
    SLICE_X76Y70         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[37]/C
                         clock pessimism             -0.101    50.342    
                         clock uncertainty           -0.204    50.138    
    SLICE_X76Y70         FDRE (Setup_fdre_C_D)        0.079    50.217    u_mig_example_top/mem_ex/mem_wdf_data_reg[37]
  -------------------------------------------------------------------
                         required time                         50.217    
                         arrival time                         -52.300    
  -------------------------------------------------------------------
                         slack                                 -2.083    

Slack (VIOLATED) :        -1.907ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        4.711ns  (logic 0.642ns (13.628%)  route 4.069ns (86.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 50.440 - 46.667 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 47.412 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.695    47.412    u_mig_example_top/clk_cpu
    SLICE_X74Y74         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDRE (Prop_fdre_C_Q)         0.518    47.930 r  u_mig_example_top/mem_d_to_ram_reg[49]/Q
                         net (fo=1, routed)           4.069    51.998    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[49]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.124    52.122 r  u_mig_example_top/mem_ex/mem_wdf_data[17]_i_1/O
                         net (fo=1, routed)           0.000    52.122    u_mig_example_top/mem_ex/mem_wdf_data[17]
    SLICE_X78Y75         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.580    50.440    u_mig_example_top/mem_ex/ui_clk
    SLICE_X78Y75         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[17]/C
                         clock pessimism             -0.101    50.339    
                         clock uncertainty           -0.204    50.135    
    SLICE_X78Y75         FDRE (Setup_fdre_C_D)        0.081    50.216    u_mig_example_top/mem_ex/mem_wdf_data_reg[17]
  -------------------------------------------------------------------
                         required time                         50.216    
                         arrival time                         -52.122    
  -------------------------------------------------------------------
                         slack                                 -1.907    

Slack (VIOLATED) :        -1.890ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        4.690ns  (logic 0.642ns (13.688%)  route 4.048ns (86.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 50.443 - 46.667 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 47.419 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.702    47.419    u_mig_example_top/clk_cpu
    SLICE_X74Y70         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y70         FDRE (Prop_fdre_C_Q)         0.518    47.937 r  u_mig_example_top/mem_d_to_ram_reg[33]/Q
                         net (fo=1, routed)           4.048    51.985    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[33]
    SLICE_X76Y70         LUT2 (Prop_lut2_I1_O)        0.124    52.109 r  u_mig_example_top/mem_ex/mem_wdf_data[33]_i_1/O
                         net (fo=1, routed)           0.000    52.109    u_mig_example_top/mem_ex/mem_wdf_data[33]
    SLICE_X76Y70         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.583    50.443    u_mig_example_top/mem_ex/ui_clk
    SLICE_X76Y70         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[33]/C
                         clock pessimism             -0.101    50.342    
                         clock uncertainty           -0.204    50.138    
    SLICE_X76Y70         FDRE (Setup_fdre_C_D)        0.081    50.219    u_mig_example_top/mem_ex/mem_wdf_data_reg[33]
  -------------------------------------------------------------------
                         required time                         50.219    
                         arrival time                         -52.109    
  -------------------------------------------------------------------
                         slack                                 -1.890    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        4.473ns  (logic 0.642ns (14.353%)  route 3.831ns (85.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 50.449 - 46.667 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 47.427 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.710    47.427    u_mig_example_top/clk_cpu
    SLICE_X76Y63         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y63         FDRE (Prop_fdre_C_Q)         0.518    47.945 r  u_mig_example_top/mem_d_to_ram_reg[5]/Q
                         net (fo=1, routed)           3.831    51.776    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[5]
    SLICE_X77Y63         LUT2 (Prop_lut2_I1_O)        0.124    51.900 r  u_mig_example_top/mem_ex/mem_wdf_data[5]_i_1/O
                         net (fo=1, routed)           0.000    51.900    u_mig_example_top/mem_ex/mem_wdf_data[5]
    SLICE_X77Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.589    50.449    u_mig_example_top/mem_ex/ui_clk
    SLICE_X77Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[5]/C
                         clock pessimism             -0.101    50.348    
                         clock uncertainty           -0.204    50.144    
    SLICE_X77Y63         FDRE (Setup_fdre_C_D)        0.031    50.175    u_mig_example_top/mem_ex/mem_wdf_data_reg[5]
  -------------------------------------------------------------------
                         required time                         50.175    
                         arrival time                         -51.900    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        4.410ns  (logic 0.642ns (14.557%)  route 3.768ns (85.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 50.439 - 46.667 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 47.414 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.697    47.414    u_mig_example_top/clk_cpu
    SLICE_X76Y76         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.518    47.932 r  u_mig_example_top/mem_d_to_ram_reg[53]/Q
                         net (fo=1, routed)           3.768    51.700    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[53]
    SLICE_X76Y73         LUT2 (Prop_lut2_I0_O)        0.124    51.824 r  u_mig_example_top/mem_ex/mem_wdf_data[21]_i_1/O
                         net (fo=1, routed)           0.000    51.824    u_mig_example_top/mem_ex/mem_wdf_data[21]
    SLICE_X76Y73         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.579    50.439    u_mig_example_top/mem_ex/ui_clk
    SLICE_X76Y73         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[21]/C
                         clock pessimism             -0.101    50.338    
                         clock uncertainty           -0.204    50.134    
    SLICE_X76Y73         FDRE (Setup_fdre_C_D)        0.079    50.213    u_mig_example_top/mem_ex/mem_wdf_data_reg[21]
  -------------------------------------------------------------------
                         required time                         50.213    
                         arrival time                         -51.824    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.609ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        4.407ns  (logic 0.779ns (17.677%)  route 3.628ns (82.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 50.442 - 46.667 ) 
    Source Clock Delay      (SCD):    1.703ns = ( 47.418 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.701    47.418    u_mig_example_top/clk_cpu
    SLICE_X74Y71         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y71         FDRE (Prop_fdre_C_Q)         0.478    47.896 r  u_mig_example_top/mem_d_to_ram_reg[41]/Q
                         net (fo=1, routed)           3.628    51.523    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[41]
    SLICE_X78Y73         LUT2 (Prop_lut2_I0_O)        0.301    51.824 r  u_mig_example_top/mem_ex/mem_wdf_data[25]_i_1/O
                         net (fo=1, routed)           0.000    51.824    u_mig_example_top/mem_ex/mem_wdf_data[25]
    SLICE_X78Y73         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.582    50.442    u_mig_example_top/mem_ex/ui_clk
    SLICE_X78Y73         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[25]/C
                         clock pessimism             -0.101    50.341    
                         clock uncertainty           -0.204    50.137    
    SLICE_X78Y73         FDRE (Setup_fdre_C_D)        0.079    50.216    u_mig_example_top/mem_ex/mem_wdf_data_reg[25]
  -------------------------------------------------------------------
                         required time                         50.216    
                         arrival time                         -51.824    
  -------------------------------------------------------------------
                         slack                                 -1.609    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        4.408ns  (logic 0.642ns (14.565%)  route 3.766ns (85.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 50.451 - 46.667 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 47.427 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.710    47.427    u_mig_example_top/clk_cpu
    SLICE_X76Y64         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y64         FDRE (Prop_fdre_C_Q)         0.518    47.945 r  u_mig_example_top/mem_d_to_ram_reg[10]/Q
                         net (fo=1, routed)           3.766    51.711    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[10]
    SLICE_X74Y61         LUT2 (Prop_lut2_I1_O)        0.124    51.835 r  u_mig_example_top/mem_ex/mem_wdf_data[58]_i_1/O
                         net (fo=1, routed)           0.000    51.835    u_mig_example_top/mem_ex/mem_wdf_data[58]
    SLICE_X74Y61         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.591    50.451    u_mig_example_top/mem_ex/ui_clk
    SLICE_X74Y61         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[58]/C
                         clock pessimism             -0.101    50.350    
                         clock uncertainty           -0.204    50.146    
    SLICE_X74Y61         FDRE (Setup_fdre_C_D)        0.081    50.227    u_mig_example_top/mem_ex/mem_wdf_data_reg[58]
  -------------------------------------------------------------------
                         required time                         50.227    
                         arrival time                         -51.835    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.577ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        4.376ns  (logic 0.642ns (14.672%)  route 3.734ns (85.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 50.443 - 46.667 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 47.420 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.703    47.420    u_mig_example_top/clk_cpu
    SLICE_X74Y69         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y69         FDRE (Prop_fdre_C_Q)         0.518    47.938 r  u_mig_example_top/mem_d_to_ram_reg[29]/Q
                         net (fo=1, routed)           3.734    51.671    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[29]
    SLICE_X76Y69         LUT2 (Prop_lut2_I1_O)        0.124    51.795 r  u_mig_example_top/mem_ex/mem_wdf_data[45]_i_1/O
                         net (fo=1, routed)           0.000    51.795    u_mig_example_top/mem_ex/mem_wdf_data[45]
    SLICE_X76Y69         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.583    50.443    u_mig_example_top/mem_ex/ui_clk
    SLICE_X76Y69         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[45]/C
                         clock pessimism             -0.101    50.342    
                         clock uncertainty           -0.204    50.138    
    SLICE_X76Y69         FDRE (Setup_fdre_C_D)        0.081    50.219    u_mig_example_top/mem_ex/mem_wdf_data_reg[45]
  -------------------------------------------------------------------
                         required time                         50.219    
                         arrival time                         -51.795    
  -------------------------------------------------------------------
                         slack                                 -1.577    

Slack (VIOLATED) :        -1.572ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        4.318ns  (logic 0.774ns (17.923%)  route 3.544ns (82.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 50.447 - 46.667 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 47.427 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.710    47.427    u_mig_example_top/clk_cpu
    SLICE_X76Y63         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y63         FDRE (Prop_fdre_C_Q)         0.478    47.905 r  u_mig_example_top/mem_d_to_ram_reg[9]/Q
                         net (fo=1, routed)           3.544    51.449    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[9]
    SLICE_X73Y63         LUT2 (Prop_lut2_I1_O)        0.296    51.745 r  u_mig_example_top/mem_ex/mem_wdf_data[57]_i_1/O
                         net (fo=1, routed)           0.000    51.745    u_mig_example_top/mem_ex/mem_wdf_data[57]
    SLICE_X73Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.587    50.447    u_mig_example_top/mem_ex/ui_clk
    SLICE_X73Y63         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[57]/C
                         clock pessimism             -0.101    50.346    
                         clock uncertainty           -0.204    50.142    
    SLICE_X73Y63         FDRE (Setup_fdre_C_D)        0.031    50.173    u_mig_example_top/mem_ex/mem_wdf_data_reg[57]
  -------------------------------------------------------------------
                         required time                         50.173    
                         arrival time                         -51.745    
  -------------------------------------------------------------------
                         slack                                 -1.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.209ns (12.012%)  route 1.531ns (87.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.589     0.591    u_mig_example_top/clk_cpu
    SLICE_X76Y67         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y67         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  u_mig_example_top/mem_d_to_ram_reg[23]/Q
                         net (fo=1, routed)           1.531     2.286    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[23]
    SLICE_X74Y67         LUT2 (Prop_lut2_I1_O)        0.045     2.331 r  u_mig_example_top/mem_ex/mem_wdf_data[55]_i_1/O
                         net (fo=1, routed)           0.000     2.331    u_mig_example_top/mem_ex/mem_wdf_data[55]
    SLICE_X74Y67         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.860     1.894    u_mig_example_top/mem_ex/ui_clk
    SLICE_X74Y67         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[55]/C
                         clock pessimism              0.056     1.949    
                         clock uncertainty            0.204     2.153    
    SLICE_X74Y67         FDRE (Hold_fdre_C_D)         0.121     2.274    u_mig_example_top/mem_ex/mem_wdf_data_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.209ns (12.017%)  route 1.530ns (87.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.582     0.584    u_mig_example_top/clk_cpu
    SLICE_X74Y74         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  u_mig_example_top/mem_d_to_ram_reg[45]/Q
                         net (fo=1, routed)           1.530     2.278    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[45]
    SLICE_X76Y74         LUT2 (Prop_lut2_I0_O)        0.045     2.323 r  u_mig_example_top/mem_ex/mem_wdf_data[29]_i_1/O
                         net (fo=1, routed)           0.000     2.323    u_mig_example_top/mem_ex/mem_wdf_data[29]
    SLICE_X76Y74         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.852     1.886    u_mig_example_top/mem_ex/ui_clk
    SLICE_X76Y74         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[29]/C
                         clock pessimism              0.056     1.941    
                         clock uncertainty            0.204     2.145    
    SLICE_X76Y74         FDRE (Hold_fdre_C_D)         0.121     2.266    u_mig_example_top/mem_ex/mem_wdf_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.209ns (12.215%)  route 1.502ns (87.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.587     0.589    u_mig_example_top/clk_cpu
    SLICE_X74Y69         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y69         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  u_mig_example_top/mem_d_to_ram_reg[25]/Q
                         net (fo=1, routed)           1.502     2.255    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[25]
    SLICE_X73Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.300 r  u_mig_example_top/mem_ex/mem_wdf_data[41]_i_1/O
                         net (fo=1, routed)           0.000     2.300    u_mig_example_top/mem_ex/mem_wdf_data[41]
    SLICE_X73Y68         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.856     1.890    u_mig_example_top/mem_ex/ui_clk
    SLICE_X73Y68         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[41]/C
                         clock pessimism              0.056     1.945    
                         clock uncertainty            0.204     2.149    
    SLICE_X73Y68         FDRE (Hold_fdre_C_D)         0.092     2.241    u_mig_example_top/mem_ex/mem_wdf_data_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.209ns (11.994%)  route 1.533ns (88.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.586     0.588    u_mig_example_top/clk_cpu
    SLICE_X74Y70         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y70         FDRE (Prop_fdre_C_Q)         0.164     0.752 r  u_mig_example_top/mem_d_to_ram_reg[34]/Q
                         net (fo=1, routed)           1.533     2.285    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[34]
    SLICE_X76Y70         LUT2 (Prop_lut2_I1_O)        0.045     2.330 r  u_mig_example_top/mem_ex/mem_wdf_data[34]_i_1/O
                         net (fo=1, routed)           0.000     2.330    u_mig_example_top/mem_ex/mem_wdf_data[34]
    SLICE_X76Y70         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.857     1.891    u_mig_example_top/mem_ex/ui_clk
    SLICE_X76Y70         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[34]/C
                         clock pessimism              0.056     1.946    
                         clock uncertainty            0.204     2.150    
    SLICE_X76Y70         FDRE (Hold_fdre_C_D)         0.121     2.271    u_mig_example_top/mem_ex/mem_wdf_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.246ns (14.121%)  route 1.496ns (85.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.583     0.585    u_mig_example_top/clk_cpu
    SLICE_X76Y76         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.148     0.733 r  u_mig_example_top/mem_d_to_ram_reg[59]/Q
                         net (fo=1, routed)           1.496     2.229    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[59]
    SLICE_X78Y75         LUT2 (Prop_lut2_I0_O)        0.098     2.327 r  u_mig_example_top/mem_ex/mem_wdf_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.327    u_mig_example_top/mem_ex/mem_wdf_data[11]
    SLICE_X78Y75         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.854     1.888    u_mig_example_top/mem_ex/ui_clk
    SLICE_X78Y75         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[11]/C
                         clock pessimism              0.056     1.943    
                         clock uncertainty            0.204     2.147    
    SLICE_X78Y75         FDRE (Hold_fdre_C_D)         0.120     2.267    u_mig_example_top/mem_ex/mem_wdf_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.209ns (11.993%)  route 1.534ns (88.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.589     0.591    u_mig_example_top/clk_cpu
    SLICE_X76Y67         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y67         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  u_mig_example_top/mem_d_to_ram_reg[20]/Q
                         net (fo=1, routed)           1.534     2.288    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[20]
    SLICE_X74Y67         LUT2 (Prop_lut2_I1_O)        0.045     2.333 r  u_mig_example_top/mem_ex/mem_wdf_data[52]_i_1/O
                         net (fo=1, routed)           0.000     2.333    u_mig_example_top/mem_ex/mem_wdf_data[52]
    SLICE_X74Y67         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.860     1.894    u_mig_example_top/mem_ex/ui_clk
    SLICE_X74Y67         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[52]/C
                         clock pessimism              0.056     1.949    
                         clock uncertainty            0.204     2.153    
    SLICE_X74Y67         FDRE (Hold_fdre_C_D)         0.120     2.273    u_mig_example_top/mem_ex/mem_wdf_data_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.209ns (12.206%)  route 1.503ns (87.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.592     0.594    u_mig_example_top/clk_cpu
    SLICE_X74Y62         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y62         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  u_mig_example_top/mem_d_to_ram_reg[3]/Q
                         net (fo=1, routed)           1.503     2.261    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[3]
    SLICE_X72Y62         LUT2 (Prop_lut2_I1_O)        0.045     2.306 r  u_mig_example_top/mem_ex/mem_wdf_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.306    u_mig_example_top/mem_ex/mem_wdf_data[3]
    SLICE_X72Y62         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.861     1.895    u_mig_example_top/mem_ex/ui_clk
    SLICE_X72Y62         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[3]/C
                         clock pessimism              0.056     1.950    
                         clock uncertainty            0.204     2.154    
    SLICE_X72Y62         FDRE (Hold_fdre_C_D)         0.091     2.245    u_mig_example_top/mem_ex/mem_wdf_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.209ns (11.958%)  route 1.539ns (88.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.586     0.588    u_mig_example_top/clk_cpu
    SLICE_X74Y70         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y70         FDRE (Prop_fdre_C_Q)         0.164     0.752 r  u_mig_example_top/mem_d_to_ram_reg[26]/Q
                         net (fo=1, routed)           1.539     2.290    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[26]
    SLICE_X78Y69         LUT2 (Prop_lut2_I1_O)        0.045     2.335 r  u_mig_example_top/mem_ex/mem_wdf_data[42]_i_1/O
                         net (fo=1, routed)           0.000     2.335    u_mig_example_top/mem_ex/mem_wdf_data[42]
    SLICE_X78Y69         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.860     1.894    u_mig_example_top/mem_ex/ui_clk
    SLICE_X78Y69         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[42]/C
                         clock pessimism              0.056     1.949    
                         clock uncertainty            0.204     2.153    
    SLICE_X78Y69         FDRE (Hold_fdre_C_D)         0.121     2.274    u_mig_example_top/mem_ex/mem_wdf_data_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.209ns (11.978%)  route 1.536ns (88.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.591     0.593    u_mig_example_top/clk_cpu
    SLICE_X76Y65         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  u_mig_example_top/mem_d_to_ram_reg[15]/Q
                         net (fo=1, routed)           1.536     2.293    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[15]
    SLICE_X76Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  u_mig_example_top/mem_ex/mem_wdf_data[63]_i_2/O
                         net (fo=1, routed)           0.000     2.338    u_mig_example_top/mem_ex/mem_wdf_data[63]
    SLICE_X76Y66         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.861     1.895    u_mig_example_top/mem_ex/ui_clk
    SLICE_X76Y66         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[63]/C
                         clock pessimism              0.056     1.950    
                         clock uncertainty            0.204     2.154    
    SLICE_X76Y66         FDRE (Hold_fdre_C_D)         0.120     2.274    u_mig_example_top/mem_ex/mem_wdf_data_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_d_to_ram_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_mig_example_top/mem_ex/mem_wdf_data_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.209ns (11.964%)  route 1.538ns (88.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.590     0.592    u_mig_example_top/clk_cpu
    SLICE_X74Y66         FDRE                                         r  u_mig_example_top/mem_d_to_ram_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  u_mig_example_top/mem_d_to_ram_reg[16]/Q
                         net (fo=1, routed)           1.538     2.294    u_mig_example_top/mem_ex/mem_wdf_data_reg[15]_0[16]
    SLICE_X74Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.339 r  u_mig_example_top/mem_ex/mem_wdf_data[48]_i_1/O
                         net (fo=1, routed)           0.000     2.339    u_mig_example_top/mem_ex/mem_wdf_data[48]
    SLICE_X74Y65         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.862     1.896    u_mig_example_top/mem_ex/ui_clk
    SLICE_X74Y65         FDRE                                         r  u_mig_example_top/mem_ex/mem_wdf_data_reg[48]/C
                         clock pessimism              0.056     1.951    
                         clock uncertainty            0.204     2.155    
    SLICE_X74Y65         FDRE (Hold_fdre_C_D)         0.120     2.275    u_mig_example_top/mem_ex/mem_wdf_data_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_pll
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       16.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.693ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.977ns  (logic 0.419ns (8.419%)  route 4.558ns (91.581%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           4.558     6.586    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X33Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.493    23.686    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X33Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism             -0.001    23.685    
                         clock uncertainty           -0.184    23.500    
    SLICE_X33Y122        FDRE (Setup_fdre_C_D)       -0.222    23.278    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         23.278    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                 16.693    

Slack (MET) :             17.080ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.762ns  (logic 0.456ns (9.576%)  route 4.306ns (90.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           4.306     6.371    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X31Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.490    23.683    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism             -0.001    23.682    
                         clock uncertainty           -0.184    23.497    
    SLICE_X31Y124        FDRE (Setup_fdre_C_D)       -0.047    23.450    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.450    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                 17.080    

Slack (MET) :             17.125ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.718ns  (logic 0.456ns (9.666%)  route 4.262ns (90.334%))
  Logic Levels:           0  
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           4.262     6.327    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X28Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.491    23.684    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X28Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism             -0.001    23.683    
                         clock uncertainty           -0.184    23.498    
    SLICE_X28Y124        FDRE (Setup_fdre_C_D)       -0.047    23.451    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         23.451    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 17.125    

Slack (MET) :             17.159ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.514ns  (logic 0.419ns (9.283%)  route 4.095ns (90.717%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           4.095     6.123    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X32Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.493    23.686    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism             -0.001    23.685    
                         clock uncertainty           -0.184    23.500    
    SLICE_X32Y122        FDRE (Setup_fdre_C_D)       -0.219    23.281    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         23.281    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                 17.159    

Slack (MET) :             17.203ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.642ns  (logic 0.456ns (9.824%)  route 4.186ns (90.176%))
  Logic Levels:           0  
  Clock Path Skew:        2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           4.186     6.251    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X29Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.494    23.687    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X29Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism             -0.001    23.686    
                         clock uncertainty           -0.184    23.501    
    SLICE_X29Y122        FDRE (Setup_fdre_C_D)       -0.047    23.454    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         23.454    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 17.203    

Slack (MET) :             17.278ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.594ns  (logic 0.518ns (11.275%)  route 4.076ns (88.725%))
  Logic Levels:           0  
  Clock Path Skew:        2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.518     2.129 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           4.076     6.205    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X30Y123        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.492    23.685    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y123        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism             -0.001    23.684    
                         clock uncertainty           -0.184    23.499    
    SLICE_X30Y123        FDRE (Setup_fdre_C_D)       -0.016    23.483    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         23.483    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 17.278    

Slack (MET) :             17.380ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.463ns  (logic 0.518ns (11.606%)  route 3.945ns (88.394%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.518     2.129 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           3.945     6.074    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X28Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.494    23.687    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X28Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism             -0.001    23.686    
                         clock uncertainty           -0.184    23.501    
    SLICE_X28Y122        FDRE (Setup_fdre_C_D)       -0.047    23.454    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         23.454    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                 17.380    

Slack (MET) :             17.389ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.453ns  (logic 0.518ns (11.633%)  route 3.935ns (88.367%))
  Logic Levels:           0  
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.518     2.129 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           3.935     6.064    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X31Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.493    23.686    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism             -0.001    23.685    
                         clock uncertainty           -0.184    23.500    
    SLICE_X31Y122        FDRE (Setup_fdre_C_D)       -0.047    23.453    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         23.453    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 17.389    

Slack (MET) :             17.431ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.272ns  (logic 0.419ns (9.807%)  route 3.853ns (90.193%))
  Logic Levels:           0  
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.419     2.028 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           3.853     5.881    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X30Y120        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.496    23.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y120        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism             -0.001    23.688    
                         clock uncertainty           -0.184    23.503    
    SLICE_X30Y120        FDRE (Setup_fdre_C_D)       -0.191    23.312    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         23.312    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                 17.431    

Slack (MET) :             17.475ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.372ns  (logic 0.456ns (10.429%)  route 3.916ns (89.571%))
  Logic Levels:           0  
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           3.916     5.981    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X32Y120        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.496    23.689    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y120        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism             -0.001    23.688    
                         clock uncertainty           -0.184    23.503    
    SLICE_X32Y120        FDRE (Setup_fdre_C_D)       -0.047    23.456    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         23.456    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                 17.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.141ns (8.283%)  route 1.561ns (91.717%))
  Logic Levels:           0  
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.561     2.258    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X32Y120        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.826     1.860    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y120        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.000     1.860    
                         clock uncertainty            0.184     2.045    
    SLICE_X32Y120        FDRE (Hold_fdre_C_D)         0.075     2.120    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.164ns (9.609%)  route 1.543ns (90.391%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164     0.721 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.543     2.263    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X29Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.822     1.855    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X29Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.000     1.855    
                         clock uncertainty            0.184     2.040    
    SLICE_X29Y124        FDRE (Hold_fdre_C_D)         0.075     2.115    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.164ns (9.584%)  route 1.547ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164     0.721 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.547     2.268    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X28Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.824     1.858    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X28Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.000     1.858    
                         clock uncertainty            0.184     2.043    
    SLICE_X28Y122        FDRE (Hold_fdre_C_D)         0.075     2.118    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.128ns (7.614%)  route 1.553ns (92.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.128     0.684 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.553     2.237    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X34Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.823     1.857    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X34Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.000     1.857    
                         clock uncertainty            0.184     2.042    
    SLICE_X34Y122        FDRE (Hold_fdre_C_D)         0.007     2.049    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.128ns (7.586%)  route 1.559ns (92.414%))
  Logic Levels:           0  
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.128     0.684 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.559     2.243    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X30Y120        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.826     1.860    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y120        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.000     1.860    
                         clock uncertainty            0.184     2.045    
    SLICE_X30Y120        FDRE (Hold_fdre_C_D)         0.007     2.052    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.164ns (9.334%)  route 1.593ns (90.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164     0.721 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.593     2.314    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X30Y123        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.822     1.856    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y123        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.000     1.856    
                         clock uncertainty            0.184     2.041    
    SLICE_X30Y123        FDRE (Hold_fdre_C_D)         0.060     2.101    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.164ns (9.240%)  route 1.611ns (90.760%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164     0.721 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           1.611     2.332    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X31Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.824     1.858    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.000     1.858    
                         clock uncertainty            0.184     2.043    
    SLICE_X31Y122        FDRE (Hold_fdre_C_D)         0.075     2.118    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.141ns (7.882%)  route 1.648ns (92.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.648     2.345    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X29Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.824     1.858    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X29Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.000     1.858    
                         clock uncertainty            0.184     2.043    
    SLICE_X29Y122        FDRE (Hold_fdre_C_D)         0.075     2.118    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.128ns (7.304%)  route 1.625ns (92.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.128     0.684 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.625     2.308    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X32Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.824     1.858    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y122        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.000     1.858    
                         clock uncertainty            0.184     2.043    
    SLICE_X32Y122        FDRE (Hold_fdre_C_D)         0.022     2.065    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.141ns (7.765%)  route 1.675ns (92.235%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.675     2.371    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X28Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.822     1.855    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X28Y124        FDRE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.000     1.855    
                         clock uncertainty            0.184     2.040    
    SLICE_X28Y124        FDRE (Hold_fdre_C_D)         0.075     2.115    u_mig_example_top/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.257    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_sd_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 bufIt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sd_pll rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.941ns  (logic 0.744ns (38.337%)  route 1.197ns (61.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 15.235 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.632    15.235    clk100mhz_IBUF_BUFG
    SLICE_X64Y58         FDSE                                         r  bufIt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDSE (Prop_fdse_C_Q)         0.419    15.654 r  bufIt_reg[3]/Q
                         net (fo=11, routed)          1.197    16.850    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[11]
    SLICE_X61Y60         LUT3 (Prop_lut3_I1_O)        0.325    17.175 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_8/O
                         net (fo=1, routed)           0.000    17.175    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[3]
    SLICE_X61Y60         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.504    21.507    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X61Y60         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.176    21.331    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.075    21.406    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                         -17.175    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 bufIt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sd_pll rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.640ns  (logic 0.419ns (25.551%)  route 1.221ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 15.235 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.632    15.235    clk100mhz_IBUF_BUFG
    SLICE_X64Y58         FDSE                                         r  bufIt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDSE (Prop_fdse_C_Q)         0.419    15.654 r  bufIt_reg[3]/Q
                         net (fo=11, routed)          1.221    16.875    u_ila_0/inst/ila_core_inst/TRIGGER_I[11]
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.508    21.511    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism              0.000    21.511    
                         clock uncertainty           -0.176    21.335    
    SLICE_X62Y54         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.211    21.124    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         21.124    
                         arrival time                         -16.875    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 bufIt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sd_pll rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.853ns  (logic 0.580ns (31.296%)  route 1.273ns (68.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 15.235 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.632    15.235    clk100mhz_IBUF_BUFG
    SLICE_X64Y58         FDSE                                         r  bufIt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDSE (Prop_fdse_C_Q)         0.456    15.691 r  bufIt_reg[2]/Q
                         net (fo=72, routed)          1.273    16.964    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[10]
    SLICE_X61Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.088 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_9/O
                         net (fo=1, routed)           0.000    17.088    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[2]
    SLICE_X61Y60         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.504    21.507    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X61Y60         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.176    21.331    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031    21.362    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.362    
                         arrival time                         -17.088    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 bufIt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sd_pll rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.845ns  (logic 0.580ns (31.436%)  route 1.265ns (68.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 15.235 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.632    15.235    clk100mhz_IBUF_BUFG
    SLICE_X64Y58         FDSE                                         r  bufIt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDSE (Prop_fdse_C_Q)         0.456    15.691 r  bufIt_reg[0]/Q
                         net (fo=74, routed)          1.265    16.956    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[8]
    SLICE_X61Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.080 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_11/O
                         net (fo=1, routed)           0.000    17.080    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[0]
    SLICE_X61Y60         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.504    21.507    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X61Y60         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.176    21.331    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.031    21.362    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.362    
                         arrival time                         -17.080    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 bufIt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sd_pll rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.844ns  (logic 0.746ns (40.445%)  route 1.098ns (59.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 15.234 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.631    15.234    clk100mhz_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.419    15.653 r  bufIt_reg[9]/Q
                         net (fo=5, routed)           1.098    16.751    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[17]
    SLICE_X59Y59         LUT2 (Prop_lut2_I0_O)        0.327    17.078 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_2/O
                         net (fo=1, routed)           0.000    17.078    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[9]
    SLICE_X59Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.504    21.507    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X59Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.176    21.331    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)        0.075    21.406    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                         -17.078    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 bufIt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sd_pll rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.810ns  (logic 0.744ns (41.112%)  route 1.066ns (58.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 15.235 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.632    15.235    clk100mhz_IBUF_BUFG
    SLICE_X64Y58         FDSE                                         r  bufIt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDSE (Prop_fdse_C_Q)         0.419    15.654 r  bufIt_reg[1]/Q
                         net (fo=73, routed)          1.066    16.719    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[9]
    SLICE_X61Y60         LUT3 (Prop_lut3_I1_O)        0.325    17.044 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_10/O
                         net (fo=1, routed)           0.000    17.044    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[1]
    SLICE_X61Y60         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.504    21.507    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X61Y60         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.176    21.331    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.075    21.406    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                         -17.044    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 bufIt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sd_pll rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.628ns  (logic 0.580ns (35.621%)  route 1.048ns (64.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 15.234 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.631    15.234    clk100mhz_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456    15.690 r  bufIt_reg[8]/Q
                         net (fo=6, routed)           1.048    16.738    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[16]
    SLICE_X59Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.862 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_3/O
                         net (fo=1, routed)           0.000    16.862    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[8]
    SLICE_X59Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.504    21.507    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X59Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.176    21.331    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)        0.029    21.360    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         21.360    
                         arrival time                         -16.862    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 bufIt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sd_pll rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.539ns  (logic 0.456ns (29.624%)  route 1.083ns (70.376%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 15.235 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.632    15.235    clk100mhz_IBUF_BUFG
    SLICE_X64Y58         FDSE                                         r  bufIt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDSE (Prop_fdse_C_Q)         0.456    15.691 r  bufIt_reg[0]/Q
                         net (fo=74, routed)          1.083    16.774    u_ila_0/inst/ila_core_inst/TRIGGER_I[8]
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.508    21.511    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.000    21.511    
                         clock uncertainty           -0.176    21.335    
    SLICE_X62Y54         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    21.288    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                         21.288    
                         arrival time                         -16.774    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 bufIt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sd_pll rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.502ns  (logic 0.456ns (30.363%)  route 1.046ns (69.637%))
  Logic Levels:           0  
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.630    15.233    clk100mhz_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  bufIt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    15.689 r  bufIt_reg[4]/Q
                         net (fo=10, routed)          1.046    16.735    u_ila_0/inst/ila_core_inst/TRIGGER_I[12]
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.508    21.511    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.000    21.511    
                         clock uncertainty           -0.176    21.335    
    SLICE_X62Y54         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    21.291    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         21.291    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 bufIt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sd_pll rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.977%)  route 0.891ns (68.023%))
  Logic Levels:           0  
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 15.234 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.631    15.234    clk100mhz_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.419    15.653 r  bufIt_reg[9]/Q
                         net (fo=5, routed)           0.891    16.544    u_ila_0/inst/ila_core_inst/TRIGGER_I[17]
    SLICE_X62Y53         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.508    21.511    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y53         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.000    21.511    
                         clock uncertainty           -0.176    21.335    
    SLICE_X62Y53         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    21.108    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         21.108    
                         arrival time                         -16.544    
  -------------------------------------------------------------------
                         slack                                  4.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 bufIt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.791%)  route 0.232ns (62.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    clk100mhz_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  bufIt_reg[8]/Q
                         net (fo=6, routed)           0.232     1.859    u_ila_0/inst/ila_core_inst/TRIGGER_I[16]
    SLICE_X62Y53         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.837     0.839    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y53         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.176     1.015    
    SLICE_X62Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.117    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 bufIt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.247%)  route 0.341ns (70.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    clk100mhz_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  bufIt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  bufIt_reg[7]/Q
                         net (fo=7, routed)           0.341     1.968    u_ila_0/inst/ila_core_inst/TRIGGER_I[15]
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.837     0.839    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.176     1.015    
    SLICE_X62Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.198    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 bufIt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.423%)  route 0.269ns (65.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    clk100mhz_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  bufIt_reg[10]/Q
                         net (fo=4, routed)           0.269     1.896    u_ila_0/inst/ila_core_inst/TRIGGER_I[18]
    SLICE_X62Y53         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.837     0.839    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y53         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.176     1.015    
    SLICE_X62Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.109    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 bufIt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.732%)  route 0.290ns (67.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    clk100mhz_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  bufIt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  bufIt_reg[6]/Q
                         net (fo=8, routed)           0.290     1.917    u_ila_0/inst/ila_core_inst/TRIGGER_I[14]
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.837     0.839    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.176     1.015    
    SLICE_X62Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.124    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 bufIt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.190ns (43.271%)  route 0.249ns (56.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    clk100mhz_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  bufIt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  bufIt_reg[7]/Q
                         net (fo=7, routed)           0.249     1.876    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[15]
    SLICE_X61Y59         LUT3 (Prop_lut3_I1_O)        0.049     1.925 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_4/O
                         net (fo=1, routed)           0.000     1.925    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[7]
    SLICE_X61Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.834     0.836    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X61Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.176     1.012    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.107     1.119    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 bufIt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.192ns (40.436%)  route 0.283ns (59.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    clk100mhz_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  bufIt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  bufIt_reg[5]/Q
                         net (fo=7, routed)           0.283     1.910    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[13]
    SLICE_X61Y59         LUT3 (Prop_lut3_I1_O)        0.051     1.961 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_6/O
                         net (fo=1, routed)           0.000     1.961    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[5]
    SLICE_X61Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.834     0.836    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X61Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.176     1.012    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.107     1.119    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 bufIt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.216%)  route 0.342ns (72.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    clk100mhz_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  bufIt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  bufIt_reg[9]/Q
                         net (fo=5, routed)           0.342     1.957    u_ila_0/inst/ila_core_inst/TRIGGER_I[17]
    SLICE_X62Y53         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.837     0.839    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y53         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.176     1.015    
    SLICE_X62Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.070    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 bufIt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.507%)  route 0.355ns (73.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    clk100mhz_IBUF_BUFG
    SLICE_X64Y58         FDSE                                         r  bufIt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDSE (Prop_fdse_C_Q)         0.128     1.614 r  bufIt_reg[1]/Q
                         net (fo=73, routed)          0.355     1.969    u_ila_0/inst/ila_core_inst/TRIGGER_I[9]
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.837     0.839    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.176     1.015    
    SLICE_X62Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.070    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 bufIt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.998%)  route 0.423ns (75.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    clk100mhz_IBUF_BUFG
    SLICE_X64Y58         FDSE                                         r  bufIt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  bufIt_reg[2]/Q
                         net (fo=72, routed)          0.423     2.050    u_ila_0/inst/ila_core_inst/TRIGGER_I[10]
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.837     0.839    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y54         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.176     1.015    
    SLICE_X62Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.109    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 bufIt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.725%)  route 0.382ns (67.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    clk100mhz_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  bufIt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  bufIt_reg[6]/Q
                         net (fo=8, routed)           0.382     2.010    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[14]
    SLICE_X61Y59         LUT3 (Prop_lut3_I1_O)        0.045     2.055 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_5/O
                         net (fo=1, routed)           0.000     2.055    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[6]
    SLICE_X61Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        0.834     0.836    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X61Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.176     1.012    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.092     1.104    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.951    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sd_pll
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/outen_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 1.640ns (19.121%)  route 6.937ns (80.879%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.619     1.621    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.518     2.139 f  u_fpga_top/u_sd_file_reader/outen_reg/Q
                         net (fo=38, routed)          5.805     7.944    u_fpga_top/u_sd_file_reader/CurrFlag
    SLICE_X18Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.068 r  u_fpga_top/u_sd_file_reader/count[24]_i_4/O
                         net (fo=1, routed)           0.000     8.068    u_fpga_top/u_sd_file_reader/count[24]_i_4_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.618 r  u_fpga_top/u_sd_file_reader/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.618    u_fpga_top/u_sd_file_reader/count_reg[24]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.732 r  u_fpga_top/u_sd_file_reader/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    u_fpga_top/u_sd_file_reader/count_reg[28]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.066 r  u_fpga_top/u_sd_file_reader/count_reg[32]_i_1/O[1]
                         net (fo=1, routed)           1.132    10.198    u_fpga_top_n_111
    SLICE_X17Y45         FDRE                                         r  count_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.689    15.111    clk100mhz_IBUF_BUFG
    SLICE_X17Y45         FDRE                                         r  count_reg[33]/C
                         clock pessimism              0.000    15.111    
                         clock uncertainty           -0.176    14.935    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)       -0.260    14.675    count_reg[33]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 2.973ns (34.809%)  route 5.568ns (65.191%))
  Logic Levels:           17  (CARRY4=16 LUT6=1)
  Clock Path Skew:        3.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.619     1.621    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/Q
                         net (fo=14, routed)          5.559     7.698    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[3]
    SLICE_X75Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.822 r  u_fpga_top/u_sd_file_reader/SendMem[0]_i_2/O
                         net (fo=1, routed)           0.000     7.822    u_fpga_top/u_sd_file_reader/SendMem[0]_i_2_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.223 r  u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.135    u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1_n_0
    SLICE_X75Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.249    u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1_n_0
    SLICE_X75Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1_n_0
    SLICE_X75Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1_n_0
    SLICE_X75Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.600    u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1_n_0
    SLICE_X75Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1_n_0
    SLICE_X75Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1_n_0
    SLICE_X75Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.162 r  u_fpga_top/u_sd_file_reader/SendMem_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.162    u_fpga_top_n_76
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.583    15.006    clk100mhz_IBUF_BUFG
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[61]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.176    14.830    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.062    14.892    SendMem_reg[61]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 2.952ns (34.648%)  route 5.568ns (65.352%))
  Logic Levels:           17  (CARRY4=16 LUT6=1)
  Clock Path Skew:        3.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.619     1.621    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/Q
                         net (fo=14, routed)          5.559     7.698    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[3]
    SLICE_X75Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.822 r  u_fpga_top/u_sd_file_reader/SendMem[0]_i_2/O
                         net (fo=1, routed)           0.000     7.822    u_fpga_top/u_sd_file_reader/SendMem[0]_i_2_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.223 r  u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.135    u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1_n_0
    SLICE_X75Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.249    u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1_n_0
    SLICE_X75Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1_n_0
    SLICE_X75Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1_n_0
    SLICE_X75Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.600    u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1_n_0
    SLICE_X75Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1_n_0
    SLICE_X75Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1_n_0
    SLICE_X75Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.141 r  u_fpga_top/u_sd_file_reader/SendMem_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.141    u_fpga_top_n_74
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.583    15.006    clk100mhz_IBUF_BUFG
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[63]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.176    14.830    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.062    14.892    SendMem_reg[63]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 2.878ns (34.075%)  route 5.568ns (65.925%))
  Logic Levels:           17  (CARRY4=16 LUT6=1)
  Clock Path Skew:        3.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.619     1.621    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/Q
                         net (fo=14, routed)          5.559     7.698    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[3]
    SLICE_X75Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.822 r  u_fpga_top/u_sd_file_reader/SendMem[0]_i_2/O
                         net (fo=1, routed)           0.000     7.822    u_fpga_top/u_sd_file_reader/SendMem[0]_i_2_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.223 r  u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.135    u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1_n_0
    SLICE_X75Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.249    u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1_n_0
    SLICE_X75Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1_n_0
    SLICE_X75Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1_n_0
    SLICE_X75Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.600    u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1_n_0
    SLICE_X75Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1_n_0
    SLICE_X75Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1_n_0
    SLICE_X75Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.067 r  u_fpga_top/u_sd_file_reader/SendMem_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.067    u_fpga_top_n_75
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.583    15.006    clk100mhz_IBUF_BUFG
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[62]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.176    14.830    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.062    14.892    SendMem_reg[62]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/outen_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 1.528ns (18.528%)  route 6.719ns (81.472%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.619     1.621    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.518     2.139 f  u_fpga_top/u_sd_file_reader/outen_reg/Q
                         net (fo=38, routed)          5.805     7.944    u_fpga_top/u_sd_file_reader/CurrFlag
    SLICE_X18Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.068 r  u_fpga_top/u_sd_file_reader/count[24]_i_4/O
                         net (fo=1, routed)           0.000     8.068    u_fpga_top/u_sd_file_reader/count[24]_i_4_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.618 r  u_fpga_top/u_sd_file_reader/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.618    u_fpga_top/u_sd_file_reader/count_reg[24]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.732 r  u_fpga_top/u_sd_file_reader/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    u_fpga_top/u_sd_file_reader/count_reg[28]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.954 r  u_fpga_top/u_sd_file_reader/count_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.914     9.868    u_fpga_top_n_112
    SLICE_X17Y45         FDRE                                         r  count_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.689    15.111    clk100mhz_IBUF_BUFG
    SLICE_X17Y45         FDRE                                         r  count_reg[32]/C
                         clock pessimism              0.000    15.111    
                         clock uncertainty           -0.176    14.935    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)       -0.242    14.693    count_reg[32]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/outen_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 1.526ns (18.545%)  route 6.703ns (81.455%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.619     1.621    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.518     2.139 f  u_fpga_top/u_sd_file_reader/outen_reg/Q
                         net (fo=38, routed)          5.805     7.944    u_fpga_top/u_sd_file_reader/CurrFlag
    SLICE_X18Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.068 r  u_fpga_top/u_sd_file_reader/count[24]_i_4/O
                         net (fo=1, routed)           0.000     8.068    u_fpga_top/u_sd_file_reader/count[24]_i_4_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.618 r  u_fpga_top/u_sd_file_reader/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.618    u_fpga_top/u_sd_file_reader/count_reg[24]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.952 r  u_fpga_top/u_sd_file_reader/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.898     9.850    u_fpga_top_n_108
    SLICE_X16Y44         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.689    15.111    clk100mhz_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.000    15.111    
                         clock uncertainty           -0.176    14.935    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)       -0.260    14.675    count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 2.862ns (33.950%)  route 5.568ns (66.050%))
  Logic Levels:           17  (CARRY4=16 LUT6=1)
  Clock Path Skew:        3.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.619     1.621    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/Q
                         net (fo=14, routed)          5.559     7.698    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[3]
    SLICE_X75Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.822 r  u_fpga_top/u_sd_file_reader/SendMem[0]_i_2/O
                         net (fo=1, routed)           0.000     7.822    u_fpga_top/u_sd_file_reader/SendMem[0]_i_2_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.223 r  u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.135    u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1_n_0
    SLICE_X75Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.249    u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1_n_0
    SLICE_X75Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1_n_0
    SLICE_X75Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1_n_0
    SLICE_X75Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.600    u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1_n_0
    SLICE_X75Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1_n_0
    SLICE_X75Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1_n_0
    SLICE_X75Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.051 r  u_fpga_top/u_sd_file_reader/SendMem_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.051    u_fpga_top_n_77
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.583    15.006    clk100mhz_IBUF_BUFG
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[60]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.176    14.830    
    SLICE_X75Y77         FDRE (Setup_fdre_C_D)        0.062    14.892    SendMem_reg[60]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 2.859ns (33.927%)  route 5.568ns (66.073%))
  Logic Levels:           16  (CARRY4=15 LUT6=1)
  Clock Path Skew:        3.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.619     1.621    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/Q
                         net (fo=14, routed)          5.559     7.698    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[3]
    SLICE_X75Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.822 r  u_fpga_top/u_sd_file_reader/SendMem[0]_i_2/O
                         net (fo=1, routed)           0.000     7.822    u_fpga_top/u_sd_file_reader/SendMem[0]_i_2_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.223 r  u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.135    u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1_n_0
    SLICE_X75Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.249    u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1_n_0
    SLICE_X75Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1_n_0
    SLICE_X75Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1_n_0
    SLICE_X75Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.600    u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1_n_0
    SLICE_X75Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1_n_0
    SLICE_X75Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.048 r  u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.048    u_fpga_top_n_72
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.582    15.005    clk100mhz_IBUF_BUFG
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[57]/C
                         clock pessimism              0.000    15.005    
                         clock uncertainty           -0.176    14.829    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.062    14.891    SendMem_reg[57]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 2.838ns (33.762%)  route 5.568ns (66.238%))
  Logic Levels:           16  (CARRY4=15 LUT6=1)
  Clock Path Skew:        3.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.619     1.621    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/Q
                         net (fo=14, routed)          5.559     7.698    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[3]
    SLICE_X75Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.822 r  u_fpga_top/u_sd_file_reader/SendMem[0]_i_2/O
                         net (fo=1, routed)           0.000     7.822    u_fpga_top/u_sd_file_reader/SendMem[0]_i_2_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.223 r  u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.135    u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1_n_0
    SLICE_X75Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.249    u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1_n_0
    SLICE_X75Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1_n_0
    SLICE_X75Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1_n_0
    SLICE_X75Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.600    u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1_n_0
    SLICE_X75Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1_n_0
    SLICE_X75Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.027 r  u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.027    u_fpga_top_n_70
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.582    15.005    clk100mhz_IBUF_BUFG
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[59]/C
                         clock pessimism              0.000    15.005    
                         clock uncertainty           -0.176    14.829    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.062    14.891    SendMem_reg[59]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.764ns (33.173%)  route 5.568ns (66.827%))
  Logic Levels:           16  (CARRY4=15 LUT6=1)
  Clock Path Skew:        3.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.619     1.621    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  u_fpga_top/u_sd_file_reader/outbyte_reg[3]/Q
                         net (fo=14, routed)          5.559     7.698    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[3]
    SLICE_X75Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.822 r  u_fpga_top/u_sd_file_reader/SendMem[0]_i_2/O
                         net (fo=1, routed)           0.000     7.822    u_fpga_top/u_sd_file_reader/SendMem[0]_i_2_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.223 r  u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    u_fpga_top/u_sd_file_reader/SendMem_reg[0]_i_1_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    u_fpga_top/u_sd_file_reader/SendMem_reg[4]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    u_fpga_top/u_sd_file_reader/SendMem_reg[8]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    u_fpga_top/u_sd_file_reader/SendMem_reg[12]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    u_fpga_top/u_sd_file_reader/SendMem_reg[16]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    u_fpga_top/u_sd_file_reader/SendMem_reg[20]_i_1_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.135    u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1_n_0
    SLICE_X75Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.249    u_fpga_top/u_sd_file_reader/SendMem_reg[36]_i_1_n_0
    SLICE_X75Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    u_fpga_top/u_sd_file_reader/SendMem_reg[40]_i_1_n_0
    SLICE_X75Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    u_fpga_top/u_sd_file_reader/SendMem_reg[44]_i_1_n_0
    SLICE_X75Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.600    u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1_n_0
    SLICE_X75Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1_n_0
    SLICE_X75Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.953 r  u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.953    u_fpga_top_n_71
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.582    15.005    clk100mhz_IBUF_BUFG
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[58]/C
                         clock pessimism              0.000    15.005    
                         clock uncertainty           -0.176    14.829    
    SLICE_X75Y76         FDRE (Setup_fdre_C_D)        0.062    14.891    SendMem_reg[58]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.656ns (14.695%)  route 3.808ns (85.305%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.308ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.489     1.492    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X59Y75         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDCE (Prop_fdce_C_Q)         0.367     1.859 r  u_fpga_top/u_sd_file_reader/outbyte_reg[4]/Q
                         net (fo=14, routed)          3.808     5.667    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[4]
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.100     5.767 r  u_fpga_top/u_sd_file_reader/SendMem[28]_i_5/O
                         net (fo=1, routed)           0.000     5.767    u_fpga_top/u_sd_file_reader/SendMem[28]_i_5_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     5.956 r  u_fpga_top/u_sd_file_reader/SendMem_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.956    u_fpga_top_n_45
    SLICE_X75Y69         FDRE                                         r  SendMem_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.705     5.308    clk100mhz_IBUF_BUFG
    SLICE_X75Y69         FDRE                                         r  SendMem_reg[28]/C
                         clock pessimism              0.000     5.308    
                         clock uncertainty            0.176     5.484    
    SLICE_X75Y69         FDRE (Hold_fdre_C_D)         0.295     5.779    SendMem_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.779    
                         arrival time                           5.956    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.656ns (14.702%)  route 3.806ns (85.298%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.300ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.489     1.492    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X59Y75         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDCE (Prop_fdce_C_Q)         0.367     1.859 r  u_fpga_top/u_sd_file_reader/outbyte_reg[4]/Q
                         net (fo=14, routed)          3.806     5.665    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[4]
    SLICE_X75Y75         LUT6 (Prop_lut6_I2_O)        0.100     5.765 r  u_fpga_top/u_sd_file_reader/SendMem[52]_i_5/O
                         net (fo=1, routed)           0.000     5.765    u_fpga_top/u_sd_file_reader/SendMem[52]_i_5_n_0
    SLICE_X75Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     5.954 r  u_fpga_top/u_sd_file_reader/SendMem_reg[52]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.954    u_fpga_top_n_69
    SLICE_X75Y75         FDRE                                         r  SendMem_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.697     5.300    clk100mhz_IBUF_BUFG
    SLICE_X75Y75         FDRE                                         r  SendMem_reg[52]/C
                         clock pessimism              0.000     5.300    
                         clock uncertainty            0.176     5.476    
    SLICE_X75Y75         FDRE (Hold_fdre_C_D)         0.295     5.771    SendMem_reg[52]
  -------------------------------------------------------------------
                         required time                         -5.771    
                         arrival time                           5.954    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.692ns (15.529%)  route 3.764ns (84.471%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.300ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.498     1.501    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.418     1.919 r  u_fpga_top/u_sd_file_reader/outbyte_reg[1]/Q
                         net (fo=14, routed)          3.764     5.683    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[1]
    SLICE_X75Y74         LUT6 (Prop_lut6_I2_O)        0.100     5.783 r  u_fpga_top/u_sd_file_reader/SendMem[48]_i_4/O
                         net (fo=1, routed)           0.000     5.783    u_fpga_top/u_sd_file_reader/SendMem[48]_i_4_n_0
    SLICE_X75Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     5.957 r  u_fpga_top/u_sd_file_reader/SendMem_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.957    u_fpga_top_n_64
    SLICE_X75Y74         FDRE                                         r  SendMem_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.697     5.300    clk100mhz_IBUF_BUFG
    SLICE_X75Y74         FDRE                                         r  SendMem_reg[49]/C
                         clock pessimism              0.000     5.300    
                         clock uncertainty            0.176     5.476    
    SLICE_X75Y74         FDRE (Hold_fdre_C_D)         0.295     5.771    SendMem_reg[49]
  -------------------------------------------------------------------
                         required time                         -5.771    
                         arrival time                           5.957    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/outen_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.091ns (23.787%)  route 3.496ns (76.213%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        3.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.498     1.501    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.418     1.919 f  u_fpga_top/u_sd_file_reader/outen_reg/Q
                         net (fo=38, routed)          3.496     5.415    u_fpga_top/u_sd_file_reader/CurrFlag
    SLICE_X18Y42         LUT4 (Prop_lut4_I1_O)        0.100     5.515 r  u_fpga_top/u_sd_file_reader/count[20]_i_3/O
                         net (fo=1, routed)           0.000     5.515    u_fpga_top/u_sd_file_reader/count[20]_i_3_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.304     5.819 r  u_fpga_top/u_sd_file_reader/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.819    u_fpga_top/u_sd_file_reader/count_reg[20]_i_1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     6.088 r  u_fpga_top/u_sd_file_reader/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.088    u_fpga_top_n_104
    SLICE_X18Y43         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.819     5.422    clk100mhz_IBUF_BUFG
    SLICE_X18Y43         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.176     5.598    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.295     5.893    count_reg[25]
  -------------------------------------------------------------------
                         required time                         -5.893    
                         arrival time                           6.088    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            enables_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.418ns (9.777%)  route 3.857ns (90.223%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.222ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.498     1.501    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.418     1.919 r  u_fpga_top/u_sd_file_reader/outbyte_reg[1]/Q
                         net (fo=14, routed)          3.857     5.777    CurrNum[1]
    SLICE_X65Y71         FDRE                                         r  enables_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.619     5.222    clk100mhz_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  enables_reg[1]/C
                         clock pessimism              0.000     5.222    
                         clock uncertainty            0.176     5.398    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.180     5.578    enables_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.578    
                         arrival time                           5.777    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.707ns (15.777%)  route 3.774ns (84.223%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.498     1.501    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.418     1.919 r  u_fpga_top/u_sd_file_reader/outbyte_reg[2]/Q
                         net (fo=14, routed)          3.774     5.694    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[2]
    SLICE_X75Y68         LUT6 (Prop_lut6_I1_O)        0.100     5.794 r  u_fpga_top/u_sd_file_reader/SendMem[24]_i_3/O
                         net (fo=1, routed)           0.000     5.794    u_fpga_top/u_sd_file_reader/SendMem[24]_i_3_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     5.983 r  u_fpga_top/u_sd_file_reader/SendMem_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.983    u_fpga_top_n_39
    SLICE_X75Y68         FDRE                                         r  SendMem_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.706     5.309    clk100mhz_IBUF_BUFG
    SLICE_X75Y68         FDRE                                         r  SendMem_reg[26]/C
                         clock pessimism              0.000     5.309    
                         clock uncertainty            0.176     5.485    
    SLICE_X75Y68         FDRE (Hold_fdre_C_D)         0.295     5.780    SendMem_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.780    
                         arrival time                           5.983    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.707ns (15.732%)  route 3.787ns (84.268%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.498     1.501    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.418     1.919 r  u_fpga_top/u_sd_file_reader/outbyte_reg[2]/Q
                         net (fo=14, routed)          3.787     5.707    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[2]
    SLICE_X75Y76         LUT6 (Prop_lut6_I1_O)        0.100     5.807 r  u_fpga_top/u_sd_file_reader/SendMem[56]_i_3/O
                         net (fo=1, routed)           0.000     5.807    u_fpga_top/u_sd_file_reader/SendMem[56]_i_3_n_0
    SLICE_X75Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     5.996 r  u_fpga_top/u_sd_file_reader/SendMem_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.996    u_fpga_top_n_71
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.699     5.302    clk100mhz_IBUF_BUFG
    SLICE_X75Y76         FDRE                                         r  SendMem_reg[58]/C
                         clock pessimism              0.000     5.302    
                         clock uncertainty            0.176     5.478    
    SLICE_X75Y76         FDRE (Hold_fdre_C_D)         0.295     5.773    SendMem_reg[58]
  -------------------------------------------------------------------
                         required time                         -5.773    
                         arrival time                           5.996    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/outen_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.129ns (24.377%)  route 3.502ns (75.623%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        3.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.498     1.501    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.418     1.919 f  u_fpga_top/u_sd_file_reader/outen_reg/Q
                         net (fo=38, routed)          3.502     5.422    u_fpga_top/u_sd_file_reader/CurrFlag
    SLICE_X18Y44         LUT3 (Prop_lut3_I2_O)        0.100     5.522 r  u_fpga_top/u_sd_file_reader/count[28]_i_4/O
                         net (fo=1, routed)           0.000     5.522    u_fpga_top/u_sd_file_reader/count[28]_i_4_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.941 r  u_fpga_top/u_sd_file_reader/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.941    u_fpga_top/u_sd_file_reader/count_reg[28]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     6.133 r  u_fpga_top/u_sd_file_reader/count_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.133    u_fpga_top_n_110
    SLICE_X18Y45         FDRE                                         r  count_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.819     5.422    clk100mhz_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  count_reg[34]/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.176     5.598    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.295     5.893    count_reg[34]
  -------------------------------------------------------------------
                         required time                         -5.893    
                         arrival time                           6.133    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.707ns (15.617%)  route 3.820ns (84.383%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.498     1.501    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X62Y68         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.418     1.919 r  u_fpga_top/u_sd_file_reader/outbyte_reg[2]/Q
                         net (fo=14, routed)          3.820     5.740    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[2]
    SLICE_X75Y70         LUT6 (Prop_lut6_I2_O)        0.100     5.840 r  u_fpga_top/u_sd_file_reader/SendMem[32]_i_3/O
                         net (fo=1, routed)           0.000     5.840    u_fpga_top/u_sd_file_reader/SendMem[32]_i_3_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     6.029 r  u_fpga_top/u_sd_file_reader/SendMem_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.029    u_fpga_top_n_47
    SLICE_X75Y70         FDRE                                         r  SendMem_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.704     5.307    clk100mhz_IBUF_BUFG
    SLICE_X75Y70         FDRE                                         r  SendMem_reg[34]/C
                         clock pessimism              0.000     5.307    
                         clock uncertainty            0.176     5.483    
    SLICE_X75Y70         FDRE (Hold_fdre_C_D)         0.295     5.778    SendMem_reg[34]
  -------------------------------------------------------------------
                         required time                         -5.778    
                         arrival time                           6.029    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_fpga_top/u_sd_file_reader/outbyte_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SendMem_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.641ns (14.130%)  route 3.895ns (85.870%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.303ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1432, routed)        1.489     1.492    u_fpga_top/u_sd_file_reader/clk_sd
    SLICE_X59Y75         FDCE                                         r  u_fpga_top/u_sd_file_reader/outbyte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDCE (Prop_fdce_C_Q)         0.367     1.859 r  u_fpga_top/u_sd_file_reader/outbyte_reg[5]/Q
                         net (fo=14, routed)          3.895     5.755    u_fpga_top/u_sd_file_reader/outbyte_reg[7]_0[5]
    SLICE_X75Y77         LUT6 (Prop_lut6_I1_O)        0.100     5.855 r  u_fpga_top/u_sd_file_reader/SendMem[60]_i_4/O
                         net (fo=1, routed)           0.000     5.855    u_fpga_top/u_sd_file_reader/SendMem[60]_i_4_n_0
    SLICE_X75Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     6.029 r  u_fpga_top/u_sd_file_reader/SendMem_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.029    u_fpga_top_n_76
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.700     5.303    clk100mhz_IBUF_BUFG
    SLICE_X75Y77         FDRE                                         r  SendMem_reg[61]/C
                         clock pessimism              0.000     5.303    
                         clock uncertainty            0.176     5.479    
    SLICE_X75Y77         FDRE (Hold_fdre_C_D)         0.295     5.774    SendMem_reg[61]
  -------------------------------------------------------------------
                         required time                         -5.774    
                         arrival time                           6.029    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_cpu_pll
  To Clock:  clk_cpu_pll

Setup :            0  Failing Endpoints,  Worst Slack       12.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.718ns (32.785%)  route 1.472ns (67.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 16.752 - 15.238 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.630     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X36Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.419     2.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.299     3.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.623     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X34Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.511    16.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.096    16.848    
                         clock uncertainty           -0.077    16.771    
    SLICE_X34Y64         FDPE (Recov_fdpe_C_PRE)     -0.361    16.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.410    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                 12.588    

Slack (MET) :             12.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.718ns (32.785%)  route 1.472ns (67.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 16.752 - 15.238 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.630     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X36Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.419     2.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.299     3.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.623     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X34Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.511    16.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.096    16.848    
                         clock uncertainty           -0.077    16.771    
    SLICE_X34Y64         FDPE (Recov_fdpe_C_PRE)     -0.361    16.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.410    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                 12.588    

Slack (MET) :             12.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.718ns (32.785%)  route 1.472ns (67.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 16.752 - 15.238 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.630     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X36Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.419     2.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.299     3.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.623     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X34Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.511    16.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.096    16.848    
                         clock uncertainty           -0.077    16.771    
    SLICE_X34Y64         FDPE (Recov_fdpe_C_PRE)     -0.361    16.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.410    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                 12.588    

Slack (MET) :             12.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.456ns (20.697%)  route 1.747ns (79.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 16.753 - 15.238 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.625     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.747     3.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X30Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.512    16.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X30Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.079    16.832    
                         clock uncertainty           -0.077    16.755    
    SLICE_X30Y64         FDCE (Recov_fdce_C_CLR)     -0.319    16.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         16.436    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                 12.605    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.456ns (22.003%)  route 1.616ns (77.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 16.753 - 15.238 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.625     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.616     3.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.512    16.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.079    16.832    
                         clock uncertainty           -0.077    16.755    
    SLICE_X29Y65         FDCE (Recov_fdce_C_CLR)     -0.405    16.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                 12.650    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.456ns (22.003%)  route 1.616ns (77.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 16.753 - 15.238 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.625     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.616     3.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.512    16.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.079    16.832    
                         clock uncertainty           -0.077    16.755    
    SLICE_X29Y65         FDCE (Recov_fdce_C_CLR)     -0.405    16.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                 12.650    

Slack (MET) :             12.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.456ns (23.318%)  route 1.500ns (76.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 16.753 - 15.238 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.625     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.500     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.512    16.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.079    16.832    
                         clock uncertainty           -0.077    16.755    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.405    16.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.456ns (23.318%)  route 1.500ns (76.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 16.753 - 15.238 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.625     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.500     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.512    16.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.079    16.832    
                         clock uncertainty           -0.077    16.755    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.405    16.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.456ns (23.318%)  route 1.500ns (76.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 16.753 - 15.238 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.625     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.500     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.512    16.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.079    16.832    
                         clock uncertainty           -0.077    16.755    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.405    16.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.718ns (35.828%)  route 1.286ns (64.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 16.758 - 15.238 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.639     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.419     2.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.647     2.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.299     3.006 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.639     3.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X31Y54         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        1.517    16.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.096    16.854    
                         clock uncertainty           -0.077    16.777    
    SLICE_X31Y54         FDPE (Recov_fdpe_C_PRE)     -0.359    16.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.418    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                 12.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.569     0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDPE (Prop_fdpe_C_Q)         0.141     0.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X31Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.840     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.255     0.587    
    SLICE_X31Y53         FDCE (Remov_fdce_C_CLR)     -0.092     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.569     0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDPE (Prop_fdpe_C_Q)         0.141     0.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X31Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.840     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.255     0.587    
    SLICE_X31Y53         FDCE (Remov_fdce_C_CLR)     -0.092     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.048%)  route 0.146ns (50.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.565     0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.146     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.835     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.257     0.580    
    SLICE_X33Y63         FDPE (Remov_fdpe_C_PRE)     -0.095     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.048%)  route 0.146ns (50.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.565     0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.146     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.835     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.257     0.580    
    SLICE_X33Y63         FDPE (Remov_fdpe_C_PRE)     -0.095     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.315%)  route 0.185ns (56.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.563     0.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDCE (Prop_fdce_C_Q)         0.141     0.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.185     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X34Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.832     0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X34Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.256     0.578    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.845%)  route 0.186ns (53.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.564     0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.835     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X30Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.845%)  route 0.186ns (53.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.564     0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.835     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X30Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.845%)  route 0.186ns (53.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.564     0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.835     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X30Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.845%)  route 0.186ns (53.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.564     0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.835     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X30Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.845%)  route 0.186ns (53.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.564     0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=2876, routed)        0.835     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X30Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.380    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        2.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.518ns (14.040%)  route 3.171ns (85.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 10.469 - 6.667 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.619     3.981    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X70Y103        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDPE (Prop_fdpe_C_Q)         0.518     4.499 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/Q
                         net (fo=22, routed)          3.171     7.670    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X86Y96         FDCE                                         f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.609    10.469    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X86Y96         FDCE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.169    10.638    
                         clock uncertainty           -0.052    10.586    
    SLICE_X86Y96         FDCE (Recov_fdce_C_CLR)     -0.405    10.181    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/complete_sync/flag_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.456ns (13.764%)  route 2.857ns (86.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 10.363 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         2.857     7.373    u_mig_example_top/mem_ex/complete_sync/ui_clk_sync_rst
    SLICE_X71Y84         FDCE                                         f  u_mig_example_top/mem_ex/complete_sync/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.503    10.363    u_mig_example_top/mem_ex/complete_sync/CLK
    SLICE_X71Y84         FDCE                                         r  u_mig_example_top/mem_ex/complete_sync/flag_reg/C
                         clock pessimism              0.169    10.532    
                         clock uncertainty           -0.052    10.480    
    SLICE_X71Y84         FDCE (Recov_fdce_C_CLR)     -0.405    10.075    u_mig_example_top/mem_ex/complete_sync/flag_reg
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.456ns (13.428%)  route 2.940ns (86.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 10.461 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         2.940     7.456    u_mig_example_top/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.601    10.461    u_mig_example_top/mem_ex/rs_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[1]/C
                         clock pessimism              0.169    10.630    
                         clock uncertainty           -0.052    10.578    
    SLICE_X80Y98         FDCE (Recov_fdce_C_CLR)     -0.361    10.217    u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.456ns (13.428%)  route 2.940ns (86.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 10.461 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         2.940     7.456    u_mig_example_top/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.601    10.461    u_mig_example_top/mem_ex/rs_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[2]/C
                         clock pessimism              0.169    10.630    
                         clock uncertainty           -0.052    10.578    
    SLICE_X80Y98         FDCE (Recov_fdce_C_CLR)     -0.361    10.217    u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.456ns (13.428%)  route 2.940ns (86.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 10.461 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         2.940     7.456    u_mig_example_top/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.601    10.461    u_mig_example_top/mem_ex/ws_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[1]/C
                         clock pessimism              0.169    10.630    
                         clock uncertainty           -0.052    10.578    
    SLICE_X80Y98         FDCE (Recov_fdce_C_CLR)     -0.361    10.217    u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.456ns (13.428%)  route 2.940ns (86.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 10.461 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         2.940     7.456    u_mig_example_top/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.601    10.461    u_mig_example_top/mem_ex/rs_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[0]/C
                         clock pessimism              0.169    10.630    
                         clock uncertainty           -0.052    10.578    
    SLICE_X80Y98         FDCE (Recov_fdce_C_CLR)     -0.319    10.259    u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.456ns (13.428%)  route 2.940ns (86.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 10.461 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         2.940     7.456    u_mig_example_top/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.601    10.461    u_mig_example_top/mem_ex/ws_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[0]/C
                         clock pessimism              0.169    10.630    
                         clock uncertainty           -0.052    10.578    
    SLICE_X80Y98         FDCE (Recov_fdce_C_CLR)     -0.319    10.259    u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.456ns (13.428%)  route 2.940ns (86.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 10.461 - 6.667 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.698     4.060    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     4.516 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         2.940     7.456    u_mig_example_top/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        1.601    10.461    u_mig_example_top/mem_ex/ws_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[2]/C
                         clock pessimism              0.169    10.630    
                         clock uncertainty           -0.052    10.578    
    SLICE_X80Y98         FDCE (Recov_fdce_C_CLR)     -0.319    10.259    u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  2.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/complete_sync/flag_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.141ns (10.461%)  route 1.207ns (89.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.589     1.329    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         1.207     2.677    u_mig_example_top/mem_ex/complete_sync/ui_clk_sync_rst
    SLICE_X71Y84         FDCE                                         f  u_mig_example_top/mem_ex/complete_sync/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.832     1.866    u_mig_example_top/mem_ex/complete_sync/CLK
    SLICE_X71Y84         FDCE                                         r  u_mig_example_top/mem_ex/complete_sync/flag_reg/C
                         clock pessimism             -0.294     1.572    
    SLICE_X71Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.480    u_mig_example_top/mem_ex/complete_sync/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.141ns (9.639%)  route 1.322ns (90.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.589     1.329    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         1.322     2.791    u_mig_example_top/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.873     1.907    u_mig_example_top/mem_ex/rs_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[0]/C
                         clock pessimism             -0.294     1.613    
    SLICE_X80Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.546    u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.141ns (9.639%)  route 1.322ns (90.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.589     1.329    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         1.322     2.791    u_mig_example_top/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.873     1.907    u_mig_example_top/mem_ex/rs_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[1]/C
                         clock pessimism             -0.294     1.613    
    SLICE_X80Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.546    u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.141ns (9.639%)  route 1.322ns (90.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.589     1.329    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         1.322     2.791    u_mig_example_top/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.873     1.907    u_mig_example_top/mem_ex/rs_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[2]/C
                         clock pessimism             -0.294     1.613    
    SLICE_X80Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.546    u_mig_example_top/mem_ex/rs_sync/flag_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.141ns (9.639%)  route 1.322ns (90.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.589     1.329    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         1.322     2.791    u_mig_example_top/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.873     1.907    u_mig_example_top/mem_ex/ws_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[0]/C
                         clock pessimism             -0.294     1.613    
    SLICE_X80Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.546    u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.141ns (9.639%)  route 1.322ns (90.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.589     1.329    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         1.322     2.791    u_mig_example_top/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.873     1.907    u_mig_example_top/mem_ex/ws_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[1]/C
                         clock pessimism             -0.294     1.613    
    SLICE_X80Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.546    u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.141ns (9.639%)  route 1.322ns (90.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.589     1.329    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X72Y111        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.470 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         1.322     2.791    u_mig_example_top/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X80Y98         FDCE                                         f  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.873     1.907    u_mig_example_top/mem_ex/ws_sync/ui_clk
    SLICE_X80Y98         FDCE                                         r  u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[2]/C
                         clock pessimism             -0.294     1.613    
    SLICE_X80Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.546    u_mig_example_top/mem_ex/ws_sync/flag_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.164ns (10.681%)  route 1.371ns (89.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.564     1.304    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X70Y103        FDPE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDPE (Prop_fdpe_C_Q)         0.164     1.468 f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/Q
                         net (fo=22, routed)          1.371     2.839    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X86Y96         FDCE                                         f  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3112, routed)        0.877     1.911    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X86Y96         FDCE                                         r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.294     1.617    
    SLICE_X86Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.525    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  1.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.056ns (26.381%)  route 2.947ns (73.619%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 36.382 - 33.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     4.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.759     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.148     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.642     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.328     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.691     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.499    36.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.402    36.784    
                         clock uncertainty           -0.035    36.749    
    SLICE_X34Y75         FDCE (Recov_fdce_C_CLR)     -0.319    36.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.430    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 28.614    

Slack (MET) :             28.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.056ns (26.381%)  route 2.947ns (73.619%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 36.382 - 33.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     4.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.759     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.148     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.642     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.328     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.691     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.499    36.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.402    36.784    
                         clock uncertainty           -0.035    36.749    
    SLICE_X34Y75         FDCE (Recov_fdce_C_CLR)     -0.319    36.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.430    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 28.614    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.056ns (28.669%)  route 2.627ns (71.331%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     4.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.759     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.148     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.642     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.328     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.371     7.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.385    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.056ns (28.669%)  route 2.627ns (71.331%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     4.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.759     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.148     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.642     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.328     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.371     7.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.385    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.056ns (28.669%)  route 2.627ns (71.331%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     4.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.759     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.148     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.642     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.328     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.371     7.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.385    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.056ns (28.669%)  route 2.627ns (71.331%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     4.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.759     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.148     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.642     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.328     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.371     7.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.385    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.056ns (28.703%)  route 2.623ns (71.297%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     4.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.759     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.148     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.642     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.328     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.367     7.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.385    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                 28.836    

Slack (MET) :             28.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.056ns (28.703%)  route 2.623ns (71.297%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     4.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.759     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.148     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.642     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.328     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.367     7.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.385    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                 28.836    

Slack (MET) :             28.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.056ns (28.703%)  route 2.623ns (71.297%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     4.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.759     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.148     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.642     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.328     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.367     7.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.385    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                 28.836    

Slack (MET) :             28.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.056ns (28.703%)  route 2.623ns (71.297%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 36.383 - 33.000 ) 
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     4.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.759     6.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.148     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.642     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.328     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.367     7.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.792    34.792    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.385    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                 28.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.368     1.458    
    SLICE_X30Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.368     1.458    
    SLICE_X30Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.368     1.458    
    SLICE_X30Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.368     1.458    
    SLICE_X30Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.368     1.458    
    SLICE_X30Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.368     1.458    
    SLICE_X30Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.368     1.458    
    SLICE_X30Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.604%)  route 0.132ns (48.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.368     1.458    
    SLICE_X30Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.056%)  route 0.194ns (57.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.368     1.458    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.056%)  route 0.194ns (57.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.568     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.368     1.458    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.992ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.008ns  (logic 0.456ns (11.377%)  route 3.552ns (88.623%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111                                     0.000     0.000 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X72Y111        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=128, routed)         3.552     4.008    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    u_mig_example_top/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  0.992    





