[1] “A fast new DES implementation in software,” in Fast Software
Encryption, 1997.
[2] K. E. Batcher, “Design of a massively parallel processor,” IEEE
Transactions on Computers, 1980.
[3] Active Memory Technology Inc., “AMT DAP series technical
overview,” 1988.
[4] Thinking Machine Corp., “Connection machine technical summary –
Version 5.1,” 1989.
[5] W. D. Hillis, The Connection Machine. MIT Press, 1992.
[6] M. D. Ercegovac and T. Lang, Digital Arithmetic. San Francisco
(Calif.): Morgan Kaufmann Oxford, 2004.
[7] J.-M. Muller, N. Brisebarre, F. de Dinechin, C.-P. Jeannerod,
V. Lefèvre, G. Melquiond, N. Revol, D. Stehlé, and S. Torres,
Handbook of Floating-Point Arithmetic. Birkhäuser Boston, 2010.
[8] R. V. K. Pillai, D. Al-Khalili, and A. J. Al-Khalili, “Energy Delay Measures of Barrel Switch Architectures for Pre-alignment of
Floating Point Operands for Addition,” in Proceedings of the 1997
International Symposium on Low Power Electronics and Design,
1997.
[9] K. Acken, M. Irwin, and R. Owens, “Power Comparisons for Barrel
Shifters,” in Proceedings of the 1996 International Symposium on
Low Power Electronics and Design, ser. ISLPED ’96.
[10] The SoftFloat and TestFloat packages. [Online]. Available:
http://www.jhauser.us/arithmetic/index.html
[11] D. F. Bacon, S. L. Graham, and O. J. Sharp, “Compiler transformations for high-performance computing,” ACM Comput. Surv., 1994.
[12] G. Gao, R. Olsen, V. Sarkar, and R. Thekkath, 5th International
Workshop on Languages and Compilers for Parallel Computing,
1993, ch. Collective loop fusion for array contraction.
[13] ABC: A System for Sequential Synthesis and Veriﬁcation. [Online].
Available: http://www.eecs.berkeley.edu/ alanmi/abc/
[14] R. Brayton and A. Mishchenko, “ABC: An Academic IndustrialStrength Veriﬁcation Tool,” in 22nd International Conference on
Computer Aided Veriﬁcation, 2010.
[15] D. E. Thomas and P. R. Moorby, The VERILOG Hardware Description Language, 3rd ed. Norwell, MA, USA: Kluwer Academic
Publishers, 1996.
[16] D. Nuzman and A. Zaks, “Outer-loop Vectorization: Revisited for
Short SIMD Architectures,” in the 17th International Conference on
Parallel Architectures and Compilation Techniques, 2008.
[17] K. Batcher, “Bit-serial parallel processing systems,” IEEE Transactions on Computers, vol. 31, no. 5, pp. 377–384, 1982.
[18] D. Smitley and K. Iobst, “Bit-serial SIMD on the CM-2 and the
Cray-2,” Journal of Parallel and Distributed Computing, 1991.
[19] R. J. Fisher and H. G. Dietz, “Compiling for SIMD Within a
Register,” in 11th International Languages and Compilers for Parallel
Computing Workshop (LCPC’08), 1998.
[20] C.-P. Jeannerod, C. Mouilleron, J.-M. Muller, G. Revy, C. Bertin,
J. Jourdan-Lu, H. Knochel, and C. Monat, “Techniques and Tools for
Implementing IEEE 754 Floating-point Arithmetic on VLIW Integer
Processors,” in Proceedings of the 4th International Workshop on
Parallel and Symbolic Computation, ser. PASCO ’10, 2010, pp. 1–9.
[21] F. de Dinechin and B. Pasca, “Designing Custom Arithmetic Data
Paths with FloPoCo,” IEEE Design & Test of Computers, Jul. 2011.
[22] B. Shao and P. Li, “A Model for Array-based Approximate Arithmetic
Computing with Application to Multiplier and Squarer Design,” in
Proceedings of the 2014 International Symposium on Low Power
Electronics and Design, ser. ISLPED ’14, 2014, pp. 9–14.
[23] C. Liu, J. Han, and F. Lombardi, “A Low-power, High-performance
Approximate Multiplier with Conﬁgurable Partial Error Recovery,”
in Proceedings of the Conference on Design, Automation & Test in
Europe, 2014.
[24] H. Esmaeilzadeh, A. Sampson, L. Ceze, and D. Burger, “Architecture
support for disciplined approximate programming,” in Proceedings
of the 17th International Conference on Architectural Support for
Programming Languages and Operating Systems, ASPLOS 2012,
London, UK, March 3-7, 2012, 2012.