// Seed: 1451029888
`celldefine `default_nettype id_4 `default_nettype id_3
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output id_9;
  output id_8;
  inout id_7;
  input id_6;
  output id_5;
  output id_4;
  output id_3;
  inout id_2;
  output id_1;
  assign id_2[1'd0] = id_6;
  logic id_9, id_10;
  logic id_11;
  defparam id_12.id_13 = id_13 * id_10 * 1'b0;
endmodule
