- status: 0 - openlane design prep
  runtime_s: 2.53
  runtime_ts: 0h0m2s533ms
- status: 1 - synthesis - yosys
  runtime_s: 95.69
  runtime_ts: 0h1m35s691ms
- status: 2 - sta - openroad
  runtime_s: 4.28
  runtime_ts: 0h0m4s278ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 2.2
  runtime_ts: 0h0m2s201ms
- status: 4 - ioplace - openroad
  runtime_s: 0.98
  runtime_ts: 0h0m0s980ms
- status: 6 - tap/decap insertion - openroad
  runtime_s: 1.09
  runtime_ts: 0h0m1s94ms
- status: 7 - pdn generation - openroad
  runtime_s: 4.19
  runtime_ts: 0h0m4s193ms
- status: 8 - global placement - openroad
  runtime_s: 53.42
  runtime_ts: 0h0m53s417ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 15.57
  runtime_ts: 0h0m15s573ms
- status: 10 - detailed placement - openroad
  runtime_s: 2.56
  runtime_ts: 0h0m2s555ms
- status: 11 - cts - openroad
  runtime_s: 33.51
  runtime_ts: 0h0m33s506ms
- status: 12 - resizer timing optimizations - openroad
  runtime_s: 13.24
  runtime_ts: 0h0m13s243ms
- status: 13 - resizer timing optimizations - openroad
  runtime_s: 15.83
  runtime_ts: 0h0m15s827ms
- status: 14 - detailed placement - openroad
  runtime_s: 2.67
  runtime_ts: 0h0m2s674ms
- status: 16 - write verilog - openroad
  runtime_s: 1.37
  runtime_ts: 0h0m1s373ms
- status: 16 - global routing - openroad
  runtime_s: 1.48
  runtime_ts: 0h0m1s476ms
- status: 17 - fill insertion - openroad
  runtime_s: 3.05
  runtime_ts: 0h0m3s45ms
- status: 18 - detailed_routing - openroad
  runtime_s: 67.01
  runtime_ts: 0h1m7s7ms
- status: 19 - wire lengths - openlane
  runtime_s: 2.67
  runtime_ts: 0h0m2s665ms
- status: 20 - parasitics extraction - openroad
  runtime_s: 13.14
  runtime_ts: 0h0m13s135ms
- status: 21 - sta - openroad
  runtime_s: 73.17
  runtime_ts: 0h1m13s167ms
- status: 22 - sta - openroad
  runtime_s: 14.99
  runtime_ts: 0h0m14s993ms
- status: 23 - gdsii - magic
  runtime_s: 145.02
  runtime_ts: 0h2m25s15ms
- status: 24 - spice extraction - magic
  runtime_s: 247.36
  runtime_ts: 0h4m7s364ms
- status: 26 - write verilog - openroad
  runtime_s: 1.81
  runtime_ts: 0h0m1s813ms
- status: 26 - write powered verilog - openlane
  runtime_s: 1.92
  runtime_ts: 0h0m1s922ms
- status: 27 - lvs - netgen
  runtime_s: 6.88
  runtime_ts: 0h0m6s884ms
- status: 28 - drc - magic
  runtime_s: 665.7
  runtime_ts: 0h11m5s696ms
- status: 29 - antenna check - openroad
  runtime_s: 2.89
  runtime_ts: 0h0m2s894ms
---
- status: routed
  runtime_s: 405.0
  runtime_ts: 0h6m45s0ms
- status: flow completed
  runtime_s: 1582.0
  runtime_ts: 0h26m22s0ms
