--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx25,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 467080 paths analyzed, 45780 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.976ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000001f5 (SLICE_X31Y77.BX), 964 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001f5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.976ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_addfp/blk000001f5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.XQ      Tcko                  0.340   tfm_inst/CalculatePixOsCPSP_mux
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X47Y71.G2      net (fanout=294)      1.031   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X47Y71.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_1/addfpa<11>
                                                       tfm_inst/i2c_mem_addra<0>52
    SLICE_X65Y74.G2      net (fanout=82)       2.284   tfm_inst/N304
    SLICE_X65Y74.XMUX    Tif5x                 0.574   tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpb_internal<22>
                                                       tfm_inst/addfpa<29>81
                                                       tfm_inst/addfpa<29>8_f5
    SLICE_X43Y90.F1      net (fanout=1)        1.843   tfm_inst/addfpa<29>8
    SLICE_X43Y90.X       Tilo                  0.194   tfm_inst/inst_addfp/sig000002e7
                                                       tfm_inst/addfpa<29>98
    SLICE_X31Y76.F1      net (fanout=5)        2.023   tfm_inst/addfpa<29>
    SLICE_X31Y76.COUT    Topcyf                0.573   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<17>
                                                       tfm_inst/inst_addfp/blk000004d0
                                                       tfm_inst/inst_addfp/blk000001ee
                                                       tfm_inst/inst_addfp/blk000001ed
    SLICE_X31Y77.BX      net (fanout=1)        0.639   tfm_inst/inst_addfp/sig000003c0
    SLICE_X31Y77.CLK     Tdick                 0.281   tfm_inst/inst_addfp/sig000003e9
                                                       tfm_inst/inst_addfp/blk000001f5
    -------------------------------------------------  ---------------------------
    Total                                      9.976ns (2.156ns logic, 7.820ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001f5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.869ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to tfm_inst/inst_addfp/blk000001f5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y68.YQ      Tcko                  0.360   tfm_inst/CalculatePixOS_mux
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X47Y71.G4      net (fanout=514)      0.904   tfm_inst/CalculatePixOS_mux
    SLICE_X47Y71.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_1/addfpa<11>
                                                       tfm_inst/i2c_mem_addra<0>52
    SLICE_X65Y74.G2      net (fanout=82)       2.284   tfm_inst/N304
    SLICE_X65Y74.XMUX    Tif5x                 0.574   tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpb_internal<22>
                                                       tfm_inst/addfpa<29>81
                                                       tfm_inst/addfpa<29>8_f5
    SLICE_X43Y90.F1      net (fanout=1)        1.843   tfm_inst/addfpa<29>8
    SLICE_X43Y90.X       Tilo                  0.194   tfm_inst/inst_addfp/sig000002e7
                                                       tfm_inst/addfpa<29>98
    SLICE_X31Y76.F1      net (fanout=5)        2.023   tfm_inst/addfpa<29>
    SLICE_X31Y76.COUT    Topcyf                0.573   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<17>
                                                       tfm_inst/inst_addfp/blk000004d0
                                                       tfm_inst/inst_addfp/blk000001ee
                                                       tfm_inst/inst_addfp/blk000001ed
    SLICE_X31Y77.BX      net (fanout=1)        0.639   tfm_inst/inst_addfp/sig000003c0
    SLICE_X31Y77.CLK     Tdick                 0.281   tfm_inst/inst_addfp/sig000003e9
                                                       tfm_inst/inst_addfp/blk000001f5
    -------------------------------------------------  ---------------------------
    Total                                      9.869ns (2.176ns logic, 7.693ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_addfp/blk000001f5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.820ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_addfp/blk000001f5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.YQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X27Y81.G3      net (fanout=7)        1.209   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X27Y81.Y       Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_tgc<24>
                                                       tfm_inst/mulfpa<0>142
    SLICE_X47Y106.F1     net (fanout=87)       3.052   tfm_inst/N302
    SLICE_X47Y106.X      Tilo                  0.194   state_FSM_FFd10
                                                       tfm_inst/addfpa<28>68
    SLICE_X43Y93.G4      net (fanout=1)        0.743   tfm_inst/addfpa<28>68
    SLICE_X43Y93.Y       Tilo                  0.194   tfm_inst/inst_addfp/sig000002e6
                                                       tfm_inst/addfpa<28>79
    SLICE_X43Y93.F3      net (fanout=1)        0.391   tfm_inst/addfpa<28>79/O
    SLICE_X43Y93.X       Tilo                  0.194   tfm_inst/inst_addfp/sig000002e6
                                                       tfm_inst/addfpa<28>98
    SLICE_X31Y76.F2      net (fanout=5)        1.796   tfm_inst/addfpa<28>
    SLICE_X31Y76.COUT    Topcyf                0.573   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<17>
                                                       tfm_inst/inst_addfp/blk000004d0
                                                       tfm_inst/inst_addfp/blk000001ee
                                                       tfm_inst/inst_addfp/blk000001ed
    SLICE_X31Y77.BX      net (fanout=1)        0.639   tfm_inst/inst_addfp/sig000003c0
    SLICE_X31Y77.CLK     Tdick                 0.281   tfm_inst/inst_addfp/sig000003e9
                                                       tfm_inst/inst_addfp/blk000001f5
    -------------------------------------------------  ---------------------------
    Total                                      9.820ns (1.990ns logic, 7.830ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk00000a3b (SLICE_X67Y89.CIN), 922 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000a3b (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.870ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000a3b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y44.YQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/pixoscpsp0_ft<3>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X57Y96.G2      net (fanout=113)      5.409   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X57Y96.Y       Tilo                  0.194   float2fixeda<13>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_18_26/I_36_8
    SLICE_X59Y82.G4      net (fanout=1)        1.096   tfm_inst/CalculatePixOsCPSP_divfpa<26>
    SLICE_X59Y82.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/ram0728_ft<8>
                                                       tfm_inst/divfpa<26>82_SW0
    SLICE_X59Y82.F3      net (fanout=1)        0.222   tfm_inst/divfpa<26>82_SW0/O
    SLICE_X59Y82.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/ram0728_ft<8>
                                                       tfm_inst/divfpa<26>82
    SLICE_X67Y86.G3      net (fanout=3)        1.011   tfm_inst/divfpa<26>
    SLICE_X67Y86.COUT    Topcyg                0.559   tfm_inst/inst_divfp/sig00000039
                                                       tfm_inst/inst_divfp/blk00000a1f
                                                       tfm_inst/inst_divfp/blk00000a20
    SLICE_X67Y87.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig00000048
    SLICE_X67Y87.COUT    Tbyp                  0.086   tfm_inst/inst_divfp/sig0000003b
                                                       tfm_inst/inst_divfp/blk00000a23
                                                       tfm_inst/inst_divfp/blk00000a26
    SLICE_X67Y88.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig0000004a
    SLICE_X67Y88.COUT    Tbyp                  0.086   tfm_inst/inst_divfp/sig0000003d
                                                       tfm_inst/inst_divfp/blk00000a29
                                                       tfm_inst/inst_divfp/blk00000a2c
    SLICE_X67Y89.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig0000004c
    SLICE_X67Y89.CLK     Tcinck                0.479   tfm_inst/inst_divfp/sig0000003f
                                                       tfm_inst/inst_divfp/blk00000a2e
                                                       tfm_inst/inst_divfp/blk00000a30
                                                       tfm_inst/inst_divfp/blk00000a3b
    -------------------------------------------------  ---------------------------
    Total                                      9.870ns (2.132ns logic, 7.738ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000a3b (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.773ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000a3b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y44.YQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/pixoscpsp0_ft<3>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X57Y96.G2      net (fanout=113)      5.409   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X57Y96.Y       Tilo                  0.194   float2fixeda<13>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_18_26/I_36_8
    SLICE_X59Y82.G4      net (fanout=1)        1.096   tfm_inst/CalculatePixOsCPSP_divfpa<26>
    SLICE_X59Y82.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/ram0728_ft<8>
                                                       tfm_inst/divfpa<26>82_SW0
    SLICE_X59Y82.F3      net (fanout=1)        0.222   tfm_inst/divfpa<26>82_SW0/O
    SLICE_X59Y82.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/ram0728_ft<8>
                                                       tfm_inst/divfpa<26>82
    SLICE_X67Y86.G3      net (fanout=3)        1.011   tfm_inst/divfpa<26>
    SLICE_X67Y86.COUT    Topcyg                0.462   tfm_inst/inst_divfp/sig00000039
                                                       tfm_inst/inst_divfp/blk00000a20
    SLICE_X67Y87.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig00000048
    SLICE_X67Y87.COUT    Tbyp                  0.086   tfm_inst/inst_divfp/sig0000003b
                                                       tfm_inst/inst_divfp/blk00000a23
                                                       tfm_inst/inst_divfp/blk00000a26
    SLICE_X67Y88.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig0000004a
    SLICE_X67Y88.COUT    Tbyp                  0.086   tfm_inst/inst_divfp/sig0000003d
                                                       tfm_inst/inst_divfp/blk00000a29
                                                       tfm_inst/inst_divfp/blk00000a2c
    SLICE_X67Y89.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig0000004c
    SLICE_X67Y89.CLK     Tcinck                0.479   tfm_inst/inst_divfp/sig0000003f
                                                       tfm_inst/inst_divfp/blk00000a2e
                                                       tfm_inst/inst_divfp/blk00000a30
                                                       tfm_inst/inst_divfp/blk00000a3b
    -------------------------------------------------  ---------------------------
    Total                                      9.773ns (2.035ns logic, 7.738ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000a3b (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.542ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000a3b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y44.YQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/pixoscpsp0_ft<3>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X62Y85.F2      net (fanout=113)      4.539   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X62Y85.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/ram0708_ft<29>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_19_25/I_36_8
    SLICE_X51Y81.G3      net (fanout=1)        1.471   tfm_inst/CalculatePixOsCPSP_divfpb<25>
    SLICE_X51Y81.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/divfpa_internal<5>
                                                       tfm_inst/divfpb<25>44
    SLICE_X51Y81.F4      net (fanout=1)        0.159   tfm_inst/divfpb<25>44/O
    SLICE_X51Y81.X       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/divfpa_internal<5>
                                                       tfm_inst/divfpb<25>82
    SLICE_X67Y86.F4      net (fanout=3)        1.226   tfm_inst/divfpb<25>
    SLICE_X67Y86.COUT    Topcyf                0.573   tfm_inst/inst_divfp/sig00000039
                                                       tfm_inst/inst_divfp/blk00000a1c
                                                       tfm_inst/inst_divfp/blk00000a1d
                                                       tfm_inst/inst_divfp/blk00000a20
    SLICE_X67Y87.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig00000048
    SLICE_X67Y87.COUT    Tbyp                  0.086   tfm_inst/inst_divfp/sig0000003b
                                                       tfm_inst/inst_divfp/blk00000a23
                                                       tfm_inst/inst_divfp/blk00000a26
    SLICE_X67Y88.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig0000004a
    SLICE_X67Y88.COUT    Tbyp                  0.086   tfm_inst/inst_divfp/sig0000003d
                                                       tfm_inst/inst_divfp/blk00000a29
                                                       tfm_inst/inst_divfp/blk00000a2c
    SLICE_X67Y89.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig0000004c
    SLICE_X67Y89.CLK     Tcinck                0.479   tfm_inst/inst_divfp/sig0000003f
                                                       tfm_inst/inst_divfp/blk00000a2e
                                                       tfm_inst/inst_divfp/blk00000a30
                                                       tfm_inst/inst_divfp/blk00000a3b
    -------------------------------------------------  ---------------------------
    Total                                      9.542ns (2.147ns logic, 7.395ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_19 (SLICE_X27Y74.F1), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_addfp/blk0000000a (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.841ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_addfp/blk0000000a to tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.YQ      Tcko                  0.340   tfm_inst/addfprdy
                                                       tfm_inst/inst_addfp/blk0000000a
    SLICE_X26Y84.F2      net (fanout=96)       3.858   tfm_inst/addfprdy
    SLICE_X26Y84.X       Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/XLXI_33/mulfpa_internal<9>
                                                       tfm_inst/CalculateVirCompensated_addfprdy1
    SLICE_X28Y90.F2      net (fanout=2)        0.791   tfm_inst/CalculateVirCompensated_addfprdy
    SLICE_X28Y90.XMUX    Tif5x                 0.555   tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia<0>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<0>538_G
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<0>538
    SLICE_X29Y75.G1      net (fanout=64)       2.454   tfm_inst/inst_CalculateVirCompensated/XLXI_33/N02
    SLICE_X29Y75.XMUX    Tif5x                 0.574   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpa_internal<11>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<19>22_SW02
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<19>22_SW0_f5
    SLICE_X27Y74.F1      net (fanout=1)        0.839   N2936
    SLICE_X27Y74.CLK     Tfck                  0.235   tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1<19>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<19>22
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_19
    -------------------------------------------------  ---------------------------
    Total                                      9.841ns (1.899ns logic, 7.942ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_addfp/blk0000000a (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.833ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_addfp/blk0000000a to tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.YQ      Tcko                  0.340   tfm_inst/addfprdy
                                                       tfm_inst/inst_addfp/blk0000000a
    SLICE_X26Y84.F2      net (fanout=96)       3.858   tfm_inst/addfprdy
    SLICE_X26Y84.X       Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/XLXI_33/mulfpa_internal<9>
                                                       tfm_inst/CalculateVirCompensated_addfprdy1
    SLICE_X28Y90.F2      net (fanout=2)        0.791   tfm_inst/CalculateVirCompensated_addfprdy
    SLICE_X28Y90.XMUX    Tif5x                 0.555   tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia<0>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<0>538_G
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<0>538
    SLICE_X29Y75.F1      net (fanout=64)       2.454   tfm_inst/inst_CalculateVirCompensated/XLXI_33/N02
    SLICE_X29Y75.XMUX    Tif5x                 0.566   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpa_internal<11>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<19>22_SW01
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<19>22_SW0_f5
    SLICE_X27Y74.F1      net (fanout=1)        0.839   N2936
    SLICE_X27Y74.CLK     Tfck                  0.235   tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1<19>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<19>22
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_19
    -------------------------------------------------  ---------------------------
    Total                                      9.833ns (1.891ns logic, 7.942ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_mulfp/blk00000009 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.098ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_mulfp/blk00000009 to tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.XQ      Tcko                  0.360   tfm_inst/mulfprdy
                                                       tfm_inst/inst_mulfp/blk00000009
    SLICE_X28Y91.F1      net (fanout=109)      2.639   tfm_inst/mulfprdy
    SLICE_X28Y91.X       Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/valphaReference_ft<31>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<0>57
    SLICE_X28Y90.G3      net (fanout=2)        0.242   tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<0>57
    SLICE_X28Y90.XMUX    Tif5x                 0.560   tfm_inst/inst_CalculateAlphaComp/XLXI_36/o_dia<0>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<0>538_F
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<0>538
    SLICE_X29Y75.G1      net (fanout=64)       2.454   tfm_inst/inst_CalculateVirCompensated/XLXI_33/N02
    SLICE_X29Y75.XMUX    Tif5x                 0.574   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpa_internal<11>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<19>22_SW02
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<19>22_SW0_f5
    SLICE_X27Y74.F1      net (fanout=1)        0.839   N2936
    SLICE_X27Y74.CLK     Tfck                  0.235   tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1<19>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_mux0000<19>22
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/fptmp1_19
    -------------------------------------------------  ---------------------------
    Total                                      8.098ns (1.924ns logic, 6.174ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y14.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_3 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.865 - 0.954)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_3 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y114.XQ     Tcko                  0.313   dualmem_addra<3>
                                                       dualmem_addra_3
    RAMB16_X6Y14.ADDRA7  net (fanout=2)        0.325   dualmem_addra<3>
    RAMB16_X6Y14.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.009ns logic, 0.325ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y13.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_7 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.868 - 0.957)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_7 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y109.YQ     Tcko                  0.331   dualmem_addra<4>
                                                       dualmem_addra_7
    RAMB16_X6Y13.ADDRA11 net (fanout=2)        0.314   dualmem_addra<7>
    RAMB16_X6Y13.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.009ns logic, 0.314ns route)
                                                       (2.8% logic, 97.2% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y13.DIA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_10 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (0.868 - 0.978)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_10 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y109.YQ     Tcko                  0.313   dualmem_dina<10>
                                                       dualmem_dina_10
    RAMB16_X6Y13.DIA9    net (fanout=1)        0.329   dualmem_dina<10>
    RAMB16_X6Y13.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X3Y11.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X3Y12.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X5Y8.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.976|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 467080 paths, 0 nets, and 76972 connections

Design statistics:
   Minimum period:   9.976ns{1}   (Maximum frequency: 100.241MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 29 19:35:38 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 729 MB



