INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.gen/sources_1/ip/dcfifo_8x256_8x256/sim/dcfifo_8x256_8x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcfifo_8x256_8x256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.srcs/sources_1/new/dcfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.srcs/sources_1/new/dcfifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcfifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.srcs/sources_1/new/dcfifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcfifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/FIFO/vivado_proj/fifo.srcs/sim_1/new/tb_dcfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dcfifo
