{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588152838818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588152838818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 04:33:58 2020 " "Processing started: Wed Apr 29 04:33:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588152838818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152838818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject_GoneFishIn -c FinalProject_GoneFishIn " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject_GoneFishIn -c FinalProject_GoneFishIn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152838818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588152839725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588152839725 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hex4_to_hex5_decoder.v(46) " "Verilog HDL information at hex4_to_hex5_decoder.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "../src/hex4_to_hex5_decoder.v" "" { Text "C:/FinalProject_GoneFishIn/src/hex4_to_hex5_decoder.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588152856709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/hex4_to_hex5_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/hex4_to_hex5_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex4_to_hex5_decoder " "Found entity 1: hex4_to_hex5_decoder" {  } { { "../src/hex4_to_hex5_decoder.v" "" { Text "C:/FinalProject_GoneFishIn/src/hex4_to_hex5_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/ramcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/ramcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramController " "Found entity 1: ramController" {  } { { "../src/ramController.v" "" { Text "C:/FinalProject_GoneFishIn/src/ramController.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../src/ram.v" "" { Text "C:/FinalProject_GoneFishIn/src/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/user_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/user_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 User_ROM " "Found entity 1: User_ROM" {  } { { "../src/User_ROM.v" "" { Text "C:/FinalProject_GoneFishIn/src/User_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "../src/SevenSeg.v" "" { Text "C:/FinalProject_GoneFishIn/src/SevenSeg.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/scorekeeper.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/scorekeeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 scorekeeper " "Found entity 1: scorekeeper" {  } { { "../src/scorekeeper.v" "" { Text "C:/FinalProject_GoneFishIn/src/scorekeeper.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/rangelfsr16.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/rangelfsr16.v" { { "Info" "ISGN_ENTITY_NAME" "1 RangeLFSR16 " "Found entity 1: RangeLFSR16" {  } { { "../src/RangeLFSR16.v" "" { Text "C:/FinalProject_GoneFishIn/src/RangeLFSR16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/password_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/password_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Password_ROM " "Found entity 1: Password_ROM" {  } { { "../src/Password_ROM.v" "" { Text "C:/FinalProject_GoneFishIn/src/Password_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/multireg.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/multireg.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiReg " "Found entity 1: multiReg" {  } { { "../src/multiReg.v" "" { Text "C:/FinalProject_GoneFishIn/src/multiReg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/lfsr16.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/lfsr16.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR16 " "Found entity 1: LFSR16" {  } { { "../src/LFSR16.v" "" { Text "C:/FinalProject_GoneFishIn/src/LFSR16.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/ledblinker.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/ledblinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDBlinker " "Found entity 1: LEDBlinker" {  } { { "../src/LEDBlinker.v" "" { Text "C:/FinalProject_GoneFishIn/src/LEDBlinker.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856788 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hex0_to_hex3_decoder.v(64) " "Verilog HDL information at hex0_to_hex3_decoder.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "../src/hex0_to_hex3_decoder.v" "" { Text "C:/FinalProject_GoneFishIn/src/hex0_to_hex3_decoder.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588152856788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/hex0_to_hex3_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/hex0_to_hex3_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex0_to_hex3_decoder " "Found entity 1: hex0_to_hex3_decoder" {  } { { "../src/hex0_to_hex3_decoder.v" "" { Text "C:/FinalProject_GoneFishIn/src/hex0_to_hex3_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/gamecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/gamecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameController " "Found entity 1: gameController" {  } { { "../src/gameController.v" "" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/finalproject_gonefishin.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/finalproject_gonefishin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject_GoneFishIn " "Found entity 1: FinalProject_GoneFishIn" {  } { { "../src/FinalProject_GoneFishIn.v" "" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/difficultyselector.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/difficultyselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 difficultySelector " "Found entity 1: difficultySelector" {  } { { "../src/difficultySelector.v" "" { Text "C:/FinalProject_GoneFishIn/src/difficultySelector.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/countdowntimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/countdowntimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdownTimer " "Found entity 1: countdownTimer" {  } { { "../src/countdownTimer.v" "" { Text "C:/FinalProject_GoneFishIn/src/countdownTimer.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/button_shaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/button_shaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_shaper " "Found entity 1: button_shaper" {  } { { "../src/button_shaper.v" "" { Text "C:/FinalProject_GoneFishIn/src/button_shaper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/bidirbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/bidirbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 biDirBCD " "Found entity 1: biDirBCD" {  } { { "../src/biDirBCD.v" "" { Text "C:/FinalProject_GoneFishIn/src/biDirBCD.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856834 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "access_controller.v(83) " "Verilog HDL information at access_controller.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "../src/access_controller.v" "" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588152856834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/finalproject_gonefishin/src/access_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /finalproject_gonefishin/src/access_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 access_controller " "Found entity 1: access_controller" {  } { { "../src/access_controller.v" "" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152856850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152856850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject_GoneFishIn " "Elaborating entity \"FinalProject_GoneFishIn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588152857053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_shaper button_shaper:bs1 " "Elaborating entity \"button_shaper\" for hierarchy \"button_shaper:bs1\"" {  } { { "../src/FinalProject_GoneFishIn.v" "bs1" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access_controller access_controller:ac " "Elaborating entity \"access_controller\" for hierarchy \"access_controller:ac\"" {  } { { "../src/FinalProject_GoneFishIn.v" "ac" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 access_controller.v(171) " "Verilog HDL assignment warning at access_controller.v(171): truncated value with size 6 to match size of target (3)" {  } { { "../src/access_controller.v" "" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857085 "|FinalProject_GoneFishIn|access_controller:ac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 access_controller.v(188) " "Verilog HDL assignment warning at access_controller.v(188): truncated value with size 6 to match size of target (3)" {  } { { "../src/access_controller.v" "" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857085 "|FinalProject_GoneFishIn|access_controller:ac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 access_controller.v(205) " "Verilog HDL assignment warning at access_controller.v(205): truncated value with size 6 to match size of target (3)" {  } { { "../src/access_controller.v" "" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857085 "|FinalProject_GoneFishIn|access_controller:ac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 access_controller.v(222) " "Verilog HDL assignment warning at access_controller.v(222): truncated value with size 6 to match size of target (3)" {  } { { "../src/access_controller.v" "" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857085 "|FinalProject_GoneFishIn|access_controller:ac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 access_controller.v(239) " "Verilog HDL assignment warning at access_controller.v(239): truncated value with size 6 to match size of target (3)" {  } { { "../src/access_controller.v" "" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857085 "|FinalProject_GoneFishIn|access_controller:ac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 access_controller.v(256) " "Verilog HDL assignment warning at access_controller.v(256): truncated value with size 6 to match size of target (3)" {  } { { "../src/access_controller.v" "" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857085 "|FinalProject_GoneFishIn|access_controller:ac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_ROM access_controller:ac\|User_ROM:romU " "Elaborating entity \"User_ROM\" for hierarchy \"access_controller:ac\|User_ROM:romU\"" {  } { { "../src/access_controller.v" "romU" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram access_controller:ac\|User_ROM:romU\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"access_controller:ac\|User_ROM:romU\|altsyncram:altsyncram_component\"" {  } { { "../src/User_ROM.v" "altsyncram_component" { Text "C:/FinalProject_GoneFishIn/src/User_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "access_controller:ac\|User_ROM:romU\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"access_controller:ac\|User_ROM:romU\|altsyncram:altsyncram_component\"" {  } { { "../src/User_ROM.v" "" { Text "C:/FinalProject_GoneFishIn/src/User_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "access_controller:ac\|User_ROM:romU\|altsyncram:altsyncram_component " "Instantiated megafunction \"access_controller:ac\|User_ROM:romU\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file User_ROM.mif " "Parameter \"init_file\" = \"User_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857350 ""}  } { { "../src/User_ROM.v" "" { Text "C:/FinalProject_GoneFishIn/src/User_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588152857350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6f91 " "Found entity 1: altsyncram_6f91" {  } { { "db/altsyncram_6f91.tdf" "" { Text "C:/FinalProject_GoneFishIn/syn/db/altsyncram_6f91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152857444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152857444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6f91 access_controller:ac\|User_ROM:romU\|altsyncram:altsyncram_component\|altsyncram_6f91:auto_generated " "Elaborating entity \"altsyncram_6f91\" for hierarchy \"access_controller:ac\|User_ROM:romU\|altsyncram:altsyncram_component\|altsyncram_6f91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Password_ROM access_controller:ac\|Password_ROM:romP " "Elaborating entity \"Password_ROM\" for hierarchy \"access_controller:ac\|Password_ROM:romP\"" {  } { { "../src/access_controller.v" "romP" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram access_controller:ac\|Password_ROM:romP\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"access_controller:ac\|Password_ROM:romP\|altsyncram:altsyncram_component\"" {  } { { "../src/Password_ROM.v" "altsyncram_component" { Text "C:/FinalProject_GoneFishIn/src/Password_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "access_controller:ac\|Password_ROM:romP\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"access_controller:ac\|Password_ROM:romP\|altsyncram:altsyncram_component\"" {  } { { "../src/Password_ROM.v" "" { Text "C:/FinalProject_GoneFishIn/src/Password_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "access_controller:ac\|Password_ROM:romP\|altsyncram:altsyncram_component " "Instantiated megafunction \"access_controller:ac\|Password_ROM:romP\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Password_ROM.mif " "Parameter \"init_file\" = \"Password_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857506 ""}  } { { "../src/Password_ROM.v" "" { Text "C:/FinalProject_GoneFishIn/src/Password_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588152857506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ls91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ls91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ls91 " "Found entity 1: altsyncram_ls91" {  } { { "db/altsyncram_ls91.tdf" "" { Text "C:/FinalProject_GoneFishIn/syn/db/altsyncram_ls91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152857584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152857584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ls91 access_controller:ac\|Password_ROM:romP\|altsyncram:altsyncram_component\|altsyncram_ls91:auto_generated " "Elaborating entity \"altsyncram_ls91\" for hierarchy \"access_controller:ac\|Password_ROM:romP\|altsyncram:altsyncram_component\|altsyncram_ls91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scorekeeper scorekeeper:sk " "Elaborating entity \"scorekeeper\" for hierarchy \"scorekeeper:sk\"" {  } { { "../src/FinalProject_GoneFishIn.v" "sk" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramController ramController:rC " "Elaborating entity \"ramController\" for hierarchy \"ramController:rC\"" {  } { { "../src/FinalProject_GoneFishIn.v" "rC" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ramController:rC\|ram:scores " "Elaborating entity \"ram\" for hierarchy \"ramController:rC\|ram:scores\"" {  } { { "../src/ramController.v" "scores" { Text "C:/FinalProject_GoneFishIn/src/ramController.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramController:rC\|ram:scores\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramController:rC\|ram:scores\|altsyncram:altsyncram_component\"" {  } { { "../src/ram.v" "altsyncram_component" { Text "C:/FinalProject_GoneFishIn/src/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramController:rC\|ram:scores\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramController:rC\|ram:scores\|altsyncram:altsyncram_component\"" {  } { { "../src/ram.v" "" { Text "C:/FinalProject_GoneFishIn/src/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramController:rC\|ram:scores\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramController:rC\|ram:scores\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file scoresRam.mif " "Parameter \"init_file\" = \"scoresRam.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588152857662 ""}  } { { "../src/ram.v" "" { Text "C:/FinalProject_GoneFishIn/src/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588152857662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ph1 " "Found entity 1: altsyncram_4ph1" {  } { { "db/altsyncram_4ph1.tdf" "" { Text "C:/FinalProject_GoneFishIn/syn/db/altsyncram_4ph1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588152857740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152857740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ph1 ramController:rC\|ram:scores\|altsyncram:altsyncram_component\|altsyncram_4ph1:auto_generated " "Elaborating entity \"altsyncram_4ph1\" for hierarchy \"ramController:rC\|ram:scores\|altsyncram:altsyncram_component\|altsyncram_4ph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameController gameController:gc " "Elaborating entity \"gameController\" for hierarchy \"gameController:gc\"" {  } { { "../src/FinalProject_GoneFishIn.v" "gc" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameController.v(211) " "Verilog HDL assignment warning at gameController.v(211): truncated value with size 32 to match size of target (4)" {  } { { "../src/gameController.v" "" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857772 "|FinalProject_GoneFishIn|gameController:gc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameController.v(244) " "Verilog HDL assignment warning at gameController.v(244): truncated value with size 32 to match size of target (4)" {  } { { "../src/gameController.v" "" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857772 "|FinalProject_GoneFishIn|gameController:gc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameController.v(260) " "Verilog HDL assignment warning at gameController.v(260): truncated value with size 32 to match size of target (4)" {  } { { "../src/gameController.v" "" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857772 "|FinalProject_GoneFishIn|gameController:gc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameController.v(272) " "Verilog HDL assignment warning at gameController.v(272): truncated value with size 32 to match size of target (4)" {  } { { "../src/gameController.v" "" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857772 "|FinalProject_GoneFishIn|gameController:gc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameController.v(290) " "Verilog HDL assignment warning at gameController.v(290): truncated value with size 32 to match size of target (4)" {  } { { "../src/gameController.v" "" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857772 "|FinalProject_GoneFishIn|gameController:gc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameController.v(303) " "Verilog HDL assignment warning at gameController.v(303): truncated value with size 32 to match size of target (4)" {  } { { "../src/gameController.v" "" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857772 "|FinalProject_GoneFishIn|gameController:gc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameController.v(311) " "Verilog HDL assignment warning at gameController.v(311): truncated value with size 32 to match size of target (4)" {  } { { "../src/gameController.v" "" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857772 "|FinalProject_GoneFishIn|gameController:gc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameController.v(315) " "Verilog HDL assignment warning at gameController.v(315): truncated value with size 32 to match size of target (4)" {  } { { "../src/gameController.v" "" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588152857772 "|FinalProject_GoneFishIn|gameController:gc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR16 gameController:gc\|LFSR16:randomSource " "Elaborating entity \"LFSR16\" for hierarchy \"gameController:gc\|LFSR16:randomSource\"" {  } { { "../src/gameController.v" "randomSource" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficultySelector gameController:gc\|difficultySelector:diffSel " "Elaborating entity \"difficultySelector\" for hierarchy \"gameController:gc\|difficultySelector:diffSel\"" {  } { { "../src/gameController.v" "diffSel" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdownTimer gameController:gc\|countdownTimer:fishTimer " "Elaborating entity \"countdownTimer\" for hierarchy \"gameController:gc\|countdownTimer:fishTimer\"" {  } { { "../src/gameController.v" "fishTimer" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "biDirBCD gameController:gc\|countdownTimer:fishTimer\|biDirBCD:counters\[0\].Digit " "Elaborating entity \"biDirBCD\" for hierarchy \"gameController:gc\|countdownTimer:fishTimer\|biDirBCD:counters\[0\].Digit\"" {  } { { "../src/countdownTimer.v" "counters\[0\].Digit" { Text "C:/FinalProject_GoneFishIn/src/countdownTimer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdownTimer gameController:gc\|countdownTimer:reelTimer " "Elaborating entity \"countdownTimer\" for hierarchy \"gameController:gc\|countdownTimer:reelTimer\"" {  } { { "../src/gameController.v" "reelTimer" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiReg gameController:gc\|multiReg:LEDMultiReg " "Elaborating entity \"multiReg\" for hierarchy \"gameController:gc\|multiReg:LEDMultiReg\"" {  } { { "../src/gameController.v" "LEDMultiReg" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDBlinker gameController:gc\|LEDBlinker:blinky " "Elaborating entity \"LEDBlinker\" for hierarchy \"gameController:gc\|LEDBlinker:blinky\"" {  } { { "../src/gameController.v" "blinky" { Text "C:/FinalProject_GoneFishIn/src/gameController.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex0_to_hex3_decoder hex0_to_hex3_decoder:decoder " "Elaborating entity \"hex0_to_hex3_decoder\" for hierarchy \"hex0_to_hex3_decoder:decoder\"" {  } { { "../src/FinalProject_GoneFishIn.v" "decoder" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg hex0_to_hex3_decoder:decoder\|SevenSeg:ss1 " "Elaborating entity \"SevenSeg\" for hierarchy \"hex0_to_hex3_decoder:decoder\|SevenSeg:ss1\"" {  } { { "../src/hex0_to_hex3_decoder.v" "ss1" { Text "C:/FinalProject_GoneFishIn/src/hex0_to_hex3_decoder.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex4_to_hex5_decoder hex4_to_hex5_decoder:decoder2 " "Elaborating entity \"hex4_to_hex5_decoder\" for hierarchy \"hex4_to_hex5_decoder:decoder2\"" {  } { { "../src/FinalProject_GoneFishIn.v" "decoder2" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152857959 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "user_ID\[3\] " "Net \"user_ID\[3\]\" is missing source, defaulting to GND" {  } { { "../src/FinalProject_GoneFishIn.v" "user_ID\[3\]" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588152858100 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588152858100 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "user_ID\[3\] " "Net \"user_ID\[3\]\" is missing source, defaulting to GND" {  } { { "../src/FinalProject_GoneFishIn.v" "user_ID\[3\]" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588152858100 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588152858100 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "user_ID\[3\] " "Net \"user_ID\[3\]\" is missing source, defaulting to GND" {  } { { "../src/FinalProject_GoneFishIn.v" "user_ID\[3\]" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588152858100 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588152858100 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "user_ID\[3\] " "Net \"user_ID\[3\]\" is missing source, defaulting to GND" {  } { { "../src/FinalProject_GoneFishIn.v" "user_ID\[3\]" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588152858100 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588152858100 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588152859678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588152860522 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588152861694 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "access_controller:ac\|Password_ROM:romP\|altsyncram:altsyncram_component\|altsyncram_ls91:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"access_controller:ac\|Password_ROM:romP\|altsyncram:altsyncram_component\|altsyncram_ls91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ls91.tdf" "" { Text "C:/FinalProject_GoneFishIn/syn/db/altsyncram_ls91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/Password_ROM.v" "" { Text "C:/FinalProject_GoneFishIn/src/Password_ROM.v" 81 0 0 } } { "../src/access_controller.v" "" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 59 0 0 } } { "../src/FinalProject_GoneFishIn.v" "" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 37 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152861709 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "access_controller:ac\|User_ROM:romU\|altsyncram:altsyncram_component\|altsyncram_6f91:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"access_controller:ac\|User_ROM:romU\|altsyncram:altsyncram_component\|altsyncram_6f91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6f91.tdf" "" { Text "C:/FinalProject_GoneFishIn/syn/db/altsyncram_6f91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/User_ROM.v" "" { Text "C:/FinalProject_GoneFishIn/src/User_ROM.v" 81 0 0 } } { "../src/access_controller.v" "" { Text "C:/FinalProject_GoneFishIn/src/access_controller.v" 56 0 0 } } { "../src/FinalProject_GoneFishIn.v" "" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 37 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152861709 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "hex0_to_hex3_decoder:decoder\|User_ROM:romU\|altsyncram:altsyncram_component\|altsyncram_6f91:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"hex0_to_hex3_decoder:decoder\|User_ROM:romU\|altsyncram:altsyncram_component\|altsyncram_6f91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6f91.tdf" "" { Text "C:/FinalProject_GoneFishIn/syn/db/altsyncram_6f91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/User_ROM.v" "" { Text "C:/FinalProject_GoneFishIn/src/User_ROM.v" 81 0 0 } } { "../src/hex0_to_hex3_decoder.v" "" { Text "C:/FinalProject_GoneFishIn/src/hex0_to_hex3_decoder.v" 53 0 0 } } { "../src/FinalProject_GoneFishIn.v" "" { Text "C:/FinalProject_GoneFishIn/src/FinalProject_GoneFishIn.v" 46 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152861709 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADD_Final_Project 24 " "Ignored 24 assignments for entity \"ADD_Final_Project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADD_Final_Project -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADD_Final_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADD_Final_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588152861756 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588152861756 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FinalProject_GoneFishIn/syn/output_files/FinalProject_GoneFishIn.map.smsg " "Generated suppressed messages file C:/FinalProject_GoneFishIn/syn/output_files/FinalProject_GoneFishIn.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152861803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588152862100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588152862100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1213 " "Implemented 1213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588152862334 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588152862334 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1058 " "Implemented 1058 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588152862334 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588152862334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588152862334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588152862397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 04:34:22 2020 " "Processing ended: Wed Apr 29 04:34:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588152862397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588152862397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588152862397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588152862397 ""}
