digraph "CFG for '_Z11cuda_dividePfS_S_ii' function" {
	label="CFG for '_Z11cuda_dividePfS_S_ii' function";

	Node0x64ec5c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 2, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = add i32 %13, %6\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %17 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 4, !range !5, !invariant.load !6\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = add i32 %21, %15\l  %23 = icmp slt i32 %14, %4\l  %24 = icmp slt i32 %22, %3\l  %25 = select i1 %23, i1 %24, i1 false\l  br i1 %25, label %26, label %41\l|{<s0>T|<s1>F}}"];
	Node0x64ec5c0:s0 -> Node0x64f0020;
	Node0x64ec5c0:s1 -> Node0x64f00b0;
	Node0x64f0020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%26:\l26:                                               \l  %27 = mul nsw i32 %14, %3\l  %28 = add nsw i32 %27, %22\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %2, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %32 = fpext float %31 to double\l  %33 = fcmp contract ogt double %32, 0x3E7AD7F29ABCAF48\l  br i1 %33, label %34, label %38\l|{<s0>T|<s1>F}}"];
	Node0x64f0020:s0 -> Node0x64f12d0;
	Node0x64f0020:s1 -> Node0x64f1320;
	Node0x64f12d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%34:\l34:                                               \l  %35 = getelementptr inbounds float, float addrspace(1)* %1, i64 %29\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %37 = fdiv contract float %36, %31\l  br label %38\l}"];
	Node0x64f12d0 -> Node0x64f1320;
	Node0x64f1320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%38:\l38:                                               \l  %39 = phi float [ %37, %34 ], [ 0.000000e+00, %26 ]\l  %40 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  store float %39, float addrspace(1)* %40, align 4, !tbaa !7\l  br label %41\l}"];
	Node0x64f1320 -> Node0x64f00b0;
	Node0x64f00b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  ret void\l}"];
}
