Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: sequenceTestSchema.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sequenceTestSchema.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sequenceTestSchema"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : sequenceTestSchema
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"LCD1x64"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/modul.vhd" in Library work.
Architecture behavioral of Entity modul is up to date.
Compiling vhdl file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/readByte.vhd" in Library work.
Architecture behavioral of Entity readbyte is up to date.
Compiling vhdl file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/writeByte.vhd" in Library work.
Architecture behavioral of Entity writebyte is up to date.
Compiling vhdl file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/tempRead.vhd" in Library work.
Entity <tempread> compiled.
Entity <tempread> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/sequenceTestSchema.vhf" in Library work.
Entity <sequencetestschema> compiled.
Entity <sequencetestschema> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sequenceTestSchema> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modul> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <readByte> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <writeByte> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <tempRead> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sequenceTestSchema> in library <work> (Architecture <behavioral>).
    Set user-defined property "DRIVE =  12" for instance <XLXI_5> in unit <sequenceTestSchema>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_5> in unit <sequenceTestSchema>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_5> in unit <sequenceTestSchema>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_5> in unit <sequenceTestSchema>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_5> in unit <sequenceTestSchema>.
WARNING:Xst:2211 - "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/sequenceTestSchema.vhf" line 207: Instantiating black box module <LCD1x64>.
Entity <sequenceTestSchema> analyzed. Unit <sequenceTestSchema> generated.

Analyzing Entity <modul> in library <work> (Architecture <behavioral>).
Entity <modul> analyzed. Unit <modul> generated.

Analyzing Entity <readByte> in library <work> (Architecture <behavioral>).
Entity <readByte> analyzed. Unit <readByte> generated.

Analyzing Entity <writeByte> in library <work> (Architecture <behavioral>).
Entity <writeByte> analyzed. Unit <writeByte> generated.

Analyzing Entity <tempRead> in library <work> (Architecture <behavioral>).
Entity <tempRead> analyzed. Unit <tempRead> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <modul>.
    Related source file is "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/modul.vhd".
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 27                                             |
    | Inputs             | 11                                             |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <readBit_detecion>.
    Found 16-bit up counter for signal <clock_counter>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <modul> synthesized.


Synthesizing Unit <readByte>.
    Related source file is "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/readByte.vhd".
    Found finite state machine <FSM_1> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <read_bit>.
    Found 8-bit register for signal <data>.
    Found 8-bit register for signal <read_buffor>.
    Found 5-bit comparator greatequal for signal <read_buffor_0$cmp_ge0000> created at line 129.
    Found 5-bit register for signal <read_counter>.
    Found 4-bit adder for signal <read_counter$add0000> created at line 135.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <readByte> synthesized.


Synthesizing Unit <writeByte>.
    Related source file is "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/writeByte.vhd".
    Found finite state machine <FSM_2> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <writeZero>.
    Found 1-bit register for signal <writeOne>.
    Found 1-bit 8-to-1 multiplexer for signal <data$mux0000> created at line 112.
    Found 32-bit register for signal <write_counter>.
    Found 32-bit adder for signal <write_counter$addsub0000> created at line 122.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <writeByte> synthesized.


Synthesizing Unit <tempRead>.
    Related source file is "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/tempRead.vhd".
WARNING:Xst:647 - Input <wire_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_3> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 32                                             |
    | Transitions        | 63                                             |
    | Inputs             | 5                                              |
    | Outputs            | 14                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <test_out>.
    Found 8-bit register for signal <outputData>.
    Found 1-bit register for signal <startReset>.
    Found 24-bit register for signal <tempData>.
    Found 1-bit register for signal <startRead>.
    Found 1-bit register for signal <startWrite>.
    Found 5-bit subtractor for signal <$sub0000> created at line 317.
    Found 4-bit register for signal <read_counter>.
    Found 4-bit adder for signal <read_counter$addsub0000> created at line 313.
    Found 24-bit register for signal <tempDataBuffor>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  67 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <tempRead> synthesized.


Synthesizing Unit <sequenceTestSchema>.
    Related source file is "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/sequenceTestSchema.vhf".
WARNING:Xst:653 - Signal <XLXI_10_Reset_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_10_Blank_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
Unit <sequenceTestSchema> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit subtractor                                      : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 46
 1-bit register                                        : 39
 24-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 1
 5-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <XLXI_24/present_state/FSM> on signal <present_state[1:32]> with one-hot encoding.
------------------------------------------------------------------
 State                        | Encoding
------------------------------------------------------------------
 idle                         | 00000000000000000000000000000001
 waitforbusy_reset_1          | 00000000000000000000000000000010
 waitforbusy_reset_2          | 00000000000000000100000000000000
 waitforbusy_reset_3          | 00010000000000000000000000000000
 reset_1                      | 00000000000000000000000000000100
 reset_2                      | 00000000000000001000000000000000
 reset_3                      | 00100000000000000000000000000000
 waitforreset_1               | 00000000000000000000000000001000
 waitforreset_2               | 00000000000000010000000000000000
 waitforreset_3               | 01000000000000000000000000000000
 waitforbusy_skip_rom_1       | 00000000000000000000000000010000
 waitforbusy_skip_rom_2       | 00000000000000100000000000000000
 skip_rom_1                   | 00000000000000000000000000100000
 skip_rom_2                   | 00000000000001000000000000000000
 waitforskiprom_1             | 00000000000000000000000001000000
 waitforskiprom_2             | 00000000000010000000000000000000
 waitforbusy_convert_t        | 00000000000000000000000010000000
 convert_t                    | 00000000000000000000000100000000
 waitforconvert_t             | 00000000000000000000001000000000
 waitforbusy_endofconvert     | 00000000000000000000010000000000
 readbyteconvertt             | 00000000000000000000100000000000
 waitforreadbyteconvertt      | 00000000000000000001000000000000
 convert_t_endornot           | 00000000000000000010000000000000
 waitforbusy_read_scetchpad   | 00000000000100000000000000000000
 read_scetchpad               | 00000000001000000000000000000000
 waitforbusyreadbytescetchpad | 00000000010000000000000000000000
 readbytescetchpad            | 00000000100000000000000000000000
 waitforreadbytescetchpad     | 00000001000000000000000000000000
 increment                    | 00000010000000000000000000000000
 waitforreadscetchpad         | 00000100000000000000000000000000
 capturebyte_endornot         | 00001000000000000000000000000000
 done                         | 10000000000000000000000000000000
------------------------------------------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <XLXI_3/present_state/FSM> on signal <present_state[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 waitforbusy | 01
 writebit    | 10
 increment   | 11
-------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_2/present_state/FSM> on signal <present_state[1:5]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00001
 readbit     | 01000
 waitforbusy | 00010
 waitforread | 10000
 done        | 00100
-------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_1/present_state/FSM> on signal <present_state[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 0000
 write_1a | 0001
 write_1b | 0010
 write_0a | 0011
 write_0b | 0100
 read_a   | 0101
 read_b   | 0110
 read_c   | 0111
 read_d   | 1000
 reset_a  | 1001
 reset_b  | 1010
 reset_c  | 1011
 reset_d  | 1100
----------------------
Reading core <LCD1x64.ngc>.
Loading core <LCD1x64> for timing and area information for instance <XLXI_10>.
WARNING:Xst:1710 - FF/Latch <outputData_0> (without init value) has a constant value of 0 in block <XLXI_24>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit subtractor                                      : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 124
 Flip-Flops                                            : 124
# Comparators                                          : 1
 5-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <outputData_0> (without init value) has a constant value of 0 in block <tempRead>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sequenceTestSchema> ...

Optimizing unit <modul> ...

Optimizing unit <readByte> ...

Optimizing unit <writeByte> ...

Optimizing unit <tempRead> ...
WARNING:Xst:1710 - FF/Latch <outputData_2> (without init value) has a constant value of 1 in block <tempRead>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <XLXI_24/outputData_5> in Unit <sequenceTestSchema> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_24/outputData_4> <XLXI_24/outputData_1> 
Found area constraint ratio of 100 (+ 5) on block sequenceTestSchema, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <cntDigit_0> in Unit <XLXI_10> is equivalent to the following 4 FFs/Latches : <cntDigit_0_1> <cntDigit_0_2> <cntDigit_0_3> <cntDigit_0_4> 
INFO:Xst:2260 - The FF/Latch <cntDigit_1> in Unit <XLXI_10> is equivalent to the following 2 FFs/Latches : <cntDigit_1_1> <cntDigit_1_2> 
INFO:Xst:2260 - The FF/Latch <State_16> in Unit <XLXI_10> is equivalent to the following FF/Latch : <State_16_1> 
INFO:Xst:2260 - The FF/Latch <cntDigit_0> in Unit <XLXI_10> is equivalent to the following 4 FFs/Latches : <cntDigit_0_1> <cntDigit_0_2> <cntDigit_0_3> <cntDigit_0_4> 
INFO:Xst:2260 - The FF/Latch <cntDigit_1> in Unit <XLXI_10> is equivalent to the following 2 FFs/Latches : <cntDigit_1_1> <cntDigit_1_2> 
INFO:Xst:2260 - The FF/Latch <State_16> in Unit <XLXI_10> is equivalent to the following FF/Latch : <State_16_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 179
 Flip-Flops                                            : 179

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sequenceTestSchema.ngr
Top Level Output File Name         : sequenceTestSchema
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 670
#      GND                         : 2
#      INV                         : 8
#      LUT1                        : 73
#      LUT2                        : 55
#      LUT2_D                      : 3
#      LUT2_L                      : 4
#      LUT3                        : 127
#      LUT3_D                      : 2
#      LUT3_L                      : 6
#      LUT4                        : 169
#      LUT4_D                      : 7
#      LUT4_L                      : 19
#      MUXCY                       : 72
#      MUXF5                       : 29
#      MUXF6                       : 11
#      MUXF7                       : 5
#      OR3                         : 1
#      VCC                         : 2
#      XORCY                       : 75
# FlipFlops/Latches                : 270
#      FD                          : 60
#      FDE                         : 68
#      FDR                         : 77
#      FDRE                        : 4
#      FDRS                        : 19
#      FDRSE                       : 3
#      FDS                         : 36
#      FDSE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 1
#      IOBUF                       : 5
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      259  out of   4656     5%  
 Number of Slice Flip Flops:            270  out of   9312     2%  
 Number of 4 input LUTs:                473  out of   9312     5%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    232     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_50MHz                          | BUFGP                  | 270   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.241ns (Maximum Frequency: 121.341MHz)
   Minimum input arrival time before clock: 3.319ns
   Maximum output required time after clock: 6.119ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 8.241ns (frequency: 121.341MHz)
  Total number of paths / destination ports: 6654 / 463
-------------------------------------------------------------------------
Delay:               8.241ns (Levels of Logic = 6)
  Source:            XLXI_1/clock_counter_8 (FF)
  Destination:       XLXI_1/clock_counter_15 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_1/clock_counter_8 to XLXI_1/clock_counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.514   0.646  XLXI_1/clock_counter_8 (XLXI_1/clock_counter_8)
     LUT4:I3->O            1   0.612   0.387  XLXI_1/present_state_cmp_eq0004124 (XLXI_1/present_state_cmp_eq0004124)
     LUT4:I2->O            4   0.612   0.502  XLXI_1/present_state_cmp_eq0004125 (XLXI_1/N5)
     LUT4_L:I3->LO         1   0.612   0.103  XLXI_1/present_state_FSM_FFd4-In144 (XLXI_1/present_state_FSM_FFd4-In144)
     LUT4:I3->O            1   0.612   0.360  XLXI_1/present_state_FSM_FFd4-In173_SW0 (N67)
     LUT4:I3->O            2   0.612   0.383  XLXI_1/present_state_FSM_FFd4-In173 (XLXI_1/present_state_FSM_FFd4-In)
     LUT4:I3->O           16   0.612   0.879  XLXI_1/present_state_FSM_Out2141 (XLXI_1/present_state_cmp_eq0009)
     FDR:R                     0.795          XLXI_1/clock_counter_0
    ----------------------------------------
    Total                      8.241ns (4.981ns logic, 3.260ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.319ns (Levels of Logic = 2)
  Source:            start (PAD)
  Destination:       XLXI_24/present_state_FSM_FFd32 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: start to XLXI_24/present_state_FSM_FFd32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.449  start_IBUF (start_IBUF)
     LUT3:I1->O            1   0.612   0.357  XLXI_24/present_state_FSM_FFd32-In5 (XLXI_24/present_state_FSM_FFd32-In5)
     FDS:S                     0.795          XLXI_24/present_state_FSM_FFd32
    ----------------------------------------
    Total                      3.319ns (2.513ns logic, 0.806ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 42 / 16
-------------------------------------------------------------------------
Offset:              6.119ns (Levels of Logic = 2)
  Source:            XLXI_1/present_state_FSM_FFd4 (FF)
  Destination:       D (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_1/present_state_FSM_FFd4 to D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.514   1.031  XLXI_1/present_state_FSM_FFd4 (XLXI_1/present_state_FSM_FFd4)
     LUT4:I0->O           11   0.612   0.793  XLXI_1/present_state_FSM_Out41 (D_OBUF)
     OBUF:I->O                 3.169          D_OBUF (D)
    ----------------------------------------
    Total                      6.119ns (4.295ns logic, 1.824ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.49 secs
 
--> 

Total memory usage is 231512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    7 (   0 filtered)

