name: FMC
description: FMC
groupName: FMC
baseAddress: 1108149248
registers:
- name: BCR1
  displayName: BCR1
  description: SRAM/NOR-Flash chip-select control register for bank 1
  addressOffset: 0
  size: 32
  access: read-write
  resetValue: 12507
  fields:
  - name: MBKEN
    description: Memory bank enable bit
    bitOffset: 0
    bitWidth: 1
  - name: MUXEN
    description: Address/data multiplexing enable bit
    bitOffset: 1
    bitWidth: 1
  - name: MTYP
    description: Memory type
    bitOffset: 2
    bitWidth: 2
  - name: MWID
    description: Memory data bus width
    bitOffset: 4
    bitWidth: 2
  - name: FACCEN
    description: Flash access enable
    bitOffset: 6
    bitWidth: 1
  - name: BURSTEN
    description: Burst enable bit
    bitOffset: 8
    bitWidth: 1
  - name: WAITPOL
    description: Wait signal polarity bit
    bitOffset: 9
    bitWidth: 1
  - name: WAITCFG
    description: Wait timing configuration
    bitOffset: 11
    bitWidth: 1
  - name: WREN
    description: Write enable bit
    bitOffset: 12
    bitWidth: 1
  - name: WAITEN
    description: Wait enable bit
    bitOffset: 13
    bitWidth: 1
  - name: EXTMOD
    description: Extended mode enable
    bitOffset: 14
    bitWidth: 1
  - name: ASYNCWAIT
    description: "Wait signal during asynchronous\n              transfers"
    bitOffset: 15
    bitWidth: 1
  - name: CPSIZE
    description: CRAM Page Size
    bitOffset: 16
    bitWidth: 3
  - name: CBURSTRW
    description: Write burst enable
    bitOffset: 19
    bitWidth: 1
  - name: CCLKEN
    description: Continuous clock enable
    bitOffset: 20
    bitWidth: 1
  - name: WFDIS
    description: Write FIFO disable
    bitOffset: 21
    bitWidth: 1
  - name: NBLSET
    description: Byte lane (NBL) setup
    bitOffset: 22
    bitWidth: 2
  - name: FMCEN
    description: FMC controller enable
    bitOffset: 31
    bitWidth: 1
- name: BTR1
  displayName: BTR1
  description: SRAM/NOR-Flash chip-select timing register for bank 1
  addressOffset: 4
  size: 32
  access: read-write
  resetValue: 268435455
  fields:
  - name: ADDSET
    description: Address setup phase duration
    bitOffset: 0
    bitWidth: 4
  - name: ADDHLD
    description: Address-hold phase duration
    bitOffset: 4
    bitWidth: 4
  - name: DATAST
    description: Data-phase duration
    bitOffset: 8
    bitWidth: 8
  - name: BUSTURN
    description: Bus turnaround phase duration
    bitOffset: 16
    bitWidth: 4
  - name: CLKDIV
    description: Clock divide ratio (for FMC_CLK signal)
    bitOffset: 20
    bitWidth: 4
  - name: DATLAT
    description: Data latency for synchronous memory
    bitOffset: 24
    bitWidth: 4
  - name: ACCMOD
    description: Access mode
    bitOffset: 28
    bitWidth: 2
  - name: DATAHLD
    description: Data hold phase duration
    bitOffset: 30
    bitWidth: 2
- name: BCR2
  displayName: BCR2
  description: SRAM/NOR-Flash chip-select control register for bank 2
  addressOffset: 8
  size: 32
  access: read-write
  resetValue: 12498
  fields:
  - name: MBKEN
    description: Memory bank enable bit
    bitOffset: 0
    bitWidth: 1
  - name: MUXEN
    description: Address/data multiplexing enable bit
    bitOffset: 1
    bitWidth: 1
  - name: MTYP
    description: Memory type
    bitOffset: 2
    bitWidth: 2
  - name: MWID
    description: Memory data bus width
    bitOffset: 4
    bitWidth: 2
  - name: FACCEN
    description: Flash access enable
    bitOffset: 6
    bitWidth: 1
  - name: BURSTEN
    description: Burst enable bit
    bitOffset: 8
    bitWidth: 1
  - name: WAITPOL
    description: Wait signal polarity bit
    bitOffset: 9
    bitWidth: 1
  - name: WAITCFG
    description: Wait timing configuration
    bitOffset: 11
    bitWidth: 1
  - name: WREN
    description: Write enable bit
    bitOffset: 12
    bitWidth: 1
  - name: WAITEN
    description: Wait enable bit
    bitOffset: 13
    bitWidth: 1
  - name: EXTMOD
    description: Extended mode enable
    bitOffset: 14
    bitWidth: 1
  - name: ASYNCWAIT
    description: "Wait signal during asynchronous\n              transfers"
    bitOffset: 15
    bitWidth: 1
  - name: CPSIZE
    description: CRAM Page Size
    bitOffset: 16
    bitWidth: 3
  - name: CBURSTRW
    description: Write burst enable
    bitOffset: 19
    bitWidth: 1
  - name: CCLKEN
    description: Continuous clock enable
    bitOffset: 20
    bitWidth: 1
  - name: WFDIS
    description: Write FIFO disable
    bitOffset: 21
    bitWidth: 1
  - name: NBLSET
    description: Byte lane (NBL) setup
    bitOffset: 22
    bitWidth: 2
  - name: FMCEN
    description: FMC controller enable
    bitOffset: 31
    bitWidth: 1
- name: BTR2
  displayName: BTR2
  description: SRAM/NOR-Flash chip-select timing register for bank 2
  addressOffset: 12
  size: 32
  access: read-write
  resetValue: 268435455
  fields:
  - name: ADDSET
    description: Address setup phase duration
    bitOffset: 0
    bitWidth: 4
  - name: ADDHLD
    description: Address-hold phase duration
    bitOffset: 4
    bitWidth: 4
  - name: DATAST
    description: Data-phase duration
    bitOffset: 8
    bitWidth: 8
  - name: BUSTURN
    description: Bus turnaround phase duration
    bitOffset: 16
    bitWidth: 4
  - name: CLKDIV
    description: Clock divide ratio (for FMC_CLK signal)
    bitOffset: 20
    bitWidth: 4
  - name: DATLAT
    description: Data latency for synchronous memory
    bitOffset: 24
    bitWidth: 4
  - name: ACCMOD
    description: Access mode
    bitOffset: 28
    bitWidth: 2
  - name: DATAHLD
    description: Data hold phase duration
    bitOffset: 30
    bitWidth: 2
- name: BCR3
  displayName: BCR3
  description: SRAM/NOR-Flash chip-select control register for bank 3
  addressOffset: 16
  size: 32
  access: read-write
  resetValue: 12498
  fields:
  - name: MBKEN
    description: Memory bank enable bit
    bitOffset: 0
    bitWidth: 1
  - name: MUXEN
    description: Address/data multiplexing enable bit
    bitOffset: 1
    bitWidth: 1
  - name: MTYP
    description: Memory type
    bitOffset: 2
    bitWidth: 2
  - name: MWID
    description: Memory data bus width
    bitOffset: 4
    bitWidth: 2
  - name: FACCEN
    description: Flash access enable
    bitOffset: 6
    bitWidth: 1
  - name: BURSTEN
    description: Burst enable bit
    bitOffset: 8
    bitWidth: 1
  - name: WAITPOL
    description: Wait signal polarity bit
    bitOffset: 9
    bitWidth: 1
  - name: WAITCFG
    description: Wait timing configuration
    bitOffset: 11
    bitWidth: 1
  - name: WREN
    description: Write enable bit
    bitOffset: 12
    bitWidth: 1
  - name: WAITEN
    description: Wait enable bit
    bitOffset: 13
    bitWidth: 1
  - name: EXTMOD
    description: Extended mode enable
    bitOffset: 14
    bitWidth: 1
  - name: ASYNCWAIT
    description: "Wait signal during asynchronous\n              transfers"
    bitOffset: 15
    bitWidth: 1
  - name: CPSIZE
    description: CRAM Page Size
    bitOffset: 16
    bitWidth: 3
  - name: CBURSTRW
    description: Write burst enable
    bitOffset: 19
    bitWidth: 1
  - name: CCLKEN
    description: Continuous clock enable
    bitOffset: 20
    bitWidth: 1
  - name: WFDIS
    description: Write FIFO disable
    bitOffset: 21
    bitWidth: 1
  - name: NBLSET
    description: Byte lane (NBL) setup
    bitOffset: 22
    bitWidth: 2
  - name: FMCEN
    description: FMC controller enable
    bitOffset: 31
    bitWidth: 1
- name: BTR3
  displayName: BTR3
  description: SRAM/NOR-Flash chip-select timing register for bank 3
  addressOffset: 20
  size: 32
  access: read-write
  resetValue: 268435455
  fields:
  - name: ADDSET
    description: Address setup phase duration
    bitOffset: 0
    bitWidth: 4
  - name: ADDHLD
    description: Address-hold phase duration
    bitOffset: 4
    bitWidth: 4
  - name: DATAST
    description: Data-phase duration
    bitOffset: 8
    bitWidth: 8
  - name: BUSTURN
    description: Bus turnaround phase duration
    bitOffset: 16
    bitWidth: 4
  - name: CLKDIV
    description: Clock divide ratio (for FMC_CLK signal)
    bitOffset: 20
    bitWidth: 4
  - name: DATLAT
    description: Data latency for synchronous memory
    bitOffset: 24
    bitWidth: 4
  - name: ACCMOD
    description: Access mode
    bitOffset: 28
    bitWidth: 2
  - name: DATAHLD
    description: Data hold phase duration
    bitOffset: 30
    bitWidth: 2
- name: BCR4
  displayName: BCR4
  description: SRAM/NOR-Flash chip-select control register for bank 4
  addressOffset: 24
  size: 32
  access: read-write
  resetValue: 12498
  fields:
  - name: MBKEN
    description: Memory bank enable bit
    bitOffset: 0
    bitWidth: 1
  - name: MUXEN
    description: Address/data multiplexing enable bit
    bitOffset: 1
    bitWidth: 1
  - name: MTYP
    description: Memory type
    bitOffset: 2
    bitWidth: 2
  - name: MWID
    description: Memory data bus width
    bitOffset: 4
    bitWidth: 2
  - name: FACCEN
    description: Flash access enable
    bitOffset: 6
    bitWidth: 1
  - name: BURSTEN
    description: Burst enable bit
    bitOffset: 8
    bitWidth: 1
  - name: WAITPOL
    description: Wait signal polarity bit
    bitOffset: 9
    bitWidth: 1
  - name: WAITCFG
    description: Wait timing configuration
    bitOffset: 11
    bitWidth: 1
  - name: WREN
    description: Write enable bit
    bitOffset: 12
    bitWidth: 1
  - name: WAITEN
    description: Wait enable bit
    bitOffset: 13
    bitWidth: 1
  - name: EXTMOD
    description: Extended mode enable
    bitOffset: 14
    bitWidth: 1
  - name: ASYNCWAIT
    description: "Wait signal during asynchronous\n              transfers"
    bitOffset: 15
    bitWidth: 1
  - name: CPSIZE
    description: CRAM Page Size
    bitOffset: 16
    bitWidth: 3
  - name: CBURSTRW
    description: Write burst enable
    bitOffset: 19
    bitWidth: 1
  - name: CCLKEN
    description: Continuous clock enable
    bitOffset: 20
    bitWidth: 1
  - name: WFDIS
    description: Write FIFO disable
    bitOffset: 21
    bitWidth: 1
  - name: NBLSET
    description: Byte lane (NBL) setup
    bitOffset: 22
    bitWidth: 2
  - name: FMCEN
    description: FMC controller enable
    bitOffset: 31
    bitWidth: 1
- name: BTR4
  displayName: BTR4
  description: SRAM/NOR-Flash chip-select timing register for bank 4
  addressOffset: 28
  size: 32
  access: read-write
  resetValue: 268435455
  fields:
  - name: ADDSET
    description: Address setup phase duration
    bitOffset: 0
    bitWidth: 4
  - name: ADDHLD
    description: Address-hold phase duration
    bitOffset: 4
    bitWidth: 4
  - name: DATAST
    description: Data-phase duration
    bitOffset: 8
    bitWidth: 8
  - name: BUSTURN
    description: Bus turnaround phase duration
    bitOffset: 16
    bitWidth: 4
  - name: CLKDIV
    description: Clock divide ratio (for FMC_CLK signal)
    bitOffset: 20
    bitWidth: 4
  - name: DATLAT
    description: Data latency for synchronous memory
    bitOffset: 24
    bitWidth: 4
  - name: ACCMOD
    description: Access mode
    bitOffset: 28
    bitWidth: 2
  - name: DATAHLD
    description: Data hold phase duration
    bitOffset: 30
    bitWidth: 2
- name: PCSCNTR
  displayName: PCSCNTR
  description: PSRAM chip select counter register
  addressOffset: 32
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: CSCOUNT
    description: Chip select counter
    bitOffset: 0
    bitWidth: 16
  - name: CNTB1EN
    description: Counter Bank 1 enable
    bitOffset: 16
    bitWidth: 1
  - name: CNTB2EN
    description: Counter Bank 2 enable
    bitOffset: 17
    bitWidth: 1
  - name: CNTB3EN
    description: Counter Bank 3 enable
    bitOffset: 18
    bitWidth: 1
  - name: CNTB4EN
    description: Counter Bank 4 enable
    bitOffset: 19
    bitWidth: 1
- name: PCR
  displayName: PCR
  description: NAND Flash control registers
  addressOffset: 128
  size: 32
  access: read-write
  resetValue: 24
  fields:
  - name: PWAITEN
    description: Wait feature enable bit
    bitOffset: 1
    bitWidth: 1
  - name: PBKEN
    description: NAND Flash memory bank enable bit
    bitOffset: 2
    bitWidth: 1
  - name: PTYP
    description: Memory type
    bitOffset: 3
    bitWidth: 1
  - name: PWID
    description: Data bus width
    bitOffset: 4
    bitWidth: 2
  - name: ECCEN
    description: ECC computation logic enable bit
    bitOffset: 6
    bitWidth: 1
  - name: TCLR
    description: CLE to RE delay
    bitOffset: 9
    bitWidth: 4
  - name: TAR
    description: ALE to RE delay
    bitOffset: 13
    bitWidth: 3
  - name: ECCPS
    description: ECC page size
    bitOffset: 17
    bitWidth: 3
- name: SR
  displayName: SR
  description: status and interrupt register
  addressOffset: 132
  size: 32
  resetValue: 64
  fields:
  - name: IRS
    description: "Interrupt rising edge status The flag is\n              set by hardware\
      \ and reset by software. Note: If this\n              bit is written by software\
      \ to 1 it will be\n              set."
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: ILS
    description: "Interrupt high-level status The flag is\n              set by hardware\
      \ and reset by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: IFS
    description: "Interrupt falling edge status The flag\n              is set by\
      \ hardware and reset by software. Note: If\n              this bit is written\
      \ by software to 1 it will be\n              set."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: IREN
    description: "Interrupt rising edge detection enable\n              bit"
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: ILEN
    description: "Interrupt high-level detection enable\n              bit"
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: IFEN
    description: "Interrupt falling edge detection enable\n              bit"
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: FEMPT
    description: "FIFO empty. Read-only bit that provides\n              the status\
      \ of the FIFO"
    bitOffset: 6
    bitWidth: 1
    access: read-only
- name: PMEM
  displayName: PMEM
  description: Common memory space timing register
  addressOffset: 136
  size: 32
  access: read-write
  resetValue: 4244438268
  fields:
  - name: MEMSET
    description: "Common memory x setup time These bits\n              define the\
      \ number of KCK_FMC (+1) clock cycles to set\n              up the address before\
      \ the command assertion (NWE,\n              NOE), for NAND Flash read or write\
      \ access to common\n              memory space:"
    bitOffset: 0
    bitWidth: 8
  - name: MEMWAIT
    description: "Common memory wait time These bits\n              define the minimum\
      \ number of KCK_FMC (+1) clock\n              cycles to assert the command (NWE,\
      \ NOE), for NAND\n              Flash read or write access to common memory\
      \ space.\n              The duration of command assertion is extended if the\n\
      \              wait signal (NWAIT) is active (low) at the end of the\n     \
      \         programmed value of KCK_FMC:"
    bitOffset: 8
    bitWidth: 8
  - name: MEMHOLD
    description: "Common memory hold time These bits\n              define the number\
      \ of KCK_FMC clock cycles for write\n              accesses and KCK_FMC+1 clock\
      \ cycles for read accesses\n              during which the address is held (and\
      \ data for write\n              accesses) after the command is de-asserted (NWE,\n\
      \              NOE), for NAND Flash read or write access to common\n       \
      \       memory space:"
    bitOffset: 16
    bitWidth: 8
  - name: MEMHIZ
    description: "Common memory x data bus Hi-Z time These\n              bits define\
      \ the number of KCK_FMC clock cycles during\n              which the data bus\
      \ is kept Hi-Z after the start of a\n              NAND Flash write access to\
      \ common memory space. This\n              is only valid for write transactions:"
    bitOffset: 24
    bitWidth: 8
- name: PATT
  displayName: PATT
  description: "The FMC_PATT read/write register contains\n          the timing information\
    \ for NAND Flash memory bank. It is\n          used for 8-bit accesses to the\
    \ attribute memory space of\n          the NAND Flash for the last address write\
    \ access if the\n          timing must differ from that of previous accesses (for\n\
    \          Ready/Busy management, refer to Section20.8.5: NAND Flash\n       \
    \   prewait feature)."
  addressOffset: 140
  size: 32
  access: read-write
  resetValue: 4244438268
  fields:
  - name: ATTSET
    description: "Attribute memory setup time These bits\n              define the\
      \ number of KCK_FMC (+1) clock cycles to set\n              up address before\
      \ the command assertion (NWE, NOE),\n              for NAND Flash read or write\
      \ access to attribute\n              memory space:"
    bitOffset: 0
    bitWidth: 8
  - name: ATTWAIT
    description: "Attribute memory wait time These bits\n              define the\
      \ minimum number of x KCK_FMC (+1) clock\n              cycles to assert the\
      \ command (NWE, NOE), for NAND\n              Flash read or write access to\
      \ attribute memory space.\n              The duration for command assertion\
      \ is extended if the\n              wait signal (NWAIT) is active (low) at the\
      \ end of the\n              programmed value of KCK_FMC:"
    bitOffset: 8
    bitWidth: 8
  - name: ATTHOLD
    description: "Attribute memory hold time These bits\n              define the\
      \ number of KCK_FMC clock cycles during\n              which the address is\
      \ held (and data for write access)\n              after the command de-assertion\
      \ (NWE, NOE), for NAND\n              Flash read or write access to attribute\
      \ memory\n              space:"
    bitOffset: 16
    bitWidth: 8
  - name: ATTHIZ
    description: "Attribute memory data bus Hi-Z time\n              These bits define\
      \ the number of KCK_FMC clock cycles\n              during which the data bus\
      \ is kept in Hi-Z after the\n              start of a NAND Flash write access\
      \ to attribute\n              memory space on socket. Only valid for writ\n\
      \              transaction:"
    bitOffset: 24
    bitWidth: 8
- name: ECCR
  displayName: ECCR
  description: "This register contain the current error\n          correction code\
    \ value computed by the ECC computation\n          modules of the FMC NAND controller.\
    \ When the CPU\n          reads/writes the data from a NAND Flash memory page\
    \ at\n          the correct address (refer to Section20.8.6: Computation\n   \
    \       of the error correction code (ECC) in NAND Flash memory),\n          the\
    \ data read/written from/to the NAND Flash memory are\n          processed automatically\
    \ by the ECC computation module.\n          When X bytes have been read (according\
    \ to the ECCPS field\n          in the FMC_PCR registers), the CPU must read the\
    \ computed\n          ECC value from the FMC_ECC registers. It then verifies if\n\
    \          these computed parity data are the same as the parity\n          value\
    \ recorded in the spare area, to determine whether a\n          page is valid,\
    \ and, to correct it otherwise. The FMC_ECCR\n          register should be cleared\
    \ after being read by setting\n          the ECCEN bit to 0. To compute a new\
    \ data block, the\n          ECCEN bit must be set to 1."
  addressOffset: 148
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: ECC
    description: "ECC result This field contains the value\n              computed\
      \ by the ECC computation logic. Table167\n              describes the contents\
      \ of these bit\n              fields."
    bitOffset: 0
    bitWidth: 32
- name: BWTR1
  displayName: BWTR1
  description: SRAM/NOR-Flash write timing registers 1
  addressOffset: 260
  size: 32
  access: read-write
  resetValue: 268435455
  fields:
  - name: ADDSET
    description: Address setup phase duration
    bitOffset: 0
    bitWidth: 4
  - name: ADDHLD
    description: Address-hold phase duration
    bitOffset: 4
    bitWidth: 4
  - name: DATAST
    description: Data-phase duration
    bitOffset: 8
    bitWidth: 8
  - name: BUSTURN
    description: Bus turnaround phase duration
    bitOffset: 16
    bitWidth: 4
  - name: ACCMOD
    description: Access mode
    bitOffset: 28
    bitWidth: 2
  - name: DATAHLD
    description: Data hold phase duration
    bitOffset: 30
    bitWidth: 2
- name: BWTR2
  displayName: BWTR2
  description: SRAM/NOR-Flash write timing registers 2
  addressOffset: 268
  size: 32
  access: read-write
  resetValue: 268435455
  fields:
  - name: ADDSET
    description: Address setup phase duration
    bitOffset: 0
    bitWidth: 4
  - name: ADDHLD
    description: Address-hold phase duration
    bitOffset: 4
    bitWidth: 4
  - name: DATAST
    description: Data-phase duration
    bitOffset: 8
    bitWidth: 8
  - name: BUSTURN
    description: Bus turnaround phase duration
    bitOffset: 16
    bitWidth: 4
  - name: ACCMOD
    description: Access mode
    bitOffset: 28
    bitWidth: 2
  - name: DATAHLD
    description: Data hold phase duration
    bitOffset: 30
    bitWidth: 2
- name: BWTR3
  displayName: BWTR3
  description: SRAM/NOR-Flash write timing registers 3
  addressOffset: 276
  size: 32
  access: read-write
  resetValue: 268435455
  fields:
  - name: ADDSET
    description: Address setup phase duration
    bitOffset: 0
    bitWidth: 4
  - name: ADDHLD
    description: Address-hold phase duration
    bitOffset: 4
    bitWidth: 4
  - name: DATAST
    description: Data-phase duration
    bitOffset: 8
    bitWidth: 8
  - name: BUSTURN
    description: Bus turnaround phase duration
    bitOffset: 16
    bitWidth: 4
  - name: ACCMOD
    description: Access mode
    bitOffset: 28
    bitWidth: 2
  - name: DATAHLD
    description: Data hold phase duration
    bitOffset: 30
    bitWidth: 2
- name: BWTR4
  displayName: BWTR4
  description: SRAM/NOR-Flash write timing registers 4
  addressOffset: 284
  size: 32
  access: read-write
  resetValue: 268435455
  fields:
  - name: ADDSET
    description: Address setup phase duration
    bitOffset: 0
    bitWidth: 4
  - name: ADDHLD
    description: Address-hold phase duration
    bitOffset: 4
    bitWidth: 4
  - name: DATAST
    description: Data-phase duration
    bitOffset: 8
    bitWidth: 8
  - name: BUSTURN
    description: Bus turnaround phase duration
    bitOffset: 16
    bitWidth: 4
  - name: ACCMOD
    description: Access mode
    bitOffset: 28
    bitWidth: 2
  - name: DATAHLD
    description: Data hold phase duration
    bitOffset: 30
    bitWidth: 2
interrupts:
- name: FMC
  description: FMC global interrupt
  value: 75
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
