
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={33,rS,rT,offset}                      Premise(F2)
	S3= ICache[addr]={33,rS,rT,offset}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F8)
	S11= FU.OutID1=>A_EX.In                                     Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= IMMEXT.Out=>B_EX.In                                    Premise(F11)
	S14= B_MEM.Out=>B_WB.In                                     Premise(F12)
	S15= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F13)
	S16= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F17)
	S20= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F18)
	S21= FU.Bub_ID=>CU_ID.Bub                                   Premise(F19)
	S22= FU.Halt_ID=>CU_ID.Halt                                 Premise(F20)
	S23= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F21)
	S24= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F22)
	S25= FU.Bub_IF=>CU_IF.Bub                                   Premise(F23)
	S26= FU.Halt_IF=>CU_IF.Halt                                 Premise(F24)
	S27= ICache.Hit=>CU_IF.ICacheHit                            Premise(F25)
	S28= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F28)
	S31= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F29)
	S32= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F30)
	S33= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F31)
	S34= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F32)
	S35= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F33)
	S36= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F34)
	S37= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F35)
	S38= DAddrReg_MEM.Out=>DAddrReg_WB.In                       Premise(F36)
	S39= ALUOut_MEM.Out=>DCache.IEA                             Premise(F37)
	S40= DCache.Out=>DCacheReg.In                               Premise(F38)
	S41= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F39)
	S42= CP0.ASID=>DMMU.PID                                     Premise(F40)
	S43= DMMU.PID=pid                                           Path(S4,S42)
	S44= DCache.Out=>DR_DMMU1.In                                Premise(F41)
	S45= DCache.Out=>DR_WB.In                                   Premise(F42)
	S46= DCache.Hit=>FU.DCacheHit                               Premise(F43)
	S47= ICache.Hit=>FU.ICacheHit                               Premise(F44)
	S48= IR_EX.Out=>FU.IR_EX                                    Premise(F45)
	S49= IR_ID.Out=>FU.IR_ID                                    Premise(F46)
	S50= IR_MEM.Out=>FU.IR_MEM                                  Premise(F47)
	S51= IR_WB.Out=>FU.IR_WB                                    Premise(F48)
	S52= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F49)
	S53= GPR.Rdata1=>FU.InID1                                   Premise(F50)
	S54= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F51)
	S55= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F52)
	S56= MemDataSelL.Out=>FU.InWB                               Premise(F53)
	S57= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F54)
	S58= IR_ID.Out25_21=>GPR.RReg1                              Premise(F55)
	S59= MemDataSelL.Out=>GPR.WData                             Premise(F56)
	S60= IR_WB.Out20_16=>GPR.WReg                               Premise(F57)
	S61= IMMU.Addr=>IAddrReg.In                                 Premise(F58)
	S62= PC.Out=>ICache.IEA                                     Premise(F59)
	S63= ICache.IEA=addr                                        Path(S5,S62)
	S64= ICache.Hit=ICacheHit(addr)                             ICache-Search(S63)
	S65= ICache.Out={33,rS,rT,offset}                           ICache-Search(S63,S3)
	S66= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S64,S27)
	S67= FU.ICacheHit=ICacheHit(addr)                           Path(S64,S47)
	S68= ICache.Out=>ICacheReg.In                               Premise(F60)
	S69= ICacheReg.In={33,rS,rT,offset}                         Path(S65,S68)
	S70= IR_ID.Out15_0=>IMMEXT.In                               Premise(F61)
	S71= PC.Out=>IMMU.IEA                                       Premise(F62)
	S72= IMMU.IEA=addr                                          Path(S5,S71)
	S73= CP0.ASID=>IMMU.PID                                     Premise(F63)
	S74= IMMU.PID=pid                                           Path(S4,S73)
	S75= IMMU.Addr={pid,addr}                                   IMMU-Search(S74,S72)
	S76= IAddrReg.In={pid,addr}                                 Path(S75,S61)
	S77= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S74,S72)
	S78= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S77,S28)
	S79= IR_MEM.Out=>IR_DMMU1.In                                Premise(F64)
	S80= IR_ID.Out=>IR_EX.In                                    Premise(F65)
	S81= ICache.Out=>IR_ID.In                                   Premise(F66)
	S82= IR_ID.In={33,rS,rT,offset}                             Path(S65,S81)
	S83= ICache.Out=>IR_IMMU.In                                 Premise(F67)
	S84= IR_IMMU.In={33,rS,rT,offset}                           Path(S65,S83)
	S85= IR_EX.Out=>IR_MEM.In                                   Premise(F68)
	S86= IR_MEM.Out=>IR_WB.In                                   Premise(F69)
	S87= ALUOut_WB.Out1_0=>MemDataSelL.Addr                     Premise(F70)
	S88= DR_WB.Out=>MemDataSelL.In                              Premise(F71)
	S89= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F72)
	S90= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F73)
	S91= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F74)
	S92= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F75)
	S93= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F76)
	S94= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F77)
	S95= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F78)
	S96= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F79)
	S97= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F80)
	S98= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F81)
	S99= IR_EX.Out31_26=>CU_EX.Op                               Premise(F82)
	S100= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F83)
	S101= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F84)
	S102= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F85)
	S103= IR_ID.Out31_26=>CU_ID.Op                              Premise(F86)
	S104= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F87)
	S105= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F88)
	S106= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F89)
	S107= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F90)
	S108= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F91)
	S109= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F92)
	S110= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F93)
	S111= IR_WB.Out31_26=>CU_WB.Op                              Premise(F94)
	S112= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F95)
	S113= CtrlA_EX=0                                            Premise(F96)
	S114= CtrlB_EX=0                                            Premise(F97)
	S115= CtrlALUOut_MEM=0                                      Premise(F98)
	S116= CtrlALUOut_DMMU1=0                                    Premise(F99)
	S117= CtrlALUOut_DMMU2=0                                    Premise(F100)
	S118= CtrlALUOut_WB=0                                       Premise(F101)
	S119= CtrlA_MEM=0                                           Premise(F102)
	S120= CtrlA_WB=0                                            Premise(F103)
	S121= CtrlB_MEM=0                                           Premise(F104)
	S122= CtrlB_WB=0                                            Premise(F105)
	S123= CtrlDCache=0                                          Premise(F106)
	S124= CtrlICache=0                                          Premise(F107)
	S125= ICache[addr]={33,rS,rT,offset}                        ICache-Hold(S3,S124)
	S126= CtrlIMMU=0                                            Premise(F108)
	S127= CtrlDMMU=0                                            Premise(F109)
	S128= CtrlDAddrReg_DMMU1=0                                  Premise(F110)
	S129= CtrlDAddrReg_DMMU2=0                                  Premise(F111)
	S130= CtrlDAddrReg_MEM=0                                    Premise(F112)
	S131= CtrlDAddrReg_WB=0                                     Premise(F113)
	S132= CtrlDMem=0                                            Premise(F114)
	S133= CtrlDMem8Word=0                                       Premise(F115)
	S134= CtrlDCacheReg=0                                       Premise(F116)
	S135= CtrlASIDIn=0                                          Premise(F117)
	S136= CtrlCP0=0                                             Premise(F118)
	S137= CP0[ASID]=pid                                         CP0-Hold(S0,S136)
	S138= CtrlEPCIn=0                                           Premise(F119)
	S139= CtrlExCodeIn=0                                        Premise(F120)
	S140= CtrlDR_DMMU1=0                                        Premise(F121)
	S141= CtrlDR_DMMU2=0                                        Premise(F122)
	S142= CtrlDR_WB=0                                           Premise(F123)
	S143= CtrlIR_DMMU1=0                                        Premise(F124)
	S144= CtrlIR_DMMU2=0                                        Premise(F125)
	S145= CtrlIR_EX=0                                           Premise(F126)
	S146= CtrlIR_ID=1                                           Premise(F127)
	S147= [IR_ID]={33,rS,rT,offset}                             IR_ID-Write(S82,S146)
	S148= CtrlIR_IMMU=0                                         Premise(F128)
	S149= CtrlIR_MEM=0                                          Premise(F129)
	S150= CtrlIR_WB=0                                           Premise(F130)
	S151= CtrlGPR=0                                             Premise(F131)
	S152= CtrlIAddrReg=0                                        Premise(F132)
	S153= CtrlPC=0                                              Premise(F133)
	S154= CtrlPCInc=1                                           Premise(F134)
	S155= PC[Out]=addr+4                                        PC-Inc(S1,S153,S154)
	S156= PC[CIA]=addr                                          PC-Inc(S1,S153,S154)
	S157= CtrlIMem=0                                            Premise(F135)
	S158= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S2,S157)
	S159= CtrlICacheReg=0                                       Premise(F136)
	S160= CtrlIRMux=0                                           Premise(F137)
	S161= GPR[rS]=base                                          Premise(F138)

ID	S162= CP0.ASID=pid                                          CP0-Read-ASID(S137)
	S163= IR_ID.Out={33,rS,rT,offset}                           IR-Out(S147)
	S164= IR_ID.Out31_26=33                                     IR-Out(S147)
	S165= IR_ID.Out25_21=rS                                     IR-Out(S147)
	S166= IR_ID.Out20_16=rT                                     IR-Out(S147)
	S167= IR_ID.Out15_0=offset                                  IR-Out(S147)
	S168= PC.Out=addr+4                                         PC-Out(S155)
	S169= PC.CIA=addr                                           PC-Out(S156)
	S170= PC.CIA31_28=addr[31:28]                               PC-Out(S156)
	S171= A_EX.Out=>ALU.A                                       Premise(F273)
	S172= B_EX.Out=>ALU.B                                       Premise(F274)
	S173= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F275)
	S174= ALU.Out=>ALUOut_MEM.In                                Premise(F276)
	S175= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F277)
	S176= FU.OutID1=>A_EX.In                                    Premise(F278)
	S177= A_MEM.Out=>A_WB.In                                    Premise(F279)
	S178= IMMEXT.Out=>B_EX.In                                   Premise(F280)
	S179= B_MEM.Out=>B_WB.In                                    Premise(F281)
	S180= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F282)
	S181= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F283)
	S182= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F284)
	S183= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F285)
	S184= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F286)
	S185= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F287)
	S186= FU.Bub_ID=>CU_ID.Bub                                  Premise(F288)
	S187= FU.Halt_ID=>CU_ID.Halt                                Premise(F289)
	S188= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F290)
	S189= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F291)
	S190= FU.Bub_IF=>CU_IF.Bub                                  Premise(F292)
	S191= FU.Halt_IF=>CU_IF.Halt                                Premise(F293)
	S192= ICache.Hit=>CU_IF.ICacheHit                           Premise(F294)
	S193= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F295)
	S194= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F296)
	S195= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F297)
	S196= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F298)
	S197= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F299)
	S198= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F300)
	S199= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F301)
	S200= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F302)
	S201= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F303)
	S202= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F304)
	S203= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F305)
	S204= ALUOut_MEM.Out=>DCache.IEA                            Premise(F306)
	S205= DCache.Out=>DCacheReg.In                              Premise(F307)
	S206= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F308)
	S207= CP0.ASID=>DMMU.PID                                    Premise(F309)
	S208= DMMU.PID=pid                                          Path(S162,S207)
	S209= DCache.Out=>DR_DMMU1.In                               Premise(F310)
	S210= DCache.Out=>DR_WB.In                                  Premise(F311)
	S211= DCache.Hit=>FU.DCacheHit                              Premise(F312)
	S212= ICache.Hit=>FU.ICacheHit                              Premise(F313)
	S213= IR_EX.Out=>FU.IR_EX                                   Premise(F314)
	S214= IR_ID.Out=>FU.IR_ID                                   Premise(F315)
	S215= FU.IR_ID={33,rS,rT,offset}                            Path(S163,S214)
	S216= IR_MEM.Out=>FU.IR_MEM                                 Premise(F316)
	S217= IR_WB.Out=>FU.IR_WB                                   Premise(F317)
	S218= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F318)
	S219= GPR.Rdata1=>FU.InID1                                  Premise(F319)
	S220= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F320)
	S221= FU.InID1_RReg=rS                                      Path(S165,S220)
	S222= FU.InID2_RReg=5'b00000                                Premise(F321)
	S223= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F322)
	S224= MemDataSelL.Out=>FU.InWB                              Premise(F323)
	S225= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F324)
	S226= IR_ID.Out25_21=>GPR.RReg1                             Premise(F325)
	S227= GPR.RReg1=rS                                          Path(S165,S226)
	S228= GPR.Rdata1=base                                       GPR-Read(S227,S161)
	S229= FU.InID1=base                                         Path(S228,S219)
	S230= FU.OutID1=FU(base)                                    FU-Forward(S229)
	S231= A_EX.In=FU(base)                                      Path(S230,S176)
	S232= MemDataSelL.Out=>GPR.WData                            Premise(F326)
	S233= IR_WB.Out20_16=>GPR.WReg                              Premise(F327)
	S234= IMMU.Addr=>IAddrReg.In                                Premise(F328)
	S235= PC.Out=>ICache.IEA                                    Premise(F329)
	S236= ICache.IEA=addr+4                                     Path(S168,S235)
	S237= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S236)
	S238= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S237,S192)
	S239= FU.ICacheHit=ICacheHit(addr+4)                        Path(S237,S212)
	S240= ICache.Out=>ICacheReg.In                              Premise(F330)
	S241= IR_ID.Out15_0=>IMMEXT.In                              Premise(F331)
	S242= IMMEXT.In=offset                                      Path(S167,S241)
	S243= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S242)
	S244= B_EX.In={16{offset[15]},offset}                       Path(S243,S178)
	S245= PC.Out=>IMMU.IEA                                      Premise(F332)
	S246= IMMU.IEA=addr+4                                       Path(S168,S245)
	S247= CP0.ASID=>IMMU.PID                                    Premise(F333)
	S248= IMMU.PID=pid                                          Path(S162,S247)
	S249= IMMU.Addr={pid,addr+4}                                IMMU-Search(S248,S246)
	S250= IAddrReg.In={pid,addr+4}                              Path(S249,S234)
	S251= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S248,S246)
	S252= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S251,S193)
	S253= IR_MEM.Out=>IR_DMMU1.In                               Premise(F334)
	S254= IR_ID.Out=>IR_EX.In                                   Premise(F335)
	S255= IR_EX.In={33,rS,rT,offset}                            Path(S163,S254)
	S256= ICache.Out=>IR_ID.In                                  Premise(F336)
	S257= ICache.Out=>IR_IMMU.In                                Premise(F337)
	S258= IR_EX.Out=>IR_MEM.In                                  Premise(F338)
	S259= IR_MEM.Out=>IR_WB.In                                  Premise(F339)
	S260= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F340)
	S261= DR_WB.Out=>MemDataSelL.In                             Premise(F341)
	S262= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F342)
	S263= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F343)
	S264= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F344)
	S265= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F345)
	S266= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F346)
	S267= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F347)
	S268= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F348)
	S269= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F349)
	S270= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F350)
	S271= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F351)
	S272= IR_EX.Out31_26=>CU_EX.Op                              Premise(F352)
	S273= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F353)
	S274= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F354)
	S275= CU_ID.IRFunc1=rT                                      Path(S166,S274)
	S276= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F355)
	S277= CU_ID.IRFunc2=rS                                      Path(S165,S276)
	S278= IR_ID.Out31_26=>CU_ID.Op                              Premise(F356)
	S279= CU_ID.Op=33                                           Path(S164,S278)
	S280= CU_ID.Func=alu_add                                    CU_ID(S279)
	S281= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S279)
	S282= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F357)
	S283= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F358)
	S284= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F359)
	S285= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F360)
	S286= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F361)
	S287= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F362)
	S288= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F363)
	S289= IR_WB.Out31_26=>CU_WB.Op                              Premise(F364)
	S290= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F365)
	S291= CtrlA_EX=1                                            Premise(F366)
	S292= [A_EX]=FU(base)                                       A_EX-Write(S231,S291)
	S293= CtrlB_EX=1                                            Premise(F367)
	S294= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S244,S293)
	S295= CtrlALUOut_MEM=0                                      Premise(F368)
	S296= CtrlALUOut_DMMU1=0                                    Premise(F369)
	S297= CtrlALUOut_DMMU2=0                                    Premise(F370)
	S298= CtrlALUOut_WB=0                                       Premise(F371)
	S299= CtrlA_MEM=0                                           Premise(F372)
	S300= CtrlA_WB=0                                            Premise(F373)
	S301= CtrlB_MEM=0                                           Premise(F374)
	S302= CtrlB_WB=0                                            Premise(F375)
	S303= CtrlDCache=0                                          Premise(F376)
	S304= CtrlICache=0                                          Premise(F377)
	S305= ICache[addr]={33,rS,rT,offset}                        ICache-Hold(S125,S304)
	S306= CtrlIMMU=0                                            Premise(F378)
	S307= CtrlDMMU=0                                            Premise(F379)
	S308= CtrlDAddrReg_DMMU1=0                                  Premise(F380)
	S309= CtrlDAddrReg_DMMU2=0                                  Premise(F381)
	S310= CtrlDAddrReg_MEM=0                                    Premise(F382)
	S311= CtrlDAddrReg_WB=0                                     Premise(F383)
	S312= CtrlDMem=0                                            Premise(F384)
	S313= CtrlDMem8Word=0                                       Premise(F385)
	S314= CtrlDCacheReg=0                                       Premise(F386)
	S315= CtrlASIDIn=0                                          Premise(F387)
	S316= CtrlCP0=0                                             Premise(F388)
	S317= CP0[ASID]=pid                                         CP0-Hold(S137,S316)
	S318= CtrlEPCIn=0                                           Premise(F389)
	S319= CtrlExCodeIn=0                                        Premise(F390)
	S320= CtrlDR_DMMU1=0                                        Premise(F391)
	S321= CtrlDR_DMMU2=0                                        Premise(F392)
	S322= CtrlDR_WB=0                                           Premise(F393)
	S323= CtrlIR_DMMU1=0                                        Premise(F394)
	S324= CtrlIR_DMMU2=0                                        Premise(F395)
	S325= CtrlIR_EX=1                                           Premise(F396)
	S326= [IR_EX]={33,rS,rT,offset}                             IR_EX-Write(S255,S325)
	S327= CtrlIR_ID=0                                           Premise(F397)
	S328= [IR_ID]={33,rS,rT,offset}                             IR_ID-Hold(S147,S327)
	S329= CtrlIR_IMMU=0                                         Premise(F398)
	S330= CtrlIR_MEM=0                                          Premise(F399)
	S331= CtrlIR_WB=0                                           Premise(F400)
	S332= CtrlGPR=0                                             Premise(F401)
	S333= GPR[rS]=base                                          GPR-Hold(S161,S332)
	S334= CtrlIAddrReg=0                                        Premise(F402)
	S335= CtrlPC=0                                              Premise(F403)
	S336= CtrlPCInc=0                                           Premise(F404)
	S337= PC[CIA]=addr                                          PC-Hold(S156,S336)
	S338= PC[Out]=addr+4                                        PC-Hold(S155,S335,S336)
	S339= CtrlIMem=0                                            Premise(F405)
	S340= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S158,S339)
	S341= CtrlICacheReg=0                                       Premise(F406)
	S342= CtrlIRMux=0                                           Premise(F407)

EX	S343= A_EX.Out=FU(base)                                     A_EX-Out(S292)
	S344= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S292)
	S345= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S292)
	S346= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S294)
	S347= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S294)
	S348= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S294)
	S349= CP0.ASID=pid                                          CP0-Read-ASID(S317)
	S350= IR_EX.Out={33,rS,rT,offset}                           IR_EX-Out(S326)
	S351= IR_EX.Out31_26=33                                     IR_EX-Out(S326)
	S352= IR_EX.Out25_21=rS                                     IR_EX-Out(S326)
	S353= IR_EX.Out20_16=rT                                     IR_EX-Out(S326)
	S354= IR_EX.Out15_0=offset                                  IR_EX-Out(S326)
	S355= IR_ID.Out={33,rS,rT,offset}                           IR-Out(S328)
	S356= IR_ID.Out31_26=33                                     IR-Out(S328)
	S357= IR_ID.Out25_21=rS                                     IR-Out(S328)
	S358= IR_ID.Out20_16=rT                                     IR-Out(S328)
	S359= IR_ID.Out15_0=offset                                  IR-Out(S328)
	S360= PC.CIA=addr                                           PC-Out(S337)
	S361= PC.CIA31_28=addr[31:28]                               PC-Out(S337)
	S362= PC.Out=addr+4                                         PC-Out(S338)
	S363= A_EX.Out=>ALU.A                                       Premise(F408)
	S364= ALU.A=FU(base)                                        Path(S343,S363)
	S365= B_EX.Out=>ALU.B                                       Premise(F409)
	S366= ALU.B={16{offset[15]},offset}                         Path(S346,S365)
	S367= ALU.Func=6'b010010                                    Premise(F410)
	S368= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S364,S366)
	S369= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S364,S366)
	S370= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S364,S366)
	S371= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S364,S366)
	S372= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S364,S366)
	S373= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F411)
	S374= ALU.Out=>ALUOut_MEM.In                                Premise(F412)
	S375= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S368,S374)
	S376= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F413)
	S377= FU.OutID1=>A_EX.In                                    Premise(F414)
	S378= A_MEM.Out=>A_WB.In                                    Premise(F415)
	S379= IMMEXT.Out=>B_EX.In                                   Premise(F416)
	S380= B_MEM.Out=>B_WB.In                                    Premise(F417)
	S381= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F418)
	S382= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F419)
	S383= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F420)
	S384= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F421)
	S385= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F422)
	S386= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F423)
	S387= FU.Bub_ID=>CU_ID.Bub                                  Premise(F424)
	S388= FU.Halt_ID=>CU_ID.Halt                                Premise(F425)
	S389= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F426)
	S390= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F427)
	S391= FU.Bub_IF=>CU_IF.Bub                                  Premise(F428)
	S392= FU.Halt_IF=>CU_IF.Halt                                Premise(F429)
	S393= ICache.Hit=>CU_IF.ICacheHit                           Premise(F430)
	S394= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F431)
	S395= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F432)
	S396= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F433)
	S397= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F434)
	S398= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F435)
	S399= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F436)
	S400= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F437)
	S401= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F438)
	S402= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F439)
	S403= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F440)
	S404= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F441)
	S405= ALUOut_MEM.Out=>DCache.IEA                            Premise(F442)
	S406= DCache.Out=>DCacheReg.In                              Premise(F443)
	S407= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F444)
	S408= CP0.ASID=>DMMU.PID                                    Premise(F445)
	S409= DMMU.PID=pid                                          Path(S349,S408)
	S410= DCache.Out=>DR_DMMU1.In                               Premise(F446)
	S411= DCache.Out=>DR_WB.In                                  Premise(F447)
	S412= DCache.Hit=>FU.DCacheHit                              Premise(F448)
	S413= ICache.Hit=>FU.ICacheHit                              Premise(F449)
	S414= IR_EX.Out=>FU.IR_EX                                   Premise(F450)
	S415= FU.IR_EX={33,rS,rT,offset}                            Path(S350,S414)
	S416= IR_ID.Out=>FU.IR_ID                                   Premise(F451)
	S417= FU.IR_ID={33,rS,rT,offset}                            Path(S355,S416)
	S418= IR_MEM.Out=>FU.IR_MEM                                 Premise(F452)
	S419= IR_WB.Out=>FU.IR_WB                                   Premise(F453)
	S420= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F454)
	S421= FU.InEX_WReg=rT                                       Path(S353,S420)
	S422= GPR.Rdata1=>FU.InID1                                  Premise(F455)
	S423= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F456)
	S424= FU.InID1_RReg=rS                                      Path(S357,S423)
	S425= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F457)
	S426= MemDataSelL.Out=>FU.InWB                              Premise(F458)
	S427= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F459)
	S428= IR_ID.Out25_21=>GPR.RReg1                             Premise(F460)
	S429= GPR.RReg1=rS                                          Path(S357,S428)
	S430= GPR.Rdata1=base                                       GPR-Read(S429,S333)
	S431= FU.InID1=base                                         Path(S430,S422)
	S432= FU.OutID1=FU(base)                                    FU-Forward(S431)
	S433= A_EX.In=FU(base)                                      Path(S432,S377)
	S434= MemDataSelL.Out=>GPR.WData                            Premise(F461)
	S435= IR_WB.Out20_16=>GPR.WReg                              Premise(F462)
	S436= IMMU.Addr=>IAddrReg.In                                Premise(F463)
	S437= PC.Out=>ICache.IEA                                    Premise(F464)
	S438= ICache.IEA=addr+4                                     Path(S362,S437)
	S439= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S438)
	S440= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S439,S393)
	S441= FU.ICacheHit=ICacheHit(addr+4)                        Path(S439,S413)
	S442= ICache.Out=>ICacheReg.In                              Premise(F465)
	S443= IR_ID.Out15_0=>IMMEXT.In                              Premise(F466)
	S444= IMMEXT.In=offset                                      Path(S359,S443)
	S445= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S444)
	S446= B_EX.In={16{offset[15]},offset}                       Path(S445,S379)
	S447= PC.Out=>IMMU.IEA                                      Premise(F467)
	S448= IMMU.IEA=addr+4                                       Path(S362,S447)
	S449= CP0.ASID=>IMMU.PID                                    Premise(F468)
	S450= IMMU.PID=pid                                          Path(S349,S449)
	S451= IMMU.Addr={pid,addr+4}                                IMMU-Search(S450,S448)
	S452= IAddrReg.In={pid,addr+4}                              Path(S451,S436)
	S453= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S450,S448)
	S454= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S453,S394)
	S455= IR_MEM.Out=>IR_DMMU1.In                               Premise(F469)
	S456= IR_ID.Out=>IR_EX.In                                   Premise(F470)
	S457= IR_EX.In={33,rS,rT,offset}                            Path(S355,S456)
	S458= ICache.Out=>IR_ID.In                                  Premise(F471)
	S459= ICache.Out=>IR_IMMU.In                                Premise(F472)
	S460= IR_EX.Out=>IR_MEM.In                                  Premise(F473)
	S461= IR_MEM.In={33,rS,rT,offset}                           Path(S350,S460)
	S462= IR_MEM.Out=>IR_WB.In                                  Premise(F474)
	S463= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F475)
	S464= DR_WB.Out=>MemDataSelL.In                             Premise(F476)
	S465= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F477)
	S466= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F478)
	S467= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F479)
	S468= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F480)
	S469= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F481)
	S470= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F482)
	S471= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F483)
	S472= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F484)
	S473= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F485)
	S474= CU_EX.IRFunc1=rT                                      Path(S353,S473)
	S475= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F486)
	S476= CU_EX.IRFunc2=rS                                      Path(S352,S475)
	S477= IR_EX.Out31_26=>CU_EX.Op                              Premise(F487)
	S478= CU_EX.Op=33                                           Path(S351,S477)
	S479= CU_EX.Func=alu_add                                    CU_EX(S478)
	S480= CU_EX.MemDataSelFunc=mds_lwz                          CU_EX(S478)
	S481= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F488)
	S482= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F489)
	S483= CU_ID.IRFunc1=rT                                      Path(S358,S482)
	S484= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F490)
	S485= CU_ID.IRFunc2=rS                                      Path(S357,S484)
	S486= IR_ID.Out31_26=>CU_ID.Op                              Premise(F491)
	S487= CU_ID.Op=33                                           Path(S356,S486)
	S488= CU_ID.Func=alu_add                                    CU_ID(S487)
	S489= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S487)
	S490= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F492)
	S491= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F493)
	S492= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F494)
	S493= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F495)
	S494= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F496)
	S495= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F497)
	S496= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F498)
	S497= IR_WB.Out31_26=>CU_WB.Op                              Premise(F499)
	S498= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F500)
	S499= CtrlA_EX=0                                            Premise(F501)
	S500= [A_EX]=FU(base)                                       A_EX-Hold(S292,S499)
	S501= CtrlB_EX=0                                            Premise(F502)
	S502= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S294,S501)
	S503= CtrlALUOut_MEM=1                                      Premise(F503)
	S504= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S375,S503)
	S505= CtrlALUOut_DMMU1=0                                    Premise(F504)
	S506= CtrlALUOut_DMMU2=0                                    Premise(F505)
	S507= CtrlALUOut_WB=0                                       Premise(F506)
	S508= CtrlA_MEM=0                                           Premise(F507)
	S509= CtrlA_WB=0                                            Premise(F508)
	S510= CtrlB_MEM=0                                           Premise(F509)
	S511= CtrlB_WB=0                                            Premise(F510)
	S512= CtrlDCache=0                                          Premise(F511)
	S513= CtrlICache=0                                          Premise(F512)
	S514= ICache[addr]={33,rS,rT,offset}                        ICache-Hold(S305,S513)
	S515= CtrlIMMU=0                                            Premise(F513)
	S516= CtrlDMMU=0                                            Premise(F514)
	S517= CtrlDAddrReg_DMMU1=0                                  Premise(F515)
	S518= CtrlDAddrReg_DMMU2=0                                  Premise(F516)
	S519= CtrlDAddrReg_MEM=0                                    Premise(F517)
	S520= CtrlDAddrReg_WB=0                                     Premise(F518)
	S521= CtrlDMem=0                                            Premise(F519)
	S522= CtrlDMem8Word=0                                       Premise(F520)
	S523= CtrlDCacheReg=0                                       Premise(F521)
	S524= CtrlASIDIn=0                                          Premise(F522)
	S525= CtrlCP0=0                                             Premise(F523)
	S526= CP0[ASID]=pid                                         CP0-Hold(S317,S525)
	S527= CtrlEPCIn=0                                           Premise(F524)
	S528= CtrlExCodeIn=0                                        Premise(F525)
	S529= CtrlDR_DMMU1=0                                        Premise(F526)
	S530= CtrlDR_DMMU2=0                                        Premise(F527)
	S531= CtrlDR_WB=0                                           Premise(F528)
	S532= CtrlIR_DMMU1=0                                        Premise(F529)
	S533= CtrlIR_DMMU2=0                                        Premise(F530)
	S534= CtrlIR_EX=0                                           Premise(F531)
	S535= [IR_EX]={33,rS,rT,offset}                             IR_EX-Hold(S326,S534)
	S536= CtrlIR_ID=0                                           Premise(F532)
	S537= [IR_ID]={33,rS,rT,offset}                             IR_ID-Hold(S328,S536)
	S538= CtrlIR_IMMU=0                                         Premise(F533)
	S539= CtrlIR_MEM=1                                          Premise(F534)
	S540= [IR_MEM]={33,rS,rT,offset}                            IR_MEM-Write(S461,S539)
	S541= CtrlIR_WB=0                                           Premise(F535)
	S542= CtrlGPR=0                                             Premise(F536)
	S543= GPR[rS]=base                                          GPR-Hold(S333,S542)
	S544= CtrlIAddrReg=0                                        Premise(F537)
	S545= CtrlPC=0                                              Premise(F538)
	S546= CtrlPCInc=0                                           Premise(F539)
	S547= PC[CIA]=addr                                          PC-Hold(S337,S546)
	S548= PC[Out]=addr+4                                        PC-Hold(S338,S545,S546)
	S549= CtrlIMem=0                                            Premise(F540)
	S550= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S340,S549)
	S551= CtrlICacheReg=0                                       Premise(F541)
	S552= CtrlIRMux=0                                           Premise(F542)
	S553= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        Premise(F543)
	S554= DCache[FU(base)+{16{offset[15]},offset}]=a            Premise(F544)
	S555= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F545)

MEM	S556= A_EX.Out=FU(base)                                     A_EX-Out(S500)
	S557= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S500)
	S558= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S500)
	S559= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S502)
	S560= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S502)
	S561= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S502)
	S562= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S504)
	S563= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S504)
	S564= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S504)
	S565= CP0.ASID=pid                                          CP0-Read-ASID(S526)
	S566= IR_EX.Out={33,rS,rT,offset}                           IR_EX-Out(S535)
	S567= IR_EX.Out31_26=33                                     IR_EX-Out(S535)
	S568= IR_EX.Out25_21=rS                                     IR_EX-Out(S535)
	S569= IR_EX.Out20_16=rT                                     IR_EX-Out(S535)
	S570= IR_EX.Out15_0=offset                                  IR_EX-Out(S535)
	S571= IR_ID.Out={33,rS,rT,offset}                           IR-Out(S537)
	S572= IR_ID.Out31_26=33                                     IR-Out(S537)
	S573= IR_ID.Out25_21=rS                                     IR-Out(S537)
	S574= IR_ID.Out20_16=rT                                     IR-Out(S537)
	S575= IR_ID.Out15_0=offset                                  IR-Out(S537)
	S576= IR_MEM.Out={33,rS,rT,offset}                          IR_MEM-Out(S540)
	S577= IR_MEM.Out31_26=33                                    IR_MEM-Out(S540)
	S578= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S540)
	S579= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S540)
	S580= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S540)
	S581= PC.CIA=addr                                           PC-Out(S547)
	S582= PC.CIA31_28=addr[31:28]                               PC-Out(S547)
	S583= PC.Out=addr+4                                         PC-Out(S548)
	S584= A_EX.Out=>ALU.A                                       Premise(F546)
	S585= ALU.A=FU(base)                                        Path(S556,S584)
	S586= B_EX.Out=>ALU.B                                       Premise(F547)
	S587= ALU.B={16{offset[15]},offset}                         Path(S559,S586)
	S588= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F548)
	S589= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S562,S588)
	S590= ALU.Out=>ALUOut_MEM.In                                Premise(F549)
	S591= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F550)
	S592= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S562,S591)
	S593= FU.OutID1=>A_EX.In                                    Premise(F551)
	S594= A_MEM.Out=>A_WB.In                                    Premise(F552)
	S595= IMMEXT.Out=>B_EX.In                                   Premise(F553)
	S596= B_MEM.Out=>B_WB.In                                    Premise(F554)
	S597= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F555)
	S598= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F556)
	S599= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F557)
	S600= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F558)
	S601= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F559)
	S602= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F560)
	S603= FU.Bub_ID=>CU_ID.Bub                                  Premise(F561)
	S604= FU.Halt_ID=>CU_ID.Halt                                Premise(F562)
	S605= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F563)
	S606= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F564)
	S607= FU.Bub_IF=>CU_IF.Bub                                  Premise(F565)
	S608= FU.Halt_IF=>CU_IF.Halt                                Premise(F566)
	S609= ICache.Hit=>CU_IF.ICacheHit                           Premise(F567)
	S610= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F568)
	S611= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F569)
	S612= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F570)
	S613= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F571)
	S614= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F572)
	S615= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F573)
	S616= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F574)
	S617= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F575)
	S618= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F576)
	S619= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F577)
	S620= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F578)
	S621= ALUOut_MEM.Out=>DCache.IEA                            Premise(F579)
	S622= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S562,S621)
	S623= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S622)
	S624= DCache.Out=a                                          DCache-Search(S622,S554)
	S625= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S623,S613)
	S626= DCache.Out=>DCacheReg.In                              Premise(F580)
	S627= DCacheReg.In=a                                        Path(S624,S626)
	S628= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F581)
	S629= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S562,S628)
	S630= CP0.ASID=>DMMU.PID                                    Premise(F582)
	S631= DMMU.PID=pid                                          Path(S565,S630)
	S632= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S631,S629)
	S633= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S632,S619)
	S634= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S631,S629)
	S635= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S634,S614)
	S636= DCache.Out=>DR_DMMU1.In                               Premise(F583)
	S637= DR_DMMU1.In=a                                         Path(S624,S636)
	S638= DCache.Out=>DR_WB.In                                  Premise(F584)
	S639= DR_WB.In=a                                            Path(S624,S638)
	S640= DCache.Hit=>FU.DCacheHit                              Premise(F585)
	S641= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S623,S640)
	S642= ICache.Hit=>FU.ICacheHit                              Premise(F586)
	S643= IR_EX.Out=>FU.IR_EX                                   Premise(F587)
	S644= FU.IR_EX={33,rS,rT,offset}                            Path(S566,S643)
	S645= IR_ID.Out=>FU.IR_ID                                   Premise(F588)
	S646= FU.IR_ID={33,rS,rT,offset}                            Path(S571,S645)
	S647= IR_MEM.Out=>FU.IR_MEM                                 Premise(F589)
	S648= FU.IR_MEM={33,rS,rT,offset}                           Path(S576,S647)
	S649= IR_WB.Out=>FU.IR_WB                                   Premise(F590)
	S650= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F591)
	S651= FU.InEX_WReg=rT                                       Path(S569,S650)
	S652= GPR.Rdata1=>FU.InID1                                  Premise(F592)
	S653= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F593)
	S654= FU.InID1_RReg=rS                                      Path(S573,S653)
	S655= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F594)
	S656= FU.InMEM_WReg=rT                                      Path(S579,S655)
	S657= MemDataSelL.Out=>FU.InWB                              Premise(F595)
	S658= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F596)
	S659= IR_ID.Out25_21=>GPR.RReg1                             Premise(F597)
	S660= GPR.RReg1=rS                                          Path(S573,S659)
	S661= GPR.Rdata1=base                                       GPR-Read(S660,S543)
	S662= FU.InID1=base                                         Path(S661,S652)
	S663= FU.OutID1=FU(base)                                    FU-Forward(S662)
	S664= A_EX.In=FU(base)                                      Path(S663,S593)
	S665= MemDataSelL.Out=>GPR.WData                            Premise(F598)
	S666= IR_WB.Out20_16=>GPR.WReg                              Premise(F599)
	S667= IMMU.Addr=>IAddrReg.In                                Premise(F600)
	S668= PC.Out=>ICache.IEA                                    Premise(F601)
	S669= ICache.IEA=addr+4                                     Path(S583,S668)
	S670= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S669)
	S671= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S670,S609)
	S672= FU.ICacheHit=ICacheHit(addr+4)                        Path(S670,S642)
	S673= ICache.Out=>ICacheReg.In                              Premise(F602)
	S674= IR_ID.Out15_0=>IMMEXT.In                              Premise(F603)
	S675= IMMEXT.In=offset                                      Path(S575,S674)
	S676= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S675)
	S677= B_EX.In={16{offset[15]},offset}                       Path(S676,S595)
	S678= PC.Out=>IMMU.IEA                                      Premise(F604)
	S679= IMMU.IEA=addr+4                                       Path(S583,S678)
	S680= CP0.ASID=>IMMU.PID                                    Premise(F605)
	S681= IMMU.PID=pid                                          Path(S565,S680)
	S682= IMMU.Addr={pid,addr+4}                                IMMU-Search(S681,S679)
	S683= IAddrReg.In={pid,addr+4}                              Path(S682,S667)
	S684= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S681,S679)
	S685= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S684,S610)
	S686= IR_MEM.Out=>IR_DMMU1.In                               Premise(F606)
	S687= IR_DMMU1.In={33,rS,rT,offset}                         Path(S576,S686)
	S688= IR_ID.Out=>IR_EX.In                                   Premise(F607)
	S689= IR_EX.In={33,rS,rT,offset}                            Path(S571,S688)
	S690= ICache.Out=>IR_ID.In                                  Premise(F608)
	S691= ICache.Out=>IR_IMMU.In                                Premise(F609)
	S692= IR_EX.Out=>IR_MEM.In                                  Premise(F610)
	S693= IR_MEM.In={33,rS,rT,offset}                           Path(S566,S692)
	S694= IR_MEM.Out=>IR_WB.In                                  Premise(F611)
	S695= IR_WB.In={33,rS,rT,offset}                            Path(S576,S694)
	S696= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F612)
	S697= DR_WB.Out=>MemDataSelL.In                             Premise(F613)
	S698= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F614)
	S699= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F615)
	S700= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F616)
	S701= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F617)
	S702= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F618)
	S703= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F619)
	S704= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F620)
	S705= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F621)
	S706= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F622)
	S707= CU_EX.IRFunc1=rT                                      Path(S569,S706)
	S708= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F623)
	S709= CU_EX.IRFunc2=rS                                      Path(S568,S708)
	S710= IR_EX.Out31_26=>CU_EX.Op                              Premise(F624)
	S711= CU_EX.Op=33                                           Path(S567,S710)
	S712= CU_EX.Func=alu_add                                    CU_EX(S711)
	S713= CU_EX.MemDataSelFunc=mds_lwz                          CU_EX(S711)
	S714= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F625)
	S715= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F626)
	S716= CU_ID.IRFunc1=rT                                      Path(S574,S715)
	S717= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F627)
	S718= CU_ID.IRFunc2=rS                                      Path(S573,S717)
	S719= IR_ID.Out31_26=>CU_ID.Op                              Premise(F628)
	S720= CU_ID.Op=33                                           Path(S572,S719)
	S721= CU_ID.Func=alu_add                                    CU_ID(S720)
	S722= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S720)
	S723= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F629)
	S724= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F630)
	S725= CU_MEM.IRFunc1=rT                                     Path(S579,S724)
	S726= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F631)
	S727= CU_MEM.IRFunc2=rS                                     Path(S578,S726)
	S728= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F632)
	S729= CU_MEM.Op=33                                          Path(S577,S728)
	S730= CU_MEM.Func=alu_add                                   CU_MEM(S729)
	S731= CU_MEM.MemDataSelFunc=mds_lwz                         CU_MEM(S729)
	S732= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F633)
	S733= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F634)
	S734= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F635)
	S735= IR_WB.Out31_26=>CU_WB.Op                              Premise(F636)
	S736= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F637)
	S737= CtrlA_EX=0                                            Premise(F638)
	S738= [A_EX]=FU(base)                                       A_EX-Hold(S500,S737)
	S739= CtrlB_EX=0                                            Premise(F639)
	S740= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S502,S739)
	S741= CtrlALUOut_MEM=0                                      Premise(F640)
	S742= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S504,S741)
	S743= CtrlALUOut_DMMU1=1                                    Premise(F641)
	S744= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S589,S743)
	S745= CtrlALUOut_DMMU2=0                                    Premise(F642)
	S746= CtrlALUOut_WB=1                                       Premise(F643)
	S747= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S592,S746)
	S748= CtrlA_MEM=0                                           Premise(F644)
	S749= CtrlA_WB=1                                            Premise(F645)
	S750= CtrlB_MEM=0                                           Premise(F646)
	S751= CtrlB_WB=1                                            Premise(F647)
	S752= CtrlDCache=0                                          Premise(F648)
	S753= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S554,S752)
	S754= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S555,S752)
	S755= CtrlICache=0                                          Premise(F649)
	S756= ICache[addr]={33,rS,rT,offset}                        ICache-Hold(S514,S755)
	S757= CtrlIMMU=0                                            Premise(F650)
	S758= CtrlDMMU=0                                            Premise(F651)
	S759= CtrlDAddrReg_DMMU1=0                                  Premise(F652)
	S760= CtrlDAddrReg_DMMU2=0                                  Premise(F653)
	S761= CtrlDAddrReg_MEM=0                                    Premise(F654)
	S762= CtrlDAddrReg_WB=1                                     Premise(F655)
	S763= CtrlDMem=0                                            Premise(F656)
	S764= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S553,S763)
	S765= CtrlDMem8Word=0                                       Premise(F657)
	S766= CtrlDCacheReg=0                                       Premise(F658)
	S767= CtrlASIDIn=0                                          Premise(F659)
	S768= CtrlCP0=0                                             Premise(F660)
	S769= CP0[ASID]=pid                                         CP0-Hold(S526,S768)
	S770= CtrlEPCIn=0                                           Premise(F661)
	S771= CtrlExCodeIn=0                                        Premise(F662)
	S772= CtrlDR_DMMU1=0                                        Premise(F663)
	S773= CtrlDR_DMMU2=0                                        Premise(F664)
	S774= CtrlDR_WB=1                                           Premise(F665)
	S775= [DR_WB]=a                                             DR_WB-Write(S639,S774)
	S776= CtrlIR_DMMU1=1                                        Premise(F666)
	S777= [IR_DMMU1]={33,rS,rT,offset}                          IR_DMMU1-Write(S687,S776)
	S778= CtrlIR_DMMU2=0                                        Premise(F667)
	S779= CtrlIR_EX=0                                           Premise(F668)
	S780= [IR_EX]={33,rS,rT,offset}                             IR_EX-Hold(S535,S779)
	S781= CtrlIR_ID=0                                           Premise(F669)
	S782= [IR_ID]={33,rS,rT,offset}                             IR_ID-Hold(S537,S781)
	S783= CtrlIR_IMMU=0                                         Premise(F670)
	S784= CtrlIR_MEM=0                                          Premise(F671)
	S785= [IR_MEM]={33,rS,rT,offset}                            IR_MEM-Hold(S540,S784)
	S786= CtrlIR_WB=1                                           Premise(F672)
	S787= [IR_WB]={33,rS,rT,offset}                             IR_WB-Write(S695,S786)
	S788= CtrlGPR=0                                             Premise(F673)
	S789= GPR[rS]=base                                          GPR-Hold(S543,S788)
	S790= CtrlIAddrReg=0                                        Premise(F674)
	S791= CtrlPC=0                                              Premise(F675)
	S792= CtrlPCInc=0                                           Premise(F676)
	S793= PC[CIA]=addr                                          PC-Hold(S547,S792)
	S794= PC[Out]=addr+4                                        PC-Hold(S548,S791,S792)
	S795= CtrlIMem=0                                            Premise(F677)
	S796= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S550,S795)
	S797= CtrlICacheReg=0                                       Premise(F678)
	S798= CtrlIRMux=0                                           Premise(F679)

WB	S799= A_EX.Out=FU(base)                                     A_EX-Out(S738)
	S800= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S738)
	S801= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S738)
	S802= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S740)
	S803= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S740)
	S804= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S740)
	S805= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S742)
	S806= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S742)
	S807= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S742)
	S808= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S744)
	S809= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S744)
	S810= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S744)
	S811= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S747)
	S812= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S747)
	S813= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S747)
	S814= CP0.ASID=pid                                          CP0-Read-ASID(S769)
	S815= DR_WB.Out=a                                           DR_WB-Out(S775)
	S816= DR_WB.Out1_0={a}[1:0]                                 DR_WB-Out(S775)
	S817= DR_WB.Out4_0={a}[4:0]                                 DR_WB-Out(S775)
	S818= IR_DMMU1.Out={33,rS,rT,offset}                        IR_DMMU1-Out(S777)
	S819= IR_DMMU1.Out31_26=33                                  IR_DMMU1-Out(S777)
	S820= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S777)
	S821= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S777)
	S822= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S777)
	S823= IR_EX.Out={33,rS,rT,offset}                           IR_EX-Out(S780)
	S824= IR_EX.Out31_26=33                                     IR_EX-Out(S780)
	S825= IR_EX.Out25_21=rS                                     IR_EX-Out(S780)
	S826= IR_EX.Out20_16=rT                                     IR_EX-Out(S780)
	S827= IR_EX.Out15_0=offset                                  IR_EX-Out(S780)
	S828= IR_ID.Out={33,rS,rT,offset}                           IR-Out(S782)
	S829= IR_ID.Out31_26=33                                     IR-Out(S782)
	S830= IR_ID.Out25_21=rS                                     IR-Out(S782)
	S831= IR_ID.Out20_16=rT                                     IR-Out(S782)
	S832= IR_ID.Out15_0=offset                                  IR-Out(S782)
	S833= IR_MEM.Out={33,rS,rT,offset}                          IR_MEM-Out(S785)
	S834= IR_MEM.Out31_26=33                                    IR_MEM-Out(S785)
	S835= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S785)
	S836= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S785)
	S837= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S785)
	S838= IR_WB.Out={33,rS,rT,offset}                           IR-Out(S787)
	S839= IR_WB.Out31_26=33                                     IR-Out(S787)
	S840= IR_WB.Out25_21=rS                                     IR-Out(S787)
	S841= IR_WB.Out20_16=rT                                     IR-Out(S787)
	S842= IR_WB.Out15_0=offset                                  IR-Out(S787)
	S843= PC.CIA=addr                                           PC-Out(S793)
	S844= PC.CIA31_28=addr[31:28]                               PC-Out(S793)
	S845= PC.Out=addr+4                                         PC-Out(S794)
	S846= A_EX.Out=>ALU.A                                       Premise(F948)
	S847= ALU.A=FU(base)                                        Path(S799,S846)
	S848= B_EX.Out=>ALU.B                                       Premise(F949)
	S849= ALU.B={16{offset[15]},offset}                         Path(S802,S848)
	S850= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F950)
	S851= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S805,S850)
	S852= ALU.Out=>ALUOut_MEM.In                                Premise(F951)
	S853= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F952)
	S854= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S805,S853)
	S855= FU.OutID1=>A_EX.In                                    Premise(F953)
	S856= A_MEM.Out=>A_WB.In                                    Premise(F954)
	S857= IMMEXT.Out=>B_EX.In                                   Premise(F955)
	S858= B_MEM.Out=>B_WB.In                                    Premise(F956)
	S859= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F957)
	S860= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F958)
	S861= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F959)
	S862= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F960)
	S863= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F961)
	S864= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F962)
	S865= FU.Bub_ID=>CU_ID.Bub                                  Premise(F963)
	S866= FU.Halt_ID=>CU_ID.Halt                                Premise(F964)
	S867= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F965)
	S868= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F966)
	S869= FU.Bub_IF=>CU_IF.Bub                                  Premise(F967)
	S870= FU.Halt_IF=>CU_IF.Halt                                Premise(F968)
	S871= ICache.Hit=>CU_IF.ICacheHit                           Premise(F969)
	S872= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F970)
	S873= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F971)
	S874= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F972)
	S875= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F973)
	S876= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F974)
	S877= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F975)
	S878= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F976)
	S879= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F977)
	S880= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F978)
	S881= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F979)
	S882= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F980)
	S883= ALUOut_MEM.Out=>DCache.IEA                            Premise(F981)
	S884= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S805,S883)
	S885= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S884)
	S886= DCache.Out=a                                          DCache-Search(S884,S753)
	S887= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S885,S875)
	S888= DCache.Out=>DCacheReg.In                              Premise(F982)
	S889= DCacheReg.In=a                                        Path(S886,S888)
	S890= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F983)
	S891= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S805,S890)
	S892= CP0.ASID=>DMMU.PID                                    Premise(F984)
	S893= DMMU.PID=pid                                          Path(S814,S892)
	S894= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S893,S891)
	S895= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S894,S881)
	S896= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S893,S891)
	S897= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S896,S876)
	S898= DCache.Out=>DR_DMMU1.In                               Premise(F985)
	S899= DR_DMMU1.In=a                                         Path(S886,S898)
	S900= DCache.Out=>DR_WB.In                                  Premise(F986)
	S901= DR_WB.In=a                                            Path(S886,S900)
	S902= DCache.Hit=>FU.DCacheHit                              Premise(F987)
	S903= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S885,S902)
	S904= ICache.Hit=>FU.ICacheHit                              Premise(F988)
	S905= IR_EX.Out=>FU.IR_EX                                   Premise(F989)
	S906= FU.IR_EX={33,rS,rT,offset}                            Path(S823,S905)
	S907= IR_ID.Out=>FU.IR_ID                                   Premise(F990)
	S908= FU.IR_ID={33,rS,rT,offset}                            Path(S828,S907)
	S909= IR_MEM.Out=>FU.IR_MEM                                 Premise(F991)
	S910= FU.IR_MEM={33,rS,rT,offset}                           Path(S833,S909)
	S911= IR_WB.Out=>FU.IR_WB                                   Premise(F992)
	S912= FU.IR_WB={33,rS,rT,offset}                            Path(S838,S911)
	S913= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F993)
	S914= FU.InEX_WReg=rT                                       Path(S826,S913)
	S915= GPR.Rdata1=>FU.InID1                                  Premise(F994)
	S916= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F995)
	S917= FU.InID1_RReg=rS                                      Path(S830,S916)
	S918= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F996)
	S919= FU.InMEM_WReg=rT                                      Path(S836,S918)
	S920= MemDataSelL.Out=>FU.InWB                              Premise(F997)
	S921= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F998)
	S922= FU.InWB_WReg=rT                                       Path(S841,S921)
	S923= IR_ID.Out25_21=>GPR.RReg1                             Premise(F999)
	S924= GPR.RReg1=rS                                          Path(S830,S923)
	S925= GPR.Rdata1=base                                       GPR-Read(S924,S789)
	S926= FU.InID1=base                                         Path(S925,S915)
	S927= FU.OutID1=FU(base)                                    FU-Forward(S926)
	S928= A_EX.In=FU(base)                                      Path(S927,S855)
	S929= MemDataSelL.Out=>GPR.WData                            Premise(F1000)
	S930= IR_WB.Out20_16=>GPR.WReg                              Premise(F1001)
	S931= GPR.WReg=rT                                           Path(S841,S930)
	S932= IMMU.Addr=>IAddrReg.In                                Premise(F1002)
	S933= PC.Out=>ICache.IEA                                    Premise(F1003)
	S934= ICache.IEA=addr+4                                     Path(S845,S933)
	S935= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S934)
	S936= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S935,S871)
	S937= FU.ICacheHit=ICacheHit(addr+4)                        Path(S935,S904)
	S938= ICache.Out=>ICacheReg.In                              Premise(F1004)
	S939= IR_ID.Out15_0=>IMMEXT.In                              Premise(F1005)
	S940= IMMEXT.In=offset                                      Path(S832,S939)
	S941= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S940)
	S942= B_EX.In={16{offset[15]},offset}                       Path(S941,S857)
	S943= PC.Out=>IMMU.IEA                                      Premise(F1006)
	S944= IMMU.IEA=addr+4                                       Path(S845,S943)
	S945= CP0.ASID=>IMMU.PID                                    Premise(F1007)
	S946= IMMU.PID=pid                                          Path(S814,S945)
	S947= IMMU.Addr={pid,addr+4}                                IMMU-Search(S946,S944)
	S948= IAddrReg.In={pid,addr+4}                              Path(S947,S932)
	S949= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S946,S944)
	S950= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S949,S872)
	S951= IR_MEM.Out=>IR_DMMU1.In                               Premise(F1008)
	S952= IR_DMMU1.In={33,rS,rT,offset}                         Path(S833,S951)
	S953= IR_ID.Out=>IR_EX.In                                   Premise(F1009)
	S954= IR_EX.In={33,rS,rT,offset}                            Path(S828,S953)
	S955= ICache.Out=>IR_ID.In                                  Premise(F1010)
	S956= ICache.Out=>IR_IMMU.In                                Premise(F1011)
	S957= IR_EX.Out=>IR_MEM.In                                  Premise(F1012)
	S958= IR_MEM.In={33,rS,rT,offset}                           Path(S823,S957)
	S959= IR_MEM.Out=>IR_WB.In                                  Premise(F1013)
	S960= IR_WB.In={33,rS,rT,offset}                            Path(S833,S959)
	S961= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F1014)
	S962= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S812,S961)
	S963= MemDataSelL.Func=6'b001010                            Premise(F1015)
	S964= DR_WB.Out=>MemDataSelL.In                             Premise(F1016)
	S965= MemDataSelL.In=a                                      Path(S815,S964)
	S966= MemDataSelL.Out={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}MemDataSelL(S965,S962)
	S967= FU.InWB={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S966,S920)
	S968= GPR.WData={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S966,S929)
	S969= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F1017)
	S970= CU_DMMU1.IRFunc1=rT                                   Path(S821,S969)
	S971= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F1018)
	S972= CU_DMMU1.IRFunc2=rS                                   Path(S820,S971)
	S973= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F1019)
	S974= CU_DMMU1.Op=33                                        Path(S819,S973)
	S975= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S974)
	S976= CU_DMMU1.MemDataSelFunc=mds_lwz                       CU_DMMU1(S974)
	S977= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F1020)
	S978= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F1021)
	S979= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F1022)
	S980= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F1023)
	S981= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F1024)
	S982= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F1025)
	S983= CU_EX.IRFunc1=rT                                      Path(S826,S982)
	S984= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F1026)
	S985= CU_EX.IRFunc2=rS                                      Path(S825,S984)
	S986= IR_EX.Out31_26=>CU_EX.Op                              Premise(F1027)
	S987= CU_EX.Op=33                                           Path(S824,S986)
	S988= CU_EX.Func=alu_add                                    CU_EX(S987)
	S989= CU_EX.MemDataSelFunc=mds_lwz                          CU_EX(S987)
	S990= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F1028)
	S991= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F1029)
	S992= CU_ID.IRFunc1=rT                                      Path(S831,S991)
	S993= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F1030)
	S994= CU_ID.IRFunc2=rS                                      Path(S830,S993)
	S995= IR_ID.Out31_26=>CU_ID.Op                              Premise(F1031)
	S996= CU_ID.Op=33                                           Path(S829,S995)
	S997= CU_ID.Func=alu_add                                    CU_ID(S996)
	S998= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S996)
	S999= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F1032)
	S1000= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1033)
	S1001= CU_MEM.IRFunc1=rT                                    Path(S836,S1000)
	S1002= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1034)
	S1003= CU_MEM.IRFunc2=rS                                    Path(S835,S1002)
	S1004= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1035)
	S1005= CU_MEM.Op=33                                         Path(S834,S1004)
	S1006= CU_MEM.Func=alu_add                                  CU_MEM(S1005)
	S1007= CU_MEM.MemDataSelFunc=mds_lwz                        CU_MEM(S1005)
	S1008= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1036)
	S1009= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1037)
	S1010= CU_WB.IRFunc1=rT                                     Path(S841,S1009)
	S1011= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1038)
	S1012= CU_WB.IRFunc2=rS                                     Path(S840,S1011)
	S1013= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1039)
	S1014= CU_WB.Op=33                                          Path(S839,S1013)
	S1015= CU_WB.Func=alu_add                                   CU_WB(S1014)
	S1016= CU_WB.MemDataSelFunc=mds_lwz                         CU_WB(S1014)
	S1017= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1040)
	S1018= CtrlA_EX=0                                           Premise(F1041)
	S1019= [A_EX]=FU(base)                                      A_EX-Hold(S738,S1018)
	S1020= CtrlB_EX=0                                           Premise(F1042)
	S1021= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S740,S1020)
	S1022= CtrlALUOut_MEM=0                                     Premise(F1043)
	S1023= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S742,S1022)
	S1024= CtrlALUOut_DMMU1=0                                   Premise(F1044)
	S1025= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S744,S1024)
	S1026= CtrlALUOut_DMMU2=0                                   Premise(F1045)
	S1027= CtrlALUOut_WB=0                                      Premise(F1046)
	S1028= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S747,S1027)
	S1029= CtrlA_MEM=0                                          Premise(F1047)
	S1030= CtrlA_WB=0                                           Premise(F1048)
	S1031= CtrlB_MEM=0                                          Premise(F1049)
	S1032= CtrlB_WB=0                                           Premise(F1050)
	S1033= CtrlDCache=0                                         Premise(F1051)
	S1034= DCache[FU(base)+{16{offset[15]},offset}]=a           DCache-Hold(S753,S1033)
	S1035= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S754,S1033)
	S1036= CtrlICache=0                                         Premise(F1052)
	S1037= ICache[addr]={33,rS,rT,offset}                       ICache-Hold(S756,S1036)
	S1038= CtrlIMMU=0                                           Premise(F1053)
	S1039= CtrlDMMU=0                                           Premise(F1054)
	S1040= CtrlDAddrReg_DMMU1=0                                 Premise(F1055)
	S1041= CtrlDAddrReg_DMMU2=0                                 Premise(F1056)
	S1042= CtrlDAddrReg_MEM=0                                   Premise(F1057)
	S1043= CtrlDAddrReg_WB=0                                    Premise(F1058)
	S1044= CtrlDMem=0                                           Premise(F1059)
	S1045= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S764,S1044)
	S1046= CtrlDMem8Word=0                                      Premise(F1060)
	S1047= CtrlDCacheReg=0                                      Premise(F1061)
	S1048= CtrlASIDIn=0                                         Premise(F1062)
	S1049= CtrlCP0=0                                            Premise(F1063)
	S1050= CP0[ASID]=pid                                        CP0-Hold(S769,S1049)
	S1051= CtrlEPCIn=0                                          Premise(F1064)
	S1052= CtrlExCodeIn=0                                       Premise(F1065)
	S1053= CtrlDR_DMMU1=0                                       Premise(F1066)
	S1054= CtrlDR_DMMU2=0                                       Premise(F1067)
	S1055= CtrlDR_WB=0                                          Premise(F1068)
	S1056= [DR_WB]=a                                            DR_WB-Hold(S775,S1055)
	S1057= CtrlIR_DMMU1=0                                       Premise(F1069)
	S1058= [IR_DMMU1]={33,rS,rT,offset}                         IR_DMMU1-Hold(S777,S1057)
	S1059= CtrlIR_DMMU2=0                                       Premise(F1070)
	S1060= CtrlIR_EX=0                                          Premise(F1071)
	S1061= [IR_EX]={33,rS,rT,offset}                            IR_EX-Hold(S780,S1060)
	S1062= CtrlIR_ID=0                                          Premise(F1072)
	S1063= [IR_ID]={33,rS,rT,offset}                            IR_ID-Hold(S782,S1062)
	S1064= CtrlIR_IMMU=0                                        Premise(F1073)
	S1065= CtrlIR_MEM=0                                         Premise(F1074)
	S1066= [IR_MEM]={33,rS,rT,offset}                           IR_MEM-Hold(S785,S1065)
	S1067= CtrlIR_WB=0                                          Premise(F1075)
	S1068= [IR_WB]={33,rS,rT,offset}                            IR_WB-Hold(S787,S1067)
	S1069= CtrlGPR=1                                            Premise(F1076)
	S1070= GPR[rT]={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S931,S968,S1069)
	S1071= CtrlIAddrReg=0                                       Premise(F1077)
	S1072= CtrlPC=0                                             Premise(F1078)
	S1073= CtrlPCInc=0                                          Premise(F1079)
	S1074= PC[CIA]=addr                                         PC-Hold(S793,S1073)
	S1075= PC[Out]=addr+4                                       PC-Hold(S794,S1072,S1073)
	S1076= CtrlIMem=0                                           Premise(F1080)
	S1077= IMem[{pid,addr}]={33,rS,rT,offset}                   IMem-Hold(S796,S1076)
	S1078= CtrlICacheReg=0                                      Premise(F1081)
	S1079= CtrlIRMux=0                                          Premise(F1082)

POST	S1019= [A_EX]=FU(base)                                      A_EX-Hold(S738,S1018)
	S1021= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S740,S1020)
	S1023= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S742,S1022)
	S1025= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S744,S1024)
	S1028= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S747,S1027)
	S1034= DCache[FU(base)+{16{offset[15]},offset}]=a           DCache-Hold(S753,S1033)
	S1035= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S754,S1033)
	S1037= ICache[addr]={33,rS,rT,offset}                       ICache-Hold(S756,S1036)
	S1045= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S764,S1044)
	S1050= CP0[ASID]=pid                                        CP0-Hold(S769,S1049)
	S1056= [DR_WB]=a                                            DR_WB-Hold(S775,S1055)
	S1058= [IR_DMMU1]={33,rS,rT,offset}                         IR_DMMU1-Hold(S777,S1057)
	S1061= [IR_EX]={33,rS,rT,offset}                            IR_EX-Hold(S780,S1060)
	S1063= [IR_ID]={33,rS,rT,offset}                            IR_ID-Hold(S782,S1062)
	S1066= [IR_MEM]={33,rS,rT,offset}                           IR_MEM-Hold(S785,S1065)
	S1068= [IR_WB]={33,rS,rT,offset}                            IR_WB-Hold(S787,S1067)
	S1070= GPR[rT]={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S931,S968,S1069)
	S1074= PC[CIA]=addr                                         PC-Hold(S793,S1073)
	S1075= PC[Out]=addr+4                                       PC-Hold(S794,S1072,S1073)
	S1077= IMem[{pid,addr}]={33,rS,rT,offset}                   IMem-Hold(S796,S1076)

