DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I1"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 1661,0
)
(Instance
name "I2"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2212,0
)
(Instance
name "I3"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2262,0
)
(Instance
name "I4"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2306,0
)
(Instance
name "I6"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2473,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2576,0
)
(Instance
name "I9"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2998,0
)
(Instance
name "I10"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3024,0
)
(Instance
name "I11"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3044,0
)
(Instance
name "I26"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3901,0
)
(Instance
name "I27"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3912,0
)
(Instance
name "I28"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 3992,0
)
(Instance
name "I29"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 4292,0
)
(Instance
name "I30"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 4312,0
)
(Instance
name "I31"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5070,0
)
(Instance
name "I32"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5089,0
)
(Instance
name "I33"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5108,0
)
(Instance
name "I34"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5127,0
)
(Instance
name "I35"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5146,0
)
(Instance
name "I36"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5165,0
)
(Instance
name "I37"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5184,0
)
(Instance
name "I38"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5203,0
)
(Instance
name "I0"
duLibraryName "Display"
duName "displayCircuit"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lcdSpiFrequency"
type "real"
value "lcdSpiFrequency"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
(GiElement
name "vgaBitNb"
type "positive"
value "vgaBitNb"
)
]
mwi 0
uid 5814,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.4 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Board\\hds\\@el@n_display\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Board\\hds\\@el@n_display\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Board\\hds\\@el@n_display"
)
(vvPair
variable "d_logical"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Board\\hds\\ElN_display"
)
(vvPair
variable "date"
value "30.06.2022"
)
(vvPair
variable "day"
value "Do"
)
(vvPair
variable "day_long"
value "Donnerstag"
)
(vvPair
variable "dd"
value "30"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "ElN_display"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "zas"
)
(vvPair
variable "graphical_source_date"
value "30.06.2022"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "ZASE60F"
)
(vvPair
variable "graphical_source_time"
value "14:14:05"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "ZASE60F"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\ELN_chrono\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Board/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\ELN_chrono\\Synthesis"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "ElN_display"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "Juni"
)
(vvPair
variable "p"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Board\\hds\\@el@n_display\\struct.bd"
)
(vvPair
variable "p_logical"
value "Z:\\Users\\zas\\work\\repo\\edu\\eln\\project\\eln-display\\Prefs\\..\\Board\\hds\\ElN_display\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:14:05"
)
(vvPair
variable "unit"
value "ElN_display"
)
(vvPair
variable "user"
value "zas"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Net
uid 1325,0
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
declText (MLText
uid 1326,0
va (VaSet
isHidden 1
)
xt "-4000,-61600,9100,-60400"
st "clock        : std_ulogic
"
)
)
*2 (Grouping
uid 1487,0
optionalChildren [
*3 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,60000,79000,62000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,60400,67500,61600"
st "
ElN Display
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,60000,54000,62000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "32450,60300,49550,61700"
st "
HES-SO Valais-Wallis
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,66000,54000,68000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,66400,46800,67600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,60000,60000,62000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,60400,58900,61600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,62000,54000,64000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,62400,42100,63600"
st "
Board Toplevel
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,62000,33000,64000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,62400,31600,63600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,64000,33000,66000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,64400,31600,65600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,62000,79000,68000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,62200,68300,63400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*11 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,64000,54000,66000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,64400,48000,65600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,66000,33000,68000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,66400,32500,67600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "28000,60000,79000,68000"
)
oxt "13000,22000,64000,30000"
)
*13 (PortIoIn
uid 1583,0
shape (CompositeShape
uid 1584,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1585,0
sl 0
ro 270
xt "-5000,43625,-3500,44375"
)
(Line
uid 1586,0
sl 0
ro 270
xt "-3500,44000,-3000,44000"
pts [
"-3500,44000"
"-3000,44000"
]
)
]
)
tg (WTG
uid 1587,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1588,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-9800,43300,-6000,44700"
st "clock"
ju 2
blo "-6000,44500"
tm "WireNameMgr"
)
s (Text
uid 1589,0
va (VaSet
)
xt "-9800,44700,-9800,44700"
ju 2
blo "-9800,44700"
tm "SignalTypeMgr"
)
)
)
*14 (PortIoIn
uid 1590,0
shape (CompositeShape
uid 1591,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1592,0
sl 0
ro 270
xt "-5000,62625,-3500,63375"
)
(Line
uid 1593,0
sl 0
ro 270
xt "-3500,63000,-3000,63000"
pts [
"-3500,63000"
"-3000,63000"
]
)
]
)
tg (WTG
uid 1594,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1595,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-11700,62300,-6000,63700"
st "reset_n"
ju 2
blo "-6000,63500"
tm "WireNameMgr"
)
s (Text
uid 1596,0
va (VaSet
)
xt "-11700,63700,-11700,63700"
ju 2
blo "-11700,63700"
tm "SignalTypeMgr"
)
)
)
*15 (Net
uid 1633,0
decl (Decl
n "reset_n"
t "std_ulogic"
o 3
suid 2,0
)
declText (MLText
uid 1634,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "1000,-116400,12000,-115400"
st "reset_n      : std_ulogic
"
)
)
*16 (Net
uid 1635,0
decl (Decl
n "reset"
t "std_ulogic"
o 23
suid 3,0
)
declText (MLText
uid 1636,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "1000,-116400,14800,-115400"
st "SIGNAL reset        : std_ulogic
"
)
)
*17 (SaComponent
uid 1661,0
optionalChildren [
*18 (CptPort
uid 1652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1653,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "1250,62625,2000,63375"
)
tg (CPTG
uid 1654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1655,0
va (VaSet
isHidden 1
)
xt "2000,62500,4300,63700"
st "in1"
blo "2000,63500"
)
s (Text
uid 1670,0
va (VaSet
isHidden 1
)
xt "2000,63500,2000,63500"
blo "2000,63500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*19 (CptPort
uid 1656,0
optionalChildren [
*20 (Circle
uid 1660,0
va (VaSet
fg "0,65535,0"
)
xt "7000,62625,7750,63375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1657,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "7750,62625,8500,63375"
)
tg (CPTG
uid 1658,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1659,0
va (VaSet
isHidden 1
)
xt "3750,62500,6750,63700"
st "out1"
ju 2
blo "6750,63500"
)
s (Text
uid 1671,0
va (VaSet
isHidden 1
)
xt "6750,63500,6750,63500"
ju 2
blo "6750,63500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 1662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,60000,7000,66000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 1663,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 1664,0
va (VaSet
isHidden 1
)
xt "2910,58700,6410,59900"
st "gates"
blo "2910,59700"
tm "BdLibraryNameMgr"
)
*22 (Text
uid 1665,0
va (VaSet
isHidden 1
)
xt "2910,59700,7510,60900"
st "inverter"
blo "2910,60700"
tm "CptNameMgr"
)
*23 (Text
uid 1666,0
va (VaSet
)
xt "2910,59700,4810,60900"
st "I1"
blo "2910,60700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1667,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1668,0
text (MLText
uid 1669,0
va (VaSet
isHidden 1
)
xt "2000,66400,15400,67600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*24 (Net
uid 2135,0
decl (Decl
n "testMode"
t "std_uLogic"
o 4
suid 4,0
)
declText (MLText
uid 2136,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "1000,-116400,12600,-115400"
st "testMode     : std_uLogic
"
)
)
*25 (PortIoIn
uid 2167,0
shape (CompositeShape
uid 2168,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2169,0
sl 0
ro 270
xt "-19000,-26375,-17500,-25625"
)
(Line
uid 2170,0
sl 0
ro 270
xt "-17500,-26000,-17000,-26000"
pts [
"-17500,-26000"
"-17000,-26000"
]
)
]
)
tg (WTG
uid 2171,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2172,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-45800,-26700,-20000,-25300"
st "buttons_n : (buttonNb-1 DOWNTO 0)"
ju 2
blo "-20000,-25500"
tm "WireNameMgr"
)
s (Text
uid 2173,0
va (VaSet
)
xt "-45800,-25300,-45800,-25300"
ju 2
blo "-45800,-25300"
tm "SignalTypeMgr"
)
)
)
*26 (PortIoIn
uid 2188,0
shape (CompositeShape
uid 2189,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2190,0
sl 0
ro 270
xt "-5000,41625,-3500,42375"
)
(Line
uid 2191,0
sl 0
ro 270
xt "-3500,42000,-3000,42000"
pts [
"-3500,42000"
"-3000,42000"
]
)
]
)
tg (WTG
uid 2192,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2193,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-12700,41300,-6000,42700"
st "testMode"
ju 2
blo "-6000,42500"
tm "WireNameMgr"
)
s (Text
uid 2194,0
va (VaSet
)
xt "-12700,42700,-12700,42700"
ju 2
blo "-12700,42700"
tm "SignalTypeMgr"
)
)
)
*27 (SaComponent
uid 2212,0
optionalChildren [
*28 (CptPort
uid 2195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2196,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10250,-20375,11000,-19625"
)
tg (CPTG
uid 2197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2198,0
va (VaSet
)
xt "12000,-20700,13500,-19500"
st "D"
blo "12000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*29 (CptPort
uid 2199,0
optionalChildren [
*30 (FFT
pts [
"11750,-16000"
"11000,-15625"
"11000,-16375"
]
uid 2203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11000,-16375,11750,-15625"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2200,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10250,-16375,11000,-15625"
)
tg (CPTG
uid 2201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2202,0
va (VaSet
)
xt "12000,-16600,14800,-15400"
st "CLK"
blo "12000,-15600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*31 (CptPort
uid 2204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2205,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "13625,-14000,14375,-13250"
)
tg (CPTG
uid 2206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2207,0
va (VaSet
)
xt "13000,-15400,15800,-14200"
st "CLR"
blo "13000,-14400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*32 (CptPort
uid 2208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2209,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17000,-20375,17750,-19625"
)
tg (CPTG
uid 2210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2211,0
va (VaSet
)
xt "14400,-20700,16000,-19500"
st "Q"
ju 2
blo "16000,-19700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 2213,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11000,-22000,17000,-14000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2214,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 2215,0
va (VaSet
)
xt "14600,-14300,21200,-13100"
st "sequential"
blo "14600,-13300"
tm "BdLibraryNameMgr"
)
*34 (Text
uid 2216,0
va (VaSet
)
xt "14600,-13300,17300,-12100"
st "DFF"
blo "14600,-12300"
tm "CptNameMgr"
)
*35 (Text
uid 2217,0
va (VaSet
)
xt "14600,-12300,16500,-11100"
st "I2"
blo "14600,-11300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2218,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2219,0
text (MLText
uid 2220,0
va (VaSet
isHidden 1
)
xt "18000,-14600,31400,-13400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*36 (SaComponent
uid 2262,0
optionalChildren [
*37 (CptPort
uid 2271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2272,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10250,-8375,11000,-7625"
)
tg (CPTG
uid 2273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2274,0
va (VaSet
)
xt "12000,-8700,13500,-7500"
st "D"
blo "12000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*38 (CptPort
uid 2275,0
optionalChildren [
*39 (FFT
pts [
"11750,-4000"
"11000,-3625"
"11000,-4375"
]
uid 2279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11000,-4375,11750,-3625"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2276,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10250,-4375,11000,-3625"
)
tg (CPTG
uid 2277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2278,0
va (VaSet
)
xt "12000,-4600,14800,-3400"
st "CLK"
blo "12000,-3600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*40 (CptPort
uid 2280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2281,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "13625,-2000,14375,-1250"
)
tg (CPTG
uid 2282,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2283,0
va (VaSet
)
xt "13000,-3400,15800,-2200"
st "CLR"
blo "13000,-2400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*41 (CptPort
uid 2284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2285,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17000,-8375,17750,-7625"
)
tg (CPTG
uid 2286,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2287,0
va (VaSet
)
xt "14400,-8700,16000,-7500"
st "Q"
ju 2
blo "16000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 2263,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11000,-10000,17000,-2000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2264,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 2265,0
va (VaSet
)
xt "14600,-2300,21200,-1100"
st "sequential"
blo "14600,-1300"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 2266,0
va (VaSet
)
xt "14600,-1300,17300,-100"
st "DFF"
blo "14600,-300"
tm "CptNameMgr"
)
*44 (Text
uid 2267,0
va (VaSet
)
xt "14600,-300,16500,900"
st "I3"
blo "14600,700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2268,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2269,0
text (MLText
uid 2270,0
va (VaSet
isHidden 1
)
xt "18000,-2600,31400,-1400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*45 (SaComponent
uid 2306,0
optionalChildren [
*46 (CptPort
uid 2315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2316,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10250,3625,11000,4375"
)
tg (CPTG
uid 2317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2318,0
va (VaSet
)
xt "12000,3300,13500,4500"
st "D"
blo "12000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*47 (CptPort
uid 2319,0
optionalChildren [
*48 (FFT
pts [
"11750,8000"
"11000,8375"
"11000,7625"
]
uid 2323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11000,7625,11750,8375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2320,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10250,7625,11000,8375"
)
tg (CPTG
uid 2321,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2322,0
va (VaSet
)
xt "12000,7400,14800,8600"
st "CLK"
blo "12000,8400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*49 (CptPort
uid 2324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2325,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "13625,10000,14375,10750"
)
tg (CPTG
uid 2326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2327,0
va (VaSet
)
xt "13000,8600,15800,9800"
st "CLR"
blo "13000,9600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*50 (CptPort
uid 2328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2329,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17000,3625,17750,4375"
)
tg (CPTG
uid 2330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2331,0
va (VaSet
)
xt "14400,3300,16000,4500"
st "Q"
ju 2
blo "16000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 2307,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11000,2000,17000,10000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2308,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 2309,0
va (VaSet
)
xt "14600,9700,21200,10900"
st "sequential"
blo "14600,10700"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 2310,0
va (VaSet
)
xt "14600,10700,17300,11900"
st "DFF"
blo "14600,11700"
tm "CptNameMgr"
)
*53 (Text
uid 2311,0
va (VaSet
)
xt "14600,11700,16500,12900"
st "I4"
blo "14600,12700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2312,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2313,0
text (MLText
uid 2314,0
va (VaSet
isHidden 1
)
xt "18000,9400,31400,10600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*54 (PortIoOut
uid 2445,0
shape (CompositeShape
uid 2446,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2447,0
sl 0
ro 270
xt "77500,25625,79000,26375"
)
(Line
uid 2448,0
sl 0
ro 270
xt "77000,26000,77500,26000"
pts [
"77000,26000"
"77500,26000"
]
)
]
)
tg (WTG
uid 2449,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2450,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,25300,85500,26700"
st "vga_de"
blo "80000,26500"
tm "WireNameMgr"
)
s (Text
uid 2451,0
va (VaSet
)
xt "80000,26700,80000,26700"
blo "80000,26700"
tm "SignalTypeMgr"
)
)
)
*55 (SaComponent
uid 2473,0
optionalChildren [
*56 (CptPort
uid 2482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2483,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "9250,52625,10000,53375"
)
tg (CPTG
uid 2484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2485,0
va (VaSet
)
xt "11000,52300,12500,53500"
st "D"
blo "11000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*57 (CptPort
uid 2486,0
optionalChildren [
*58 (FFT
pts [
"10750,57000"
"10000,57375"
"10000,56625"
]
uid 2490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,56625,10750,57375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2487,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "9250,56625,10000,57375"
)
tg (CPTG
uid 2488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2489,0
va (VaSet
)
xt "11000,56400,13800,57600"
st "CLK"
blo "11000,57400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*59 (CptPort
uid 2491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2492,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "12625,59000,13375,59750"
)
tg (CPTG
uid 2493,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2494,0
va (VaSet
)
xt "12000,57600,14800,58800"
st "CLR"
blo "12000,58600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*60 (CptPort
uid 2495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2496,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16000,52625,16750,53375"
)
tg (CPTG
uid 2497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2498,0
va (VaSet
)
xt "13400,52300,15000,53500"
st "Q"
ju 2
blo "15000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 2474,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,51000,16000,59000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2475,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 2476,0
va (VaSet
)
xt "13600,58700,20200,59900"
st "sequential"
blo "13600,59700"
tm "BdLibraryNameMgr"
)
*62 (Text
uid 2477,0
va (VaSet
)
xt "13600,59700,16300,60900"
st "DFF"
blo "13600,60700"
tm "CptNameMgr"
)
*63 (Text
uid 2478,0
va (VaSet
)
xt "13600,60700,15500,61900"
st "I6"
blo "13600,61700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2479,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2480,0
text (MLText
uid 2481,0
va (VaSet
isHidden 1
)
xt "17000,58400,30400,59600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*64 (Net
uid 2521,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 24
suid 13,0
)
declText (MLText
uid 2522,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "1000,-89400,15700,-88400"
st "SIGNAL resetSynch   : std_ulogic
"
)
)
*65 (SaComponent
uid 2576,0
optionalChildren [
*66 (CptPort
uid 2585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2586,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "18250,52625,19000,53375"
)
tg (CPTG
uid 2587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2588,0
va (VaSet
isHidden 1
)
xt "19000,52500,21300,53700"
st "in1"
blo "19000,53500"
)
s (Text
uid 2589,0
va (VaSet
isHidden 1
)
xt "19000,53500,19000,53500"
blo "19000,53500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*67 (CptPort
uid 2590,0
optionalChildren [
*68 (Circle
uid 2595,0
va (VaSet
fg "0,65535,0"
)
xt "24000,52625,24750,53375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2591,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "24750,52625,25500,53375"
)
tg (CPTG
uid 2592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2593,0
va (VaSet
isHidden 1
)
xt "20750,52500,23750,53700"
st "out1"
ju 2
blo "23750,53500"
)
s (Text
uid 2594,0
va (VaSet
isHidden 1
)
xt "23750,53500,23750,53500"
ju 2
blo "23750,53500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 2577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,50000,24000,56000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2578,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 2579,0
va (VaSet
isHidden 1
)
xt "19910,48700,23410,49900"
st "gates"
blo "19910,49700"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 2580,0
va (VaSet
isHidden 1
)
xt "19910,49700,24510,50900"
st "inverter"
blo "19910,50700"
tm "CptNameMgr"
)
*71 (Text
uid 2581,0
va (VaSet
)
xt "19910,49700,21810,50900"
st "I7"
blo "19910,50700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2582,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2583,0
text (MLText
uid 2584,0
va (VaSet
isHidden 1
)
xt "19000,56400,32400,57600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*72 (Net
uid 2602,0
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 25
suid 15,0
)
declText (MLText
uid 2603,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-11000,-83400,4100,-82400"
st "SIGNAL resetSynch_n : std_ulogic
"
)
)
*73 (PortIoOut
uid 2673,0
shape (CompositeShape
uid 2674,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2675,0
sl 0
ro 270
xt "77500,-70375,79000,-69625"
)
(Line
uid 2676,0
sl 0
ro 270
xt "77000,-70000,77500,-70000"
pts [
"77000,-70000"
"77500,-70000"
]
)
]
)
tg (WTG
uid 2677,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2678,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,-70700,84000,-69300"
st "LED1"
blo "80000,-69500"
tm "WireNameMgr"
)
s (Text
uid 2679,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,-69300,80000,-69300"
blo "80000,-69300"
tm "SignalTypeMgr"
)
)
)
*74 (Net
uid 2686,0
decl (Decl
n "LED1"
t "std_uLogic"
o 10
suid 17,0
)
declText (MLText
uid 2687,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-11000,-83400,100,-82400"
st "LED1         : std_uLogic
"
)
)
*75 (PortIoOut
uid 2688,0
shape (CompositeShape
uid 2689,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2690,0
sl 0
ro 270
xt "77500,-62375,79000,-61625"
)
(Line
uid 2691,0
sl 0
ro 270
xt "77000,-62000,77500,-62000"
pts [
"77000,-62000"
"77500,-62000"
]
)
]
)
tg (WTG
uid 2692,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2693,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,-62700,84000,-61300"
st "LED2"
blo "80000,-61500"
tm "WireNameMgr"
)
s (Text
uid 2694,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,-61300,80000,-61300"
blo "80000,-61300"
tm "SignalTypeMgr"
)
)
)
*76 (Net
uid 2701,0
decl (Decl
n "LED2"
t "std_ulogic"
o 11
suid 18,0
)
declText (MLText
uid 2702,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-11000,-83400,-100,-82400"
st "LED2         : std_ulogic
"
)
)
*77 (Net
uid 2784,0
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 26
suid 19,0
)
declText (MLText
uid 2785,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-11000,-83400,14000,-82400"
st "SIGNAL testOut      : std_uLogic_vector(1 TO testLineNb)
"
)
)
*78 (SaComponent
uid 2998,0
optionalChildren [
*79 (CptPort
uid 3007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3008,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "2250,-20375,3000,-19625"
)
tg (CPTG
uid 3009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3010,0
va (VaSet
isHidden 1
)
xt "3000,-20500,5300,-19300"
st "in1"
blo "3000,-19500"
)
s (Text
uid 3011,0
va (VaSet
isHidden 1
)
xt "3000,-19500,3000,-19500"
blo "3000,-19500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*80 (CptPort
uid 3012,0
optionalChildren [
*81 (Circle
uid 3017,0
va (VaSet
fg "0,65535,0"
)
xt "8000,-20375,8750,-19625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3013,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "8750,-20375,9500,-19625"
)
tg (CPTG
uid 3014,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3015,0
va (VaSet
isHidden 1
)
xt "4750,-20500,7750,-19300"
st "out1"
ju 2
blo "7750,-19500"
)
s (Text
uid 3016,0
va (VaSet
isHidden 1
)
xt "7750,-19500,7750,-19500"
ju 2
blo "7750,-19500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 2999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3000,-23000,8000,-17000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3000,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 3001,0
va (VaSet
isHidden 1
)
xt "3910,-24300,7410,-23100"
st "gates"
blo "3910,-23300"
tm "BdLibraryNameMgr"
)
*83 (Text
uid 3002,0
va (VaSet
isHidden 1
)
xt "3910,-23300,8510,-22100"
st "inverter"
blo "3910,-22300"
tm "CptNameMgr"
)
*84 (Text
uid 3003,0
va (VaSet
)
xt "3910,-23300,5810,-22100"
st "I9"
blo "3910,-22300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3004,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3005,0
text (MLText
uid 3006,0
va (VaSet
isHidden 1
)
xt "3000,-16600,16400,-15400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*85 (SaComponent
uid 3024,0
optionalChildren [
*86 (CptPort
uid 3033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3034,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "2250,3625,3000,4375"
)
tg (CPTG
uid 3035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3036,0
va (VaSet
isHidden 1
)
xt "3000,3500,5300,4700"
st "in1"
blo "3000,4500"
)
s (Text
uid 3037,0
va (VaSet
isHidden 1
)
xt "3000,4500,3000,4500"
blo "3000,4500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*87 (CptPort
uid 3038,0
optionalChildren [
*88 (Circle
uid 3043,0
va (VaSet
fg "0,65535,0"
)
xt "8000,3625,8750,4375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3039,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "8750,3625,9500,4375"
)
tg (CPTG
uid 3040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3041,0
va (VaSet
isHidden 1
)
xt "4750,3500,7750,4700"
st "out1"
ju 2
blo "7750,4500"
)
s (Text
uid 3042,0
va (VaSet
isHidden 1
)
xt "7750,4500,7750,4500"
ju 2
blo "7750,4500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3000,1000,8000,7000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3026,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 3027,0
va (VaSet
isHidden 1
)
xt "3910,-300,7410,900"
st "gates"
blo "3910,700"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 3028,0
va (VaSet
isHidden 1
)
xt "3910,700,8510,1900"
st "inverter"
blo "3910,1700"
tm "CptNameMgr"
)
*91 (Text
uid 3029,0
va (VaSet
)
xt "3910,700,6510,1900"
st "I10"
blo "3910,1700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3030,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3031,0
text (MLText
uid 3032,0
va (VaSet
isHidden 1
)
xt "3000,7400,16400,8600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*92 (SaComponent
uid 3044,0
optionalChildren [
*93 (CptPort
uid 3053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3054,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "2250,-8375,3000,-7625"
)
tg (CPTG
uid 3055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3056,0
va (VaSet
isHidden 1
)
xt "3000,-8500,5300,-7300"
st "in1"
blo "3000,-7500"
)
s (Text
uid 3057,0
va (VaSet
isHidden 1
)
xt "3000,-7500,3000,-7500"
blo "3000,-7500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*94 (CptPort
uid 3058,0
optionalChildren [
*95 (Circle
uid 3063,0
va (VaSet
fg "0,65535,0"
)
xt "8000,-8375,8750,-7625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3059,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "8750,-8375,9500,-7625"
)
tg (CPTG
uid 3060,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3061,0
va (VaSet
isHidden 1
)
xt "4750,-8500,7750,-7300"
st "out1"
ju 2
blo "7750,-7500"
)
s (Text
uid 3062,0
va (VaSet
isHidden 1
)
xt "7750,-7500,7750,-7500"
ju 2
blo "7750,-7500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3000,-11000,8000,-5000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3046,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 3047,0
va (VaSet
isHidden 1
)
xt "3910,-12300,7410,-11100"
st "gates"
blo "3910,-11300"
tm "BdLibraryNameMgr"
)
*97 (Text
uid 3048,0
va (VaSet
isHidden 1
)
xt "3910,-11300,8510,-10100"
st "inverter"
blo "3910,-10300"
tm "CptNameMgr"
)
*98 (Text
uid 3049,0
va (VaSet
)
xt "3910,-11300,6510,-10100"
st "I11"
blo "3910,-10300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3050,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3051,0
text (MLText
uid 3052,0
va (VaSet
isHidden 1
)
xt "3000,-4600,16400,-3400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*99 (PortIoOut
uid 3296,0
shape (CompositeShape
uid 3297,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3298,0
sl 0
ro 270
xt "77500,-54375,79000,-53625"
)
(Line
uid 3299,0
sl 0
ro 270
xt "77000,-54000,77500,-54000"
pts [
"77000,-54000"
"77500,-54000"
]
)
]
)
tg (WTG
uid 3300,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3301,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,-54700,100400,-53300"
st "LEDs_n : (1 DOWNTO ledNb)"
blo "80000,-53500"
tm "WireNameMgr"
)
s (Text
uid 3302,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,-53300,80000,-53300"
blo "80000,-53300"
tm "SignalTypeMgr"
)
)
)
*100 (Net
uid 3607,0
decl (Decl
n "LEDs_n"
t "std_ulogic_vector"
b "(1 DOWNTO ledNb)"
o 12
suid 34,0
)
declText (MLText
uid 3608,0
va (VaSet
isHidden 1
)
xt "-11000,-83400,17500,-82200"
st "LEDs_n       : std_ulogic_vector(1 DOWNTO ledNb)
"
)
)
*101 (SaComponent
uid 3901,0
optionalChildren [
*102 (CptPort
uid 3893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3894,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-62375,55000,-61625"
)
tg (CPTG
uid 3895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3896,0
va (VaSet
isHidden 1
)
xt "55000,-62300,57300,-61100"
st "in1"
blo "55000,-61300"
)
s (Text
uid 3910,0
va (VaSet
isHidden 1
)
xt "55000,-61300,55000,-61300"
blo "55000,-61300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*103 (CptPort
uid 3897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3898,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-62375,60750,-61625"
)
tg (CPTG
uid 3899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3900,0
va (VaSet
isHidden 1
)
xt "57000,-62300,60000,-61100"
st "out1"
ju 2
blo "60000,-61300"
)
s (Text
uid 3911,0
va (VaSet
isHidden 1
)
xt "60000,-61300,60000,-61300"
ju 2
blo "60000,-61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 3902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-65000,60000,-59000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 3903,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
uid 3904,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-66300,59010,-65300"
st "gates"
blo "55910,-65500"
tm "BdLibraryNameMgr"
)
*105 (Text
uid 3905,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-65300,62810,-64300"
st "bufferUlogic"
blo "55910,-64500"
tm "CptNameMgr"
)
*106 (Text
uid 3906,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-65300,58110,-64300"
st "I26"
blo "55910,-64500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3907,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3908,0
text (MLText
uid 3909,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-56400,69100,-55400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*107 (SaComponent
uid 3912,0
optionalChildren [
*108 (CptPort
uid 3921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3922,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-70375,55000,-69625"
)
tg (CPTG
uid 3923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3924,0
va (VaSet
isHidden 1
)
xt "55000,-70300,57300,-69100"
st "in1"
blo "55000,-69300"
)
s (Text
uid 3925,0
va (VaSet
isHidden 1
)
xt "55000,-69300,55000,-69300"
blo "55000,-69300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*109 (CptPort
uid 3926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3927,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-70375,60750,-69625"
)
tg (CPTG
uid 3928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3929,0
va (VaSet
isHidden 1
)
xt "57000,-70300,60000,-69100"
st "out1"
ju 2
blo "60000,-69300"
)
s (Text
uid 3930,0
va (VaSet
isHidden 1
)
xt "60000,-69300,60000,-69300"
ju 2
blo "60000,-69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-73000,60000,-67000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 3914,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 3915,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-74300,59010,-73300"
st "gates"
blo "55910,-73500"
tm "BdLibraryNameMgr"
)
*111 (Text
uid 3916,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-73300,62810,-72300"
st "bufferUlogic"
blo "55910,-72500"
tm "CptNameMgr"
)
*112 (Text
uid 3917,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-73300,58110,-72300"
st "I27"
blo "55910,-72500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3918,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3919,0
text (MLText
uid 3920,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-64400,69100,-63400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*113 (SaComponent
uid 3992,0
optionalChildren [
*114 (CptPort
uid 4001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4002,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "4625,52000,5375,52750"
)
tg (CPTG
uid 4003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4004,0
va (VaSet
isHidden 1
)
xt "6000,51000,10400,52200"
st "logic_1"
blo "6000,52000"
)
s (Text
uid 4005,0
va (VaSet
)
xt "6000,52000,6000,52000"
blo "6000,52000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 3993,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "2000,46000,7000,52000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 3994,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 3995,0
va (VaSet
font "Verdana,8,1"
)
xt "1910,49700,5010,50700"
st "gates"
blo "1910,50500"
tm "BdLibraryNameMgr"
)
*116 (Text
uid 3996,0
va (VaSet
font "Verdana,8,1"
)
xt "1910,50700,5410,51700"
st "logic1"
blo "1910,51500"
tm "CptNameMgr"
)
*117 (Text
uid 3997,0
va (VaSet
font "Verdana,8,1"
)
xt "1910,51700,4110,52700"
st "I28"
blo "1910,52500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3998,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3999,0
text (MLText
uid 4000,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,54600,2000,54600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*118 (SaComponent
uid 4292,0
optionalChildren [
*119 (CptPort
uid 4301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4302,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "2250,15625,3000,16375"
)
tg (CPTG
uid 4303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4304,0
va (VaSet
isHidden 1
)
xt "3000,15500,5300,16700"
st "in1"
blo "3000,16500"
)
s (Text
uid 4305,0
va (VaSet
isHidden 1
)
xt "3000,16500,3000,16500"
blo "3000,16500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*120 (CptPort
uid 4306,0
optionalChildren [
*121 (Circle
uid 4311,0
va (VaSet
fg "0,65535,0"
)
xt "8000,15625,8750,16375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4307,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "8750,15625,9500,16375"
)
tg (CPTG
uid 4308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4309,0
va (VaSet
isHidden 1
)
xt "4750,15500,7750,16700"
st "out1"
ju 2
blo "7750,16500"
)
s (Text
uid 4310,0
va (VaSet
isHidden 1
)
xt "7750,16500,7750,16500"
ju 2
blo "7750,16500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 4293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3000,13000,8000,19000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 4294,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 4295,0
va (VaSet
isHidden 1
)
xt "3910,11700,7410,12900"
st "gates"
blo "3910,12700"
tm "BdLibraryNameMgr"
)
*123 (Text
uid 4296,0
va (VaSet
isHidden 1
)
xt "3910,12700,8510,13900"
st "inverter"
blo "3910,13700"
tm "CptNameMgr"
)
*124 (Text
uid 4297,0
va (VaSet
)
xt "3910,12700,6510,13900"
st "I29"
blo "3910,13700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4298,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4299,0
text (MLText
uid 4300,0
va (VaSet
isHidden 1
)
xt "3000,19400,16400,20600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*125 (SaComponent
uid 4312,0
optionalChildren [
*126 (CptPort
uid 4321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4322,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10250,15625,11000,16375"
)
tg (CPTG
uid 4323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4324,0
va (VaSet
)
xt "12000,15300,13500,16500"
st "D"
blo "12000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*127 (CptPort
uid 4325,0
optionalChildren [
*128 (FFT
pts [
"11750,20000"
"11000,20375"
"11000,19625"
]
uid 4329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11000,19625,11750,20375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4326,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10250,19625,11000,20375"
)
tg (CPTG
uid 4327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4328,0
va (VaSet
)
xt "12000,19400,14800,20600"
st "CLK"
blo "12000,20400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*129 (CptPort
uid 4330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4331,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "13625,22000,14375,22750"
)
tg (CPTG
uid 4332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4333,0
va (VaSet
)
xt "13000,20600,15800,21800"
st "CLR"
blo "13000,21600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*130 (CptPort
uid 4334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4335,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17000,15625,17750,16375"
)
tg (CPTG
uid 4336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4337,0
va (VaSet
)
xt "14400,15300,16000,16500"
st "Q"
ju 2
blo "16000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 4313,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11000,14000,17000,22000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 4314,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
uid 4315,0
va (VaSet
)
xt "14600,21700,21200,22900"
st "sequential"
blo "14600,22700"
tm "BdLibraryNameMgr"
)
*132 (Text
uid 4316,0
va (VaSet
)
xt "14600,22700,17300,23900"
st "DFF"
blo "14600,23700"
tm "CptNameMgr"
)
*133 (Text
uid 4317,0
va (VaSet
)
xt "14600,23700,17200,24900"
st "I30"
blo "14600,24700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4318,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4319,0
text (MLText
uid 4320,0
va (VaSet
isHidden 1
)
xt "18000,21400,31400,22600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*134 (PortIoOut
uid 4502,0
shape (CompositeShape
uid 4503,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4504,0
sl 0
ro 270
xt "77500,37625,79000,38375"
)
(Line
uid 4505,0
sl 0
ro 270
xt "77000,38000,77500,38000"
pts [
"77000,38000"
"77500,38000"
]
)
]
)
tg (WTG
uid 4506,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4507,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,37300,88200,38700"
st "LCD_CS1_n"
blo "80000,38500"
tm "WireNameMgr"
)
s (Text
uid 4508,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,38700,80000,38700"
blo "80000,38700"
tm "SignalTypeMgr"
)
)
)
*135 (PortIoOut
uid 4509,0
shape (CompositeShape
uid 4510,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4511,0
sl 0
ro 270
xt "77500,39625,79000,40375"
)
(Line
uid 4512,0
sl 0
ro 270
xt "77000,40000,77500,40000"
pts [
"77000,40000"
"77500,40000"
]
)
]
)
tg (WTG
uid 4513,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4514,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,39300,86500,40700"
st "LCD_SCL"
blo "80000,40500"
tm "WireNameMgr"
)
s (Text
uid 4515,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,40700,80000,40700"
blo "80000,40700"
tm "SignalTypeMgr"
)
)
)
*136 (PortIoOut
uid 4516,0
shape (CompositeShape
uid 4517,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4518,0
sl 0
ro 270
xt "77500,41625,79000,42375"
)
(Line
uid 4519,0
sl 0
ro 270
xt "77000,42000,77500,42000"
pts [
"77000,42000"
"77500,42000"
]
)
]
)
tg (WTG
uid 4520,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4521,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,41300,85400,42700"
st "LCD_SI"
blo "80000,42500"
tm "WireNameMgr"
)
s (Text
uid 4522,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,42700,80000,42700"
blo "80000,42700"
tm "SignalTypeMgr"
)
)
)
*137 (PortIoOut
uid 4523,0
shape (CompositeShape
uid 4524,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4525,0
sl 0
ro 270
xt "77500,43625,79000,44375"
)
(Line
uid 4526,0
sl 0
ro 270
xt "77000,44000,77500,44000"
pts [
"77000,44000"
"77500,44000"
]
)
]
)
tg (WTG
uid 4527,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4528,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,43300,85700,44700"
st "LCD_A0"
blo "80000,44500"
tm "WireNameMgr"
)
s (Text
uid 4529,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,44700,80000,44700"
blo "80000,44700"
tm "SignalTypeMgr"
)
)
)
*138 (PortIoOut
uid 4530,0
shape (CompositeShape
uid 4531,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4532,0
sl 0
ro 270
xt "77500,45625,79000,46375"
)
(Line
uid 4533,0
sl 0
ro 270
xt "77000,46000,77500,46000"
pts [
"77000,46000"
"77500,46000"
]
)
]
)
tg (WTG
uid 4534,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4535,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,45300,88000,46700"
st "LCD_RST_n"
blo "80000,46500"
tm "WireNameMgr"
)
s (Text
uid 4536,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,46700,80000,46700"
blo "80000,46700"
tm "SignalTypeMgr"
)
)
)
*139 (Net
uid 4539,0
decl (Decl
n "LCD_SCL"
t "std_uLogic"
o 8
suid 49,0
)
declText (MLText
uid 4540,0
va (VaSet
isHidden 1
)
xt "1000,8000,16000,9200"
st "LCD_SCL      : std_uLogic
"
)
)
*140 (Net
uid 4541,0
decl (Decl
n "LCD_SI"
t "std_uLogic"
o 9
suid 50,0
)
declText (MLText
uid 4542,0
va (VaSet
isHidden 1
)
xt "1000,8000,15400,9200"
st "LCD_SI       : std_uLogic
"
)
)
*141 (Net
uid 4543,0
decl (Decl
n "LCD_A0"
t "std_uLogic"
o 5
suid 51,0
)
declText (MLText
uid 4544,0
va (VaSet
isHidden 1
)
xt "1000,8000,15700,9200"
st "LCD_A0       : std_uLogic
"
)
)
*142 (Net
uid 4687,0
decl (Decl
n "LCD_CS1_n"
t "std_uLogic"
o 6
suid 53,0
)
declText (MLText
uid 4688,0
va (VaSet
isHidden 1
)
xt "1000,8000,16700,9200"
st "LCD_CS1_n    : std_uLogic
"
)
)
*143 (Net
uid 4689,0
decl (Decl
n "LCD_RST_n"
t "std_uLogic"
o 7
suid 54,0
)
declText (MLText
uid 4690,0
va (VaSet
isHidden 1
)
xt "1000,8000,16600,9200"
st "LCD_RST_n    : std_uLogic
"
)
)
*144 (SaComponent
uid 5070,0
optionalChildren [
*145 (CptPort
uid 5079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5080,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-50375,55000,-49625"
)
tg (CPTG
uid 5081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5082,0
va (VaSet
isHidden 1
)
xt "55000,-50300,57300,-49100"
st "in1"
blo "55000,-49300"
)
s (Text
uid 5083,0
va (VaSet
isHidden 1
)
xt "55000,-49300,55000,-49300"
blo "55000,-49300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*146 (CptPort
uid 5084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5085,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-50375,60750,-49625"
)
tg (CPTG
uid 5086,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5087,0
va (VaSet
isHidden 1
)
xt "57000,-50300,60000,-49100"
st "out1"
ju 2
blo "60000,-49300"
)
s (Text
uid 5088,0
va (VaSet
isHidden 1
)
xt "60000,-49300,60000,-49300"
ju 2
blo "60000,-49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-53000,60000,-47000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5072,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
uid 5073,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-54300,59010,-53300"
st "gates"
blo "55910,-53500"
tm "BdLibraryNameMgr"
)
*148 (Text
uid 5074,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-53300,62810,-52300"
st "bufferUlogic"
blo "55910,-52500"
tm "CptNameMgr"
)
*149 (Text
uid 5075,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-53300,58110,-52300"
st "I31"
blo "55910,-52500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5076,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5077,0
text (MLText
uid 5078,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-44400,69100,-43400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*150 (SaComponent
uid 5089,0
optionalChildren [
*151 (CptPort
uid 5098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5099,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-42375,55000,-41625"
)
tg (CPTG
uid 5100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5101,0
va (VaSet
isHidden 1
)
xt "55000,-42300,57300,-41100"
st "in1"
blo "55000,-41300"
)
s (Text
uid 5102,0
va (VaSet
isHidden 1
)
xt "55000,-41300,55000,-41300"
blo "55000,-41300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*152 (CptPort
uid 5103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5104,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-42375,60750,-41625"
)
tg (CPTG
uid 5105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5106,0
va (VaSet
isHidden 1
)
xt "57000,-42300,60000,-41100"
st "out1"
ju 2
blo "60000,-41300"
)
s (Text
uid 5107,0
va (VaSet
isHidden 1
)
xt "60000,-41300,60000,-41300"
ju 2
blo "60000,-41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-45000,60000,-39000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5091,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
uid 5092,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-46300,59010,-45300"
st "gates"
blo "55910,-45500"
tm "BdLibraryNameMgr"
)
*154 (Text
uid 5093,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-45300,62810,-44300"
st "bufferUlogic"
blo "55910,-44500"
tm "CptNameMgr"
)
*155 (Text
uid 5094,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-45300,58110,-44300"
st "I32"
blo "55910,-44500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5095,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5096,0
text (MLText
uid 5097,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-36400,69100,-35400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*156 (SaComponent
uid 5108,0
optionalChildren [
*157 (CptPort
uid 5117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5118,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-34375,55000,-33625"
)
tg (CPTG
uid 5119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5120,0
va (VaSet
isHidden 1
)
xt "55000,-34300,57300,-33100"
st "in1"
blo "55000,-33300"
)
s (Text
uid 5121,0
va (VaSet
isHidden 1
)
xt "55000,-33300,55000,-33300"
blo "55000,-33300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*158 (CptPort
uid 5122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5123,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-34375,60750,-33625"
)
tg (CPTG
uid 5124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5125,0
va (VaSet
isHidden 1
)
xt "57000,-34300,60000,-33100"
st "out1"
ju 2
blo "60000,-33300"
)
s (Text
uid 5126,0
va (VaSet
isHidden 1
)
xt "60000,-33300,60000,-33300"
ju 2
blo "60000,-33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-37000,60000,-31000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5110,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 5111,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-38300,59010,-37300"
st "gates"
blo "55910,-37500"
tm "BdLibraryNameMgr"
)
*160 (Text
uid 5112,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-37300,62810,-36300"
st "bufferUlogic"
blo "55910,-36500"
tm "CptNameMgr"
)
*161 (Text
uid 5113,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-37300,58110,-36300"
st "I33"
blo "55910,-36500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5114,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5115,0
text (MLText
uid 5116,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-28400,69100,-27400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*162 (SaComponent
uid 5127,0
optionalChildren [
*163 (CptPort
uid 5136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5137,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-26375,55000,-25625"
)
tg (CPTG
uid 5138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5139,0
va (VaSet
isHidden 1
)
xt "55000,-26300,57300,-25100"
st "in1"
blo "55000,-25300"
)
s (Text
uid 5140,0
va (VaSet
isHidden 1
)
xt "55000,-25300,55000,-25300"
blo "55000,-25300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*164 (CptPort
uid 5141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5142,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-26375,60750,-25625"
)
tg (CPTG
uid 5143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5144,0
va (VaSet
isHidden 1
)
xt "57000,-26300,60000,-25100"
st "out1"
ju 2
blo "60000,-25300"
)
s (Text
uid 5145,0
va (VaSet
isHidden 1
)
xt "60000,-25300,60000,-25300"
ju 2
blo "60000,-25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-29000,60000,-23000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5129,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*165 (Text
uid 5130,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-30300,59010,-29300"
st "gates"
blo "55910,-29500"
tm "BdLibraryNameMgr"
)
*166 (Text
uid 5131,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-29300,62810,-28300"
st "bufferUlogic"
blo "55910,-28500"
tm "CptNameMgr"
)
*167 (Text
uid 5132,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-29300,58110,-28300"
st "I34"
blo "55910,-28500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5133,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5134,0
text (MLText
uid 5135,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-20400,69100,-19400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*168 (SaComponent
uid 5146,0
optionalChildren [
*169 (CptPort
uid 5155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5156,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-18375,55000,-17625"
)
tg (CPTG
uid 5157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5158,0
va (VaSet
isHidden 1
)
xt "55000,-18300,57300,-17100"
st "in1"
blo "55000,-17300"
)
s (Text
uid 5159,0
va (VaSet
isHidden 1
)
xt "55000,-17300,55000,-17300"
blo "55000,-17300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*170 (CptPort
uid 5160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5161,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-18375,60750,-17625"
)
tg (CPTG
uid 5162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5163,0
va (VaSet
isHidden 1
)
xt "57000,-18300,60000,-17100"
st "out1"
ju 2
blo "60000,-17300"
)
s (Text
uid 5164,0
va (VaSet
isHidden 1
)
xt "60000,-17300,60000,-17300"
ju 2
blo "60000,-17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-21000,60000,-15000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5148,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
uid 5149,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-22300,59010,-21300"
st "gates"
blo "55910,-21500"
tm "BdLibraryNameMgr"
)
*172 (Text
uid 5150,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-21300,62810,-20300"
st "bufferUlogic"
blo "55910,-20500"
tm "CptNameMgr"
)
*173 (Text
uid 5151,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-21300,58110,-20300"
st "I35"
blo "55910,-20500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5152,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5153,0
text (MLText
uid 5154,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-12400,69100,-11400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*174 (SaComponent
uid 5165,0
optionalChildren [
*175 (CptPort
uid 5174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5175,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-10375,55000,-9625"
)
tg (CPTG
uid 5176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5177,0
va (VaSet
isHidden 1
)
xt "55000,-10300,57300,-9100"
st "in1"
blo "55000,-9300"
)
s (Text
uid 5178,0
va (VaSet
isHidden 1
)
xt "55000,-9300,55000,-9300"
blo "55000,-9300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*176 (CptPort
uid 5179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5180,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-10375,60750,-9625"
)
tg (CPTG
uid 5181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5182,0
va (VaSet
isHidden 1
)
xt "57000,-10300,60000,-9100"
st "out1"
ju 2
blo "60000,-9300"
)
s (Text
uid 5183,0
va (VaSet
isHidden 1
)
xt "60000,-9300,60000,-9300"
ju 2
blo "60000,-9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-13000,60000,-7000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5167,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
uid 5168,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-14300,59010,-13300"
st "gates"
blo "55910,-13500"
tm "BdLibraryNameMgr"
)
*178 (Text
uid 5169,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-13300,62810,-12300"
st "bufferUlogic"
blo "55910,-12500"
tm "CptNameMgr"
)
*179 (Text
uid 5170,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-13300,58110,-12300"
st "I36"
blo "55910,-12500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5171,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5172,0
text (MLText
uid 5173,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-4400,69100,-3400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*180 (SaComponent
uid 5184,0
optionalChildren [
*181 (CptPort
uid 5193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5194,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-2375,55000,-1625"
)
tg (CPTG
uid 5195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5196,0
va (VaSet
isHidden 1
)
xt "55000,-2300,57300,-1100"
st "in1"
blo "55000,-1300"
)
s (Text
uid 5197,0
va (VaSet
isHidden 1
)
xt "55000,-1300,55000,-1300"
blo "55000,-1300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*182 (CptPort
uid 5198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5199,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-2375,60750,-1625"
)
tg (CPTG
uid 5200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5201,0
va (VaSet
isHidden 1
)
xt "57000,-2300,60000,-1100"
st "out1"
ju 2
blo "60000,-1300"
)
s (Text
uid 5202,0
va (VaSet
isHidden 1
)
xt "60000,-1300,60000,-1300"
ju 2
blo "60000,-1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-5000,60000,1000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5186,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
uid 5187,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-6300,59010,-5300"
st "gates"
blo "55910,-5500"
tm "BdLibraryNameMgr"
)
*184 (Text
uid 5188,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-5300,62810,-4300"
st "bufferUlogic"
blo "55910,-4500"
tm "CptNameMgr"
)
*185 (Text
uid 5189,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-5300,58110,-4300"
st "I37"
blo "55910,-4500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5190,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5191,0
text (MLText
uid 5192,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,3600,69100,4600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*186 (SaComponent
uid 5203,0
optionalChildren [
*187 (CptPort
uid 5212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5213,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,5625,55000,6375"
)
tg (CPTG
uid 5214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5215,0
va (VaSet
isHidden 1
)
xt "55000,5700,57300,6900"
st "in1"
blo "55000,6700"
)
s (Text
uid 5216,0
va (VaSet
isHidden 1
)
xt "55000,6700,55000,6700"
blo "55000,6700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*188 (CptPort
uid 5217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5218,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,5625,60750,6375"
)
tg (CPTG
uid 5219,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5220,0
va (VaSet
isHidden 1
)
xt "57000,5700,60000,6900"
st "out1"
ju 2
blo "60000,6700"
)
s (Text
uid 5221,0
va (VaSet
isHidden 1
)
xt "60000,6700,60000,6700"
ju 2
blo "60000,6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,3000,60000,9000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5205,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
uid 5206,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,1700,59010,2700"
st "gates"
blo "55910,2500"
tm "BdLibraryNameMgr"
)
*190 (Text
uid 5207,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,2700,62810,3700"
st "bufferUlogic"
blo "55910,3500"
tm "CptNameMgr"
)
*191 (Text
uid 5208,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,2700,58110,3700"
st "I38"
blo "55910,3500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5209,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5210,0
text (MLText
uid 5211,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,11600,69100,12600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*192 (PortIoOut
uid 5417,0
shape (CompositeShape
uid 5418,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5419,0
sl 0
ro 270
xt "77500,27625,79000,28375"
)
(Line
uid 5420,0
sl 0
ro 270
xt "77000,28000,77500,28000"
pts [
"77000,28000"
"77500,28000"
]
)
]
)
tg (WTG
uid 5421,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5422,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,27300,85300,28700"
st "vga_pc"
blo "80000,28500"
tm "WireNameMgr"
)
s (Text
uid 5423,0
va (VaSet
)
xt "80000,28700,80000,28700"
blo "80000,28700"
tm "SignalTypeMgr"
)
)
)
*193 (PortIoOut
uid 5430,0
shape (CompositeShape
uid 5431,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5432,0
sl 0
ro 270
xt "77500,29625,79000,30375"
)
(Line
uid 5433,0
sl 0
ro 270
xt "77000,30000,77500,30000"
pts [
"77000,30000"
"77500,30000"
]
)
]
)
tg (WTG
uid 5434,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5435,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,29300,87500,30700"
st "vga_hsync"
blo "80000,30500"
tm "WireNameMgr"
)
s (Text
uid 5436,0
va (VaSet
)
xt "80000,30700,80000,30700"
blo "80000,30700"
tm "SignalTypeMgr"
)
)
)
*194 (Net
uid 5443,0
decl (Decl
n "buttons_n"
t "std_ulogic_vector"
b "(buttonNb-1 DOWNTO 0)"
o 1
suid 60,0
)
declText (MLText
uid 5444,0
va (VaSet
isHidden 1
)
xt "1000,8000,32600,9200"
st "buttons_n    : std_ulogic_vector(buttonNb-1 DOWNTO 0)
"
)
)
*195 (Net
uid 5477,0
decl (Decl
n "button1Synch"
t "std_uLogic"
o 18
suid 61,0
)
declText (MLText
uid 5478,0
va (VaSet
isHidden 1
)
xt "1000,8000,21100,9200"
st "SIGNAL button1Synch : std_uLogic
"
)
)
*196 (Net
uid 5489,0
decl (Decl
n "button2Synch"
t "std_uLogic"
o 19
suid 63,0
)
declText (MLText
uid 5490,0
va (VaSet
isHidden 1
)
xt "1000,8000,21100,9200"
st "SIGNAL button2Synch : std_uLogic
"
)
)
*197 (Net
uid 5491,0
decl (Decl
n "button3Synch"
t "std_uLogic"
o 20
suid 64,0
)
declText (MLText
uid 5492,0
va (VaSet
isHidden 1
)
xt "1000,8000,21100,9200"
st "SIGNAL button3Synch : std_uLogic
"
)
)
*198 (Net
uid 5493,0
decl (Decl
n "button4Synch"
t "std_uLogic"
o 21
suid 65,0
)
declText (MLText
uid 5494,0
va (VaSet
isHidden 1
)
xt "1000,8000,21100,9200"
st "SIGNAL button4Synch : std_uLogic
"
)
)
*199 (Net
uid 5495,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 22
suid 66,0
)
declText (MLText
uid 5496,0
va (VaSet
isHidden 1
)
xt "1000,8000,19300,9200"
st "SIGNAL logic_1      : std_uLogic
"
)
)
*200 (Net
uid 5515,0
lang 11
decl (Decl
n "vga_hsync"
t "std_ulogic"
o 14
suid 69,0
)
declText (MLText
uid 5516,0
va (VaSet
isHidden 1
)
xt "1000,8000,15600,9200"
st "vga_hsync    : std_ulogic
"
)
)
*201 (PortIoOut
uid 5517,0
shape (CompositeShape
uid 5518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5519,0
sl 0
ro 270
xt "77500,31625,79000,32375"
)
(Line
uid 5520,0
sl 0
ro 270
xt "77000,32000,77500,32000"
pts [
"77000,32000"
"77500,32000"
]
)
]
)
tg (WTG
uid 5521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5522,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,31300,87400,32700"
st "vga_vsync"
blo "80000,32500"
tm "WireNameMgr"
)
s (Text
uid 5523,0
va (VaSet
)
xt "80000,32700,80000,32700"
blo "80000,32700"
tm "SignalTypeMgr"
)
)
)
*202 (Net
uid 5530,0
lang 11
decl (Decl
n "vga_vsync"
t "std_ulogic"
o 17
suid 70,0
)
declText (MLText
uid 5531,0
va (VaSet
isHidden 1
)
xt "1000,8000,15600,9200"
st "vga_vsync    : std_ulogic
"
)
)
*203 (PortIoOut
uid 5532,0
shape (CompositeShape
uid 5533,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5534,0
sl 0
ro 270
xt "77500,33625,79000,34375"
)
(Line
uid 5535,0
sl 0
ro 270
xt "77000,34000,77500,34000"
pts [
"77000,34000"
"77500,34000"
]
)
]
)
tg (WTG
uid 5536,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5537,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,33300,104200,34700"
st "vga_rgb : (vgaBitNb-1 DOWNTO 0)"
blo "80000,34500"
tm "WireNameMgr"
)
s (Text
uid 5538,0
va (VaSet
)
xt "80000,34700,80000,34700"
blo "80000,34700"
tm "SignalTypeMgr"
)
)
)
*204 (Net
uid 5560,0
lang 11
decl (Decl
n "vga_rgb"
t "std_ulogic_vector"
b "(vgaBitNb-1 DOWNTO 0)"
o 16
suid 72,0
)
declText (MLText
uid 5561,0
va (VaSet
isHidden 1
)
xt "1000,8000,32200,9200"
st "vga_rgb      : std_ulogic_vector(vgaBitNb-1 DOWNTO 0)
"
)
)
*205 (SaComponent
uid 5814,0
optionalChildren [
*206 (CptPort
uid 5742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,43625,37000,44375"
)
tg (CPTG
uid 5744,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5745,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,43300,41800,44700"
st "clock"
blo "38000,44500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*207 (CptPort
uid 5746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,45625,37000,46375"
)
tg (CPTG
uid 5748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5749,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,45300,42100,46700"
st "reset"
blo "38000,46500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*208 (CptPort
uid 5750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,25625,37000,26375"
)
tg (CPTG
uid 5752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5753,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,25300,43800,26700"
st "button1"
blo "38000,26500"
)
)
thePort (LogicalPort
decl (Decl
n "button1"
t "std_uLogic"
o 4
suid 4,0
)
)
)
*209 (CptPort
uid 5754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,27625,37000,28375"
)
tg (CPTG
uid 5756,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5757,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,27300,43800,28700"
st "button2"
blo "38000,28500"
)
)
thePort (LogicalPort
decl (Decl
n "button2"
t "std_uLogic"
o 5
suid 5,0
)
)
)
*210 (CptPort
uid 5758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5759,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,29625,37000,30375"
)
tg (CPTG
uid 5760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5761,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,29300,43800,30700"
st "button3"
blo "38000,30500"
)
)
thePort (LogicalPort
decl (Decl
n "button3"
t "std_uLogic"
o 6
suid 6,0
)
)
)
*211 (CptPort
uid 5762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,41625,37000,42375"
)
tg (CPTG
uid 5764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5765,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,41300,44700,42700"
st "testMode"
blo "38000,42500"
)
)
thePort (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 7
suid 11,0
)
)
)
*212 (CptPort
uid 5766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5767,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44625,21250,45375,22000"
)
tg (CPTG
uid 5768,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5769,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "44300,23000,45700,28600"
st "testOut"
ju 2
blo "45500,23000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 13
suid 12,0
)
)
)
*213 (CptPort
uid 5770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,39625,59750,40375"
)
tg (CPTG
uid 5772,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5773,0
va (VaSet
font "Verdana,12,0"
)
xt "52300,39300,58000,40700"
st "lcd_SCL"
ju 2
blo "58000,40500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lcd_SCL"
t "std_uLogic"
o 11
suid 13,0
)
)
)
*214 (CptPort
uid 5774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,41625,59750,42375"
)
tg (CPTG
uid 5776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5777,0
va (VaSet
font "Verdana,12,0"
)
xt "53400,41300,58000,42700"
st "lcd_SI"
ju 2
blo "58000,42500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lcd_SI"
t "std_uLogic"
o 12
suid 14,0
)
)
)
*215 (CptPort
uid 5778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,43625,59750,44375"
)
tg (CPTG
uid 5780,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5781,0
va (VaSet
font "Verdana,12,0"
)
xt "53100,43300,58000,44700"
st "lcd_A0"
ju 2
blo "58000,44500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lcd_A0"
t "std_uLogic"
o 8
suid 15,0
)
)
)
*216 (CptPort
uid 5782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,31625,37000,32375"
)
tg (CPTG
uid 5784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5785,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,31300,43800,32700"
st "button4"
blo "38000,32500"
)
)
thePort (LogicalPort
decl (Decl
n "button4"
t "std_uLogic"
o 1
suid 16,0
)
)
)
*217 (CptPort
uid 5786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,45625,59750,46375"
)
tg (CPTG
uid 5788,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5789,0
va (VaSet
font "Verdana,12,0"
)
xt "50800,45300,58000,46700"
st "lcd_RST_n"
ju 2
blo "58000,46500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lcd_RST_n"
t "std_uLogic"
o 10
suid 17,0
)
)
)
*218 (CptPort
uid 5790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,37625,59750,38375"
)
tg (CPTG
uid 5792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5793,0
va (VaSet
font "Verdana,12,0"
)
xt "50600,37300,58000,38700"
st "lcd_CS1_n"
ju 2
blo "58000,38500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lcd_CS1_n"
t "std_uLogic"
o 9
suid 18,0
)
)
)
*219 (CptPort
uid 5794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,25625,59750,26375"
)
tg (CPTG
uid 5796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5797,0
va (VaSet
font "Verdana,12,0"
)
xt "46100,25300,58000,26700"
st "vga_dataEnable"
ju 2
blo "58000,26500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "vga_dataEnable"
t "std_uLogic"
o 14
suid 19,0
)
)
)
*220 (CptPort
uid 5798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,27625,59750,28375"
)
tg (CPTG
uid 5800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5801,0
va (VaSet
font "Verdana,12,0"
)
xt "47100,27300,58000,28700"
st "vga_pixelClock"
ju 2
blo "58000,28500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "vga_pixelClock"
t "std_uLogic"
o 15
suid 20,0
)
)
)
*221 (CptPort
uid 5802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,29625,59750,30375"
)
tg (CPTG
uid 5804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5805,0
va (VaSet
font "Verdana,12,0"
)
xt "50500,29300,58000,30700"
st "vga_hsync"
ju 2
blo "58000,30500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "vga_hsync"
t "std_uLogic"
o 16
suid 21,0
)
)
)
*222 (CptPort
uid 5806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,31625,59750,32375"
)
tg (CPTG
uid 5808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5809,0
va (VaSet
font "Verdana,12,0"
)
xt "50600,31300,58000,32700"
st "vga_vsync"
ju 2
blo "58000,32500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "vga_vsync"
t "std_uLogic"
o 17
suid 22,0
)
)
)
*223 (CptPort
uid 5810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,33625,59750,34375"
)
tg (CPTG
uid 5812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5813,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,33300,58000,34700"
st "vga_rgb"
ju 2
blo "58000,34500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "vga_rgb"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 18
suid 23,0
)
)
)
]
shape (Rectangle
uid 5815,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "37000,22000,59000,48000"
)
oxt "15000,0,37000,26000"
ttg (MlTextGroup
uid 5816,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*224 (Text
uid 5817,0
va (VaSet
font "Verdana,9,1"
)
xt "37100,47700,41300,48900"
st "Display"
blo "37100,48700"
tm "BdLibraryNameMgr"
)
*225 (Text
uid 5818,0
va (VaSet
font "Verdana,9,1"
)
xt "37100,48900,45000,50100"
st "displayCircuit"
blo "37100,49900"
tm "CptNameMgr"
)
*226 (Text
uid 5819,0
va (VaSet
font "Verdana,9,1"
)
xt "37100,50100,38800,51300"
st "I0"
blo "37100,51100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5820,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5821,0
text (MLText
uid 5822,0
va (VaSet
font "Courier New,8,0"
)
xt "37000,51800,64500,55000"
st "clockFrequency  = clockFrequency     ( real     )  
lcdSpiFrequency = lcdSpiFrequency    ( real     )  
testLineNb      = testLineNb         ( positive )  
vgaBitNb        = vgaBitNb           ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lcdSpiFrequency"
type "real"
value "lcdSpiFrequency"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
(GiElement
name "vgaBitNb"
type "positive"
value "vgaBitNb"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*227 (Net
uid 5823,0
lang 11
decl (Decl
n "vga_de"
t "std_ulogic"
o 13
suid 74,0
)
declText (MLText
uid 5824,0
va (VaSet
isHidden 1
)
xt "1000,8000,14700,9200"
st "vga_de       : std_ulogic
"
)
)
*228 (Net
uid 5825,0
lang 11
decl (Decl
n "vga_pc"
t "std_ulogic"
o 15
suid 75,0
)
declText (MLText
uid 5826,0
va (VaSet
isHidden 1
)
xt "1000,8000,14700,9200"
st "vga_pc       : std_ulogic
"
)
)
*229 (Net
uid 5932,0
decl (Decl
n "out1"
t "std_uLogic"
o 27
suid 76,0
)
declText (MLText
uid 5933,0
va (VaSet
isHidden 1
)
xt "0,0,17800,1200"
st "SIGNAL out1         : std_uLogic
"
)
)
*230 (Net
uid 5938,0
decl (Decl
n "out2"
t "std_uLogic"
o 28
suid 77,0
)
declText (MLText
uid 5939,0
va (VaSet
isHidden 1
)
xt "0,0,17800,1200"
st "SIGNAL out2         : std_uLogic
"
)
)
*231 (Net
uid 5944,0
decl (Decl
n "out3"
t "std_uLogic"
o 29
suid 78,0
)
declText (MLText
uid 5945,0
va (VaSet
isHidden 1
)
xt "0,0,17800,1200"
st "SIGNAL out3         : std_uLogic
"
)
)
*232 (Net
uid 5950,0
decl (Decl
n "out4"
t "std_uLogic"
o 30
suid 79,0
)
declText (MLText
uid 5951,0
va (VaSet
isHidden 1
)
xt "0,0,17800,1200"
st "SIGNAL out4         : std_uLogic
"
)
)
*233 (Wire
uid 1317,0
shape (OrthoPolyLine
uid 1318,0
va (VaSet
vasetType 3
)
xt "-3000,63000,2000,63000"
pts [
"2000,63000"
"-3000,63000"
]
)
start &18
end &14
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
font "Verdana,12,0"
)
xt "-4000,61600,1700,63000"
st "reset_n"
blo "-4000,62800"
tm "WireNameMgr"
)
)
on &15
)
*234 (Wire
uid 1327,0
shape (OrthoPolyLine
uid 1328,0
va (VaSet
vasetType 3
)
xt "-3000,44000,36250,44000"
pts [
"36250,44000"
"-3000,44000"
]
)
start &206
end &13
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1332,0
va (VaSet
font "Verdana,12,0"
)
xt "-3000,42600,800,44000"
st "clock"
blo "-3000,43800"
tm "WireNameMgr"
)
)
on &1
)
*235 (Wire
uid 1625,0
shape (OrthoPolyLine
uid 1626,0
va (VaSet
vasetType 3
)
xt "24750,46000,36250,53000"
pts [
"36250,46000"
"28000,46000"
"28000,53000"
"24750,53000"
]
)
start &207
end &67
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1630,0
va (VaSet
font "Verdana,12,0"
)
xt "27000,44600,35600,46000"
st "resetSynch"
blo "27000,45800"
tm "WireNameMgr"
)
)
on &64
)
*236 (Wire
uid 2137,0
shape (OrthoPolyLine
uid 2138,0
va (VaSet
vasetType 3
)
xt "-3000,42000,36250,42000"
pts [
"36250,42000"
"-3000,42000"
]
)
start &211
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2142,0
va (VaSet
font "Verdana,12,0"
)
xt "-3000,40600,3700,42000"
st "testMode"
blo "-3000,41800"
tm "WireNameMgr"
)
)
on &24
)
*237 (Wire
uid 2161,0
optionalChildren [
*238 (Ripper
uid 5457,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-7999,-25999"
"-8999,-24999"
]
uid 5458,0
va (VaSet
vasetType 3
)
xt "-8999,-25999,-7999,-24999"
)
)
*239 (Ripper
uid 5469,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-11999,-25999"
"-12999,-24999"
]
uid 5470,0
va (VaSet
vasetType 3
)
xt "-12999,-25999,-11999,-24999"
)
)
*240 (Ripper
uid 5475,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-13999,-25999"
"-14999,-24999"
]
uid 5476,0
va (VaSet
vasetType 3
)
xt "-14999,-25999,-13999,-24999"
)
)
*241 (Ripper
uid 5463,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-9999,-25999"
"-10999,-24999"
]
uid 5464,0
va (VaSet
vasetType 3
)
xt "-10999,-25999,-9999,-24999"
)
)
]
shape (OrthoPolyLine
uid 2162,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-17000,-26000,-5000,-26000"
pts [
"-5000,-26000"
"-17000,-26000"
]
)
end &25
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2166,0
va (VaSet
font "Verdana,12,0"
)
xt "-15000,-27400,-7700,-26000"
st "buttons_n"
blo "-15000,-26200"
tm "WireNameMgr"
)
)
on &194
)
*242 (Wire
uid 2238,0
shape (OrthoPolyLine
uid 2239,0
va (VaSet
vasetType 3
)
xt "6000,-16000,11000,-16000"
pts [
"11000,-16000"
"6000,-16000"
]
)
start &29
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2245,0
va (VaSet
font "Verdana,12,0"
)
xt "6000,-17400,9800,-16000"
st "clock"
blo "6000,-16200"
tm "WireNameMgr"
)
)
on &1
)
*243 (Wire
uid 2246,0
shape (OrthoPolyLine
uid 2247,0
va (VaSet
vasetType 3
)
xt "6000,-14000,14000,-12000"
pts [
"14000,-14000"
"14000,-12000"
"6000,-12000"
]
)
start &31
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2253,0
va (VaSet
font "Verdana,12,0"
)
xt "6000,-13400,14600,-12000"
st "resetSynch"
blo "6000,-12200"
tm "WireNameMgr"
)
)
on &64
)
*244 (Wire
uid 2288,0
shape (OrthoPolyLine
uid 2289,0
va (VaSet
vasetType 3
)
xt "6000,-2000,14000,0"
pts [
"14000,-2000"
"14000,0"
"6000,0"
]
)
start &40
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2293,0
va (VaSet
font "Verdana,12,0"
)
xt "6000,-1400,14600,0"
st "resetSynch"
blo "6000,-200"
tm "WireNameMgr"
)
)
on &64
)
*245 (Wire
uid 2294,0
shape (OrthoPolyLine
uid 2295,0
va (VaSet
vasetType 3
)
xt "6000,-4000,11000,-4000"
pts [
"11000,-4000"
"6000,-4000"
]
)
start &38
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2299,0
va (VaSet
font "Verdana,12,0"
)
xt "6000,-5400,9800,-4000"
st "clock"
blo "6000,-4200"
tm "WireNameMgr"
)
)
on &1
)
*246 (Wire
uid 2302,0
shape (OrthoPolyLine
uid 2303,0
va (VaSet
vasetType 3
)
xt "17000,-8000,36250,28000"
pts [
"17000,-8000"
"31000,-8000"
"31000,28000"
"36250,28000"
]
)
start &41
end &209
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2305,0
va (VaSet
font "Verdana,12,0"
)
xt "19000,-9400,29300,-8000"
st "button2Synch"
blo "19000,-8200"
tm "WireNameMgr"
)
)
on &196
)
*247 (Wire
uid 2332,0
shape (OrthoPolyLine
uid 2333,0
va (VaSet
vasetType 3
)
xt "6000,10000,14000,12000"
pts [
"14000,10000"
"14000,12000"
"6000,12000"
]
)
start &49
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2337,0
va (VaSet
font "Verdana,12,0"
)
xt "6000,10600,14600,12000"
st "resetSynch"
blo "6000,11800"
tm "WireNameMgr"
)
)
on &64
)
*248 (Wire
uid 2338,0
shape (OrthoPolyLine
uid 2339,0
va (VaSet
vasetType 3
)
xt "6000,8000,11000,8000"
pts [
"11000,8000"
"6000,8000"
]
)
start &47
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2343,0
va (VaSet
font "Verdana,12,0"
)
xt "6000,6600,9800,8000"
st "clock"
blo "6000,7800"
tm "WireNameMgr"
)
)
on &1
)
*249 (Wire
uid 2346,0
shape (OrthoPolyLine
uid 2347,0
va (VaSet
vasetType 3
)
xt "17000,4000,36250,30000"
pts [
"17000,4000"
"29000,4000"
"29000,30000"
"36250,30000"
]
)
start &50
end &210
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2349,0
va (VaSet
font "Verdana,12,0"
)
xt "19000,2600,29300,4000"
st "button3Synch"
blo "19000,3800"
tm "WireNameMgr"
)
)
on &197
)
*250 (Wire
uid 2499,0
shape (OrthoPolyLine
uid 2500,0
va (VaSet
vasetType 3
)
xt "5000,57000,10000,57000"
pts [
"10000,57000"
"5000,57000"
]
)
start &57
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2504,0
va (VaSet
font "Verdana,12,0"
)
xt "5000,55600,8800,57000"
st "clock"
blo "5000,56800"
tm "WireNameMgr"
)
)
on &1
)
*251 (Wire
uid 2517,0
shape (OrthoPolyLine
uid 2518,0
va (VaSet
vasetType 3
)
xt "7750,59000,13000,63000"
pts [
"7750,63000"
"13000,63000"
"13000,59000"
]
)
start &19
end &59
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2520,0
va (VaSet
font "Verdana,12,0"
)
xt "9000,61600,13100,63000"
st "reset"
blo "9000,62800"
tm "WireNameMgr"
)
)
on &16
)
*252 (Wire
uid 2598,0
shape (OrthoPolyLine
uid 2599,0
va (VaSet
vasetType 3
)
xt "16000,53000,19000,53000"
pts [
"16000,53000"
"19000,53000"
]
)
start &60
end &66
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 2600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2601,0
va (VaSet
font "Verdana,12,0"
)
xt "13000,51600,23200,53000"
st "resetSynch_n"
blo "13000,52800"
tm "WireNameMgr"
)
)
on &72
)
*253 (Wire
uid 2680,0
shape (OrthoPolyLine
uid 2681,0
va (VaSet
vasetType 3
)
xt "60000,-70000,77000,-70000"
pts [
"60000,-70000"
"77000,-70000"
]
)
start &109
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2685,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,-71400,77000,-70000"
st "LED1"
blo "73000,-70200"
tm "WireNameMgr"
)
)
on &74
)
*254 (Wire
uid 2695,0
shape (OrthoPolyLine
uid 2696,0
va (VaSet
vasetType 3
)
xt "60000,-62000,77000,-62000"
pts [
"60000,-62000"
"77000,-62000"
]
)
start &103
end &75
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2700,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,-63400,77000,-62000"
st "LED2"
blo "73000,-62200"
tm "WireNameMgr"
)
)
on &76
)
*255 (Wire
uid 2786,0
optionalChildren [
*256 (Ripper
uid 3801,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-48982"
"46000,-49982"
]
uid 3802,0
va (VaSet
vasetType 3
)
xt "45000,-49982,46000,-48982"
)
)
*257 (Ripper
uid 3807,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-40982"
"46000,-41982"
]
uid 3808,0
va (VaSet
vasetType 3
)
xt "45000,-41982,46000,-40982"
)
)
*258 (Ripper
uid 3813,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-32982"
"46000,-33982"
]
uid 3814,0
va (VaSet
vasetType 3
)
xt "45000,-33982,46000,-32982"
)
)
*259 (Ripper
uid 3819,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-24982"
"46000,-25982"
]
uid 3820,0
va (VaSet
vasetType 3
)
xt "45000,-25982,46000,-24982"
)
)
*260 (Ripper
uid 3825,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-16982"
"46000,-17982"
]
uid 3826,0
va (VaSet
vasetType 3
)
xt "45000,-17982,46000,-16982"
)
)
*261 (Ripper
uid 3831,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-8982"
"46000,-9982"
]
uid 3832,0
va (VaSet
vasetType 3
)
xt "45000,-9982,46000,-8982"
)
)
*262 (Ripper
uid 3837,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-982"
"46000,-1982"
]
uid 3838,0
va (VaSet
vasetType 3
)
xt "45000,-1982,46000,-982"
)
)
*263 (Ripper
uid 3843,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,7000"
"46000,6000"
]
uid 3844,0
va (VaSet
vasetType 3
)
xt "45000,6000,46000,7000"
)
)
*264 (Ripper
uid 3935,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-68982"
"46000,-69982"
]
uid 3936,0
va (VaSet
vasetType 3
)
xt "45000,-69982,46000,-68982"
)
)
*265 (Ripper
uid 3941,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-60982"
"46000,-61982"
]
uid 3942,0
va (VaSet
vasetType 3
)
xt "45000,-61982,46000,-60982"
)
)
]
shape (OrthoPolyLine
uid 2787,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,-74000,45000,21250"
pts [
"45000,21250"
"45000,-74000"
]
)
start &212
sat 32
eat 16
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 2790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2791,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "43600,14450,45000,20050"
st "testOut"
blo "44800,20050"
tm "WireNameMgr"
)
)
on &77
)
*266 (Wire
uid 3288,0
optionalChildren [
*267 (Ripper
uid 3849,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-51000"
"68000,-50000"
]
uid 3850,0
va (VaSet
vasetType 3
)
xt "68000,-51000,69000,-50000"
)
)
*268 (Ripper
uid 3855,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-43000"
"68000,-42000"
]
uid 3856,0
va (VaSet
vasetType 3
)
xt "68000,-43000,69000,-42000"
)
)
*269 (Ripper
uid 3861,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-35000"
"68000,-34000"
]
uid 3862,0
va (VaSet
vasetType 3
)
xt "68000,-35000,69000,-34000"
)
)
*270 (Ripper
uid 3867,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-27000"
"68000,-26000"
]
uid 3868,0
va (VaSet
vasetType 3
)
xt "68000,-27000,69000,-26000"
)
)
*271 (Ripper
uid 3873,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-19000"
"68000,-18000"
]
uid 3874,0
va (VaSet
vasetType 3
)
xt "68000,-19000,69000,-18000"
)
)
*272 (Ripper
uid 3879,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-11000"
"68000,-10000"
]
uid 3880,0
va (VaSet
vasetType 3
)
xt "68000,-11000,69000,-10000"
)
)
*273 (Ripper
uid 3885,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-3000"
"68000,-2000"
]
uid 3886,0
va (VaSet
vasetType 3
)
xt "68000,-3000,69000,-2000"
)
)
*274 (Ripper
uid 3891,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,5000"
"68000,6000"
]
uid 3892,0
va (VaSet
vasetType 3
)
xt "68000,5000,69000,6000"
)
)
]
shape (OrthoPolyLine
uid 3289,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69000,-54000,77000,10000"
pts [
"69000,10000"
"69000,-54000"
"77000,-54000"
]
)
end &99
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3295,0
va (VaSet
font "Verdana,12,0"
)
xt "72000,-55400,77500,-54000"
st "LEDs_n"
blo "72000,-54200"
tm "WireNameMgr"
)
)
on &100
)
*275 (Wire
uid 3797,0
shape (OrthoPolyLine
uid 3798,0
va (VaSet
vasetType 3
)
xt "46000,-50000,55000,-49982"
pts [
"55000,-50000"
"52000,-50000"
"52000,-49982"
"46000,-49982"
]
)
start &145
end &256
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3800,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-51400,56200,-50000"
st "testOut(1)"
blo "48000,-50200"
tm "WireNameMgr"
)
)
on &77
)
*276 (Wire
uid 3803,0
shape (OrthoPolyLine
uid 3804,0
va (VaSet
vasetType 3
)
xt "46000,-42000,55000,-41982"
pts [
"55000,-42000"
"52000,-42000"
"52000,-41982"
"46000,-41982"
]
)
start &151
end &257
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3806,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-43400,56200,-42000"
st "testOut(2)"
blo "48000,-42200"
tm "WireNameMgr"
)
)
on &77
)
*277 (Wire
uid 3809,0
shape (OrthoPolyLine
uid 3810,0
va (VaSet
vasetType 3
)
xt "46000,-34000,55000,-33982"
pts [
"55000,-34000"
"52000,-34000"
"52000,-33982"
"46000,-33982"
]
)
start &157
end &258
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3812,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-35400,56200,-34000"
st "testOut(3)"
blo "48000,-34200"
tm "WireNameMgr"
)
)
on &77
)
*278 (Wire
uid 3815,0
shape (OrthoPolyLine
uid 3816,0
va (VaSet
vasetType 3
)
xt "46000,-26000,55000,-25982"
pts [
"55000,-26000"
"52000,-26000"
"52000,-25982"
"46000,-25982"
]
)
start &163
end &259
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3818,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-27400,56200,-26000"
st "testOut(4)"
blo "48000,-26200"
tm "WireNameMgr"
)
)
on &77
)
*279 (Wire
uid 3821,0
shape (OrthoPolyLine
uid 3822,0
va (VaSet
vasetType 3
)
xt "46000,-18000,55000,-17982"
pts [
"55000,-18000"
"52000,-18000"
"52000,-17982"
"46000,-17982"
]
)
start &169
end &260
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3824,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-19400,56200,-18000"
st "testOut(5)"
blo "48000,-18200"
tm "WireNameMgr"
)
)
on &77
)
*280 (Wire
uid 3827,0
shape (OrthoPolyLine
uid 3828,0
va (VaSet
vasetType 3
)
xt "46000,-10000,55000,-9982"
pts [
"55000,-10000"
"52000,-10000"
"52000,-9982"
"46000,-9982"
]
)
start &175
end &261
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3830,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-11400,56200,-10000"
st "testOut(6)"
blo "48000,-10200"
tm "WireNameMgr"
)
)
on &77
)
*281 (Wire
uid 3833,0
shape (OrthoPolyLine
uid 3834,0
va (VaSet
vasetType 3
)
xt "46000,-2000,55000,-1982"
pts [
"55000,-2000"
"52000,-2000"
"52000,-1982"
"46000,-1982"
]
)
start &181
end &262
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3836,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-3400,56200,-2000"
st "testOut(7)"
blo "48000,-2200"
tm "WireNameMgr"
)
)
on &77
)
*282 (Wire
uid 3839,0
shape (OrthoPolyLine
uid 3840,0
va (VaSet
vasetType 3
)
xt "46000,6000,55000,6000"
pts [
"55000,6000"
"46000,6000"
]
)
start &187
end &263
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3842,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,4600,56200,6000"
st "testOut(8)"
blo "48000,5800"
tm "WireNameMgr"
)
)
on &77
)
*283 (Wire
uid 3845,0
shape (OrthoPolyLine
uid 3846,0
va (VaSet
vasetType 3
)
xt "60000,-50000,68000,-50000"
pts [
"60000,-50000"
"68000,-50000"
]
)
start &146
end &267
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3848,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-51400,69050,-50000"
st "LEDs_n(1)"
blo "61750,-50200"
tm "WireNameMgr"
)
)
on &100
)
*284 (Wire
uid 3851,0
shape (OrthoPolyLine
uid 3852,0
va (VaSet
vasetType 3
)
xt "60000,-42000,68000,-42000"
pts [
"60000,-42000"
"68000,-42000"
]
)
start &152
end &268
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3854,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-43400,69050,-42000"
st "LEDs_n(2)"
blo "61750,-42200"
tm "WireNameMgr"
)
)
on &100
)
*285 (Wire
uid 3857,0
shape (OrthoPolyLine
uid 3858,0
va (VaSet
vasetType 3
)
xt "60000,-34000,68000,-34000"
pts [
"60000,-34000"
"68000,-34000"
]
)
start &158
end &269
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3860,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-35400,69050,-34000"
st "LEDs_n(3)"
blo "61750,-34200"
tm "WireNameMgr"
)
)
on &100
)
*286 (Wire
uid 3863,0
shape (OrthoPolyLine
uid 3864,0
va (VaSet
vasetType 3
)
xt "60000,-26000,68000,-26000"
pts [
"60000,-26000"
"68000,-26000"
]
)
start &164
end &270
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3866,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-27400,69050,-26000"
st "LEDs_n(4)"
blo "61750,-26200"
tm "WireNameMgr"
)
)
on &100
)
*287 (Wire
uid 3869,0
shape (OrthoPolyLine
uid 3870,0
va (VaSet
vasetType 3
)
xt "60000,-18000,68000,-18000"
pts [
"60000,-18000"
"68000,-18000"
]
)
start &170
end &271
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3872,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-19400,69050,-18000"
st "LEDs_n(5)"
blo "61750,-18200"
tm "WireNameMgr"
)
)
on &100
)
*288 (Wire
uid 3875,0
shape (OrthoPolyLine
uid 3876,0
va (VaSet
vasetType 3
)
xt "60000,-10000,68000,-10000"
pts [
"60000,-10000"
"68000,-10000"
]
)
start &176
end &272
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3878,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-11400,69050,-10000"
st "LEDs_n(6)"
blo "61750,-10200"
tm "WireNameMgr"
)
)
on &100
)
*289 (Wire
uid 3881,0
shape (OrthoPolyLine
uid 3882,0
va (VaSet
vasetType 3
)
xt "60000,-2000,68000,-2000"
pts [
"60000,-2000"
"68000,-2000"
]
)
start &182
end &273
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3884,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-3400,69050,-2000"
st "LEDs_n(7)"
blo "61750,-2200"
tm "WireNameMgr"
)
)
on &100
)
*290 (Wire
uid 3887,0
shape (OrthoPolyLine
uid 3888,0
va (VaSet
vasetType 3
)
xt "60000,6000,68000,6000"
pts [
"60000,6000"
"68000,6000"
]
)
start &188
end &274
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3890,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,4600,69050,6000"
st "LEDs_n(8)"
blo "61750,5800"
tm "WireNameMgr"
)
)
on &100
)
*291 (Wire
uid 3931,0
shape (OrthoPolyLine
uid 3932,0
va (VaSet
vasetType 3
)
xt "46000,-70000,55000,-69982"
pts [
"55000,-70000"
"52000,-70000"
"52000,-69982"
"46000,-69982"
]
)
start &108
end &264
sat 32
eat 32
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3934,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-71400,56200,-70000"
st "testOut(9)"
blo "48000,-70200"
tm "WireNameMgr"
)
)
on &77
)
*292 (Wire
uid 3937,0
shape (OrthoPolyLine
uid 3938,0
va (VaSet
vasetType 3
)
xt "46000,-62000,55000,-61982"
pts [
"55000,-62000"
"52000,-62000"
"52000,-61982"
"46000,-61982"
]
)
start &102
end &265
sat 32
eat 32
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3940,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-63400,57000,-62000"
st "testOut(10)"
blo "48000,-62200"
tm "WireNameMgr"
)
)
on &77
)
*293 (Wire
uid 4342,0
shape (OrthoPolyLine
uid 4343,0
va (VaSet
vasetType 3
)
xt "6000,22000,14000,24000"
pts [
"14000,22000"
"14000,24000"
"6000,24000"
]
)
start &129
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4347,0
va (VaSet
font "Verdana,12,0"
)
xt "6000,22600,14600,24000"
st "resetSynch"
blo "6000,23800"
tm "WireNameMgr"
)
)
on &64
)
*294 (Wire
uid 4348,0
shape (OrthoPolyLine
uid 4349,0
va (VaSet
vasetType 3
)
xt "6000,20000,11000,20000"
pts [
"11000,20000"
"6000,20000"
]
)
start &127
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4353,0
va (VaSet
font "Verdana,12,0"
)
xt "6000,18600,9800,20000"
st "clock"
blo "6000,19800"
tm "WireNameMgr"
)
)
on &1
)
*295 (Wire
uid 4450,0
shape (OrthoPolyLine
uid 4451,0
va (VaSet
vasetType 3
)
xt "17000,16000,36250,32000"
pts [
"17000,16000"
"27000,16000"
"27000,32000"
"36250,32000"
]
)
start &130
end &216
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4453,0
va (VaSet
font "Verdana,12,0"
)
xt "19000,14600,29300,16000"
st "button4Synch"
blo "19000,15800"
tm "WireNameMgr"
)
)
on &198
)
*296 (Wire
uid 4464,0
shape (OrthoPolyLine
uid 4465,0
va (VaSet
vasetType 3
)
xt "59750,38000,77000,38000"
pts [
"59750,38000"
"77000,38000"
]
)
start &218
end &134
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4469,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,36600,76200,38000"
st "LCD_CS1_n"
blo "68000,37800"
tm "WireNameMgr"
)
)
on &142
)
*297 (Wire
uid 4472,0
shape (OrthoPolyLine
uid 4473,0
va (VaSet
vasetType 3
)
xt "59750,40000,77000,40000"
pts [
"59750,40000"
"77000,40000"
]
)
start &213
end &135
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4477,0
va (VaSet
font "Verdana,12,0"
)
xt "70000,38600,76500,40000"
st "LCD_SCL"
blo "70000,39800"
tm "WireNameMgr"
)
)
on &139
)
*298 (Wire
uid 4480,0
shape (OrthoPolyLine
uid 4481,0
va (VaSet
vasetType 3
)
xt "59750,42000,77000,42000"
pts [
"59750,42000"
"77000,42000"
]
)
start &214
end &136
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4485,0
va (VaSet
font "Verdana,12,0"
)
xt "70000,40600,75400,42000"
st "LCD_SI"
blo "70000,41800"
tm "WireNameMgr"
)
)
on &140
)
*299 (Wire
uid 4488,0
shape (OrthoPolyLine
uid 4489,0
va (VaSet
vasetType 3
)
xt "59750,44000,77000,44000"
pts [
"59750,44000"
"77000,44000"
]
)
start &215
end &137
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4493,0
va (VaSet
font "Verdana,12,0"
)
xt "70000,42600,75700,44000"
st "LCD_A0"
blo "70000,43800"
tm "WireNameMgr"
)
)
on &141
)
*300 (Wire
uid 4496,0
shape (OrthoPolyLine
uid 4497,0
va (VaSet
vasetType 3
)
xt "59750,46000,77000,46000"
pts [
"59750,46000"
"77000,46000"
]
)
start &217
end &138
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4501,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,44600,76000,46000"
st "LCD_RST_n"
blo "68000,45800"
tm "WireNameMgr"
)
)
on &143
)
*301 (Wire
uid 5409,0
shape (OrthoPolyLine
uid 5410,0
va (VaSet
vasetType 3
)
xt "59750,26000,77000,26000"
pts [
"59750,26000"
"77000,26000"
]
)
start &219
end &54
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5414,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,24600,76500,26000"
st "vga_de"
blo "71000,25800"
tm "WireNameMgr"
)
)
on &227
)
*302 (Wire
uid 5424,0
shape (OrthoPolyLine
uid 5425,0
va (VaSet
vasetType 3
)
xt "59750,28000,77000,28000"
pts [
"59750,28000"
"77000,28000"
]
)
start &220
end &192
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5429,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,26600,76300,28000"
st "vga_pc"
blo "71000,27800"
tm "WireNameMgr"
)
)
on &228
)
*303 (Wire
uid 5437,0
shape (OrthoPolyLine
uid 5438,0
va (VaSet
vasetType 3
)
xt "59750,30000,77000,30000"
pts [
"59750,30000"
"77000,30000"
]
)
start &221
end &193
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5442,0
va (VaSet
font "Verdana,12,0"
)
xt "69000,28600,76500,30000"
st "vga_hsync"
blo "69000,29800"
tm "WireNameMgr"
)
)
on &200
)
*304 (Wire
uid 5453,0
shape (OrthoPolyLine
uid 5454,0
va (VaSet
vasetType 3
)
xt "-8999,-24999,3000,-20000"
pts [
"-8999,-24999"
"-8999,-20000"
"3000,-20000"
]
)
start &238
end &79
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5456,0
va (VaSet
font "Verdana,12,0"
)
xt "-8000,-21400,1900,-20000"
st "buttons_n(0)"
blo "-8000,-20200"
tm "WireNameMgr"
)
)
on &194
)
*305 (Wire
uid 5459,0
shape (OrthoPolyLine
uid 5460,0
va (VaSet
vasetType 3
)
xt "-10999,-24999,3000,-8000"
pts [
"-10999,-24999"
"-10999,-8000"
"3000,-8000"
]
)
start &241
end &93
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5462,0
va (VaSet
font "Verdana,12,0"
)
xt "-8000,-9400,1900,-8000"
st "buttons_n(1)"
blo "-8000,-8200"
tm "WireNameMgr"
)
)
on &194
)
*306 (Wire
uid 5465,0
shape (OrthoPolyLine
uid 5466,0
va (VaSet
vasetType 3
)
xt "-12999,-24999,3000,4000"
pts [
"-12999,-24999"
"-12999,4000"
"3000,4000"
]
)
start &239
end &86
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5468,0
va (VaSet
font "Verdana,12,0"
)
xt "-8000,2600,1900,4000"
st "buttons_n(2)"
blo "-8000,3800"
tm "WireNameMgr"
)
)
on &194
)
*307 (Wire
uid 5471,0
shape (OrthoPolyLine
uid 5472,0
va (VaSet
vasetType 3
)
xt "-14999,-24999,3000,16000"
pts [
"-14999,-24999"
"-14999,16000"
"3000,16000"
]
)
start &240
end &119
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5474,0
va (VaSet
font "Verdana,12,0"
)
xt "-8000,14600,1900,16000"
st "buttons_n(3)"
blo "-8000,15800"
tm "WireNameMgr"
)
)
on &194
)
*308 (Wire
uid 5479,0
shape (OrthoPolyLine
uid 5480,0
va (VaSet
vasetType 3
)
xt "17000,-20000,36250,26000"
pts [
"17000,-20000"
"33000,-20000"
"33000,26000"
"36250,26000"
]
)
start &32
end &208
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5486,0
va (VaSet
font "Verdana,12,0"
)
xt "19000,-21400,29300,-20000"
st "button1Synch"
blo "19000,-20200"
tm "WireNameMgr"
)
)
on &195
)
*309 (Wire
uid 5497,0
shape (OrthoPolyLine
uid 5498,0
va (VaSet
vasetType 3
)
xt "5000,52000,10000,53000"
pts [
"5000,52000"
"5000,53000"
"10000,53000"
]
)
start &114
end &56
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5499,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5500,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3600,48800,5000,54000"
st "logic_1"
blo "4800,54000"
tm "WireNameMgr"
)
s (Text
uid 5884,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "5000,54000,5000,54000"
blo "5000,54000"
tm "SignalTypeMgr"
)
)
on &199
)
*310 (Wire
uid 5524,0
shape (OrthoPolyLine
uid 5525,0
va (VaSet
vasetType 3
)
xt "59750,32000,77000,32000"
pts [
"59750,32000"
"77000,32000"
]
)
start &222
end &201
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5529,0
va (VaSet
font "Verdana,12,0"
)
xt "69000,30600,76400,32000"
st "vga_vsync"
blo "69000,31800"
tm "WireNameMgr"
)
)
on &202
)
*311 (Wire
uid 5539,0
shape (OrthoPolyLine
uid 5540,0
va (VaSet
vasetType 3
)
xt "59750,34000,77000,34000"
pts [
"59750,34000"
"77000,34000"
]
)
start &223
end &203
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5544,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,32600,77000,34000"
st "vga_rgb"
blo "71000,33800"
tm "WireNameMgr"
)
)
on &204
)
*312 (Wire
uid 5934,0
shape (OrthoPolyLine
uid 5935,0
va (VaSet
vasetType 3
)
xt "8750,-20000,11000,-20000"
pts [
"8750,-20000"
"11000,-20000"
]
)
start &80
end &28
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5936,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5937,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "10750,-21400,14450,-20000"
st "out1"
blo "10750,-20200"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "10750,-20000,10750,-20000"
blo "10750,-20000"
tm "SignalTypeMgr"
)
)
on &229
)
*313 (Wire
uid 5940,0
shape (OrthoPolyLine
uid 5941,0
va (VaSet
vasetType 3
)
xt "8750,-8000,11000,-8000"
pts [
"8750,-8000"
"11000,-8000"
]
)
start &94
end &37
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5942,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5943,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "10750,-9400,14450,-8000"
st "out2"
blo "10750,-8200"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "10750,-8000,10750,-8000"
blo "10750,-8000"
tm "SignalTypeMgr"
)
)
on &230
)
*314 (Wire
uid 5946,0
shape (OrthoPolyLine
uid 5947,0
va (VaSet
vasetType 3
)
xt "8750,4000,11000,4000"
pts [
"8750,4000"
"11000,4000"
]
)
start &87
end &46
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5948,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5949,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "10750,2600,14450,4000"
st "out3"
blo "10750,3800"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "10750,4000,10750,4000"
blo "10750,4000"
tm "SignalTypeMgr"
)
)
on &231
)
*315 (Wire
uid 5952,0
shape (OrthoPolyLine
uid 5953,0
va (VaSet
vasetType 3
)
xt "8750,16000,11000,16000"
pts [
"8750,16000"
"11000,16000"
]
)
start &120
end &126
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5954,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5955,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "10750,14600,14450,16000"
st "out4"
blo "10750,15800"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "10750,16000,10750,16000"
blo "10750,16000"
tm "SignalTypeMgr"
)
)
on &232
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *316 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*317 (Text
uid 1297,0
va (VaSet
font "Verdana,8,1"
)
xt "-6000,-72000,900,-71000"
st "Package List"
blo "-6000,-71200"
)
*318 (MLText
uid 1298,0
va (VaSet
)
xt "-6000,-71000,11500,-65000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*319 (Text
uid 191,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*320 (Text
uid 192,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*321 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*322 (Text
uid 194,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*323 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*324 (Text
uid 196,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*325 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "344,41,2080,1377"
viewArea "-25675,-20300,46709,37684"
cachedDiagramExtent "-45800,-116400,104200,68000"
pageSetupInfo (PageSetupInfo
ptrCmd "PR_FOLLOWME,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
landscape 0
numCopies 2
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 50
useAdjustTo 0
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,-80000"
lastUid 5963,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*326 (Text
va (VaSet
)
xt "1500,2550,6100,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*327 (Text
va (VaSet
)
xt "1500,3750,5600,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*328 (Text
va (VaSet
)
xt "1500,4950,2700,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*329 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*330 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*331 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*332 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*333 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*334 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*335 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*336 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*337 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*338 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*339 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*340 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*341 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*342 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,18500,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*343 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*344 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,11000,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*345 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*346 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-6000,-64000,1000,-63000"
st "Declarations"
blo "-6000,-63200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-6000,-62800,-2600,-61800"
st "Ports:"
blo "-6000,-62000"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-6000,-63000,-1200,-62000"
st "Pre User:"
blo "-6000,-62200"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-4000,-62000,20300,-58400"
st "constant clockFrequency: real := 66.0E6;
constant lcdSpiFrequency: real := 10.0E6;
constant testLineNb: positive := 10;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-6000,-62800,3000,-61800"
st "Diagram Signals:"
blo "-6000,-62000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-6000,-62800,0,-61800"
st "Post User:"
blo "-6000,-62000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-4000,-48400,-4000,-48400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 79,0
usingSuid 1
emptyRow *347 (LEmptyRow
)
uid 3465,0
optionalChildren [
*348 (RefLabelRowHdr
)
*349 (TitleRowHdr
)
*350 (FilterRowHdr
)
*351 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*352 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*353 (GroupColHdr
tm "GroupColHdrMgr"
)
*354 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*355 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*356 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*357 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*358 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*359 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*360 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
uid 3398,0
)
*361 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_ulogic"
o 3
suid 2,0
)
)
uid 3400,0
)
*362 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 23
suid 3,0
)
)
uid 3402,0
)
*363 (LeafLogPort
port (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 4
suid 4,0
)
)
uid 3404,0
)
*364 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 24
suid 13,0
)
)
uid 3422,0
)
*365 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 25
suid 15,0
)
)
uid 3426,0
)
*366 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED1"
t "std_uLogic"
o 10
suid 17,0
)
)
uid 3430,0
)
*367 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED2"
t "std_ulogic"
o 11
suid 18,0
)
)
uid 3432,0
)
*368 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 26
suid 19,0
)
)
uid 3434,0
)
*369 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LEDs_n"
t "std_ulogic_vector"
b "(1 DOWNTO ledNb)"
o 12
suid 34,0
)
)
uid 3943,0
)
*370 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_SCL"
t "std_uLogic"
o 8
suid 49,0
)
)
uid 4549,0
)
*371 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_SI"
t "std_uLogic"
o 9
suid 50,0
)
)
uid 4551,0
)
*372 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_A0"
t "std_uLogic"
o 5
suid 51,0
)
)
uid 4553,0
)
*373 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_CS1_n"
t "std_uLogic"
o 6
suid 53,0
)
)
uid 4691,0
)
*374 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_RST_n"
t "std_uLogic"
o 7
suid 54,0
)
)
uid 4693,0
)
*375 (LeafLogPort
port (LogicalPort
decl (Decl
n "buttons_n"
t "std_ulogic_vector"
b "(buttonNb-1 DOWNTO 0)"
o 1
suid 60,0
)
)
uid 5451,0
)
*376 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button1Synch"
t "std_uLogic"
o 18
suid 61,0
)
)
uid 5501,0
)
*377 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button2Synch"
t "std_uLogic"
o 19
suid 63,0
)
)
uid 5503,0
)
*378 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button3Synch"
t "std_uLogic"
o 20
suid 64,0
)
)
uid 5505,0
)
*379 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button4Synch"
t "std_uLogic"
o 21
suid 65,0
)
)
uid 5507,0
)
*380 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 22
suid 66,0
)
)
uid 5509,0
)
*381 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_hsync"
t "std_ulogic"
o 14
suid 69,0
)
)
uid 5566,0
)
*382 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_vsync"
t "std_ulogic"
o 17
suid 70,0
)
)
uid 5568,0
)
*383 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_rgb"
t "std_ulogic_vector"
b "(vgaBitNb-1 DOWNTO 0)"
o 16
suid 72,0
)
)
uid 5570,0
)
*384 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_de"
t "std_ulogic"
o 13
suid 74,0
)
)
uid 5827,0
)
*385 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_pc"
t "std_ulogic"
o 15
suid 75,0
)
)
uid 5829,0
)
*386 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 27
suid 76,0
)
)
uid 5956,0
)
*387 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out2"
t "std_uLogic"
o 28
suid 77,0
)
)
uid 5958,0
)
*388 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out3"
t "std_uLogic"
o 29
suid 78,0
)
)
uid 5960,0
)
*389 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out4"
t "std_uLogic"
o 30
suid 79,0
)
)
uid 5962,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3478,0
optionalChildren [
*390 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *391 (MRCItem
litem &347
pos 30
dimension 20
)
uid 3480,0
optionalChildren [
*392 (MRCItem
litem &348
pos 0
dimension 20
uid 3481,0
)
*393 (MRCItem
litem &349
pos 1
dimension 23
uid 3482,0
)
*394 (MRCItem
litem &350
pos 2
hidden 1
dimension 20
uid 3483,0
)
*395 (MRCItem
litem &360
pos 0
dimension 20
uid 3399,0
)
*396 (MRCItem
litem &361
pos 1
dimension 20
uid 3401,0
)
*397 (MRCItem
litem &362
pos 11
dimension 20
uid 3403,0
)
*398 (MRCItem
litem &363
pos 2
dimension 20
uid 3405,0
)
*399 (MRCItem
litem &364
pos 12
dimension 20
uid 3423,0
)
*400 (MRCItem
litem &365
pos 13
dimension 20
uid 3427,0
)
*401 (MRCItem
litem &366
pos 3
dimension 20
uid 3431,0
)
*402 (MRCItem
litem &367
pos 4
dimension 20
uid 3433,0
)
*403 (MRCItem
litem &368
pos 14
dimension 20
uid 3435,0
)
*404 (MRCItem
litem &369
pos 5
dimension 20
uid 3944,0
)
*405 (MRCItem
litem &370
pos 6
dimension 20
uid 4550,0
)
*406 (MRCItem
litem &371
pos 7
dimension 20
uid 4552,0
)
*407 (MRCItem
litem &372
pos 8
dimension 20
uid 4554,0
)
*408 (MRCItem
litem &373
pos 9
dimension 20
uid 4692,0
)
*409 (MRCItem
litem &374
pos 10
dimension 20
uid 4694,0
)
*410 (MRCItem
litem &375
pos 15
dimension 20
uid 5452,0
)
*411 (MRCItem
litem &376
pos 16
dimension 20
uid 5502,0
)
*412 (MRCItem
litem &377
pos 17
dimension 20
uid 5504,0
)
*413 (MRCItem
litem &378
pos 18
dimension 20
uid 5506,0
)
*414 (MRCItem
litem &379
pos 19
dimension 20
uid 5508,0
)
*415 (MRCItem
litem &380
pos 20
dimension 20
uid 5510,0
)
*416 (MRCItem
litem &381
pos 21
dimension 20
uid 5567,0
)
*417 (MRCItem
litem &382
pos 22
dimension 20
uid 5569,0
)
*418 (MRCItem
litem &383
pos 23
dimension 20
uid 5571,0
)
*419 (MRCItem
litem &384
pos 24
dimension 20
uid 5828,0
)
*420 (MRCItem
litem &385
pos 25
dimension 20
uid 5830,0
)
*421 (MRCItem
litem &386
pos 26
dimension 20
uid 5957,0
)
*422 (MRCItem
litem &387
pos 27
dimension 20
uid 5959,0
)
*423 (MRCItem
litem &388
pos 28
dimension 20
uid 5961,0
)
*424 (MRCItem
litem &389
pos 29
dimension 20
uid 5963,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3484,0
optionalChildren [
*425 (MRCItem
litem &351
pos 0
dimension 20
uid 3485,0
)
*426 (MRCItem
litem &353
pos 1
dimension 50
uid 3486,0
)
*427 (MRCItem
litem &354
pos 2
dimension 100
uid 3487,0
)
*428 (MRCItem
litem &355
pos 3
dimension 50
uid 3488,0
)
*429 (MRCItem
litem &356
pos 4
dimension 100
uid 3489,0
)
*430 (MRCItem
litem &357
pos 5
dimension 100
uid 3490,0
)
*431 (MRCItem
litem &358
pos 6
dimension 50
uid 3491,0
)
*432 (MRCItem
litem &359
pos 7
dimension 80
uid 3492,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3479,0
vaOverrides [
]
)
]
)
uid 3464,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *433 (LEmptyRow
)
uid 3494,0
optionalChildren [
*434 (RefLabelRowHdr
)
*435 (TitleRowHdr
)
*436 (FilterRowHdr
)
*437 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*438 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*439 (GroupColHdr
tm "GroupColHdrMgr"
)
*440 (NameColHdr
tm "GenericNameColHdrMgr"
)
*441 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*442 (InitColHdr
tm "GenericValueColHdrMgr"
)
*443 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*444 (EolColHdr
tm "GenericEolColHdrMgr"
)
*445 (LogGeneric
generic (GiElement
name "buttonNb"
type "positive"
value "4"
)
uid 5574,0
)
*446 (LogGeneric
generic (GiElement
name "LedNb"
type "positive"
value "8"
)
uid 5576,0
)
*447 (LogGeneric
generic (GiElement
name "vgaBitNb"
type "positive"
value "3"
)
uid 5578,0
)
]
)
pdm (PhysicalDM
uid 3506,0
optionalChildren [
*448 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *449 (MRCItem
litem &433
pos 3
dimension 20
)
uid 3508,0
optionalChildren [
*450 (MRCItem
litem &434
pos 0
dimension 20
uid 3509,0
)
*451 (MRCItem
litem &435
pos 1
dimension 23
uid 3510,0
)
*452 (MRCItem
litem &436
pos 2
hidden 1
dimension 20
uid 3511,0
)
*453 (MRCItem
litem &445
pos 0
dimension 20
uid 5575,0
)
*454 (MRCItem
litem &446
pos 1
dimension 20
uid 5577,0
)
*455 (MRCItem
litem &447
pos 2
dimension 20
uid 5579,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3512,0
optionalChildren [
*456 (MRCItem
litem &437
pos 0
dimension 20
uid 3513,0
)
*457 (MRCItem
litem &439
pos 1
dimension 50
uid 3514,0
)
*458 (MRCItem
litem &440
pos 2
dimension 100
uid 3515,0
)
*459 (MRCItem
litem &441
pos 3
dimension 100
uid 3516,0
)
*460 (MRCItem
litem &442
pos 4
dimension 50
uid 3517,0
)
*461 (MRCItem
litem &443
pos 5
dimension 50
uid 3518,0
)
*462 (MRCItem
litem &444
pos 6
dimension 80
uid 3519,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3507,0
vaOverrides [
]
)
]
)
uid 3493,0
type 1
)
activeModelName "BlockDiag"
)
