<stg><name>arr_mult_2d</name>


<trans_list>

<trans id="1920" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32">
<![CDATA[
:0 %j_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32">
<![CDATA[
:1 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_16, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_17, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_18, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_19, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_20, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_21, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_22, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_23, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:67 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:75 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:77 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:79 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:81 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:83 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:85 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:87 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:89 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:91 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:93 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:94 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:95 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_2

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:96 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_3

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:97 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_4

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:98 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_5

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:99 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_6

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:100 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_7

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:101 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_8

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:102 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_9

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %inB_9_addr = getelementptr i32 %inB_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inB_9_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104 %inB_9_addr_1 = getelementptr i32 %inB_9, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inB_9_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105 %inB_9_addr_2 = getelementptr i32 %inB_9, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inB_9_addr_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106 %inB_9_addr_3 = getelementptr i32 %inB_9, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inB_9_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %inB_9_addr_4 = getelementptr i32 %inB_9, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inB_9_addr_4"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108 %inB_9_addr_5 = getelementptr i32 %inB_9, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inB_9_addr_5"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %inB_9_addr_6 = getelementptr i32 %inB_9, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inB_9_addr_6"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110 %inB_9_addr_7 = getelementptr i32 %inB_9, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inB_9_addr_7"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111 %inB_9_addr_8 = getelementptr i32 %inB_9, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inB_9_addr_8"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112 %inB_9_addr_9 = getelementptr i32 %inB_9, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inB_9_addr_9"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %inB_9_addr_10 = getelementptr i32 %inB_9, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inB_9_addr_10"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114 %inB_9_addr_11 = getelementptr i32 %inB_9, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inB_9_addr_11"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115 %inB_9_addr_12 = getelementptr i32 %inB_9, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inB_9_addr_12"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116 %inB_9_addr_13 = getelementptr i32 %inB_9, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inB_9_addr_13"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117 %inB_9_addr_14 = getelementptr i32 %inB_9, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inB_9_addr_14"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118 %inB_9_addr_15 = getelementptr i32 %inB_9, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inB_9_addr_15"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %inB_9_addr_16 = getelementptr i32 %inB_9, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inB_9_addr_16"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120 %inB_9_addr_17 = getelementptr i32 %inB_9, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inB_9_addr_17"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %inB_9_addr_18 = getelementptr i32 %inB_9, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inB_9_addr_18"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122 %inB_9_addr_19 = getelementptr i32 %inB_9, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inB_9_addr_19"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123 %inB_9_addr_20 = getelementptr i32 %inB_9, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inB_9_addr_20"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124 %inB_9_addr_21 = getelementptr i32 %inB_9, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inB_9_addr_21"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %inB_9_addr_22 = getelementptr i32 %inB_9, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inB_9_addr_22"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126 %inB_9_addr_23 = getelementptr i32 %inB_9, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inB_9_addr_23"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127 %inB_0_addr_23 = getelementptr i32 %inB_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inB_0_addr_23"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128 %inB_1_addr_23 = getelementptr i32 %inB_1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inB_1_addr_23"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129 %inB_2_addr_23 = getelementptr i32 %inB_2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inB_2_addr_23"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130 %inB_3_addr_23 = getelementptr i32 %inB_3, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inB_3_addr_23"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %inB_4_addr_23 = getelementptr i32 %inB_4, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inB_4_addr_23"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132 %inB_5_addr_23 = getelementptr i32 %inB_5, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inB_5_addr_23"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133 %inB_6_addr_23 = getelementptr i32 %inB_6, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inB_6_addr_23"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134 %inB_7_addr_23 = getelementptr i32 %inB_7, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inB_7_addr_23"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135 %inB_8_addr_23 = getelementptr i32 %inB_8, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inB_8_addr_23"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136 %inB_0_addr_22 = getelementptr i32 %inB_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inB_0_addr_22"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137 %inB_1_addr_22 = getelementptr i32 %inB_1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inB_1_addr_22"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138 %inB_2_addr_22 = getelementptr i32 %inB_2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inB_2_addr_22"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %inB_3_addr_22 = getelementptr i32 %inB_3, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inB_3_addr_22"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140 %inB_4_addr_22 = getelementptr i32 %inB_4, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inB_4_addr_22"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141 %inB_5_addr_22 = getelementptr i32 %inB_5, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inB_5_addr_22"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142 %inB_6_addr_22 = getelementptr i32 %inB_6, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inB_6_addr_22"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143 %inB_7_addr_22 = getelementptr i32 %inB_7, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inB_7_addr_22"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144 %inB_8_addr_22 = getelementptr i32 %inB_8, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inB_8_addr_22"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145 %inB_0_addr_21 = getelementptr i32 %inB_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inB_0_addr_21"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146 %inB_1_addr_21 = getelementptr i32 %inB_1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inB_1_addr_21"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147 %inB_2_addr_21 = getelementptr i32 %inB_2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inB_2_addr_21"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148 %inB_3_addr_21 = getelementptr i32 %inB_3, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inB_3_addr_21"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149 %inB_4_addr_21 = getelementptr i32 %inB_4, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inB_4_addr_21"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150 %inB_5_addr_21 = getelementptr i32 %inB_5, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inB_5_addr_21"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %inB_6_addr_21 = getelementptr i32 %inB_6, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inB_6_addr_21"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152 %inB_7_addr_21 = getelementptr i32 %inB_7, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inB_7_addr_21"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153 %inB_8_addr_21 = getelementptr i32 %inB_8, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inB_8_addr_21"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154 %inB_0_addr_20 = getelementptr i32 %inB_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inB_0_addr_20"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155 %inB_1_addr_20 = getelementptr i32 %inB_1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inB_1_addr_20"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156 %inB_2_addr_20 = getelementptr i32 %inB_2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inB_2_addr_20"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157 %inB_3_addr_20 = getelementptr i32 %inB_3, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inB_3_addr_20"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158 %inB_4_addr_20 = getelementptr i32 %inB_4, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inB_4_addr_20"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159 %inB_5_addr_20 = getelementptr i32 %inB_5, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inB_5_addr_20"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160 %inB_6_addr_20 = getelementptr i32 %inB_6, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inB_6_addr_20"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161 %inB_7_addr_20 = getelementptr i32 %inB_7, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inB_7_addr_20"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162 %inB_8_addr_20 = getelementptr i32 %inB_8, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inB_8_addr_20"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %inB_0_addr_19 = getelementptr i32 %inB_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inB_0_addr_19"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164 %inB_1_addr_19 = getelementptr i32 %inB_1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inB_1_addr_19"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165 %inB_2_addr_19 = getelementptr i32 %inB_2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inB_2_addr_19"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166 %inB_3_addr_19 = getelementptr i32 %inB_3, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inB_3_addr_19"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167 %inB_4_addr_19 = getelementptr i32 %inB_4, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inB_4_addr_19"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168 %inB_5_addr_19 = getelementptr i32 %inB_5, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inB_5_addr_19"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169 %inB_6_addr_19 = getelementptr i32 %inB_6, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inB_6_addr_19"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170 %inB_7_addr_19 = getelementptr i32 %inB_7, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inB_7_addr_19"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171 %inB_8_addr_19 = getelementptr i32 %inB_8, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inB_8_addr_19"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172 %inB_0_addr_18 = getelementptr i32 %inB_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inB_0_addr_18"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173 %inB_1_addr_18 = getelementptr i32 %inB_1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inB_1_addr_18"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174 %inB_2_addr_18 = getelementptr i32 %inB_2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inB_2_addr_18"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175 %inB_3_addr_18 = getelementptr i32 %inB_3, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inB_3_addr_18"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176 %inB_4_addr_18 = getelementptr i32 %inB_4, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inB_4_addr_18"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177 %inB_5_addr_18 = getelementptr i32 %inB_5, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inB_5_addr_18"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178 %inB_6_addr_18 = getelementptr i32 %inB_6, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inB_6_addr_18"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179 %inB_7_addr_18 = getelementptr i32 %inB_7, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inB_7_addr_18"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180 %inB_8_addr_18 = getelementptr i32 %inB_8, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inB_8_addr_18"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181 %inB_0_addr_17 = getelementptr i32 %inB_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inB_0_addr_17"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182 %inB_1_addr_17 = getelementptr i32 %inB_1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inB_1_addr_17"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183 %inB_2_addr_17 = getelementptr i32 %inB_2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inB_2_addr_17"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184 %inB_3_addr_17 = getelementptr i32 %inB_3, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inB_3_addr_17"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185 %inB_4_addr_17 = getelementptr i32 %inB_4, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inB_4_addr_17"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186 %inB_5_addr_17 = getelementptr i32 %inB_5, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inB_5_addr_17"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187 %inB_6_addr_17 = getelementptr i32 %inB_6, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inB_6_addr_17"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188 %inB_7_addr_17 = getelementptr i32 %inB_7, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inB_7_addr_17"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189 %inB_8_addr_17 = getelementptr i32 %inB_8, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inB_8_addr_17"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190 %inB_0_addr_16 = getelementptr i32 %inB_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inB_0_addr_16"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191 %inB_1_addr_16 = getelementptr i32 %inB_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inB_1_addr_16"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192 %inB_2_addr_16 = getelementptr i32 %inB_2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inB_2_addr_16"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193 %inB_3_addr_16 = getelementptr i32 %inB_3, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inB_3_addr_16"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194 %inB_4_addr_16 = getelementptr i32 %inB_4, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inB_4_addr_16"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195 %inB_5_addr_16 = getelementptr i32 %inB_5, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inB_5_addr_16"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196 %inB_6_addr_16 = getelementptr i32 %inB_6, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inB_6_addr_16"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197 %inB_7_addr_16 = getelementptr i32 %inB_7, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inB_7_addr_16"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198 %inB_8_addr_16 = getelementptr i32 %inB_8, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inB_8_addr_16"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199 %inB_0_addr_15 = getelementptr i32 %inB_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inB_0_addr_15"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200 %inB_1_addr_15 = getelementptr i32 %inB_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inB_1_addr_15"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201 %inB_2_addr_15 = getelementptr i32 %inB_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inB_2_addr_15"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202 %inB_3_addr_15 = getelementptr i32 %inB_3, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inB_3_addr_15"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203 %inB_4_addr_15 = getelementptr i32 %inB_4, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inB_4_addr_15"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204 %inB_5_addr_15 = getelementptr i32 %inB_5, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inB_5_addr_15"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205 %inB_6_addr_15 = getelementptr i32 %inB_6, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inB_6_addr_15"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206 %inB_7_addr_15 = getelementptr i32 %inB_7, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inB_7_addr_15"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207 %inB_8_addr_15 = getelementptr i32 %inB_8, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inB_8_addr_15"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208 %inB_0_addr_14 = getelementptr i32 %inB_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inB_0_addr_14"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209 %inB_1_addr_14 = getelementptr i32 %inB_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inB_1_addr_14"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210 %inB_2_addr_14 = getelementptr i32 %inB_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inB_2_addr_14"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211 %inB_3_addr_14 = getelementptr i32 %inB_3, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inB_3_addr_14"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212 %inB_4_addr_14 = getelementptr i32 %inB_4, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inB_4_addr_14"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213 %inB_5_addr_14 = getelementptr i32 %inB_5, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inB_5_addr_14"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214 %inB_6_addr_14 = getelementptr i32 %inB_6, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inB_6_addr_14"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %inB_7_addr_14 = getelementptr i32 %inB_7, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inB_7_addr_14"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216 %inB_8_addr_14 = getelementptr i32 %inB_8, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inB_8_addr_14"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217 %inB_0_addr_13 = getelementptr i32 %inB_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inB_0_addr_13"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218 %inB_1_addr_13 = getelementptr i32 %inB_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inB_1_addr_13"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219 %inB_2_addr_13 = getelementptr i32 %inB_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inB_2_addr_13"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220 %inB_3_addr_13 = getelementptr i32 %inB_3, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inB_3_addr_13"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221 %inB_4_addr_13 = getelementptr i32 %inB_4, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inB_4_addr_13"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:222 %inB_5_addr_13 = getelementptr i32 %inB_5, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inB_5_addr_13"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223 %inB_6_addr_13 = getelementptr i32 %inB_6, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inB_6_addr_13"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224 %inB_7_addr_13 = getelementptr i32 %inB_7, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inB_7_addr_13"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225 %inB_8_addr_13 = getelementptr i32 %inB_8, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inB_8_addr_13"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226 %inB_0_addr_12 = getelementptr i32 %inB_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inB_0_addr_12"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227 %inB_1_addr_12 = getelementptr i32 %inB_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inB_1_addr_12"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:228 %inB_2_addr_12 = getelementptr i32 %inB_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inB_2_addr_12"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229 %inB_3_addr_12 = getelementptr i32 %inB_3, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inB_3_addr_12"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230 %inB_4_addr_12 = getelementptr i32 %inB_4, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inB_4_addr_12"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231 %inB_5_addr_12 = getelementptr i32 %inB_5, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inB_5_addr_12"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232 %inB_6_addr_12 = getelementptr i32 %inB_6, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inB_6_addr_12"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233 %inB_7_addr_12 = getelementptr i32 %inB_7, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inB_7_addr_12"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:234 %inB_8_addr_12 = getelementptr i32 %inB_8, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inB_8_addr_12"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235 %inB_0_addr_11 = getelementptr i32 %inB_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inB_0_addr_11"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236 %inB_1_addr_11 = getelementptr i32 %inB_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inB_1_addr_11"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237 %inB_2_addr_11 = getelementptr i32 %inB_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inB_2_addr_11"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238 %inB_3_addr_11 = getelementptr i32 %inB_3, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inB_3_addr_11"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239 %inB_4_addr_11 = getelementptr i32 %inB_4, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inB_4_addr_11"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:240 %inB_5_addr_11 = getelementptr i32 %inB_5, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inB_5_addr_11"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241 %inB_6_addr_11 = getelementptr i32 %inB_6, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inB_6_addr_11"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242 %inB_7_addr_11 = getelementptr i32 %inB_7, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inB_7_addr_11"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243 %inB_8_addr_11 = getelementptr i32 %inB_8, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inB_8_addr_11"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244 %inB_0_addr_10 = getelementptr i32 %inB_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inB_0_addr_10"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245 %inB_1_addr_10 = getelementptr i32 %inB_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inB_1_addr_10"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:246 %inB_2_addr_10 = getelementptr i32 %inB_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inB_2_addr_10"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247 %inB_3_addr_10 = getelementptr i32 %inB_3, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inB_3_addr_10"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248 %inB_4_addr_10 = getelementptr i32 %inB_4, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inB_4_addr_10"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249 %inB_5_addr_10 = getelementptr i32 %inB_5, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inB_5_addr_10"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250 %inB_6_addr_10 = getelementptr i32 %inB_6, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inB_6_addr_10"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251 %inB_7_addr_10 = getelementptr i32 %inB_7, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inB_7_addr_10"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:252 %inB_8_addr_10 = getelementptr i32 %inB_8, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inB_8_addr_10"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253 %inB_0_addr_9 = getelementptr i32 %inB_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inB_0_addr_9"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254 %inB_1_addr_9 = getelementptr i32 %inB_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inB_1_addr_9"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255 %inB_2_addr_9 = getelementptr i32 %inB_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inB_2_addr_9"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:256 %inB_3_addr_9 = getelementptr i32 %inB_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inB_3_addr_9"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257 %inB_4_addr_9 = getelementptr i32 %inB_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inB_4_addr_9"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:258 %inB_5_addr_9 = getelementptr i32 %inB_5, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inB_5_addr_9"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259 %inB_6_addr_9 = getelementptr i32 %inB_6, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inB_6_addr_9"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260 %inB_7_addr_9 = getelementptr i32 %inB_7, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inB_7_addr_9"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:261 %inB_8_addr_9 = getelementptr i32 %inB_8, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inB_8_addr_9"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262 %inB_0_addr_8 = getelementptr i32 %inB_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inB_0_addr_8"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263 %inB_1_addr_8 = getelementptr i32 %inB_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inB_1_addr_8"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:264 %inB_2_addr_8 = getelementptr i32 %inB_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inB_2_addr_8"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265 %inB_3_addr_8 = getelementptr i32 %inB_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inB_3_addr_8"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266 %inB_4_addr_8 = getelementptr i32 %inB_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inB_4_addr_8"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267 %inB_5_addr_8 = getelementptr i32 %inB_5, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inB_5_addr_8"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268 %inB_6_addr_8 = getelementptr i32 %inB_6, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inB_6_addr_8"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269 %inB_7_addr_8 = getelementptr i32 %inB_7, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inB_7_addr_8"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:270 %inB_8_addr_8 = getelementptr i32 %inB_8, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inB_8_addr_8"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271 %inB_0_addr_7 = getelementptr i32 %inB_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inB_0_addr_7"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272 %inB_1_addr_7 = getelementptr i32 %inB_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inB_1_addr_7"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273 %inB_2_addr_7 = getelementptr i32 %inB_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inB_2_addr_7"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274 %inB_3_addr_7 = getelementptr i32 %inB_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inB_3_addr_7"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275 %inB_4_addr_7 = getelementptr i32 %inB_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inB_4_addr_7"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:276 %inB_5_addr_7 = getelementptr i32 %inB_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inB_5_addr_7"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277 %inB_6_addr_7 = getelementptr i32 %inB_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inB_6_addr_7"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278 %inB_7_addr_7 = getelementptr i32 %inB_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inB_7_addr_7"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279 %inB_8_addr_7 = getelementptr i32 %inB_8, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inB_8_addr_7"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280 %inB_0_addr_6 = getelementptr i32 %inB_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inB_0_addr_6"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281 %inB_1_addr_6 = getelementptr i32 %inB_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inB_1_addr_6"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:282 %inB_2_addr_6 = getelementptr i32 %inB_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inB_2_addr_6"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283 %inB_3_addr_6 = getelementptr i32 %inB_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inB_3_addr_6"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284 %inB_4_addr_6 = getelementptr i32 %inB_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inB_4_addr_6"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:285 %inB_5_addr_6 = getelementptr i32 %inB_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inB_5_addr_6"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286 %inB_6_addr_6 = getelementptr i32 %inB_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inB_6_addr_6"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287 %inB_7_addr_6 = getelementptr i32 %inB_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inB_7_addr_6"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:288 %inB_8_addr_6 = getelementptr i32 %inB_8, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inB_8_addr_6"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289 %inB_0_addr_5 = getelementptr i32 %inB_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inB_0_addr_5"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290 %inB_1_addr_5 = getelementptr i32 %inB_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inB_1_addr_5"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291 %inB_2_addr_5 = getelementptr i32 %inB_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inB_2_addr_5"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292 %inB_3_addr_5 = getelementptr i32 %inB_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inB_3_addr_5"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293 %inB_4_addr_5 = getelementptr i32 %inB_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inB_4_addr_5"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:294 %inB_5_addr_5 = getelementptr i32 %inB_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inB_5_addr_5"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295 %inB_6_addr_5 = getelementptr i32 %inB_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inB_6_addr_5"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296 %inB_7_addr_5 = getelementptr i32 %inB_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inB_7_addr_5"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297 %inB_8_addr_5 = getelementptr i32 %inB_8, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inB_8_addr_5"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298 %inB_0_addr_4 = getelementptr i32 %inB_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inB_0_addr_4"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299 %inB_1_addr_4 = getelementptr i32 %inB_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inB_1_addr_4"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:300 %inB_2_addr_4 = getelementptr i32 %inB_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inB_2_addr_4"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301 %inB_3_addr_4 = getelementptr i32 %inB_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inB_3_addr_4"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302 %inB_4_addr_4 = getelementptr i32 %inB_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inB_4_addr_4"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303 %inB_5_addr_4 = getelementptr i32 %inB_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inB_5_addr_4"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304 %inB_6_addr_4 = getelementptr i32 %inB_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inB_6_addr_4"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305 %inB_7_addr_4 = getelementptr i32 %inB_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inB_7_addr_4"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:306 %inB_8_addr_4 = getelementptr i32 %inB_8, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inB_8_addr_4"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307 %inB_0_addr_3 = getelementptr i32 %inB_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inB_0_addr_3"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308 %inB_1_addr_3 = getelementptr i32 %inB_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inB_1_addr_3"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309 %inB_2_addr_3 = getelementptr i32 %inB_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inB_2_addr_3"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:310 %inB_3_addr_3 = getelementptr i32 %inB_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inB_3_addr_3"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311 %inB_4_addr_3 = getelementptr i32 %inB_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inB_4_addr_3"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:312 %inB_5_addr_3 = getelementptr i32 %inB_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inB_5_addr_3"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313 %inB_6_addr_3 = getelementptr i32 %inB_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inB_6_addr_3"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314 %inB_7_addr_3 = getelementptr i32 %inB_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inB_7_addr_3"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315 %inB_8_addr_3 = getelementptr i32 %inB_8, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inB_8_addr_3"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:316 %inB_0_addr_2 = getelementptr i32 %inB_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inB_0_addr_2"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317 %inB_1_addr_2 = getelementptr i32 %inB_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inB_1_addr_2"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:318 %inB_2_addr_2 = getelementptr i32 %inB_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inB_2_addr_2"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319 %inB_3_addr_2 = getelementptr i32 %inB_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inB_3_addr_2"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320 %inB_4_addr_2 = getelementptr i32 %inB_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inB_4_addr_2"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:321 %inB_5_addr_2 = getelementptr i32 %inB_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inB_5_addr_2"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:322 %inB_6_addr_2 = getelementptr i32 %inB_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inB_6_addr_2"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323 %inB_7_addr_2 = getelementptr i32 %inB_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inB_7_addr_2"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:324 %inB_8_addr_2 = getelementptr i32 %inB_8, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inB_8_addr_2"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325 %inB_0_addr_1 = getelementptr i32 %inB_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inB_0_addr_1"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326 %inB_1_addr_1 = getelementptr i32 %inB_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inB_1_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327 %inB_2_addr_1 = getelementptr i32 %inB_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inB_2_addr_1"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:328 %inB_3_addr_1 = getelementptr i32 %inB_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inB_3_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329 %inB_4_addr_1 = getelementptr i32 %inB_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inB_4_addr_1"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:330 %inB_5_addr_1 = getelementptr i32 %inB_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inB_5_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331 %inB_6_addr_1 = getelementptr i32 %inB_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inB_6_addr_1"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:332 %inB_7_addr_1 = getelementptr i32 %inB_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inB_7_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:333 %inB_8_addr_1 = getelementptr i32 %inB_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inB_8_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:334 %inB_0_addr = getelementptr i32 %inB_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inB_0_addr"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335 %inB_1_addr = getelementptr i32 %inB_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inB_1_addr"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:336 %inB_2_addr = getelementptr i32 %inB_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inB_2_addr"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337 %inB_3_addr = getelementptr i32 %inB_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inB_3_addr"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338 %inB_4_addr = getelementptr i32 %inB_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inB_4_addr"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:339 %inB_5_addr = getelementptr i32 %inB_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inB_5_addr"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:340 %inB_6_addr = getelementptr i32 %inB_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inB_6_addr"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341 %inB_7_addr = getelementptr i32 %inB_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inB_7_addr"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:342 %inB_8_addr = getelementptr i32 %inB_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inB_8_addr"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:343 %store_ln21 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:344 %store_ln21 = store i5 0, i5 %i_V

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:345 %store_ln21 = store i4 0, i4 %j_V

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
:346 %br_ln21 = br void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln1057 = icmp_eq  i8 %indvar_flatten_load, i8 200

]]></Node>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln1057 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1057"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1057 = br i1 %icmp_ln1057, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln1057"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.split4:0 %j_V_load = load i4 %j_V

]]></Node>
<StgValue><ssdm name="j_V_load"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split4:1 %i_V_load = load i5 %i_V

]]></Node>
<StgValue><ssdm name="i_V_load"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split4:4 %icmp_ln1057_1 = icmp_eq  i4 %j_V_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln1057_1"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split4:5 %select_ln1057 = select i1 %icmp_ln1057_1, i4 0, i4 %j_V_load

]]></Node>
<StgValue><ssdm name="select_ln1057"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4:6 %add_ln870 = add i5 %i_V_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split4:7 %select_ln1057_1 = select i1 %icmp_ln1057_1, i5 %add_ln870, i5 %i_V_load

]]></Node>
<StgValue><ssdm name="select_ln1057_1"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="5">
<![CDATA[
.split4:8 %zext_ln1057 = zext i5 %select_ln1057_1

]]></Node>
<StgValue><ssdm name="zext_ln1057"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:11 %inA_23_addr = getelementptr i32 %inA_23, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_23_addr"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="5">
<![CDATA[
.split4:12 %inA_23_load = load i5 %inA_23_addr

]]></Node>
<StgValue><ssdm name="inA_23_load"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:13 %inA_0_addr = getelementptr i32 %inA_0, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_0_addr"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="5">
<![CDATA[
.split4:14 %inA_0_load = load i5 %inA_0_addr

]]></Node>
<StgValue><ssdm name="inA_0_load"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:15 %inA_1_addr = getelementptr i32 %inA_1, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_1_addr"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="5">
<![CDATA[
.split4:16 %inA_1_load = load i5 %inA_1_addr

]]></Node>
<StgValue><ssdm name="inA_1_load"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:17 %inA_2_addr = getelementptr i32 %inA_2, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_2_addr"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="5">
<![CDATA[
.split4:18 %inA_2_load = load i5 %inA_2_addr

]]></Node>
<StgValue><ssdm name="inA_2_load"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:19 %inA_3_addr = getelementptr i32 %inA_3, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_3_addr"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="5">
<![CDATA[
.split4:20 %inA_3_load = load i5 %inA_3_addr

]]></Node>
<StgValue><ssdm name="inA_3_load"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:21 %inA_4_addr = getelementptr i32 %inA_4, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_4_addr"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="5">
<![CDATA[
.split4:22 %inA_4_load = load i5 %inA_4_addr

]]></Node>
<StgValue><ssdm name="inA_4_load"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:23 %inA_5_addr = getelementptr i32 %inA_5, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_5_addr"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="5">
<![CDATA[
.split4:24 %inA_5_load = load i5 %inA_5_addr

]]></Node>
<StgValue><ssdm name="inA_5_load"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:25 %inA_6_addr = getelementptr i32 %inA_6, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_6_addr"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="5">
<![CDATA[
.split4:26 %inA_6_load = load i5 %inA_6_addr

]]></Node>
<StgValue><ssdm name="inA_6_load"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:27 %inA_7_addr = getelementptr i32 %inA_7, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_7_addr"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="5">
<![CDATA[
.split4:28 %inA_7_load = load i5 %inA_7_addr

]]></Node>
<StgValue><ssdm name="inA_7_load"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:29 %inA_8_addr = getelementptr i32 %inA_8, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_8_addr"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="5">
<![CDATA[
.split4:30 %inA_8_load = load i5 %inA_8_addr

]]></Node>
<StgValue><ssdm name="inA_8_load"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:31 %inA_9_addr = getelementptr i32 %inA_9, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_9_addr"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="5">
<![CDATA[
.split4:32 %inA_9_load = load i5 %inA_9_addr

]]></Node>
<StgValue><ssdm name="inA_9_load"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:33 %inA_10_addr = getelementptr i32 %inA_10, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_10_addr"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="5">
<![CDATA[
.split4:34 %inA_10_load = load i5 %inA_10_addr

]]></Node>
<StgValue><ssdm name="inA_10_load"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:35 %inA_11_addr = getelementptr i32 %inA_11, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_11_addr"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="5">
<![CDATA[
.split4:36 %inA_11_load = load i5 %inA_11_addr

]]></Node>
<StgValue><ssdm name="inA_11_load"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:37 %inA_12_addr = getelementptr i32 %inA_12, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_12_addr"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="5">
<![CDATA[
.split4:38 %inA_12_load = load i5 %inA_12_addr

]]></Node>
<StgValue><ssdm name="inA_12_load"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:39 %inA_13_addr = getelementptr i32 %inA_13, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_13_addr"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="5">
<![CDATA[
.split4:40 %inA_13_load = load i5 %inA_13_addr

]]></Node>
<StgValue><ssdm name="inA_13_load"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:41 %inA_14_addr = getelementptr i32 %inA_14, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_14_addr"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="5">
<![CDATA[
.split4:42 %inA_14_load = load i5 %inA_14_addr

]]></Node>
<StgValue><ssdm name="inA_14_load"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:43 %inA_15_addr = getelementptr i32 %inA_15, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_15_addr"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="5">
<![CDATA[
.split4:44 %inA_15_load = load i5 %inA_15_addr

]]></Node>
<StgValue><ssdm name="inA_15_load"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:45 %inA_16_addr = getelementptr i32 %inA_16, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_16_addr"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="5">
<![CDATA[
.split4:46 %inA_16_load = load i5 %inA_16_addr

]]></Node>
<StgValue><ssdm name="inA_16_load"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:47 %inA_17_addr = getelementptr i32 %inA_17, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_17_addr"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="5">
<![CDATA[
.split4:48 %inA_17_load = load i5 %inA_17_addr

]]></Node>
<StgValue><ssdm name="inA_17_load"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:49 %inA_18_addr = getelementptr i32 %inA_18, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_18_addr"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="5">
<![CDATA[
.split4:50 %inA_18_load = load i5 %inA_18_addr

]]></Node>
<StgValue><ssdm name="inA_18_load"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:51 %inA_19_addr = getelementptr i32 %inA_19, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_19_addr"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="5">
<![CDATA[
.split4:52 %inA_19_load = load i5 %inA_19_addr

]]></Node>
<StgValue><ssdm name="inA_19_load"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:53 %inA_20_addr = getelementptr i32 %inA_20, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_20_addr"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="5">
<![CDATA[
.split4:54 %inA_20_load = load i5 %inA_20_addr

]]></Node>
<StgValue><ssdm name="inA_20_load"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:55 %inA_21_addr = getelementptr i32 %inA_21, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_21_addr"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="5">
<![CDATA[
.split4:56 %inA_21_load = load i5 %inA_21_addr

]]></Node>
<StgValue><ssdm name="inA_21_load"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:57 %inA_22_addr = getelementptr i32 %inA_22, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="inA_22_addr"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="5">
<![CDATA[
.split4:58 %inA_22_load = load i5 %inA_22_addr

]]></Node>
<StgValue><ssdm name="inA_22_load"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
.split4:60 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.0, i4 0, void %V1.i8.i782.case.0.0, i4 1, void %V1.i8.i782.case.1.0, i4 2, void %V1.i8.i782.case.2.0, i4 3, void %V1.i8.i782.case.3.0, i4 4, void %V1.i8.i782.case.4.0, i4 5, void %V1.i8.i782.case.5.0, i4 6, void %V1.i8.i782.case.6.0, i4 7, void %V1.i8.i782.case.7.0, i4 8, void %V1.i8.i782.case.8.0

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.9:0 %inB_8_load_9 = load i5 %inB_8_addr_9

]]></Node>
<StgValue><ssdm name="inB_8_load_9"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.9:0 %inB_7_load_9 = load i5 %inB_7_addr_9

]]></Node>
<StgValue><ssdm name="inB_7_load_9"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.9:0 %inB_6_load_9 = load i5 %inB_6_addr_9

]]></Node>
<StgValue><ssdm name="inB_6_load_9"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.9:0 %inB_5_load_9 = load i5 %inB_5_addr_9

]]></Node>
<StgValue><ssdm name="inB_5_load_9"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.9:0 %inB_4_load_9 = load i5 %inB_4_addr_9

]]></Node>
<StgValue><ssdm name="inB_4_load_9"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.9:0 %inB_3_load_9 = load i5 %inB_3_addr_9

]]></Node>
<StgValue><ssdm name="inB_3_load_9"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.9:0 %inB_2_load_9 = load i5 %inB_2_addr_9

]]></Node>
<StgValue><ssdm name="inB_2_load_9"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.9:0 %inB_1_load_9 = load i5 %inB_1_addr_9

]]></Node>
<StgValue><ssdm name="inB_1_load_9"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.9:0 %inB_0_load_9 = load i5 %inB_0_addr_9

]]></Node>
<StgValue><ssdm name="inB_0_load_9"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.9:0 %inB_9_load_9 = load i5 %inB_9_addr_9

]]></Node>
<StgValue><ssdm name="inB_9_load_9"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.23:0 %inB_8_load_23 = load i5 %inB_8_addr_23

]]></Node>
<StgValue><ssdm name="inB_8_load_23"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.23:0 %inB_7_load_23 = load i5 %inB_7_addr_23

]]></Node>
<StgValue><ssdm name="inB_7_load_23"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.23:0 %inB_6_load_23 = load i5 %inB_6_addr_23

]]></Node>
<StgValue><ssdm name="inB_6_load_23"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.23:0 %inB_5_load_23 = load i5 %inB_5_addr_23

]]></Node>
<StgValue><ssdm name="inB_5_load_23"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.23:0 %inB_4_load_23 = load i5 %inB_4_addr_23

]]></Node>
<StgValue><ssdm name="inB_4_load_23"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.23:0 %inB_3_load_23 = load i5 %inB_3_addr_23

]]></Node>
<StgValue><ssdm name="inB_3_load_23"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.23:0 %inB_2_load_23 = load i5 %inB_2_addr_23

]]></Node>
<StgValue><ssdm name="inB_2_load_23"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.23:0 %inB_1_load_23 = load i5 %inB_1_addr_23

]]></Node>
<StgValue><ssdm name="inB_1_load_23"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.23:0 %inB_0_load_23 = load i5 %inB_0_addr_23

]]></Node>
<StgValue><ssdm name="inB_0_load_23"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.23:0 %inB_9_load_23 = load i5 %inB_9_addr_23

]]></Node>
<StgValue><ssdm name="inB_9_load_23"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1513.case.8:3 %br_ln26 = br void %arrayidx1513.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1513.case.7:3 %br_ln26 = br void %arrayidx1513.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1513.case.6:3 %br_ln26 = br void %arrayidx1513.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1513.case.5:3 %br_ln26 = br void %arrayidx1513.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1513.case.4:3 %br_ln26 = br void %arrayidx1513.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1513.case.3:3 %br_ln26 = br void %arrayidx1513.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1513.case.2:3 %br_ln26 = br void %arrayidx1513.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1513.case.1:3 %br_ln26 = br void %arrayidx1513.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1513.case.0:3 %br_ln26 = br void %arrayidx1513.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1513.case.9:3 %br_ln26 = br void %arrayidx1513.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_21_1_VITIS_LOOP_22_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:3 %empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 200, i64 200, i64 200

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:10 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="5">
<![CDATA[
.split4:12 %inA_23_load = load i5 %inA_23_addr

]]></Node>
<StgValue><ssdm name="inA_23_load"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="5">
<![CDATA[
.split4:14 %inA_0_load = load i5 %inA_0_addr

]]></Node>
<StgValue><ssdm name="inA_0_load"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="5">
<![CDATA[
.split4:16 %inA_1_load = load i5 %inA_1_addr

]]></Node>
<StgValue><ssdm name="inA_1_load"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="5">
<![CDATA[
.split4:18 %inA_2_load = load i5 %inA_2_addr

]]></Node>
<StgValue><ssdm name="inA_2_load"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="5">
<![CDATA[
.split4:20 %inA_3_load = load i5 %inA_3_addr

]]></Node>
<StgValue><ssdm name="inA_3_load"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="5">
<![CDATA[
.split4:22 %inA_4_load = load i5 %inA_4_addr

]]></Node>
<StgValue><ssdm name="inA_4_load"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="5">
<![CDATA[
.split4:24 %inA_5_load = load i5 %inA_5_addr

]]></Node>
<StgValue><ssdm name="inA_5_load"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="5">
<![CDATA[
.split4:26 %inA_6_load = load i5 %inA_6_addr

]]></Node>
<StgValue><ssdm name="inA_6_load"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="5">
<![CDATA[
.split4:28 %inA_7_load = load i5 %inA_7_addr

]]></Node>
<StgValue><ssdm name="inA_7_load"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="5">
<![CDATA[
.split4:30 %inA_8_load = load i5 %inA_8_addr

]]></Node>
<StgValue><ssdm name="inA_8_load"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="5">
<![CDATA[
.split4:32 %inA_9_load = load i5 %inA_9_addr

]]></Node>
<StgValue><ssdm name="inA_9_load"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="5">
<![CDATA[
.split4:34 %inA_10_load = load i5 %inA_10_addr

]]></Node>
<StgValue><ssdm name="inA_10_load"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="5">
<![CDATA[
.split4:36 %inA_11_load = load i5 %inA_11_addr

]]></Node>
<StgValue><ssdm name="inA_11_load"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="5">
<![CDATA[
.split4:38 %inA_12_load = load i5 %inA_12_addr

]]></Node>
<StgValue><ssdm name="inA_12_load"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="5">
<![CDATA[
.split4:40 %inA_13_load = load i5 %inA_13_addr

]]></Node>
<StgValue><ssdm name="inA_13_load"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="5">
<![CDATA[
.split4:42 %inA_14_load = load i5 %inA_14_addr

]]></Node>
<StgValue><ssdm name="inA_14_load"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="5">
<![CDATA[
.split4:44 %inA_15_load = load i5 %inA_15_addr

]]></Node>
<StgValue><ssdm name="inA_15_load"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="5">
<![CDATA[
.split4:46 %inA_16_load = load i5 %inA_16_addr

]]></Node>
<StgValue><ssdm name="inA_16_load"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="5">
<![CDATA[
.split4:48 %inA_17_load = load i5 %inA_17_addr

]]></Node>
<StgValue><ssdm name="inA_17_load"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="5">
<![CDATA[
.split4:50 %inA_18_load = load i5 %inA_18_addr

]]></Node>
<StgValue><ssdm name="inA_18_load"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="5">
<![CDATA[
.split4:52 %inA_19_load = load i5 %inA_19_addr

]]></Node>
<StgValue><ssdm name="inA_19_load"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="5">
<![CDATA[
.split4:54 %inA_20_load = load i5 %inA_20_addr

]]></Node>
<StgValue><ssdm name="inA_20_load"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="5">
<![CDATA[
.split4:56 %inA_21_load = load i5 %inA_21_addr

]]></Node>
<StgValue><ssdm name="inA_21_load"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="5">
<![CDATA[
.split4:58 %inA_22_load = load i5 %inA_22_addr

]]></Node>
<StgValue><ssdm name="inA_22_load"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="32">
<![CDATA[
.split4:59 %trunc_ln870 = trunc i32 %inA_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln870"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.0:0 %inB_8_load = load i5 %inB_8_addr

]]></Node>
<StgValue><ssdm name="inB_8_load"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.0:0 %inB_7_load = load i5 %inB_7_addr

]]></Node>
<StgValue><ssdm name="inB_7_load"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.0:0 %inB_6_load = load i5 %inB_6_addr

]]></Node>
<StgValue><ssdm name="inB_6_load"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.0:0 %inB_5_load = load i5 %inB_5_addr

]]></Node>
<StgValue><ssdm name="inB_5_load"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.0:0 %inB_4_load = load i5 %inB_4_addr

]]></Node>
<StgValue><ssdm name="inB_4_load"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.0:0 %inB_3_load = load i5 %inB_3_addr

]]></Node>
<StgValue><ssdm name="inB_3_load"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.0:0 %inB_2_load = load i5 %inB_2_addr

]]></Node>
<StgValue><ssdm name="inB_2_load"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.0:0 %inB_1_load = load i5 %inB_1_addr

]]></Node>
<StgValue><ssdm name="inB_1_load"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.0:0 %inB_0_load = load i5 %inB_0_addr

]]></Node>
<StgValue><ssdm name="inB_0_load"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.0:0 %inB_9_load = load i5 %inB_9_addr

]]></Node>
<StgValue><ssdm name="inB_9_load"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.0:3 %trunc_ln870_1 = trunc i32 %inA_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_1"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.0:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.1, i4 0, void %V1.i8.i782.case.0.1, i4 1, void %V1.i8.i782.case.1.1, i4 2, void %V1.i8.i782.case.2.1, i4 3, void %V1.i8.i782.case.3.1, i4 4, void %V1.i8.i782.case.4.1, i4 5, void %V1.i8.i782.case.5.1, i4 6, void %V1.i8.i782.case.6.1, i4 7, void %V1.i8.i782.case.7.1, i4 8, void %V1.i8.i782.case.8.1

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.1:0 %inB_8_load_1 = load i5 %inB_8_addr_1

]]></Node>
<StgValue><ssdm name="inB_8_load_1"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.1:0 %inB_7_load_1 = load i5 %inB_7_addr_1

]]></Node>
<StgValue><ssdm name="inB_7_load_1"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.1:0 %inB_6_load_1 = load i5 %inB_6_addr_1

]]></Node>
<StgValue><ssdm name="inB_6_load_1"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.1:0 %inB_5_load_1 = load i5 %inB_5_addr_1

]]></Node>
<StgValue><ssdm name="inB_5_load_1"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.1:0 %inB_4_load_1 = load i5 %inB_4_addr_1

]]></Node>
<StgValue><ssdm name="inB_4_load_1"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.1:0 %inB_3_load_1 = load i5 %inB_3_addr_1

]]></Node>
<StgValue><ssdm name="inB_3_load_1"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.1:0 %inB_2_load_1 = load i5 %inB_2_addr_1

]]></Node>
<StgValue><ssdm name="inB_2_load_1"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.1:0 %inB_1_load_1 = load i5 %inB_1_addr_1

]]></Node>
<StgValue><ssdm name="inB_1_load_1"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.1:0 %inB_0_load_1 = load i5 %inB_0_addr_1

]]></Node>
<StgValue><ssdm name="inB_0_load_1"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.1:0 %inB_9_load_1 = load i5 %inB_9_addr_1

]]></Node>
<StgValue><ssdm name="inB_9_load_1"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.1:3 %trunc_ln870_2 = trunc i32 %inA_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_2"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.1:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.2, i4 0, void %V1.i8.i782.case.0.2, i4 1, void %V1.i8.i782.case.1.2, i4 2, void %V1.i8.i782.case.2.2, i4 3, void %V1.i8.i782.case.3.2, i4 4, void %V1.i8.i782.case.4.2, i4 5, void %V1.i8.i782.case.5.2, i4 6, void %V1.i8.i782.case.6.2, i4 7, void %V1.i8.i782.case.7.2, i4 8, void %V1.i8.i782.case.8.2

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.2:3 %trunc_ln870_3 = trunc i32 %inA_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_3"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.2:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.3, i4 0, void %V1.i8.i782.case.0.3, i4 1, void %V1.i8.i782.case.1.3, i4 2, void %V1.i8.i782.case.2.3, i4 3, void %V1.i8.i782.case.3.3, i4 4, void %V1.i8.i782.case.4.3, i4 5, void %V1.i8.i782.case.5.3, i4 6, void %V1.i8.i782.case.6.3, i4 7, void %V1.i8.i782.case.7.3, i4 8, void %V1.i8.i782.case.8.3

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.3:3 %trunc_ln870_4 = trunc i32 %inA_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_4"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.3:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.4, i4 0, void %V1.i8.i782.case.0.4, i4 1, void %V1.i8.i782.case.1.4, i4 2, void %V1.i8.i782.case.2.4, i4 3, void %V1.i8.i782.case.3.4, i4 4, void %V1.i8.i782.case.4.4, i4 5, void %V1.i8.i782.case.5.4, i4 6, void %V1.i8.i782.case.6.4, i4 7, void %V1.i8.i782.case.7.4, i4 8, void %V1.i8.i782.case.8.4

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.4:3 %trunc_ln870_5 = trunc i32 %inA_5_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_5"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.4:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.5, i4 0, void %V1.i8.i782.case.0.5, i4 1, void %V1.i8.i782.case.1.5, i4 2, void %V1.i8.i782.case.2.5, i4 3, void %V1.i8.i782.case.3.5, i4 4, void %V1.i8.i782.case.4.5, i4 5, void %V1.i8.i782.case.5.5, i4 6, void %V1.i8.i782.case.6.5, i4 7, void %V1.i8.i782.case.7.5, i4 8, void %V1.i8.i782.case.8.5

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.5:3 %trunc_ln870_6 = trunc i32 %inA_6_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_6"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.5:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.6, i4 0, void %V1.i8.i782.case.0.6, i4 1, void %V1.i8.i782.case.1.6, i4 2, void %V1.i8.i782.case.2.6, i4 3, void %V1.i8.i782.case.3.6, i4 4, void %V1.i8.i782.case.4.6, i4 5, void %V1.i8.i782.case.5.6, i4 6, void %V1.i8.i782.case.6.6, i4 7, void %V1.i8.i782.case.7.6, i4 8, void %V1.i8.i782.case.8.6

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.6:3 %trunc_ln870_7 = trunc i32 %inA_7_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_7"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.6:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.7, i4 0, void %V1.i8.i782.case.0.7, i4 1, void %V1.i8.i782.case.1.7, i4 2, void %V1.i8.i782.case.2.7, i4 3, void %V1.i8.i782.case.3.7, i4 4, void %V1.i8.i782.case.4.7, i4 5, void %V1.i8.i782.case.5.7, i4 6, void %V1.i8.i782.case.6.7, i4 7, void %V1.i8.i782.case.7.7, i4 8, void %V1.i8.i782.case.8.7

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.7:3 %trunc_ln870_8 = trunc i32 %inA_8_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_8"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.7:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.8, i4 0, void %V1.i8.i782.case.0.8, i4 1, void %V1.i8.i782.case.1.8, i4 2, void %V1.i8.i782.case.2.8, i4 3, void %V1.i8.i782.case.3.8, i4 4, void %V1.i8.i782.case.4.8, i4 5, void %V1.i8.i782.case.5.8, i4 6, void %V1.i8.i782.case.6.8, i4 7, void %V1.i8.i782.case.7.8, i4 8, void %V1.i8.i782.case.8.8

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.8:3 %trunc_ln870_9 = trunc i32 %inA_9_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_9"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.8:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.9, i4 0, void %V1.i8.i782.case.0.9, i4 1, void %V1.i8.i782.case.1.9, i4 2, void %V1.i8.i782.case.2.9, i4 3, void %V1.i8.i782.case.3.9, i4 4, void %V1.i8.i782.case.4.9, i4 5, void %V1.i8.i782.case.5.9, i4 6, void %V1.i8.i782.case.6.9, i4 7, void %V1.i8.i782.case.7.9, i4 8, void %V1.i8.i782.case.8.9

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.9:0 %inB_8_load_9 = load i5 %inB_8_addr_9

]]></Node>
<StgValue><ssdm name="inB_8_load_9"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.9:1 %br_ln225 = br void %V1.i8.i782.exit.9

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.9:0 %inB_7_load_9 = load i5 %inB_7_addr_9

]]></Node>
<StgValue><ssdm name="inB_7_load_9"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.9:1 %br_ln225 = br void %V1.i8.i782.exit.9

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.9:0 %inB_6_load_9 = load i5 %inB_6_addr_9

]]></Node>
<StgValue><ssdm name="inB_6_load_9"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.9:1 %br_ln225 = br void %V1.i8.i782.exit.9

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.9:0 %inB_5_load_9 = load i5 %inB_5_addr_9

]]></Node>
<StgValue><ssdm name="inB_5_load_9"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.9:1 %br_ln225 = br void %V1.i8.i782.exit.9

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.9:0 %inB_4_load_9 = load i5 %inB_4_addr_9

]]></Node>
<StgValue><ssdm name="inB_4_load_9"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.9:1 %br_ln225 = br void %V1.i8.i782.exit.9

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.9:0 %inB_3_load_9 = load i5 %inB_3_addr_9

]]></Node>
<StgValue><ssdm name="inB_3_load_9"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.9:1 %br_ln225 = br void %V1.i8.i782.exit.9

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.9:0 %inB_2_load_9 = load i5 %inB_2_addr_9

]]></Node>
<StgValue><ssdm name="inB_2_load_9"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.9:1 %br_ln225 = br void %V1.i8.i782.exit.9

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.9:0 %inB_1_load_9 = load i5 %inB_1_addr_9

]]></Node>
<StgValue><ssdm name="inB_1_load_9"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.9:1 %br_ln225 = br void %V1.i8.i782.exit.9

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.9:0 %inB_0_load_9 = load i5 %inB_0_addr_9

]]></Node>
<StgValue><ssdm name="inB_0_load_9"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.9:1 %br_ln225 = br void %V1.i8.i782.exit.9

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.9:0 %inB_9_load_9 = load i5 %inB_9_addr_9

]]></Node>
<StgValue><ssdm name="inB_9_load_9"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.9:1 %br_ln0 = br void %V1.i8.i782.exit.9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.9:0 %phi_ln870_9 = phi i32 %inB_0_load_9, void %V1.i8.i782.case.0.9, i32 %inB_1_load_9, void %V1.i8.i782.case.1.9, i32 %inB_2_load_9, void %V1.i8.i782.case.2.9, i32 %inB_3_load_9, void %V1.i8.i782.case.3.9, i32 %inB_4_load_9, void %V1.i8.i782.case.4.9, i32 %inB_5_load_9, void %V1.i8.i782.case.5.9, i32 %inB_6_load_9, void %V1.i8.i782.case.6.9, i32 %inB_7_load_9, void %V1.i8.i782.case.7.9, i32 %inB_8_load_9, void %V1.i8.i782.case.8.9, i32 %inB_9_load_9, void %V1.i8.i782.case.9.9

]]></Node>
<StgValue><ssdm name="phi_ln870_9"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.9:1 %empty_20 = trunc i32 %phi_ln870_9

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.9:2 %mul_ln870_9 = mul i10 %empty_20, i10 %trunc_ln870_9

]]></Node>
<StgValue><ssdm name="mul_ln870_9"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.9:3 %trunc_ln870_10 = trunc i32 %inA_10_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_10"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.9:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.10, i4 0, void %V1.i8.i782.case.0.10, i4 1, void %V1.i8.i782.case.1.10, i4 2, void %V1.i8.i782.case.2.10, i4 3, void %V1.i8.i782.case.3.10, i4 4, void %V1.i8.i782.case.4.10, i4 5, void %V1.i8.i782.case.5.10, i4 6, void %V1.i8.i782.case.6.10, i4 7, void %V1.i8.i782.case.7.10, i4 8, void %V1.i8.i782.case.8.10

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.10:3 %trunc_ln870_11 = trunc i32 %inA_11_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_11"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.10:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.11, i4 0, void %V1.i8.i782.case.0.11, i4 1, void %V1.i8.i782.case.1.11, i4 2, void %V1.i8.i782.case.2.11, i4 3, void %V1.i8.i782.case.3.11, i4 4, void %V1.i8.i782.case.4.11, i4 5, void %V1.i8.i782.case.5.11, i4 6, void %V1.i8.i782.case.6.11, i4 7, void %V1.i8.i782.case.7.11, i4 8, void %V1.i8.i782.case.8.11

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.11:3 %trunc_ln870_12 = trunc i32 %inA_12_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_12"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.11:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.12, i4 0, void %V1.i8.i782.case.0.12, i4 1, void %V1.i8.i782.case.1.12, i4 2, void %V1.i8.i782.case.2.12, i4 3, void %V1.i8.i782.case.3.12, i4 4, void %V1.i8.i782.case.4.12, i4 5, void %V1.i8.i782.case.5.12, i4 6, void %V1.i8.i782.case.6.12, i4 7, void %V1.i8.i782.case.7.12, i4 8, void %V1.i8.i782.case.8.12

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.12:3 %trunc_ln870_13 = trunc i32 %inA_13_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_13"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.12:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.13, i4 0, void %V1.i8.i782.case.0.13, i4 1, void %V1.i8.i782.case.1.13, i4 2, void %V1.i8.i782.case.2.13, i4 3, void %V1.i8.i782.case.3.13, i4 4, void %V1.i8.i782.case.4.13, i4 5, void %V1.i8.i782.case.5.13, i4 6, void %V1.i8.i782.case.6.13, i4 7, void %V1.i8.i782.case.7.13, i4 8, void %V1.i8.i782.case.8.13

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.13:3 %trunc_ln870_14 = trunc i32 %inA_14_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_14"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.13:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.14, i4 0, void %V1.i8.i782.case.0.14, i4 1, void %V1.i8.i782.case.1.14, i4 2, void %V1.i8.i782.case.2.14, i4 3, void %V1.i8.i782.case.3.14, i4 4, void %V1.i8.i782.case.4.14, i4 5, void %V1.i8.i782.case.5.14, i4 6, void %V1.i8.i782.case.6.14, i4 7, void %V1.i8.i782.case.7.14, i4 8, void %V1.i8.i782.case.8.14

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.14:3 %trunc_ln870_15 = trunc i32 %inA_15_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_15"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.14:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.15, i4 0, void %V1.i8.i782.case.0.15, i4 1, void %V1.i8.i782.case.1.15, i4 2, void %V1.i8.i782.case.2.15, i4 3, void %V1.i8.i782.case.3.15, i4 4, void %V1.i8.i782.case.4.15, i4 5, void %V1.i8.i782.case.5.15, i4 6, void %V1.i8.i782.case.6.15, i4 7, void %V1.i8.i782.case.7.15, i4 8, void %V1.i8.i782.case.8.15

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.15:3 %trunc_ln870_16 = trunc i32 %inA_16_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_16"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.15:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.16, i4 0, void %V1.i8.i782.case.0.16, i4 1, void %V1.i8.i782.case.1.16, i4 2, void %V1.i8.i782.case.2.16, i4 3, void %V1.i8.i782.case.3.16, i4 4, void %V1.i8.i782.case.4.16, i4 5, void %V1.i8.i782.case.5.16, i4 6, void %V1.i8.i782.case.6.16, i4 7, void %V1.i8.i782.case.7.16, i4 8, void %V1.i8.i782.case.8.16

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.16:3 %trunc_ln870_17 = trunc i32 %inA_17_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_17"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.16:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.17, i4 0, void %V1.i8.i782.case.0.17, i4 1, void %V1.i8.i782.case.1.17, i4 2, void %V1.i8.i782.case.2.17, i4 3, void %V1.i8.i782.case.3.17, i4 4, void %V1.i8.i782.case.4.17, i4 5, void %V1.i8.i782.case.5.17, i4 6, void %V1.i8.i782.case.6.17, i4 7, void %V1.i8.i782.case.7.17, i4 8, void %V1.i8.i782.case.8.17

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.17:3 %trunc_ln870_18 = trunc i32 %inA_18_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_18"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.17:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.18, i4 0, void %V1.i8.i782.case.0.18, i4 1, void %V1.i8.i782.case.1.18, i4 2, void %V1.i8.i782.case.2.18, i4 3, void %V1.i8.i782.case.3.18, i4 4, void %V1.i8.i782.case.4.18, i4 5, void %V1.i8.i782.case.5.18, i4 6, void %V1.i8.i782.case.6.18, i4 7, void %V1.i8.i782.case.7.18, i4 8, void %V1.i8.i782.case.8.18

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.18:3 %trunc_ln870_19 = trunc i32 %inA_19_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_19"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.18:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.19, i4 0, void %V1.i8.i782.case.0.19, i4 1, void %V1.i8.i782.case.1.19, i4 2, void %V1.i8.i782.case.2.19, i4 3, void %V1.i8.i782.case.3.19, i4 4, void %V1.i8.i782.case.4.19, i4 5, void %V1.i8.i782.case.5.19, i4 6, void %V1.i8.i782.case.6.19, i4 7, void %V1.i8.i782.case.7.19, i4 8, void %V1.i8.i782.case.8.19

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.19:3 %trunc_ln870_20 = trunc i32 %inA_20_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_20"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.19:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.20, i4 0, void %V1.i8.i782.case.0.20, i4 1, void %V1.i8.i782.case.1.20, i4 2, void %V1.i8.i782.case.2.20, i4 3, void %V1.i8.i782.case.3.20, i4 4, void %V1.i8.i782.case.4.20, i4 5, void %V1.i8.i782.case.5.20, i4 6, void %V1.i8.i782.case.6.20, i4 7, void %V1.i8.i782.case.7.20, i4 8, void %V1.i8.i782.case.8.20

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.20:3 %trunc_ln870_21 = trunc i32 %inA_21_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_21"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.20:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.21, i4 0, void %V1.i8.i782.case.0.21, i4 1, void %V1.i8.i782.case.1.21, i4 2, void %V1.i8.i782.case.2.21, i4 3, void %V1.i8.i782.case.3.21, i4 4, void %V1.i8.i782.case.4.21, i4 5, void %V1.i8.i782.case.5.21, i4 6, void %V1.i8.i782.case.6.21, i4 7, void %V1.i8.i782.case.7.21, i4 8, void %V1.i8.i782.case.8.21

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.21:3 %trunc_ln870_22 = trunc i32 %inA_22_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_22"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.21:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.22, i4 0, void %V1.i8.i782.case.0.22, i4 1, void %V1.i8.i782.case.1.22, i4 2, void %V1.i8.i782.case.2.22, i4 3, void %V1.i8.i782.case.3.22, i4 4, void %V1.i8.i782.case.4.22, i4 5, void %V1.i8.i782.case.5.22, i4 6, void %V1.i8.i782.case.6.22, i4 7, void %V1.i8.i782.case.7.22, i4 8, void %V1.i8.i782.case.8.22

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.22:3 %trunc_ln870_23 = trunc i32 %inA_23_load

]]></Node>
<StgValue><ssdm name="trunc_ln870_23"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.22:4 %switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.23, i4 0, void %V1.i8.i782.case.0.23, i4 1, void %V1.i8.i782.case.1.23, i4 2, void %V1.i8.i782.case.2.23, i4 3, void %V1.i8.i782.case.3.23, i4 4, void %V1.i8.i782.case.4.23, i4 5, void %V1.i8.i782.case.5.23, i4 6, void %V1.i8.i782.case.6.23, i4 7, void %V1.i8.i782.case.7.23, i4 8, void %V1.i8.i782.case.8.23

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.23:0 %inB_8_load_23 = load i5 %inB_8_addr_23

]]></Node>
<StgValue><ssdm name="inB_8_load_23"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.23:1 %br_ln225 = br void %V1.i8.i782.exit.23

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.23:0 %inB_7_load_23 = load i5 %inB_7_addr_23

]]></Node>
<StgValue><ssdm name="inB_7_load_23"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.23:1 %br_ln225 = br void %V1.i8.i782.exit.23

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.23:0 %inB_6_load_23 = load i5 %inB_6_addr_23

]]></Node>
<StgValue><ssdm name="inB_6_load_23"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.23:1 %br_ln225 = br void %V1.i8.i782.exit.23

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.23:0 %inB_5_load_23 = load i5 %inB_5_addr_23

]]></Node>
<StgValue><ssdm name="inB_5_load_23"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.23:1 %br_ln225 = br void %V1.i8.i782.exit.23

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.23:0 %inB_4_load_23 = load i5 %inB_4_addr_23

]]></Node>
<StgValue><ssdm name="inB_4_load_23"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.23:1 %br_ln225 = br void %V1.i8.i782.exit.23

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.23:0 %inB_3_load_23 = load i5 %inB_3_addr_23

]]></Node>
<StgValue><ssdm name="inB_3_load_23"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.23:1 %br_ln225 = br void %V1.i8.i782.exit.23

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.23:0 %inB_2_load_23 = load i5 %inB_2_addr_23

]]></Node>
<StgValue><ssdm name="inB_2_load_23"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.23:1 %br_ln225 = br void %V1.i8.i782.exit.23

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.23:0 %inB_1_load_23 = load i5 %inB_1_addr_23

]]></Node>
<StgValue><ssdm name="inB_1_load_23"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.23:1 %br_ln225 = br void %V1.i8.i782.exit.23

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.23:0 %inB_0_load_23 = load i5 %inB_0_addr_23

]]></Node>
<StgValue><ssdm name="inB_0_load_23"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.23:1 %br_ln225 = br void %V1.i8.i782.exit.23

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.23:0 %inB_9_load_23 = load i5 %inB_9_addr_23

]]></Node>
<StgValue><ssdm name="inB_9_load_23"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.23:1 %br_ln0 = br void %V1.i8.i782.exit.23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx1513.exit:0 %add_ln870_1 = add i4 %select_ln1057, i4 1

]]></Node>
<StgValue><ssdm name="add_ln870_1"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1513.exit:1 %store_ln1057 = store i8 %add_ln1057, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln1057"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1513.exit:2 %store_ln1057 = store i5 %select_ln1057_1, i5 %i_V

]]></Node>
<StgValue><ssdm name="store_ln1057"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1513.exit:3 %store_ln870 = store i4 %add_ln870_1, i4 %j_V

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1513.exit:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0">
<![CDATA[
:0 %ret_ln30 = ret

]]></Node>
<StgValue><ssdm name="ret_ln30"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="598" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.0:0 %inB_8_load = load i5 %inB_8_addr

]]></Node>
<StgValue><ssdm name="inB_8_load"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.0:1 %br_ln225 = br void %V1.i8.i782.exit.0

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.0:0 %inB_7_load = load i5 %inB_7_addr

]]></Node>
<StgValue><ssdm name="inB_7_load"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.0:1 %br_ln225 = br void %V1.i8.i782.exit.0

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.0:0 %inB_6_load = load i5 %inB_6_addr

]]></Node>
<StgValue><ssdm name="inB_6_load"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.0:1 %br_ln225 = br void %V1.i8.i782.exit.0

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.0:0 %inB_5_load = load i5 %inB_5_addr

]]></Node>
<StgValue><ssdm name="inB_5_load"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.0:1 %br_ln225 = br void %V1.i8.i782.exit.0

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.0:0 %inB_4_load = load i5 %inB_4_addr

]]></Node>
<StgValue><ssdm name="inB_4_load"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.0:1 %br_ln225 = br void %V1.i8.i782.exit.0

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.0:0 %inB_3_load = load i5 %inB_3_addr

]]></Node>
<StgValue><ssdm name="inB_3_load"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.0:1 %br_ln225 = br void %V1.i8.i782.exit.0

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.0:0 %inB_2_load = load i5 %inB_2_addr

]]></Node>
<StgValue><ssdm name="inB_2_load"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.0:1 %br_ln225 = br void %V1.i8.i782.exit.0

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.0:0 %inB_1_load = load i5 %inB_1_addr

]]></Node>
<StgValue><ssdm name="inB_1_load"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.0:1 %br_ln225 = br void %V1.i8.i782.exit.0

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.0:0 %inB_0_load = load i5 %inB_0_addr

]]></Node>
<StgValue><ssdm name="inB_0_load"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.0:1 %br_ln225 = br void %V1.i8.i782.exit.0

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.0:0 %inB_9_load = load i5 %inB_9_addr

]]></Node>
<StgValue><ssdm name="inB_9_load"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.0:1 %br_ln225 = br void %V1.i8.i782.exit.0

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.0:0 %phi_ln870 = phi i32 %inB_0_load, void %V1.i8.i782.case.0.0, i32 %inB_1_load, void %V1.i8.i782.case.1.0, i32 %inB_2_load, void %V1.i8.i782.case.2.0, i32 %inB_3_load, void %V1.i8.i782.case.3.0, i32 %inB_4_load, void %V1.i8.i782.case.4.0, i32 %inB_5_load, void %V1.i8.i782.case.5.0, i32 %inB_6_load, void %V1.i8.i782.case.6.0, i32 %inB_7_load, void %V1.i8.i782.case.7.0, i32 %inB_8_load, void %V1.i8.i782.case.8.0, i32 %inB_9_load, void %V1.i8.i782.case.9.0

]]></Node>
<StgValue><ssdm name="phi_ln870"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.0:1 %trunc_ln225 = trunc i32 %phi_ln870

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.0:2 %mul_ln870 = mul i10 %trunc_ln225, i10 %trunc_ln870

]]></Node>
<StgValue><ssdm name="mul_ln870"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.1:0 %inB_8_load_1 = load i5 %inB_8_addr_1

]]></Node>
<StgValue><ssdm name="inB_8_load_1"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.1:1 %br_ln225 = br void %V1.i8.i782.exit.1

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.1:0 %inB_7_load_1 = load i5 %inB_7_addr_1

]]></Node>
<StgValue><ssdm name="inB_7_load_1"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.1:1 %br_ln225 = br void %V1.i8.i782.exit.1

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.1:0 %inB_6_load_1 = load i5 %inB_6_addr_1

]]></Node>
<StgValue><ssdm name="inB_6_load_1"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.1:1 %br_ln225 = br void %V1.i8.i782.exit.1

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.1:0 %inB_5_load_1 = load i5 %inB_5_addr_1

]]></Node>
<StgValue><ssdm name="inB_5_load_1"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.1:1 %br_ln225 = br void %V1.i8.i782.exit.1

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.1:0 %inB_4_load_1 = load i5 %inB_4_addr_1

]]></Node>
<StgValue><ssdm name="inB_4_load_1"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.1:1 %br_ln225 = br void %V1.i8.i782.exit.1

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.1:0 %inB_3_load_1 = load i5 %inB_3_addr_1

]]></Node>
<StgValue><ssdm name="inB_3_load_1"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.1:1 %br_ln225 = br void %V1.i8.i782.exit.1

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.1:0 %inB_2_load_1 = load i5 %inB_2_addr_1

]]></Node>
<StgValue><ssdm name="inB_2_load_1"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.1:1 %br_ln225 = br void %V1.i8.i782.exit.1

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.1:0 %inB_1_load_1 = load i5 %inB_1_addr_1

]]></Node>
<StgValue><ssdm name="inB_1_load_1"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.1:1 %br_ln225 = br void %V1.i8.i782.exit.1

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.1:0 %inB_0_load_1 = load i5 %inB_0_addr_1

]]></Node>
<StgValue><ssdm name="inB_0_load_1"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.1:1 %br_ln225 = br void %V1.i8.i782.exit.1

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.1:0 %inB_9_load_1 = load i5 %inB_9_addr_1

]]></Node>
<StgValue><ssdm name="inB_9_load_1"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.1:1 %br_ln0 = br void %V1.i8.i782.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.1:0 %phi_ln870_1 = phi i32 %inB_0_load_1, void %V1.i8.i782.case.0.1, i32 %inB_1_load_1, void %V1.i8.i782.case.1.1, i32 %inB_2_load_1, void %V1.i8.i782.case.2.1, i32 %inB_3_load_1, void %V1.i8.i782.case.3.1, i32 %inB_4_load_1, void %V1.i8.i782.case.4.1, i32 %inB_5_load_1, void %V1.i8.i782.case.5.1, i32 %inB_6_load_1, void %V1.i8.i782.case.6.1, i32 %inB_7_load_1, void %V1.i8.i782.case.7.1, i32 %inB_8_load_1, void %V1.i8.i782.case.8.1, i32 %inB_9_load_1, void %V1.i8.i782.case.9.1

]]></Node>
<StgValue><ssdm name="phi_ln870_1"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.1:1 %empty = trunc i32 %phi_ln870_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.1:2 %mul_ln870_1 = mul i10 %empty, i10 %trunc_ln870_1

]]></Node>
<StgValue><ssdm name="mul_ln870_1"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.2:0 %inB_8_load_2 = load i5 %inB_8_addr_2

]]></Node>
<StgValue><ssdm name="inB_8_load_2"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.2:0 %inB_7_load_2 = load i5 %inB_7_addr_2

]]></Node>
<StgValue><ssdm name="inB_7_load_2"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.2:0 %inB_6_load_2 = load i5 %inB_6_addr_2

]]></Node>
<StgValue><ssdm name="inB_6_load_2"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.2:0 %inB_5_load_2 = load i5 %inB_5_addr_2

]]></Node>
<StgValue><ssdm name="inB_5_load_2"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.2:0 %inB_4_load_2 = load i5 %inB_4_addr_2

]]></Node>
<StgValue><ssdm name="inB_4_load_2"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.2:0 %inB_3_load_2 = load i5 %inB_3_addr_2

]]></Node>
<StgValue><ssdm name="inB_3_load_2"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.2:0 %inB_2_load_2 = load i5 %inB_2_addr_2

]]></Node>
<StgValue><ssdm name="inB_2_load_2"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.2:0 %inB_1_load_2 = load i5 %inB_1_addr_2

]]></Node>
<StgValue><ssdm name="inB_1_load_2"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.2:0 %inB_0_load_2 = load i5 %inB_0_addr_2

]]></Node>
<StgValue><ssdm name="inB_0_load_2"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.2:0 %inB_9_load_2 = load i5 %inB_9_addr_2

]]></Node>
<StgValue><ssdm name="inB_9_load_2"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.3:0 %inB_8_load_3 = load i5 %inB_8_addr_3

]]></Node>
<StgValue><ssdm name="inB_8_load_3"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.3:0 %inB_7_load_3 = load i5 %inB_7_addr_3

]]></Node>
<StgValue><ssdm name="inB_7_load_3"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.3:0 %inB_6_load_3 = load i5 %inB_6_addr_3

]]></Node>
<StgValue><ssdm name="inB_6_load_3"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.3:0 %inB_5_load_3 = load i5 %inB_5_addr_3

]]></Node>
<StgValue><ssdm name="inB_5_load_3"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.3:0 %inB_4_load_3 = load i5 %inB_4_addr_3

]]></Node>
<StgValue><ssdm name="inB_4_load_3"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.3:0 %inB_3_load_3 = load i5 %inB_3_addr_3

]]></Node>
<StgValue><ssdm name="inB_3_load_3"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.3:0 %inB_2_load_3 = load i5 %inB_2_addr_3

]]></Node>
<StgValue><ssdm name="inB_2_load_3"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.3:0 %inB_1_load_3 = load i5 %inB_1_addr_3

]]></Node>
<StgValue><ssdm name="inB_1_load_3"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.3:0 %inB_0_load_3 = load i5 %inB_0_addr_3

]]></Node>
<StgValue><ssdm name="inB_0_load_3"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.3:0 %inB_9_load_3 = load i5 %inB_9_addr_3

]]></Node>
<StgValue><ssdm name="inB_9_load_3"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.23:0 %phi_ln870_23 = phi i32 %inB_0_load_23, void %V1.i8.i782.case.0.23, i32 %inB_1_load_23, void %V1.i8.i782.case.1.23, i32 %inB_2_load_23, void %V1.i8.i782.case.2.23, i32 %inB_3_load_23, void %V1.i8.i782.case.3.23, i32 %inB_4_load_23, void %V1.i8.i782.case.4.23, i32 %inB_5_load_23, void %V1.i8.i782.case.5.23, i32 %inB_6_load_23, void %V1.i8.i782.case.6.23, i32 %inB_7_load_23, void %V1.i8.i782.case.7.23, i32 %inB_8_load_23, void %V1.i8.i782.case.8.23, i32 %inB_9_load_23, void %V1.i8.i782.case.9.23

]]></Node>
<StgValue><ssdm name="phi_ln870_23"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.23:1 %empty_34 = trunc i32 %phi_ln870_23

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:2 %mul_ln870_23 = mul i10 %empty_34, i10 %trunc_ln870_23

]]></Node>
<StgValue><ssdm name="mul_ln870_23"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.23:26 %switch_ln26 = switch i4 %select_ln1057, void %arrayidx1513.case.9, i4 0, void %arrayidx1513.case.0, i4 1, void %arrayidx1513.case.1, i4 2, void %arrayidx1513.case.2, i4 3, void %arrayidx1513.case.3, i4 4, void %arrayidx1513.case.4, i4 5, void %arrayidx1513.case.5, i4 6, void %arrayidx1513.case.6, i4 7, void %arrayidx1513.case.7, i4 8, void %arrayidx1513.case.8

]]></Node>
<StgValue><ssdm name="switch_ln26"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="668" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.2:0 %inB_8_load_2 = load i5 %inB_8_addr_2

]]></Node>
<StgValue><ssdm name="inB_8_load_2"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.2:1 %br_ln225 = br void %V1.i8.i782.exit.2

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.2:0 %inB_7_load_2 = load i5 %inB_7_addr_2

]]></Node>
<StgValue><ssdm name="inB_7_load_2"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.2:1 %br_ln225 = br void %V1.i8.i782.exit.2

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.2:0 %inB_6_load_2 = load i5 %inB_6_addr_2

]]></Node>
<StgValue><ssdm name="inB_6_load_2"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.2:1 %br_ln225 = br void %V1.i8.i782.exit.2

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.2:0 %inB_5_load_2 = load i5 %inB_5_addr_2

]]></Node>
<StgValue><ssdm name="inB_5_load_2"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.2:1 %br_ln225 = br void %V1.i8.i782.exit.2

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.2:0 %inB_4_load_2 = load i5 %inB_4_addr_2

]]></Node>
<StgValue><ssdm name="inB_4_load_2"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.2:1 %br_ln225 = br void %V1.i8.i782.exit.2

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.2:0 %inB_3_load_2 = load i5 %inB_3_addr_2

]]></Node>
<StgValue><ssdm name="inB_3_load_2"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.2:1 %br_ln225 = br void %V1.i8.i782.exit.2

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.2:0 %inB_2_load_2 = load i5 %inB_2_addr_2

]]></Node>
<StgValue><ssdm name="inB_2_load_2"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.2:1 %br_ln225 = br void %V1.i8.i782.exit.2

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.2:0 %inB_1_load_2 = load i5 %inB_1_addr_2

]]></Node>
<StgValue><ssdm name="inB_1_load_2"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.2:1 %br_ln225 = br void %V1.i8.i782.exit.2

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.2:0 %inB_0_load_2 = load i5 %inB_0_addr_2

]]></Node>
<StgValue><ssdm name="inB_0_load_2"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.2:1 %br_ln225 = br void %V1.i8.i782.exit.2

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.2:0 %inB_9_load_2 = load i5 %inB_9_addr_2

]]></Node>
<StgValue><ssdm name="inB_9_load_2"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.2:1 %br_ln0 = br void %V1.i8.i782.exit.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.2:0 %phi_ln870_2 = phi i32 %inB_0_load_2, void %V1.i8.i782.case.0.2, i32 %inB_1_load_2, void %V1.i8.i782.case.1.2, i32 %inB_2_load_2, void %V1.i8.i782.case.2.2, i32 %inB_3_load_2, void %V1.i8.i782.case.3.2, i32 %inB_4_load_2, void %V1.i8.i782.case.4.2, i32 %inB_5_load_2, void %V1.i8.i782.case.5.2, i32 %inB_6_load_2, void %V1.i8.i782.case.6.2, i32 %inB_7_load_2, void %V1.i8.i782.case.7.2, i32 %inB_8_load_2, void %V1.i8.i782.case.8.2, i32 %inB_9_load_2, void %V1.i8.i782.case.9.2

]]></Node>
<StgValue><ssdm name="phi_ln870_2"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.2:1 %empty_13 = trunc i32 %phi_ln870_2

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.2:2 %mul_ln870_2 = mul i10 %empty_13, i10 %trunc_ln870_2

]]></Node>
<StgValue><ssdm name="mul_ln870_2"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.3:0 %inB_8_load_3 = load i5 %inB_8_addr_3

]]></Node>
<StgValue><ssdm name="inB_8_load_3"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.3:1 %br_ln225 = br void %V1.i8.i782.exit.3

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.3:0 %inB_7_load_3 = load i5 %inB_7_addr_3

]]></Node>
<StgValue><ssdm name="inB_7_load_3"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.3:1 %br_ln225 = br void %V1.i8.i782.exit.3

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.3:0 %inB_6_load_3 = load i5 %inB_6_addr_3

]]></Node>
<StgValue><ssdm name="inB_6_load_3"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.3:1 %br_ln225 = br void %V1.i8.i782.exit.3

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.3:0 %inB_5_load_3 = load i5 %inB_5_addr_3

]]></Node>
<StgValue><ssdm name="inB_5_load_3"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.3:1 %br_ln225 = br void %V1.i8.i782.exit.3

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.3:0 %inB_4_load_3 = load i5 %inB_4_addr_3

]]></Node>
<StgValue><ssdm name="inB_4_load_3"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.3:1 %br_ln225 = br void %V1.i8.i782.exit.3

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.3:0 %inB_3_load_3 = load i5 %inB_3_addr_3

]]></Node>
<StgValue><ssdm name="inB_3_load_3"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.3:1 %br_ln225 = br void %V1.i8.i782.exit.3

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.3:0 %inB_2_load_3 = load i5 %inB_2_addr_3

]]></Node>
<StgValue><ssdm name="inB_2_load_3"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.3:1 %br_ln225 = br void %V1.i8.i782.exit.3

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.3:0 %inB_1_load_3 = load i5 %inB_1_addr_3

]]></Node>
<StgValue><ssdm name="inB_1_load_3"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.3:1 %br_ln225 = br void %V1.i8.i782.exit.3

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.3:0 %inB_0_load_3 = load i5 %inB_0_addr_3

]]></Node>
<StgValue><ssdm name="inB_0_load_3"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.3:1 %br_ln225 = br void %V1.i8.i782.exit.3

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.3:0 %inB_9_load_3 = load i5 %inB_9_addr_3

]]></Node>
<StgValue><ssdm name="inB_9_load_3"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.3:1 %br_ln0 = br void %V1.i8.i782.exit.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.3:0 %phi_ln870_3 = phi i32 %inB_0_load_3, void %V1.i8.i782.case.0.3, i32 %inB_1_load_3, void %V1.i8.i782.case.1.3, i32 %inB_2_load_3, void %V1.i8.i782.case.2.3, i32 %inB_3_load_3, void %V1.i8.i782.case.3.3, i32 %inB_4_load_3, void %V1.i8.i782.case.4.3, i32 %inB_5_load_3, void %V1.i8.i782.case.5.3, i32 %inB_6_load_3, void %V1.i8.i782.case.6.3, i32 %inB_7_load_3, void %V1.i8.i782.case.7.3, i32 %inB_8_load_3, void %V1.i8.i782.case.8.3, i32 %inB_9_load_3, void %V1.i8.i782.case.9.3

]]></Node>
<StgValue><ssdm name="phi_ln870_3"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.3:1 %empty_14 = trunc i32 %phi_ln870_3

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.3:2 %mul_ln870_3 = mul i10 %empty_14, i10 %trunc_ln870_3

]]></Node>
<StgValue><ssdm name="mul_ln870_3"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.4:0 %inB_8_load_4 = load i5 %inB_8_addr_4

]]></Node>
<StgValue><ssdm name="inB_8_load_4"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.4:0 %inB_7_load_4 = load i5 %inB_7_addr_4

]]></Node>
<StgValue><ssdm name="inB_7_load_4"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.4:0 %inB_6_load_4 = load i5 %inB_6_addr_4

]]></Node>
<StgValue><ssdm name="inB_6_load_4"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.4:0 %inB_5_load_4 = load i5 %inB_5_addr_4

]]></Node>
<StgValue><ssdm name="inB_5_load_4"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.4:0 %inB_4_load_4 = load i5 %inB_4_addr_4

]]></Node>
<StgValue><ssdm name="inB_4_load_4"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.4:0 %inB_3_load_4 = load i5 %inB_3_addr_4

]]></Node>
<StgValue><ssdm name="inB_3_load_4"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.4:0 %inB_2_load_4 = load i5 %inB_2_addr_4

]]></Node>
<StgValue><ssdm name="inB_2_load_4"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.4:0 %inB_1_load_4 = load i5 %inB_1_addr_4

]]></Node>
<StgValue><ssdm name="inB_1_load_4"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.4:0 %inB_0_load_4 = load i5 %inB_0_addr_4

]]></Node>
<StgValue><ssdm name="inB_0_load_4"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.4:0 %inB_9_load_4 = load i5 %inB_9_addr_4

]]></Node>
<StgValue><ssdm name="inB_9_load_4"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.5:0 %inB_8_load_5 = load i5 %inB_8_addr_5

]]></Node>
<StgValue><ssdm name="inB_8_load_5"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.5:0 %inB_7_load_5 = load i5 %inB_7_addr_5

]]></Node>
<StgValue><ssdm name="inB_7_load_5"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.5:0 %inB_6_load_5 = load i5 %inB_6_addr_5

]]></Node>
<StgValue><ssdm name="inB_6_load_5"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.5:0 %inB_5_load_5 = load i5 %inB_5_addr_5

]]></Node>
<StgValue><ssdm name="inB_5_load_5"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.5:0 %inB_4_load_5 = load i5 %inB_4_addr_5

]]></Node>
<StgValue><ssdm name="inB_4_load_5"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.5:0 %inB_3_load_5 = load i5 %inB_3_addr_5

]]></Node>
<StgValue><ssdm name="inB_3_load_5"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.5:0 %inB_2_load_5 = load i5 %inB_2_addr_5

]]></Node>
<StgValue><ssdm name="inB_2_load_5"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.5:0 %inB_1_load_5 = load i5 %inB_1_addr_5

]]></Node>
<StgValue><ssdm name="inB_1_load_5"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.5:0 %inB_0_load_5 = load i5 %inB_0_addr_5

]]></Node>
<StgValue><ssdm name="inB_0_load_5"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.5:0 %inB_9_load_5 = load i5 %inB_9_addr_5

]]></Node>
<StgValue><ssdm name="inB_9_load_5"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:2 %mul_ln870_23 = mul i10 %empty_34, i10 %trunc_ln870_23

]]></Node>
<StgValue><ssdm name="mul_ln870_23"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:14 %add_ln870_13 = add i10 %mul_ln870_1, i10 %mul_ln870_2

]]></Node>
<StgValue><ssdm name="add_ln870_13"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:15 %add_ln870_14 = add i10 %add_ln870_13, i10 %mul_ln870

]]></Node>
<StgValue><ssdm name="add_ln870_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="737" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.4:0 %inB_8_load_4 = load i5 %inB_8_addr_4

]]></Node>
<StgValue><ssdm name="inB_8_load_4"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.4:1 %br_ln225 = br void %V1.i8.i782.exit.4

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.4:0 %inB_7_load_4 = load i5 %inB_7_addr_4

]]></Node>
<StgValue><ssdm name="inB_7_load_4"/></StgValue>
</operation>

<operation id="740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.4:1 %br_ln225 = br void %V1.i8.i782.exit.4

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.4:0 %inB_6_load_4 = load i5 %inB_6_addr_4

]]></Node>
<StgValue><ssdm name="inB_6_load_4"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.4:1 %br_ln225 = br void %V1.i8.i782.exit.4

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.4:0 %inB_5_load_4 = load i5 %inB_5_addr_4

]]></Node>
<StgValue><ssdm name="inB_5_load_4"/></StgValue>
</operation>

<operation id="744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.4:1 %br_ln225 = br void %V1.i8.i782.exit.4

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.4:0 %inB_4_load_4 = load i5 %inB_4_addr_4

]]></Node>
<StgValue><ssdm name="inB_4_load_4"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.4:1 %br_ln225 = br void %V1.i8.i782.exit.4

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.4:0 %inB_3_load_4 = load i5 %inB_3_addr_4

]]></Node>
<StgValue><ssdm name="inB_3_load_4"/></StgValue>
</operation>

<operation id="748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.4:1 %br_ln225 = br void %V1.i8.i782.exit.4

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.4:0 %inB_2_load_4 = load i5 %inB_2_addr_4

]]></Node>
<StgValue><ssdm name="inB_2_load_4"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.4:1 %br_ln225 = br void %V1.i8.i782.exit.4

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.4:0 %inB_1_load_4 = load i5 %inB_1_addr_4

]]></Node>
<StgValue><ssdm name="inB_1_load_4"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.4:1 %br_ln225 = br void %V1.i8.i782.exit.4

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.4:0 %inB_0_load_4 = load i5 %inB_0_addr_4

]]></Node>
<StgValue><ssdm name="inB_0_load_4"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.4:1 %br_ln225 = br void %V1.i8.i782.exit.4

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.4:0 %inB_9_load_4 = load i5 %inB_9_addr_4

]]></Node>
<StgValue><ssdm name="inB_9_load_4"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.4:1 %br_ln0 = br void %V1.i8.i782.exit.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.4:0 %phi_ln870_4 = phi i32 %inB_0_load_4, void %V1.i8.i782.case.0.4, i32 %inB_1_load_4, void %V1.i8.i782.case.1.4, i32 %inB_2_load_4, void %V1.i8.i782.case.2.4, i32 %inB_3_load_4, void %V1.i8.i782.case.3.4, i32 %inB_4_load_4, void %V1.i8.i782.case.4.4, i32 %inB_5_load_4, void %V1.i8.i782.case.5.4, i32 %inB_6_load_4, void %V1.i8.i782.case.6.4, i32 %inB_7_load_4, void %V1.i8.i782.case.7.4, i32 %inB_8_load_4, void %V1.i8.i782.case.8.4, i32 %inB_9_load_4, void %V1.i8.i782.case.9.4

]]></Node>
<StgValue><ssdm name="phi_ln870_4"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.4:1 %empty_15 = trunc i32 %phi_ln870_4

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.4:2 %mul_ln870_4 = mul i10 %empty_15, i10 %trunc_ln870_4

]]></Node>
<StgValue><ssdm name="mul_ln870_4"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.5:0 %inB_8_load_5 = load i5 %inB_8_addr_5

]]></Node>
<StgValue><ssdm name="inB_8_load_5"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.5:1 %br_ln225 = br void %V1.i8.i782.exit.5

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.5:0 %inB_7_load_5 = load i5 %inB_7_addr_5

]]></Node>
<StgValue><ssdm name="inB_7_load_5"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.5:1 %br_ln225 = br void %V1.i8.i782.exit.5

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.5:0 %inB_6_load_5 = load i5 %inB_6_addr_5

]]></Node>
<StgValue><ssdm name="inB_6_load_5"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.5:1 %br_ln225 = br void %V1.i8.i782.exit.5

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.5:0 %inB_5_load_5 = load i5 %inB_5_addr_5

]]></Node>
<StgValue><ssdm name="inB_5_load_5"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.5:1 %br_ln225 = br void %V1.i8.i782.exit.5

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.5:0 %inB_4_load_5 = load i5 %inB_4_addr_5

]]></Node>
<StgValue><ssdm name="inB_4_load_5"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.5:1 %br_ln225 = br void %V1.i8.i782.exit.5

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.5:0 %inB_3_load_5 = load i5 %inB_3_addr_5

]]></Node>
<StgValue><ssdm name="inB_3_load_5"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.5:1 %br_ln225 = br void %V1.i8.i782.exit.5

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.5:0 %inB_2_load_5 = load i5 %inB_2_addr_5

]]></Node>
<StgValue><ssdm name="inB_2_load_5"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.5:1 %br_ln225 = br void %V1.i8.i782.exit.5

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.5:0 %inB_1_load_5 = load i5 %inB_1_addr_5

]]></Node>
<StgValue><ssdm name="inB_1_load_5"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.5:1 %br_ln225 = br void %V1.i8.i782.exit.5

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.5:0 %inB_0_load_5 = load i5 %inB_0_addr_5

]]></Node>
<StgValue><ssdm name="inB_0_load_5"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.5:1 %br_ln225 = br void %V1.i8.i782.exit.5

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.5:0 %inB_9_load_5 = load i5 %inB_9_addr_5

]]></Node>
<StgValue><ssdm name="inB_9_load_5"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.5:1 %br_ln0 = br void %V1.i8.i782.exit.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.5:0 %phi_ln870_5 = phi i32 %inB_0_load_5, void %V1.i8.i782.case.0.5, i32 %inB_1_load_5, void %V1.i8.i782.case.1.5, i32 %inB_2_load_5, void %V1.i8.i782.case.2.5, i32 %inB_3_load_5, void %V1.i8.i782.case.3.5, i32 %inB_4_load_5, void %V1.i8.i782.case.4.5, i32 %inB_5_load_5, void %V1.i8.i782.case.5.5, i32 %inB_6_load_5, void %V1.i8.i782.case.6.5, i32 %inB_7_load_5, void %V1.i8.i782.case.7.5, i32 %inB_8_load_5, void %V1.i8.i782.case.8.5, i32 %inB_9_load_5, void %V1.i8.i782.case.9.5

]]></Node>
<StgValue><ssdm name="phi_ln870_5"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.5:1 %empty_16 = trunc i32 %phi_ln870_5

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.5:2 %mul_ln870_5 = mul i10 %empty_16, i10 %trunc_ln870_5

]]></Node>
<StgValue><ssdm name="mul_ln870_5"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.6:0 %inB_8_load_6 = load i5 %inB_8_addr_6

]]></Node>
<StgValue><ssdm name="inB_8_load_6"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.6:0 %inB_7_load_6 = load i5 %inB_7_addr_6

]]></Node>
<StgValue><ssdm name="inB_7_load_6"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.6:0 %inB_6_load_6 = load i5 %inB_6_addr_6

]]></Node>
<StgValue><ssdm name="inB_6_load_6"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.6:0 %inB_5_load_6 = load i5 %inB_5_addr_6

]]></Node>
<StgValue><ssdm name="inB_5_load_6"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.6:0 %inB_4_load_6 = load i5 %inB_4_addr_6

]]></Node>
<StgValue><ssdm name="inB_4_load_6"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.6:0 %inB_3_load_6 = load i5 %inB_3_addr_6

]]></Node>
<StgValue><ssdm name="inB_3_load_6"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.6:0 %inB_2_load_6 = load i5 %inB_2_addr_6

]]></Node>
<StgValue><ssdm name="inB_2_load_6"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.6:0 %inB_1_load_6 = load i5 %inB_1_addr_6

]]></Node>
<StgValue><ssdm name="inB_1_load_6"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.6:0 %inB_0_load_6 = load i5 %inB_0_addr_6

]]></Node>
<StgValue><ssdm name="inB_0_load_6"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.6:0 %inB_9_load_6 = load i5 %inB_9_addr_6

]]></Node>
<StgValue><ssdm name="inB_9_load_6"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.7:0 %inB_8_load_7 = load i5 %inB_8_addr_7

]]></Node>
<StgValue><ssdm name="inB_8_load_7"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.7:0 %inB_7_load_7 = load i5 %inB_7_addr_7

]]></Node>
<StgValue><ssdm name="inB_7_load_7"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.7:0 %inB_6_load_7 = load i5 %inB_6_addr_7

]]></Node>
<StgValue><ssdm name="inB_6_load_7"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.7:0 %inB_5_load_7 = load i5 %inB_5_addr_7

]]></Node>
<StgValue><ssdm name="inB_5_load_7"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.7:0 %inB_4_load_7 = load i5 %inB_4_addr_7

]]></Node>
<StgValue><ssdm name="inB_4_load_7"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.7:0 %inB_3_load_7 = load i5 %inB_3_addr_7

]]></Node>
<StgValue><ssdm name="inB_3_load_7"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.7:0 %inB_2_load_7 = load i5 %inB_2_addr_7

]]></Node>
<StgValue><ssdm name="inB_2_load_7"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.7:0 %inB_1_load_7 = load i5 %inB_1_addr_7

]]></Node>
<StgValue><ssdm name="inB_1_load_7"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.7:0 %inB_0_load_7 = load i5 %inB_0_addr_7

]]></Node>
<StgValue><ssdm name="inB_0_load_7"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.7:0 %inB_9_load_7 = load i5 %inB_9_addr_7

]]></Node>
<StgValue><ssdm name="inB_9_load_7"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:2 %mul_ln870_23 = mul i10 %empty_34, i10 %trunc_ln870_23

]]></Node>
<StgValue><ssdm name="mul_ln870_23"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:16 %add_ln870_15 = add i10 %mul_ln870_3, i10 %mul_ln870_5

]]></Node>
<StgValue><ssdm name="add_ln870_15"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:17 %add_ln870_16 = add i10 %add_ln870_15, i10 %mul_ln870_4

]]></Node>
<StgValue><ssdm name="add_ln870_16"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:21 %add_ln870_20 = add i10 %mul_ln870_9, i10 %mul_ln870_23

]]></Node>
<StgValue><ssdm name="add_ln870_20"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="807" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.6:0 %inB_8_load_6 = load i5 %inB_8_addr_6

]]></Node>
<StgValue><ssdm name="inB_8_load_6"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.6:1 %br_ln225 = br void %V1.i8.i782.exit.6

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.6:0 %inB_7_load_6 = load i5 %inB_7_addr_6

]]></Node>
<StgValue><ssdm name="inB_7_load_6"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.6:1 %br_ln225 = br void %V1.i8.i782.exit.6

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.6:0 %inB_6_load_6 = load i5 %inB_6_addr_6

]]></Node>
<StgValue><ssdm name="inB_6_load_6"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.6:1 %br_ln225 = br void %V1.i8.i782.exit.6

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.6:0 %inB_5_load_6 = load i5 %inB_5_addr_6

]]></Node>
<StgValue><ssdm name="inB_5_load_6"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.6:1 %br_ln225 = br void %V1.i8.i782.exit.6

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.6:0 %inB_4_load_6 = load i5 %inB_4_addr_6

]]></Node>
<StgValue><ssdm name="inB_4_load_6"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.6:1 %br_ln225 = br void %V1.i8.i782.exit.6

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.6:0 %inB_3_load_6 = load i5 %inB_3_addr_6

]]></Node>
<StgValue><ssdm name="inB_3_load_6"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.6:1 %br_ln225 = br void %V1.i8.i782.exit.6

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.6:0 %inB_2_load_6 = load i5 %inB_2_addr_6

]]></Node>
<StgValue><ssdm name="inB_2_load_6"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.6:1 %br_ln225 = br void %V1.i8.i782.exit.6

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.6:0 %inB_1_load_6 = load i5 %inB_1_addr_6

]]></Node>
<StgValue><ssdm name="inB_1_load_6"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.6:1 %br_ln225 = br void %V1.i8.i782.exit.6

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.6:0 %inB_0_load_6 = load i5 %inB_0_addr_6

]]></Node>
<StgValue><ssdm name="inB_0_load_6"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.6:1 %br_ln225 = br void %V1.i8.i782.exit.6

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.6:0 %inB_9_load_6 = load i5 %inB_9_addr_6

]]></Node>
<StgValue><ssdm name="inB_9_load_6"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.6:1 %br_ln0 = br void %V1.i8.i782.exit.6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.6:0 %phi_ln870_6 = phi i32 %inB_0_load_6, void %V1.i8.i782.case.0.6, i32 %inB_1_load_6, void %V1.i8.i782.case.1.6, i32 %inB_2_load_6, void %V1.i8.i782.case.2.6, i32 %inB_3_load_6, void %V1.i8.i782.case.3.6, i32 %inB_4_load_6, void %V1.i8.i782.case.4.6, i32 %inB_5_load_6, void %V1.i8.i782.case.5.6, i32 %inB_6_load_6, void %V1.i8.i782.case.6.6, i32 %inB_7_load_6, void %V1.i8.i782.case.7.6, i32 %inB_8_load_6, void %V1.i8.i782.case.8.6, i32 %inB_9_load_6, void %V1.i8.i782.case.9.6

]]></Node>
<StgValue><ssdm name="phi_ln870_6"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.6:1 %empty_17 = trunc i32 %phi_ln870_6

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.6:2 %mul_ln870_6 = mul i10 %empty_17, i10 %trunc_ln870_6

]]></Node>
<StgValue><ssdm name="mul_ln870_6"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.7:0 %inB_8_load_7 = load i5 %inB_8_addr_7

]]></Node>
<StgValue><ssdm name="inB_8_load_7"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.7:1 %br_ln225 = br void %V1.i8.i782.exit.7

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.7:0 %inB_7_load_7 = load i5 %inB_7_addr_7

]]></Node>
<StgValue><ssdm name="inB_7_load_7"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.7:1 %br_ln225 = br void %V1.i8.i782.exit.7

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.7:0 %inB_6_load_7 = load i5 %inB_6_addr_7

]]></Node>
<StgValue><ssdm name="inB_6_load_7"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.7:1 %br_ln225 = br void %V1.i8.i782.exit.7

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.7:0 %inB_5_load_7 = load i5 %inB_5_addr_7

]]></Node>
<StgValue><ssdm name="inB_5_load_7"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.7:1 %br_ln225 = br void %V1.i8.i782.exit.7

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.7:0 %inB_4_load_7 = load i5 %inB_4_addr_7

]]></Node>
<StgValue><ssdm name="inB_4_load_7"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.7:1 %br_ln225 = br void %V1.i8.i782.exit.7

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.7:0 %inB_3_load_7 = load i5 %inB_3_addr_7

]]></Node>
<StgValue><ssdm name="inB_3_load_7"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.7:1 %br_ln225 = br void %V1.i8.i782.exit.7

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.7:0 %inB_2_load_7 = load i5 %inB_2_addr_7

]]></Node>
<StgValue><ssdm name="inB_2_load_7"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.7:1 %br_ln225 = br void %V1.i8.i782.exit.7

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.7:0 %inB_1_load_7 = load i5 %inB_1_addr_7

]]></Node>
<StgValue><ssdm name="inB_1_load_7"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.7:1 %br_ln225 = br void %V1.i8.i782.exit.7

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.7:0 %inB_0_load_7 = load i5 %inB_0_addr_7

]]></Node>
<StgValue><ssdm name="inB_0_load_7"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.7:1 %br_ln225 = br void %V1.i8.i782.exit.7

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.7:0 %inB_9_load_7 = load i5 %inB_9_addr_7

]]></Node>
<StgValue><ssdm name="inB_9_load_7"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.7:1 %br_ln0 = br void %V1.i8.i782.exit.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.7:0 %phi_ln870_7 = phi i32 %inB_0_load_7, void %V1.i8.i782.case.0.7, i32 %inB_1_load_7, void %V1.i8.i782.case.1.7, i32 %inB_2_load_7, void %V1.i8.i782.case.2.7, i32 %inB_3_load_7, void %V1.i8.i782.case.3.7, i32 %inB_4_load_7, void %V1.i8.i782.case.4.7, i32 %inB_5_load_7, void %V1.i8.i782.case.5.7, i32 %inB_6_load_7, void %V1.i8.i782.case.6.7, i32 %inB_7_load_7, void %V1.i8.i782.case.7.7, i32 %inB_8_load_7, void %V1.i8.i782.case.8.7, i32 %inB_9_load_7, void %V1.i8.i782.case.9.7

]]></Node>
<StgValue><ssdm name="phi_ln870_7"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.7:1 %empty_18 = trunc i32 %phi_ln870_7

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="852" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.7:2 %mul_ln870_7 = mul i10 %empty_18, i10 %trunc_ln870_7

]]></Node>
<StgValue><ssdm name="mul_ln870_7"/></StgValue>
</operation>

<operation id="853" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.8:0 %inB_8_load_8 = load i5 %inB_8_addr_8

]]></Node>
<StgValue><ssdm name="inB_8_load_8"/></StgValue>
</operation>

<operation id="854" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.8:0 %inB_7_load_8 = load i5 %inB_7_addr_8

]]></Node>
<StgValue><ssdm name="inB_7_load_8"/></StgValue>
</operation>

<operation id="855" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.8:0 %inB_6_load_8 = load i5 %inB_6_addr_8

]]></Node>
<StgValue><ssdm name="inB_6_load_8"/></StgValue>
</operation>

<operation id="856" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.8:0 %inB_5_load_8 = load i5 %inB_5_addr_8

]]></Node>
<StgValue><ssdm name="inB_5_load_8"/></StgValue>
</operation>

<operation id="857" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.8:0 %inB_4_load_8 = load i5 %inB_4_addr_8

]]></Node>
<StgValue><ssdm name="inB_4_load_8"/></StgValue>
</operation>

<operation id="858" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.8:0 %inB_3_load_8 = load i5 %inB_3_addr_8

]]></Node>
<StgValue><ssdm name="inB_3_load_8"/></StgValue>
</operation>

<operation id="859" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.8:0 %inB_2_load_8 = load i5 %inB_2_addr_8

]]></Node>
<StgValue><ssdm name="inB_2_load_8"/></StgValue>
</operation>

<operation id="860" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.8:0 %inB_1_load_8 = load i5 %inB_1_addr_8

]]></Node>
<StgValue><ssdm name="inB_1_load_8"/></StgValue>
</operation>

<operation id="861" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.8:0 %inB_0_load_8 = load i5 %inB_0_addr_8

]]></Node>
<StgValue><ssdm name="inB_0_load_8"/></StgValue>
</operation>

<operation id="862" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.8:0 %inB_9_load_8 = load i5 %inB_9_addr_8

]]></Node>
<StgValue><ssdm name="inB_9_load_8"/></StgValue>
</operation>

<operation id="863" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.10:0 %inB_8_load_10 = load i5 %inB_8_addr_10

]]></Node>
<StgValue><ssdm name="inB_8_load_10"/></StgValue>
</operation>

<operation id="864" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.10:0 %inB_7_load_10 = load i5 %inB_7_addr_10

]]></Node>
<StgValue><ssdm name="inB_7_load_10"/></StgValue>
</operation>

<operation id="865" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.10:0 %inB_6_load_10 = load i5 %inB_6_addr_10

]]></Node>
<StgValue><ssdm name="inB_6_load_10"/></StgValue>
</operation>

<operation id="866" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.10:0 %inB_5_load_10 = load i5 %inB_5_addr_10

]]></Node>
<StgValue><ssdm name="inB_5_load_10"/></StgValue>
</operation>

<operation id="867" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.10:0 %inB_4_load_10 = load i5 %inB_4_addr_10

]]></Node>
<StgValue><ssdm name="inB_4_load_10"/></StgValue>
</operation>

<operation id="868" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.10:0 %inB_3_load_10 = load i5 %inB_3_addr_10

]]></Node>
<StgValue><ssdm name="inB_3_load_10"/></StgValue>
</operation>

<operation id="869" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.10:0 %inB_2_load_10 = load i5 %inB_2_addr_10

]]></Node>
<StgValue><ssdm name="inB_2_load_10"/></StgValue>
</operation>

<operation id="870" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.10:0 %inB_1_load_10 = load i5 %inB_1_addr_10

]]></Node>
<StgValue><ssdm name="inB_1_load_10"/></StgValue>
</operation>

<operation id="871" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.10:0 %inB_0_load_10 = load i5 %inB_0_addr_10

]]></Node>
<StgValue><ssdm name="inB_0_load_10"/></StgValue>
</operation>

<operation id="872" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.10:0 %inB_9_load_10 = load i5 %inB_9_addr_10

]]></Node>
<StgValue><ssdm name="inB_9_load_10"/></StgValue>
</operation>

<operation id="873" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:21 %add_ln870_20 = add i10 %mul_ln870_9, i10 %mul_ln870_23

]]></Node>
<StgValue><ssdm name="add_ln870_20"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="874" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.8:0 %inB_8_load_8 = load i5 %inB_8_addr_8

]]></Node>
<StgValue><ssdm name="inB_8_load_8"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.8:1 %br_ln225 = br void %V1.i8.i782.exit.8

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.8:0 %inB_7_load_8 = load i5 %inB_7_addr_8

]]></Node>
<StgValue><ssdm name="inB_7_load_8"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.8:1 %br_ln225 = br void %V1.i8.i782.exit.8

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.8:0 %inB_6_load_8 = load i5 %inB_6_addr_8

]]></Node>
<StgValue><ssdm name="inB_6_load_8"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.8:1 %br_ln225 = br void %V1.i8.i782.exit.8

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.8:0 %inB_5_load_8 = load i5 %inB_5_addr_8

]]></Node>
<StgValue><ssdm name="inB_5_load_8"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.8:1 %br_ln225 = br void %V1.i8.i782.exit.8

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.8:0 %inB_4_load_8 = load i5 %inB_4_addr_8

]]></Node>
<StgValue><ssdm name="inB_4_load_8"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.8:1 %br_ln225 = br void %V1.i8.i782.exit.8

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.8:0 %inB_3_load_8 = load i5 %inB_3_addr_8

]]></Node>
<StgValue><ssdm name="inB_3_load_8"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.8:1 %br_ln225 = br void %V1.i8.i782.exit.8

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.8:0 %inB_2_load_8 = load i5 %inB_2_addr_8

]]></Node>
<StgValue><ssdm name="inB_2_load_8"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.8:1 %br_ln225 = br void %V1.i8.i782.exit.8

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.8:0 %inB_1_load_8 = load i5 %inB_1_addr_8

]]></Node>
<StgValue><ssdm name="inB_1_load_8"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.8:1 %br_ln225 = br void %V1.i8.i782.exit.8

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.8:0 %inB_0_load_8 = load i5 %inB_0_addr_8

]]></Node>
<StgValue><ssdm name="inB_0_load_8"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.8:1 %br_ln225 = br void %V1.i8.i782.exit.8

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="892" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.8:0 %inB_9_load_8 = load i5 %inB_9_addr_8

]]></Node>
<StgValue><ssdm name="inB_9_load_8"/></StgValue>
</operation>

<operation id="893" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.8:1 %br_ln0 = br void %V1.i8.i782.exit.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="894" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.8:0 %phi_ln870_8 = phi i32 %inB_0_load_8, void %V1.i8.i782.case.0.8, i32 %inB_1_load_8, void %V1.i8.i782.case.1.8, i32 %inB_2_load_8, void %V1.i8.i782.case.2.8, i32 %inB_3_load_8, void %V1.i8.i782.case.3.8, i32 %inB_4_load_8, void %V1.i8.i782.case.4.8, i32 %inB_5_load_8, void %V1.i8.i782.case.5.8, i32 %inB_6_load_8, void %V1.i8.i782.case.6.8, i32 %inB_7_load_8, void %V1.i8.i782.case.7.8, i32 %inB_8_load_8, void %V1.i8.i782.case.8.8, i32 %inB_9_load_8, void %V1.i8.i782.case.9.8

]]></Node>
<StgValue><ssdm name="phi_ln870_8"/></StgValue>
</operation>

<operation id="895" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.8:1 %empty_19 = trunc i32 %phi_ln870_8

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="896" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.8:2 %mul_ln870_8 = mul i10 %empty_19, i10 %trunc_ln870_8

]]></Node>
<StgValue><ssdm name="mul_ln870_8"/></StgValue>
</operation>

<operation id="897" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.10:0 %inB_8_load_10 = load i5 %inB_8_addr_10

]]></Node>
<StgValue><ssdm name="inB_8_load_10"/></StgValue>
</operation>

<operation id="898" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.10:1 %br_ln225 = br void %V1.i8.i782.exit.10

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="899" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.10:0 %inB_7_load_10 = load i5 %inB_7_addr_10

]]></Node>
<StgValue><ssdm name="inB_7_load_10"/></StgValue>
</operation>

<operation id="900" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.10:1 %br_ln225 = br void %V1.i8.i782.exit.10

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="901" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.10:0 %inB_6_load_10 = load i5 %inB_6_addr_10

]]></Node>
<StgValue><ssdm name="inB_6_load_10"/></StgValue>
</operation>

<operation id="902" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.10:1 %br_ln225 = br void %V1.i8.i782.exit.10

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="903" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.10:0 %inB_5_load_10 = load i5 %inB_5_addr_10

]]></Node>
<StgValue><ssdm name="inB_5_load_10"/></StgValue>
</operation>

<operation id="904" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.10:1 %br_ln225 = br void %V1.i8.i782.exit.10

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.10:0 %inB_4_load_10 = load i5 %inB_4_addr_10

]]></Node>
<StgValue><ssdm name="inB_4_load_10"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.10:1 %br_ln225 = br void %V1.i8.i782.exit.10

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.10:0 %inB_3_load_10 = load i5 %inB_3_addr_10

]]></Node>
<StgValue><ssdm name="inB_3_load_10"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.10:1 %br_ln225 = br void %V1.i8.i782.exit.10

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.10:0 %inB_2_load_10 = load i5 %inB_2_addr_10

]]></Node>
<StgValue><ssdm name="inB_2_load_10"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.10:1 %br_ln225 = br void %V1.i8.i782.exit.10

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.10:0 %inB_1_load_10 = load i5 %inB_1_addr_10

]]></Node>
<StgValue><ssdm name="inB_1_load_10"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.10:1 %br_ln225 = br void %V1.i8.i782.exit.10

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.10:0 %inB_0_load_10 = load i5 %inB_0_addr_10

]]></Node>
<StgValue><ssdm name="inB_0_load_10"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.10:1 %br_ln225 = br void %V1.i8.i782.exit.10

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.10:0 %inB_9_load_10 = load i5 %inB_9_addr_10

]]></Node>
<StgValue><ssdm name="inB_9_load_10"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.10:1 %br_ln0 = br void %V1.i8.i782.exit.10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.10:0 %phi_ln870_10 = phi i32 %inB_0_load_10, void %V1.i8.i782.case.0.10, i32 %inB_1_load_10, void %V1.i8.i782.case.1.10, i32 %inB_2_load_10, void %V1.i8.i782.case.2.10, i32 %inB_3_load_10, void %V1.i8.i782.case.3.10, i32 %inB_4_load_10, void %V1.i8.i782.case.4.10, i32 %inB_5_load_10, void %V1.i8.i782.case.5.10, i32 %inB_6_load_10, void %V1.i8.i782.case.6.10, i32 %inB_7_load_10, void %V1.i8.i782.case.7.10, i32 %inB_8_load_10, void %V1.i8.i782.case.8.10, i32 %inB_9_load_10, void %V1.i8.i782.case.9.10

]]></Node>
<StgValue><ssdm name="phi_ln870_10"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.10:1 %empty_21 = trunc i32 %phi_ln870_10

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.10:2 %mul_ln870_10 = mul i10 %empty_21, i10 %trunc_ln870_10

]]></Node>
<StgValue><ssdm name="mul_ln870_10"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.11:0 %inB_8_load_11 = load i5 %inB_8_addr_11

]]></Node>
<StgValue><ssdm name="inB_8_load_11"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.11:0 %inB_7_load_11 = load i5 %inB_7_addr_11

]]></Node>
<StgValue><ssdm name="inB_7_load_11"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.11:0 %inB_6_load_11 = load i5 %inB_6_addr_11

]]></Node>
<StgValue><ssdm name="inB_6_load_11"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.11:0 %inB_5_load_11 = load i5 %inB_5_addr_11

]]></Node>
<StgValue><ssdm name="inB_5_load_11"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.11:0 %inB_4_load_11 = load i5 %inB_4_addr_11

]]></Node>
<StgValue><ssdm name="inB_4_load_11"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.11:0 %inB_3_load_11 = load i5 %inB_3_addr_11

]]></Node>
<StgValue><ssdm name="inB_3_load_11"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.11:0 %inB_2_load_11 = load i5 %inB_2_addr_11

]]></Node>
<StgValue><ssdm name="inB_2_load_11"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.11:0 %inB_1_load_11 = load i5 %inB_1_addr_11

]]></Node>
<StgValue><ssdm name="inB_1_load_11"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.11:0 %inB_0_load_11 = load i5 %inB_0_addr_11

]]></Node>
<StgValue><ssdm name="inB_0_load_11"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.11:0 %inB_9_load_11 = load i5 %inB_9_addr_11

]]></Node>
<StgValue><ssdm name="inB_9_load_11"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.12:0 %inB_8_load_12 = load i5 %inB_8_addr_12

]]></Node>
<StgValue><ssdm name="inB_8_load_12"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.12:0 %inB_7_load_12 = load i5 %inB_7_addr_12

]]></Node>
<StgValue><ssdm name="inB_7_load_12"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.12:0 %inB_6_load_12 = load i5 %inB_6_addr_12

]]></Node>
<StgValue><ssdm name="inB_6_load_12"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.12:0 %inB_5_load_12 = load i5 %inB_5_addr_12

]]></Node>
<StgValue><ssdm name="inB_5_load_12"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.12:0 %inB_4_load_12 = load i5 %inB_4_addr_12

]]></Node>
<StgValue><ssdm name="inB_4_load_12"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.12:0 %inB_3_load_12 = load i5 %inB_3_addr_12

]]></Node>
<StgValue><ssdm name="inB_3_load_12"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.12:0 %inB_2_load_12 = load i5 %inB_2_addr_12

]]></Node>
<StgValue><ssdm name="inB_2_load_12"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.12:0 %inB_1_load_12 = load i5 %inB_1_addr_12

]]></Node>
<StgValue><ssdm name="inB_1_load_12"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.12:0 %inB_0_load_12 = load i5 %inB_0_addr_12

]]></Node>
<StgValue><ssdm name="inB_0_load_12"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.12:0 %inB_9_load_12 = load i5 %inB_9_addr_12

]]></Node>
<StgValue><ssdm name="inB_9_load_12"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:19 %add_ln870_18 = add i10 %mul_ln870_6, i10 %mul_ln870_8

]]></Node>
<StgValue><ssdm name="add_ln870_18"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:22 %add_ln870_21 = add i10 %add_ln870_20, i10 %mul_ln870_10

]]></Node>
<StgValue><ssdm name="add_ln870_21"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="942" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.11:0 %inB_8_load_11 = load i5 %inB_8_addr_11

]]></Node>
<StgValue><ssdm name="inB_8_load_11"/></StgValue>
</operation>

<operation id="943" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.11:1 %br_ln225 = br void %V1.i8.i782.exit.11

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="944" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.11:0 %inB_7_load_11 = load i5 %inB_7_addr_11

]]></Node>
<StgValue><ssdm name="inB_7_load_11"/></StgValue>
</operation>

<operation id="945" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.11:1 %br_ln225 = br void %V1.i8.i782.exit.11

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="946" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.11:0 %inB_6_load_11 = load i5 %inB_6_addr_11

]]></Node>
<StgValue><ssdm name="inB_6_load_11"/></StgValue>
</operation>

<operation id="947" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.11:1 %br_ln225 = br void %V1.i8.i782.exit.11

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="948" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.11:0 %inB_5_load_11 = load i5 %inB_5_addr_11

]]></Node>
<StgValue><ssdm name="inB_5_load_11"/></StgValue>
</operation>

<operation id="949" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.11:1 %br_ln225 = br void %V1.i8.i782.exit.11

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="950" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.11:0 %inB_4_load_11 = load i5 %inB_4_addr_11

]]></Node>
<StgValue><ssdm name="inB_4_load_11"/></StgValue>
</operation>

<operation id="951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.11:1 %br_ln225 = br void %V1.i8.i782.exit.11

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="952" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.11:0 %inB_3_load_11 = load i5 %inB_3_addr_11

]]></Node>
<StgValue><ssdm name="inB_3_load_11"/></StgValue>
</operation>

<operation id="953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.11:1 %br_ln225 = br void %V1.i8.i782.exit.11

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="954" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.11:0 %inB_2_load_11 = load i5 %inB_2_addr_11

]]></Node>
<StgValue><ssdm name="inB_2_load_11"/></StgValue>
</operation>

<operation id="955" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.11:1 %br_ln225 = br void %V1.i8.i782.exit.11

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="956" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.11:0 %inB_1_load_11 = load i5 %inB_1_addr_11

]]></Node>
<StgValue><ssdm name="inB_1_load_11"/></StgValue>
</operation>

<operation id="957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.11:1 %br_ln225 = br void %V1.i8.i782.exit.11

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="958" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.11:0 %inB_0_load_11 = load i5 %inB_0_addr_11

]]></Node>
<StgValue><ssdm name="inB_0_load_11"/></StgValue>
</operation>

<operation id="959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.11:1 %br_ln225 = br void %V1.i8.i782.exit.11

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="960" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.11:0 %inB_9_load_11 = load i5 %inB_9_addr_11

]]></Node>
<StgValue><ssdm name="inB_9_load_11"/></StgValue>
</operation>

<operation id="961" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.11:1 %br_ln0 = br void %V1.i8.i782.exit.11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.11:0 %phi_ln870_11 = phi i32 %inB_0_load_11, void %V1.i8.i782.case.0.11, i32 %inB_1_load_11, void %V1.i8.i782.case.1.11, i32 %inB_2_load_11, void %V1.i8.i782.case.2.11, i32 %inB_3_load_11, void %V1.i8.i782.case.3.11, i32 %inB_4_load_11, void %V1.i8.i782.case.4.11, i32 %inB_5_load_11, void %V1.i8.i782.case.5.11, i32 %inB_6_load_11, void %V1.i8.i782.case.6.11, i32 %inB_7_load_11, void %V1.i8.i782.case.7.11, i32 %inB_8_load_11, void %V1.i8.i782.case.8.11, i32 %inB_9_load_11, void %V1.i8.i782.case.9.11

]]></Node>
<StgValue><ssdm name="phi_ln870_11"/></StgValue>
</operation>

<operation id="963" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.11:1 %empty_22 = trunc i32 %phi_ln870_11

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="964" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.11:2 %mul_ln870_11 = mul i10 %empty_22, i10 %trunc_ln870_11

]]></Node>
<StgValue><ssdm name="mul_ln870_11"/></StgValue>
</operation>

<operation id="965" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.12:0 %inB_8_load_12 = load i5 %inB_8_addr_12

]]></Node>
<StgValue><ssdm name="inB_8_load_12"/></StgValue>
</operation>

<operation id="966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.12:1 %br_ln225 = br void %V1.i8.i782.exit.12

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="967" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.12:0 %inB_7_load_12 = load i5 %inB_7_addr_12

]]></Node>
<StgValue><ssdm name="inB_7_load_12"/></StgValue>
</operation>

<operation id="968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.12:1 %br_ln225 = br void %V1.i8.i782.exit.12

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="969" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.12:0 %inB_6_load_12 = load i5 %inB_6_addr_12

]]></Node>
<StgValue><ssdm name="inB_6_load_12"/></StgValue>
</operation>

<operation id="970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.12:1 %br_ln225 = br void %V1.i8.i782.exit.12

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="971" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.12:0 %inB_5_load_12 = load i5 %inB_5_addr_12

]]></Node>
<StgValue><ssdm name="inB_5_load_12"/></StgValue>
</operation>

<operation id="972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.12:1 %br_ln225 = br void %V1.i8.i782.exit.12

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="973" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.12:0 %inB_4_load_12 = load i5 %inB_4_addr_12

]]></Node>
<StgValue><ssdm name="inB_4_load_12"/></StgValue>
</operation>

<operation id="974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.12:1 %br_ln225 = br void %V1.i8.i782.exit.12

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="975" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.12:0 %inB_3_load_12 = load i5 %inB_3_addr_12

]]></Node>
<StgValue><ssdm name="inB_3_load_12"/></StgValue>
</operation>

<operation id="976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.12:1 %br_ln225 = br void %V1.i8.i782.exit.12

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="977" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.12:0 %inB_2_load_12 = load i5 %inB_2_addr_12

]]></Node>
<StgValue><ssdm name="inB_2_load_12"/></StgValue>
</operation>

<operation id="978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.12:1 %br_ln225 = br void %V1.i8.i782.exit.12

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="979" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.12:0 %inB_1_load_12 = load i5 %inB_1_addr_12

]]></Node>
<StgValue><ssdm name="inB_1_load_12"/></StgValue>
</operation>

<operation id="980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.12:1 %br_ln225 = br void %V1.i8.i782.exit.12

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="981" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.12:0 %inB_0_load_12 = load i5 %inB_0_addr_12

]]></Node>
<StgValue><ssdm name="inB_0_load_12"/></StgValue>
</operation>

<operation id="982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.12:1 %br_ln225 = br void %V1.i8.i782.exit.12

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="983" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.12:0 %inB_9_load_12 = load i5 %inB_9_addr_12

]]></Node>
<StgValue><ssdm name="inB_9_load_12"/></StgValue>
</operation>

<operation id="984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.12:1 %br_ln0 = br void %V1.i8.i782.exit.12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="985" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.12:0 %phi_ln870_12 = phi i32 %inB_0_load_12, void %V1.i8.i782.case.0.12, i32 %inB_1_load_12, void %V1.i8.i782.case.1.12, i32 %inB_2_load_12, void %V1.i8.i782.case.2.12, i32 %inB_3_load_12, void %V1.i8.i782.case.3.12, i32 %inB_4_load_12, void %V1.i8.i782.case.4.12, i32 %inB_5_load_12, void %V1.i8.i782.case.5.12, i32 %inB_6_load_12, void %V1.i8.i782.case.6.12, i32 %inB_7_load_12, void %V1.i8.i782.case.7.12, i32 %inB_8_load_12, void %V1.i8.i782.case.8.12, i32 %inB_9_load_12, void %V1.i8.i782.case.9.12

]]></Node>
<StgValue><ssdm name="phi_ln870_12"/></StgValue>
</operation>

<operation id="986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.12:1 %empty_23 = trunc i32 %phi_ln870_12

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="987" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.12:2 %mul_ln870_12 = mul i10 %empty_23, i10 %trunc_ln870_12

]]></Node>
<StgValue><ssdm name="mul_ln870_12"/></StgValue>
</operation>

<operation id="988" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.13:0 %inB_8_load_13 = load i5 %inB_8_addr_13

]]></Node>
<StgValue><ssdm name="inB_8_load_13"/></StgValue>
</operation>

<operation id="989" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.13:0 %inB_7_load_13 = load i5 %inB_7_addr_13

]]></Node>
<StgValue><ssdm name="inB_7_load_13"/></StgValue>
</operation>

<operation id="990" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.13:0 %inB_6_load_13 = load i5 %inB_6_addr_13

]]></Node>
<StgValue><ssdm name="inB_6_load_13"/></StgValue>
</operation>

<operation id="991" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.13:0 %inB_5_load_13 = load i5 %inB_5_addr_13

]]></Node>
<StgValue><ssdm name="inB_5_load_13"/></StgValue>
</operation>

<operation id="992" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.13:0 %inB_4_load_13 = load i5 %inB_4_addr_13

]]></Node>
<StgValue><ssdm name="inB_4_load_13"/></StgValue>
</operation>

<operation id="993" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.13:0 %inB_3_load_13 = load i5 %inB_3_addr_13

]]></Node>
<StgValue><ssdm name="inB_3_load_13"/></StgValue>
</operation>

<operation id="994" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.13:0 %inB_2_load_13 = load i5 %inB_2_addr_13

]]></Node>
<StgValue><ssdm name="inB_2_load_13"/></StgValue>
</operation>

<operation id="995" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.13:0 %inB_1_load_13 = load i5 %inB_1_addr_13

]]></Node>
<StgValue><ssdm name="inB_1_load_13"/></StgValue>
</operation>

<operation id="996" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.13:0 %inB_0_load_13 = load i5 %inB_0_addr_13

]]></Node>
<StgValue><ssdm name="inB_0_load_13"/></StgValue>
</operation>

<operation id="997" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.13:0 %inB_9_load_13 = load i5 %inB_9_addr_13

]]></Node>
<StgValue><ssdm name="inB_9_load_13"/></StgValue>
</operation>

<operation id="998" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.14:0 %inB_8_load_14 = load i5 %inB_8_addr_14

]]></Node>
<StgValue><ssdm name="inB_8_load_14"/></StgValue>
</operation>

<operation id="999" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.14:0 %inB_7_load_14 = load i5 %inB_7_addr_14

]]></Node>
<StgValue><ssdm name="inB_7_load_14"/></StgValue>
</operation>

<operation id="1000" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.14:0 %inB_6_load_14 = load i5 %inB_6_addr_14

]]></Node>
<StgValue><ssdm name="inB_6_load_14"/></StgValue>
</operation>

<operation id="1001" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.14:0 %inB_5_load_14 = load i5 %inB_5_addr_14

]]></Node>
<StgValue><ssdm name="inB_5_load_14"/></StgValue>
</operation>

<operation id="1002" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.14:0 %inB_4_load_14 = load i5 %inB_4_addr_14

]]></Node>
<StgValue><ssdm name="inB_4_load_14"/></StgValue>
</operation>

<operation id="1003" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.14:0 %inB_3_load_14 = load i5 %inB_3_addr_14

]]></Node>
<StgValue><ssdm name="inB_3_load_14"/></StgValue>
</operation>

<operation id="1004" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.14:0 %inB_2_load_14 = load i5 %inB_2_addr_14

]]></Node>
<StgValue><ssdm name="inB_2_load_14"/></StgValue>
</operation>

<operation id="1005" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.14:0 %inB_1_load_14 = load i5 %inB_1_addr_14

]]></Node>
<StgValue><ssdm name="inB_1_load_14"/></StgValue>
</operation>

<operation id="1006" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.14:0 %inB_0_load_14 = load i5 %inB_0_addr_14

]]></Node>
<StgValue><ssdm name="inB_0_load_14"/></StgValue>
</operation>

<operation id="1007" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.14:0 %inB_9_load_14 = load i5 %inB_9_addr_14

]]></Node>
<StgValue><ssdm name="inB_9_load_14"/></StgValue>
</operation>

<operation id="1008" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:18 %add_ln870_17 = add i10 %add_ln870_16, i10 %add_ln870_14

]]></Node>
<StgValue><ssdm name="add_ln870_17"/></StgValue>
</operation>

<operation id="1009" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:20 %add_ln870_19 = add i10 %add_ln870_18, i10 %mul_ln870_7

]]></Node>
<StgValue><ssdm name="add_ln870_19"/></StgValue>
</operation>

<operation id="1010" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:23 %add_ln870_22 = add i10 %add_ln870_21, i10 %add_ln870_19

]]></Node>
<StgValue><ssdm name="add_ln870_22"/></StgValue>
</operation>

<operation id="1011" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:24 %add_ln870_23 = add i10 %add_ln870_22, i10 %add_ln870_17

]]></Node>
<StgValue><ssdm name="add_ln870_23"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="1012" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.13:0 %inB_8_load_13 = load i5 %inB_8_addr_13

]]></Node>
<StgValue><ssdm name="inB_8_load_13"/></StgValue>
</operation>

<operation id="1013" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.13:1 %br_ln225 = br void %V1.i8.i782.exit.13

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1014" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.13:0 %inB_7_load_13 = load i5 %inB_7_addr_13

]]></Node>
<StgValue><ssdm name="inB_7_load_13"/></StgValue>
</operation>

<operation id="1015" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.13:1 %br_ln225 = br void %V1.i8.i782.exit.13

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1016" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.13:0 %inB_6_load_13 = load i5 %inB_6_addr_13

]]></Node>
<StgValue><ssdm name="inB_6_load_13"/></StgValue>
</operation>

<operation id="1017" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.13:1 %br_ln225 = br void %V1.i8.i782.exit.13

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1018" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.13:0 %inB_5_load_13 = load i5 %inB_5_addr_13

]]></Node>
<StgValue><ssdm name="inB_5_load_13"/></StgValue>
</operation>

<operation id="1019" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.13:1 %br_ln225 = br void %V1.i8.i782.exit.13

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1020" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.13:0 %inB_4_load_13 = load i5 %inB_4_addr_13

]]></Node>
<StgValue><ssdm name="inB_4_load_13"/></StgValue>
</operation>

<operation id="1021" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.13:1 %br_ln225 = br void %V1.i8.i782.exit.13

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1022" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.13:0 %inB_3_load_13 = load i5 %inB_3_addr_13

]]></Node>
<StgValue><ssdm name="inB_3_load_13"/></StgValue>
</operation>

<operation id="1023" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.13:1 %br_ln225 = br void %V1.i8.i782.exit.13

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1024" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.13:0 %inB_2_load_13 = load i5 %inB_2_addr_13

]]></Node>
<StgValue><ssdm name="inB_2_load_13"/></StgValue>
</operation>

<operation id="1025" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.13:1 %br_ln225 = br void %V1.i8.i782.exit.13

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1026" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.13:0 %inB_1_load_13 = load i5 %inB_1_addr_13

]]></Node>
<StgValue><ssdm name="inB_1_load_13"/></StgValue>
</operation>

<operation id="1027" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.13:1 %br_ln225 = br void %V1.i8.i782.exit.13

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1028" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.13:0 %inB_0_load_13 = load i5 %inB_0_addr_13

]]></Node>
<StgValue><ssdm name="inB_0_load_13"/></StgValue>
</operation>

<operation id="1029" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.13:1 %br_ln225 = br void %V1.i8.i782.exit.13

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1030" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.13:0 %inB_9_load_13 = load i5 %inB_9_addr_13

]]></Node>
<StgValue><ssdm name="inB_9_load_13"/></StgValue>
</operation>

<operation id="1031" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.13:1 %br_ln0 = br void %V1.i8.i782.exit.13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1032" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.13:0 %phi_ln870_13 = phi i32 %inB_0_load_13, void %V1.i8.i782.case.0.13, i32 %inB_1_load_13, void %V1.i8.i782.case.1.13, i32 %inB_2_load_13, void %V1.i8.i782.case.2.13, i32 %inB_3_load_13, void %V1.i8.i782.case.3.13, i32 %inB_4_load_13, void %V1.i8.i782.case.4.13, i32 %inB_5_load_13, void %V1.i8.i782.case.5.13, i32 %inB_6_load_13, void %V1.i8.i782.case.6.13, i32 %inB_7_load_13, void %V1.i8.i782.case.7.13, i32 %inB_8_load_13, void %V1.i8.i782.case.8.13, i32 %inB_9_load_13, void %V1.i8.i782.case.9.13

]]></Node>
<StgValue><ssdm name="phi_ln870_13"/></StgValue>
</operation>

<operation id="1033" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.13:1 %empty_24 = trunc i32 %phi_ln870_13

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="1034" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.13:2 %mul_ln870_13 = mul i10 %empty_24, i10 %trunc_ln870_13

]]></Node>
<StgValue><ssdm name="mul_ln870_13"/></StgValue>
</operation>

<operation id="1035" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.14:0 %inB_8_load_14 = load i5 %inB_8_addr_14

]]></Node>
<StgValue><ssdm name="inB_8_load_14"/></StgValue>
</operation>

<operation id="1036" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.14:1 %br_ln225 = br void %V1.i8.i782.exit.14

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1037" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.14:0 %inB_7_load_14 = load i5 %inB_7_addr_14

]]></Node>
<StgValue><ssdm name="inB_7_load_14"/></StgValue>
</operation>

<operation id="1038" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.14:1 %br_ln225 = br void %V1.i8.i782.exit.14

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1039" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.14:0 %inB_6_load_14 = load i5 %inB_6_addr_14

]]></Node>
<StgValue><ssdm name="inB_6_load_14"/></StgValue>
</operation>

<operation id="1040" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.14:1 %br_ln225 = br void %V1.i8.i782.exit.14

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1041" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.14:0 %inB_5_load_14 = load i5 %inB_5_addr_14

]]></Node>
<StgValue><ssdm name="inB_5_load_14"/></StgValue>
</operation>

<operation id="1042" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.14:1 %br_ln225 = br void %V1.i8.i782.exit.14

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1043" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.14:0 %inB_4_load_14 = load i5 %inB_4_addr_14

]]></Node>
<StgValue><ssdm name="inB_4_load_14"/></StgValue>
</operation>

<operation id="1044" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.14:1 %br_ln225 = br void %V1.i8.i782.exit.14

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1045" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.14:0 %inB_3_load_14 = load i5 %inB_3_addr_14

]]></Node>
<StgValue><ssdm name="inB_3_load_14"/></StgValue>
</operation>

<operation id="1046" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.14:1 %br_ln225 = br void %V1.i8.i782.exit.14

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1047" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.14:0 %inB_2_load_14 = load i5 %inB_2_addr_14

]]></Node>
<StgValue><ssdm name="inB_2_load_14"/></StgValue>
</operation>

<operation id="1048" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.14:1 %br_ln225 = br void %V1.i8.i782.exit.14

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1049" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.14:0 %inB_1_load_14 = load i5 %inB_1_addr_14

]]></Node>
<StgValue><ssdm name="inB_1_load_14"/></StgValue>
</operation>

<operation id="1050" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.14:1 %br_ln225 = br void %V1.i8.i782.exit.14

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1051" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.14:0 %inB_0_load_14 = load i5 %inB_0_addr_14

]]></Node>
<StgValue><ssdm name="inB_0_load_14"/></StgValue>
</operation>

<operation id="1052" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.14:1 %br_ln225 = br void %V1.i8.i782.exit.14

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1053" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.14:0 %inB_9_load_14 = load i5 %inB_9_addr_14

]]></Node>
<StgValue><ssdm name="inB_9_load_14"/></StgValue>
</operation>

<operation id="1054" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.14:1 %br_ln0 = br void %V1.i8.i782.exit.14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1055" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.14:0 %phi_ln870_14 = phi i32 %inB_0_load_14, void %V1.i8.i782.case.0.14, i32 %inB_1_load_14, void %V1.i8.i782.case.1.14, i32 %inB_2_load_14, void %V1.i8.i782.case.2.14, i32 %inB_3_load_14, void %V1.i8.i782.case.3.14, i32 %inB_4_load_14, void %V1.i8.i782.case.4.14, i32 %inB_5_load_14, void %V1.i8.i782.case.5.14, i32 %inB_6_load_14, void %V1.i8.i782.case.6.14, i32 %inB_7_load_14, void %V1.i8.i782.case.7.14, i32 %inB_8_load_14, void %V1.i8.i782.case.8.14, i32 %inB_9_load_14, void %V1.i8.i782.case.9.14

]]></Node>
<StgValue><ssdm name="phi_ln870_14"/></StgValue>
</operation>

<operation id="1056" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.14:1 %empty_25 = trunc i32 %phi_ln870_14

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1057" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.14:2 %mul_ln870_14 = mul i10 %empty_25, i10 %trunc_ln870_14

]]></Node>
<StgValue><ssdm name="mul_ln870_14"/></StgValue>
</operation>

<operation id="1058" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.15:0 %inB_8_load_15 = load i5 %inB_8_addr_15

]]></Node>
<StgValue><ssdm name="inB_8_load_15"/></StgValue>
</operation>

<operation id="1059" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.15:0 %inB_7_load_15 = load i5 %inB_7_addr_15

]]></Node>
<StgValue><ssdm name="inB_7_load_15"/></StgValue>
</operation>

<operation id="1060" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.15:0 %inB_6_load_15 = load i5 %inB_6_addr_15

]]></Node>
<StgValue><ssdm name="inB_6_load_15"/></StgValue>
</operation>

<operation id="1061" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.15:0 %inB_5_load_15 = load i5 %inB_5_addr_15

]]></Node>
<StgValue><ssdm name="inB_5_load_15"/></StgValue>
</operation>

<operation id="1062" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.15:0 %inB_4_load_15 = load i5 %inB_4_addr_15

]]></Node>
<StgValue><ssdm name="inB_4_load_15"/></StgValue>
</operation>

<operation id="1063" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.15:0 %inB_3_load_15 = load i5 %inB_3_addr_15

]]></Node>
<StgValue><ssdm name="inB_3_load_15"/></StgValue>
</operation>

<operation id="1064" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.15:0 %inB_2_load_15 = load i5 %inB_2_addr_15

]]></Node>
<StgValue><ssdm name="inB_2_load_15"/></StgValue>
</operation>

<operation id="1065" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.15:0 %inB_1_load_15 = load i5 %inB_1_addr_15

]]></Node>
<StgValue><ssdm name="inB_1_load_15"/></StgValue>
</operation>

<operation id="1066" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.15:0 %inB_0_load_15 = load i5 %inB_0_addr_15

]]></Node>
<StgValue><ssdm name="inB_0_load_15"/></StgValue>
</operation>

<operation id="1067" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.15:0 %inB_9_load_15 = load i5 %inB_9_addr_15

]]></Node>
<StgValue><ssdm name="inB_9_load_15"/></StgValue>
</operation>

<operation id="1068" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.16:0 %inB_8_load_16 = load i5 %inB_8_addr_16

]]></Node>
<StgValue><ssdm name="inB_8_load_16"/></StgValue>
</operation>

<operation id="1069" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.16:0 %inB_7_load_16 = load i5 %inB_7_addr_16

]]></Node>
<StgValue><ssdm name="inB_7_load_16"/></StgValue>
</operation>

<operation id="1070" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.16:0 %inB_6_load_16 = load i5 %inB_6_addr_16

]]></Node>
<StgValue><ssdm name="inB_6_load_16"/></StgValue>
</operation>

<operation id="1071" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.16:0 %inB_5_load_16 = load i5 %inB_5_addr_16

]]></Node>
<StgValue><ssdm name="inB_5_load_16"/></StgValue>
</operation>

<operation id="1072" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.16:0 %inB_4_load_16 = load i5 %inB_4_addr_16

]]></Node>
<StgValue><ssdm name="inB_4_load_16"/></StgValue>
</operation>

<operation id="1073" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.16:0 %inB_3_load_16 = load i5 %inB_3_addr_16

]]></Node>
<StgValue><ssdm name="inB_3_load_16"/></StgValue>
</operation>

<operation id="1074" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.16:0 %inB_2_load_16 = load i5 %inB_2_addr_16

]]></Node>
<StgValue><ssdm name="inB_2_load_16"/></StgValue>
</operation>

<operation id="1075" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.16:0 %inB_1_load_16 = load i5 %inB_1_addr_16

]]></Node>
<StgValue><ssdm name="inB_1_load_16"/></StgValue>
</operation>

<operation id="1076" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.16:0 %inB_0_load_16 = load i5 %inB_0_addr_16

]]></Node>
<StgValue><ssdm name="inB_0_load_16"/></StgValue>
</operation>

<operation id="1077" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.16:0 %inB_9_load_16 = load i5 %inB_9_addr_16

]]></Node>
<StgValue><ssdm name="inB_9_load_16"/></StgValue>
</operation>

<operation id="1078" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:8 %add_ln870_7 = add i10 %mul_ln870_13, i10 %mul_ln870_12

]]></Node>
<StgValue><ssdm name="add_ln870_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="1079" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.15:0 %inB_8_load_15 = load i5 %inB_8_addr_15

]]></Node>
<StgValue><ssdm name="inB_8_load_15"/></StgValue>
</operation>

<operation id="1080" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.15:1 %br_ln225 = br void %V1.i8.i782.exit.15

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1081" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.15:0 %inB_7_load_15 = load i5 %inB_7_addr_15

]]></Node>
<StgValue><ssdm name="inB_7_load_15"/></StgValue>
</operation>

<operation id="1082" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.15:1 %br_ln225 = br void %V1.i8.i782.exit.15

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1083" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.15:0 %inB_6_load_15 = load i5 %inB_6_addr_15

]]></Node>
<StgValue><ssdm name="inB_6_load_15"/></StgValue>
</operation>

<operation id="1084" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.15:1 %br_ln225 = br void %V1.i8.i782.exit.15

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1085" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.15:0 %inB_5_load_15 = load i5 %inB_5_addr_15

]]></Node>
<StgValue><ssdm name="inB_5_load_15"/></StgValue>
</operation>

<operation id="1086" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.15:1 %br_ln225 = br void %V1.i8.i782.exit.15

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1087" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.15:0 %inB_4_load_15 = load i5 %inB_4_addr_15

]]></Node>
<StgValue><ssdm name="inB_4_load_15"/></StgValue>
</operation>

<operation id="1088" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.15:1 %br_ln225 = br void %V1.i8.i782.exit.15

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1089" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.15:0 %inB_3_load_15 = load i5 %inB_3_addr_15

]]></Node>
<StgValue><ssdm name="inB_3_load_15"/></StgValue>
</operation>

<operation id="1090" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.15:1 %br_ln225 = br void %V1.i8.i782.exit.15

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1091" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.15:0 %inB_2_load_15 = load i5 %inB_2_addr_15

]]></Node>
<StgValue><ssdm name="inB_2_load_15"/></StgValue>
</operation>

<operation id="1092" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.15:1 %br_ln225 = br void %V1.i8.i782.exit.15

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1093" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.15:0 %inB_1_load_15 = load i5 %inB_1_addr_15

]]></Node>
<StgValue><ssdm name="inB_1_load_15"/></StgValue>
</operation>

<operation id="1094" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.15:1 %br_ln225 = br void %V1.i8.i782.exit.15

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1095" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.15:0 %inB_0_load_15 = load i5 %inB_0_addr_15

]]></Node>
<StgValue><ssdm name="inB_0_load_15"/></StgValue>
</operation>

<operation id="1096" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.15:1 %br_ln225 = br void %V1.i8.i782.exit.15

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1097" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.15:0 %inB_9_load_15 = load i5 %inB_9_addr_15

]]></Node>
<StgValue><ssdm name="inB_9_load_15"/></StgValue>
</operation>

<operation id="1098" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.15:1 %br_ln0 = br void %V1.i8.i782.exit.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1099" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.15:0 %phi_ln870_15 = phi i32 %inB_0_load_15, void %V1.i8.i782.case.0.15, i32 %inB_1_load_15, void %V1.i8.i782.case.1.15, i32 %inB_2_load_15, void %V1.i8.i782.case.2.15, i32 %inB_3_load_15, void %V1.i8.i782.case.3.15, i32 %inB_4_load_15, void %V1.i8.i782.case.4.15, i32 %inB_5_load_15, void %V1.i8.i782.case.5.15, i32 %inB_6_load_15, void %V1.i8.i782.case.6.15, i32 %inB_7_load_15, void %V1.i8.i782.case.7.15, i32 %inB_8_load_15, void %V1.i8.i782.case.8.15, i32 %inB_9_load_15, void %V1.i8.i782.case.9.15

]]></Node>
<StgValue><ssdm name="phi_ln870_15"/></StgValue>
</operation>

<operation id="1100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.15:1 %empty_26 = trunc i32 %phi_ln870_15

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1101" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.15:2 %mul_ln870_15 = mul i10 %empty_26, i10 %trunc_ln870_15

]]></Node>
<StgValue><ssdm name="mul_ln870_15"/></StgValue>
</operation>

<operation id="1102" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.16:0 %inB_8_load_16 = load i5 %inB_8_addr_16

]]></Node>
<StgValue><ssdm name="inB_8_load_16"/></StgValue>
</operation>

<operation id="1103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.16:1 %br_ln225 = br void %V1.i8.i782.exit.16

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1104" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.16:0 %inB_7_load_16 = load i5 %inB_7_addr_16

]]></Node>
<StgValue><ssdm name="inB_7_load_16"/></StgValue>
</operation>

<operation id="1105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.16:1 %br_ln225 = br void %V1.i8.i782.exit.16

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1106" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.16:0 %inB_6_load_16 = load i5 %inB_6_addr_16

]]></Node>
<StgValue><ssdm name="inB_6_load_16"/></StgValue>
</operation>

<operation id="1107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.16:1 %br_ln225 = br void %V1.i8.i782.exit.16

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1108" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.16:0 %inB_5_load_16 = load i5 %inB_5_addr_16

]]></Node>
<StgValue><ssdm name="inB_5_load_16"/></StgValue>
</operation>

<operation id="1109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.16:1 %br_ln225 = br void %V1.i8.i782.exit.16

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1110" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.16:0 %inB_4_load_16 = load i5 %inB_4_addr_16

]]></Node>
<StgValue><ssdm name="inB_4_load_16"/></StgValue>
</operation>

<operation id="1111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.16:1 %br_ln225 = br void %V1.i8.i782.exit.16

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1112" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.16:0 %inB_3_load_16 = load i5 %inB_3_addr_16

]]></Node>
<StgValue><ssdm name="inB_3_load_16"/></StgValue>
</operation>

<operation id="1113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.16:1 %br_ln225 = br void %V1.i8.i782.exit.16

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1114" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.16:0 %inB_2_load_16 = load i5 %inB_2_addr_16

]]></Node>
<StgValue><ssdm name="inB_2_load_16"/></StgValue>
</operation>

<operation id="1115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.16:1 %br_ln225 = br void %V1.i8.i782.exit.16

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1116" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.16:0 %inB_1_load_16 = load i5 %inB_1_addr_16

]]></Node>
<StgValue><ssdm name="inB_1_load_16"/></StgValue>
</operation>

<operation id="1117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.16:1 %br_ln225 = br void %V1.i8.i782.exit.16

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1118" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.16:0 %inB_0_load_16 = load i5 %inB_0_addr_16

]]></Node>
<StgValue><ssdm name="inB_0_load_16"/></StgValue>
</operation>

<operation id="1119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.16:1 %br_ln225 = br void %V1.i8.i782.exit.16

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1120" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.16:0 %inB_9_load_16 = load i5 %inB_9_addr_16

]]></Node>
<StgValue><ssdm name="inB_9_load_16"/></StgValue>
</operation>

<operation id="1121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.16:1 %br_ln0 = br void %V1.i8.i782.exit.16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.16:0 %phi_ln870_16 = phi i32 %inB_0_load_16, void %V1.i8.i782.case.0.16, i32 %inB_1_load_16, void %V1.i8.i782.case.1.16, i32 %inB_2_load_16, void %V1.i8.i782.case.2.16, i32 %inB_3_load_16, void %V1.i8.i782.case.3.16, i32 %inB_4_load_16, void %V1.i8.i782.case.4.16, i32 %inB_5_load_16, void %V1.i8.i782.case.5.16, i32 %inB_6_load_16, void %V1.i8.i782.case.6.16, i32 %inB_7_load_16, void %V1.i8.i782.case.7.16, i32 %inB_8_load_16, void %V1.i8.i782.case.8.16, i32 %inB_9_load_16, void %V1.i8.i782.case.9.16

]]></Node>
<StgValue><ssdm name="phi_ln870_16"/></StgValue>
</operation>

<operation id="1123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.16:1 %empty_27 = trunc i32 %phi_ln870_16

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1124" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.16:2 %mul_ln870_16 = mul i10 %empty_27, i10 %trunc_ln870_16

]]></Node>
<StgValue><ssdm name="mul_ln870_16"/></StgValue>
</operation>

<operation id="1125" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.17:0 %inB_8_load_17 = load i5 %inB_8_addr_17

]]></Node>
<StgValue><ssdm name="inB_8_load_17"/></StgValue>
</operation>

<operation id="1126" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.17:0 %inB_7_load_17 = load i5 %inB_7_addr_17

]]></Node>
<StgValue><ssdm name="inB_7_load_17"/></StgValue>
</operation>

<operation id="1127" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.17:0 %inB_6_load_17 = load i5 %inB_6_addr_17

]]></Node>
<StgValue><ssdm name="inB_6_load_17"/></StgValue>
</operation>

<operation id="1128" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.17:0 %inB_5_load_17 = load i5 %inB_5_addr_17

]]></Node>
<StgValue><ssdm name="inB_5_load_17"/></StgValue>
</operation>

<operation id="1129" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.17:0 %inB_4_load_17 = load i5 %inB_4_addr_17

]]></Node>
<StgValue><ssdm name="inB_4_load_17"/></StgValue>
</operation>

<operation id="1130" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.17:0 %inB_3_load_17 = load i5 %inB_3_addr_17

]]></Node>
<StgValue><ssdm name="inB_3_load_17"/></StgValue>
</operation>

<operation id="1131" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.17:0 %inB_2_load_17 = load i5 %inB_2_addr_17

]]></Node>
<StgValue><ssdm name="inB_2_load_17"/></StgValue>
</operation>

<operation id="1132" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.17:0 %inB_1_load_17 = load i5 %inB_1_addr_17

]]></Node>
<StgValue><ssdm name="inB_1_load_17"/></StgValue>
</operation>

<operation id="1133" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.17:0 %inB_0_load_17 = load i5 %inB_0_addr_17

]]></Node>
<StgValue><ssdm name="inB_0_load_17"/></StgValue>
</operation>

<operation id="1134" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.17:0 %inB_9_load_17 = load i5 %inB_9_addr_17

]]></Node>
<StgValue><ssdm name="inB_9_load_17"/></StgValue>
</operation>

<operation id="1135" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.18:0 %inB_8_load_18 = load i5 %inB_8_addr_18

]]></Node>
<StgValue><ssdm name="inB_8_load_18"/></StgValue>
</operation>

<operation id="1136" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.18:0 %inB_7_load_18 = load i5 %inB_7_addr_18

]]></Node>
<StgValue><ssdm name="inB_7_load_18"/></StgValue>
</operation>

<operation id="1137" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.18:0 %inB_6_load_18 = load i5 %inB_6_addr_18

]]></Node>
<StgValue><ssdm name="inB_6_load_18"/></StgValue>
</operation>

<operation id="1138" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.18:0 %inB_5_load_18 = load i5 %inB_5_addr_18

]]></Node>
<StgValue><ssdm name="inB_5_load_18"/></StgValue>
</operation>

<operation id="1139" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.18:0 %inB_4_load_18 = load i5 %inB_4_addr_18

]]></Node>
<StgValue><ssdm name="inB_4_load_18"/></StgValue>
</operation>

<operation id="1140" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.18:0 %inB_3_load_18 = load i5 %inB_3_addr_18

]]></Node>
<StgValue><ssdm name="inB_3_load_18"/></StgValue>
</operation>

<operation id="1141" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.18:0 %inB_2_load_18 = load i5 %inB_2_addr_18

]]></Node>
<StgValue><ssdm name="inB_2_load_18"/></StgValue>
</operation>

<operation id="1142" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.18:0 %inB_1_load_18 = load i5 %inB_1_addr_18

]]></Node>
<StgValue><ssdm name="inB_1_load_18"/></StgValue>
</operation>

<operation id="1143" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.18:0 %inB_0_load_18 = load i5 %inB_0_addr_18

]]></Node>
<StgValue><ssdm name="inB_0_load_18"/></StgValue>
</operation>

<operation id="1144" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.18:0 %inB_9_load_18 = load i5 %inB_9_addr_18

]]></Node>
<StgValue><ssdm name="inB_9_load_18"/></StgValue>
</operation>

<operation id="1145" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:10 %add_ln870_9 = add i10 %mul_ln870_16, i10 %mul_ln870_15

]]></Node>
<StgValue><ssdm name="add_ln870_9"/></StgValue>
</operation>

<operation id="1146" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:11 %add_ln870_10 = add i10 %add_ln870_9, i10 %mul_ln870_14

]]></Node>
<StgValue><ssdm name="add_ln870_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="1147" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.17:0 %inB_8_load_17 = load i5 %inB_8_addr_17

]]></Node>
<StgValue><ssdm name="inB_8_load_17"/></StgValue>
</operation>

<operation id="1148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.17:1 %br_ln225 = br void %V1.i8.i782.exit.17

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1149" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.17:0 %inB_7_load_17 = load i5 %inB_7_addr_17

]]></Node>
<StgValue><ssdm name="inB_7_load_17"/></StgValue>
</operation>

<operation id="1150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.17:1 %br_ln225 = br void %V1.i8.i782.exit.17

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1151" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.17:0 %inB_6_load_17 = load i5 %inB_6_addr_17

]]></Node>
<StgValue><ssdm name="inB_6_load_17"/></StgValue>
</operation>

<operation id="1152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.17:1 %br_ln225 = br void %V1.i8.i782.exit.17

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1153" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.17:0 %inB_5_load_17 = load i5 %inB_5_addr_17

]]></Node>
<StgValue><ssdm name="inB_5_load_17"/></StgValue>
</operation>

<operation id="1154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.17:1 %br_ln225 = br void %V1.i8.i782.exit.17

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1155" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.17:0 %inB_4_load_17 = load i5 %inB_4_addr_17

]]></Node>
<StgValue><ssdm name="inB_4_load_17"/></StgValue>
</operation>

<operation id="1156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.17:1 %br_ln225 = br void %V1.i8.i782.exit.17

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1157" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.17:0 %inB_3_load_17 = load i5 %inB_3_addr_17

]]></Node>
<StgValue><ssdm name="inB_3_load_17"/></StgValue>
</operation>

<operation id="1158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.17:1 %br_ln225 = br void %V1.i8.i782.exit.17

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1159" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.17:0 %inB_2_load_17 = load i5 %inB_2_addr_17

]]></Node>
<StgValue><ssdm name="inB_2_load_17"/></StgValue>
</operation>

<operation id="1160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.17:1 %br_ln225 = br void %V1.i8.i782.exit.17

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1161" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.17:0 %inB_1_load_17 = load i5 %inB_1_addr_17

]]></Node>
<StgValue><ssdm name="inB_1_load_17"/></StgValue>
</operation>

<operation id="1162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.17:1 %br_ln225 = br void %V1.i8.i782.exit.17

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1163" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.17:0 %inB_0_load_17 = load i5 %inB_0_addr_17

]]></Node>
<StgValue><ssdm name="inB_0_load_17"/></StgValue>
</operation>

<operation id="1164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.17:1 %br_ln225 = br void %V1.i8.i782.exit.17

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1165" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.17:0 %inB_9_load_17 = load i5 %inB_9_addr_17

]]></Node>
<StgValue><ssdm name="inB_9_load_17"/></StgValue>
</operation>

<operation id="1166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.17:1 %br_ln0 = br void %V1.i8.i782.exit.17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.17:0 %phi_ln870_17 = phi i32 %inB_0_load_17, void %V1.i8.i782.case.0.17, i32 %inB_1_load_17, void %V1.i8.i782.case.1.17, i32 %inB_2_load_17, void %V1.i8.i782.case.2.17, i32 %inB_3_load_17, void %V1.i8.i782.case.3.17, i32 %inB_4_load_17, void %V1.i8.i782.case.4.17, i32 %inB_5_load_17, void %V1.i8.i782.case.5.17, i32 %inB_6_load_17, void %V1.i8.i782.case.6.17, i32 %inB_7_load_17, void %V1.i8.i782.case.7.17, i32 %inB_8_load_17, void %V1.i8.i782.case.8.17, i32 %inB_9_load_17, void %V1.i8.i782.case.9.17

]]></Node>
<StgValue><ssdm name="phi_ln870_17"/></StgValue>
</operation>

<operation id="1168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.17:1 %empty_28 = trunc i32 %phi_ln870_17

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1169" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.17:2 %mul_ln870_17 = mul i10 %empty_28, i10 %trunc_ln870_17

]]></Node>
<StgValue><ssdm name="mul_ln870_17"/></StgValue>
</operation>

<operation id="1170" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.18:0 %inB_8_load_18 = load i5 %inB_8_addr_18

]]></Node>
<StgValue><ssdm name="inB_8_load_18"/></StgValue>
</operation>

<operation id="1171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.18:1 %br_ln225 = br void %V1.i8.i782.exit.18

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1172" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.18:0 %inB_7_load_18 = load i5 %inB_7_addr_18

]]></Node>
<StgValue><ssdm name="inB_7_load_18"/></StgValue>
</operation>

<operation id="1173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.18:1 %br_ln225 = br void %V1.i8.i782.exit.18

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1174" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.18:0 %inB_6_load_18 = load i5 %inB_6_addr_18

]]></Node>
<StgValue><ssdm name="inB_6_load_18"/></StgValue>
</operation>

<operation id="1175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.18:1 %br_ln225 = br void %V1.i8.i782.exit.18

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1176" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.18:0 %inB_5_load_18 = load i5 %inB_5_addr_18

]]></Node>
<StgValue><ssdm name="inB_5_load_18"/></StgValue>
</operation>

<operation id="1177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.18:1 %br_ln225 = br void %V1.i8.i782.exit.18

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1178" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.18:0 %inB_4_load_18 = load i5 %inB_4_addr_18

]]></Node>
<StgValue><ssdm name="inB_4_load_18"/></StgValue>
</operation>

<operation id="1179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.18:1 %br_ln225 = br void %V1.i8.i782.exit.18

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1180" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.18:0 %inB_3_load_18 = load i5 %inB_3_addr_18

]]></Node>
<StgValue><ssdm name="inB_3_load_18"/></StgValue>
</operation>

<operation id="1181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.18:1 %br_ln225 = br void %V1.i8.i782.exit.18

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1182" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.18:0 %inB_2_load_18 = load i5 %inB_2_addr_18

]]></Node>
<StgValue><ssdm name="inB_2_load_18"/></StgValue>
</operation>

<operation id="1183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.18:1 %br_ln225 = br void %V1.i8.i782.exit.18

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1184" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.18:0 %inB_1_load_18 = load i5 %inB_1_addr_18

]]></Node>
<StgValue><ssdm name="inB_1_load_18"/></StgValue>
</operation>

<operation id="1185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.18:1 %br_ln225 = br void %V1.i8.i782.exit.18

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1186" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.18:0 %inB_0_load_18 = load i5 %inB_0_addr_18

]]></Node>
<StgValue><ssdm name="inB_0_load_18"/></StgValue>
</operation>

<operation id="1187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.18:1 %br_ln225 = br void %V1.i8.i782.exit.18

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1188" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.18:0 %inB_9_load_18 = load i5 %inB_9_addr_18

]]></Node>
<StgValue><ssdm name="inB_9_load_18"/></StgValue>
</operation>

<operation id="1189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.18:1 %br_ln0 = br void %V1.i8.i782.exit.18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.18:0 %phi_ln870_18 = phi i32 %inB_0_load_18, void %V1.i8.i782.case.0.18, i32 %inB_1_load_18, void %V1.i8.i782.case.1.18, i32 %inB_2_load_18, void %V1.i8.i782.case.2.18, i32 %inB_3_load_18, void %V1.i8.i782.case.3.18, i32 %inB_4_load_18, void %V1.i8.i782.case.4.18, i32 %inB_5_load_18, void %V1.i8.i782.case.5.18, i32 %inB_6_load_18, void %V1.i8.i782.case.6.18, i32 %inB_7_load_18, void %V1.i8.i782.case.7.18, i32 %inB_8_load_18, void %V1.i8.i782.case.8.18, i32 %inB_9_load_18, void %V1.i8.i782.case.9.18

]]></Node>
<StgValue><ssdm name="phi_ln870_18"/></StgValue>
</operation>

<operation id="1191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.18:1 %empty_29 = trunc i32 %phi_ln870_18

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1192" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.18:2 %mul_ln870_18 = mul i10 %empty_29, i10 %trunc_ln870_18

]]></Node>
<StgValue><ssdm name="mul_ln870_18"/></StgValue>
</operation>

<operation id="1193" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.19:0 %inB_8_load_19 = load i5 %inB_8_addr_19

]]></Node>
<StgValue><ssdm name="inB_8_load_19"/></StgValue>
</operation>

<operation id="1194" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.19:0 %inB_7_load_19 = load i5 %inB_7_addr_19

]]></Node>
<StgValue><ssdm name="inB_7_load_19"/></StgValue>
</operation>

<operation id="1195" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.19:0 %inB_6_load_19 = load i5 %inB_6_addr_19

]]></Node>
<StgValue><ssdm name="inB_6_load_19"/></StgValue>
</operation>

<operation id="1196" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.19:0 %inB_5_load_19 = load i5 %inB_5_addr_19

]]></Node>
<StgValue><ssdm name="inB_5_load_19"/></StgValue>
</operation>

<operation id="1197" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.19:0 %inB_4_load_19 = load i5 %inB_4_addr_19

]]></Node>
<StgValue><ssdm name="inB_4_load_19"/></StgValue>
</operation>

<operation id="1198" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.19:0 %inB_3_load_19 = load i5 %inB_3_addr_19

]]></Node>
<StgValue><ssdm name="inB_3_load_19"/></StgValue>
</operation>

<operation id="1199" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.19:0 %inB_2_load_19 = load i5 %inB_2_addr_19

]]></Node>
<StgValue><ssdm name="inB_2_load_19"/></StgValue>
</operation>

<operation id="1200" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.19:0 %inB_1_load_19 = load i5 %inB_1_addr_19

]]></Node>
<StgValue><ssdm name="inB_1_load_19"/></StgValue>
</operation>

<operation id="1201" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.19:0 %inB_0_load_19 = load i5 %inB_0_addr_19

]]></Node>
<StgValue><ssdm name="inB_0_load_19"/></StgValue>
</operation>

<operation id="1202" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.19:0 %inB_9_load_19 = load i5 %inB_9_addr_19

]]></Node>
<StgValue><ssdm name="inB_9_load_19"/></StgValue>
</operation>

<operation id="1203" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.20:0 %inB_8_load_20 = load i5 %inB_8_addr_20

]]></Node>
<StgValue><ssdm name="inB_8_load_20"/></StgValue>
</operation>

<operation id="1204" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.20:0 %inB_7_load_20 = load i5 %inB_7_addr_20

]]></Node>
<StgValue><ssdm name="inB_7_load_20"/></StgValue>
</operation>

<operation id="1205" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.20:0 %inB_6_load_20 = load i5 %inB_6_addr_20

]]></Node>
<StgValue><ssdm name="inB_6_load_20"/></StgValue>
</operation>

<operation id="1206" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.20:0 %inB_5_load_20 = load i5 %inB_5_addr_20

]]></Node>
<StgValue><ssdm name="inB_5_load_20"/></StgValue>
</operation>

<operation id="1207" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.20:0 %inB_4_load_20 = load i5 %inB_4_addr_20

]]></Node>
<StgValue><ssdm name="inB_4_load_20"/></StgValue>
</operation>

<operation id="1208" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.20:0 %inB_3_load_20 = load i5 %inB_3_addr_20

]]></Node>
<StgValue><ssdm name="inB_3_load_20"/></StgValue>
</operation>

<operation id="1209" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.20:0 %inB_2_load_20 = load i5 %inB_2_addr_20

]]></Node>
<StgValue><ssdm name="inB_2_load_20"/></StgValue>
</operation>

<operation id="1210" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.20:0 %inB_1_load_20 = load i5 %inB_1_addr_20

]]></Node>
<StgValue><ssdm name="inB_1_load_20"/></StgValue>
</operation>

<operation id="1211" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.20:0 %inB_0_load_20 = load i5 %inB_0_addr_20

]]></Node>
<StgValue><ssdm name="inB_0_load_20"/></StgValue>
</operation>

<operation id="1212" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.20:0 %inB_9_load_20 = load i5 %inB_9_addr_20

]]></Node>
<StgValue><ssdm name="inB_9_load_20"/></StgValue>
</operation>

<operation id="1213" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:9 %add_ln870_8 = add i10 %add_ln870_7, i10 %mul_ln870_11

]]></Node>
<StgValue><ssdm name="add_ln870_8"/></StgValue>
</operation>

<operation id="1214" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:12 %add_ln870_11 = add i10 %add_ln870_10, i10 %add_ln870_8

]]></Node>
<StgValue><ssdm name="add_ln870_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="1215" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.19:0 %inB_8_load_19 = load i5 %inB_8_addr_19

]]></Node>
<StgValue><ssdm name="inB_8_load_19"/></StgValue>
</operation>

<operation id="1216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.19:1 %br_ln225 = br void %V1.i8.i782.exit.19

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1217" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.19:0 %inB_7_load_19 = load i5 %inB_7_addr_19

]]></Node>
<StgValue><ssdm name="inB_7_load_19"/></StgValue>
</operation>

<operation id="1218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.19:1 %br_ln225 = br void %V1.i8.i782.exit.19

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1219" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.19:0 %inB_6_load_19 = load i5 %inB_6_addr_19

]]></Node>
<StgValue><ssdm name="inB_6_load_19"/></StgValue>
</operation>

<operation id="1220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.19:1 %br_ln225 = br void %V1.i8.i782.exit.19

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1221" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.19:0 %inB_5_load_19 = load i5 %inB_5_addr_19

]]></Node>
<StgValue><ssdm name="inB_5_load_19"/></StgValue>
</operation>

<operation id="1222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.19:1 %br_ln225 = br void %V1.i8.i782.exit.19

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1223" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.19:0 %inB_4_load_19 = load i5 %inB_4_addr_19

]]></Node>
<StgValue><ssdm name="inB_4_load_19"/></StgValue>
</operation>

<operation id="1224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.19:1 %br_ln225 = br void %V1.i8.i782.exit.19

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1225" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.19:0 %inB_3_load_19 = load i5 %inB_3_addr_19

]]></Node>
<StgValue><ssdm name="inB_3_load_19"/></StgValue>
</operation>

<operation id="1226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.19:1 %br_ln225 = br void %V1.i8.i782.exit.19

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1227" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.19:0 %inB_2_load_19 = load i5 %inB_2_addr_19

]]></Node>
<StgValue><ssdm name="inB_2_load_19"/></StgValue>
</operation>

<operation id="1228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.19:1 %br_ln225 = br void %V1.i8.i782.exit.19

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1229" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.19:0 %inB_1_load_19 = load i5 %inB_1_addr_19

]]></Node>
<StgValue><ssdm name="inB_1_load_19"/></StgValue>
</operation>

<operation id="1230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.19:1 %br_ln225 = br void %V1.i8.i782.exit.19

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1231" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.19:0 %inB_0_load_19 = load i5 %inB_0_addr_19

]]></Node>
<StgValue><ssdm name="inB_0_load_19"/></StgValue>
</operation>

<operation id="1232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.19:1 %br_ln225 = br void %V1.i8.i782.exit.19

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1233" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.19:0 %inB_9_load_19 = load i5 %inB_9_addr_19

]]></Node>
<StgValue><ssdm name="inB_9_load_19"/></StgValue>
</operation>

<operation id="1234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.19:1 %br_ln0 = br void %V1.i8.i782.exit.19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.19:0 %phi_ln870_19 = phi i32 %inB_0_load_19, void %V1.i8.i782.case.0.19, i32 %inB_1_load_19, void %V1.i8.i782.case.1.19, i32 %inB_2_load_19, void %V1.i8.i782.case.2.19, i32 %inB_3_load_19, void %V1.i8.i782.case.3.19, i32 %inB_4_load_19, void %V1.i8.i782.case.4.19, i32 %inB_5_load_19, void %V1.i8.i782.case.5.19, i32 %inB_6_load_19, void %V1.i8.i782.case.6.19, i32 %inB_7_load_19, void %V1.i8.i782.case.7.19, i32 %inB_8_load_19, void %V1.i8.i782.case.8.19, i32 %inB_9_load_19, void %V1.i8.i782.case.9.19

]]></Node>
<StgValue><ssdm name="phi_ln870_19"/></StgValue>
</operation>

<operation id="1236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.19:1 %empty_30 = trunc i32 %phi_ln870_19

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1237" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.19:2 %mul_ln870_19 = mul i10 %empty_30, i10 %trunc_ln870_19

]]></Node>
<StgValue><ssdm name="mul_ln870_19"/></StgValue>
</operation>

<operation id="1238" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.20:0 %inB_8_load_20 = load i5 %inB_8_addr_20

]]></Node>
<StgValue><ssdm name="inB_8_load_20"/></StgValue>
</operation>

<operation id="1239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.20:1 %br_ln225 = br void %V1.i8.i782.exit.20

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1240" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.20:0 %inB_7_load_20 = load i5 %inB_7_addr_20

]]></Node>
<StgValue><ssdm name="inB_7_load_20"/></StgValue>
</operation>

<operation id="1241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.20:1 %br_ln225 = br void %V1.i8.i782.exit.20

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1242" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.20:0 %inB_6_load_20 = load i5 %inB_6_addr_20

]]></Node>
<StgValue><ssdm name="inB_6_load_20"/></StgValue>
</operation>

<operation id="1243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.20:1 %br_ln225 = br void %V1.i8.i782.exit.20

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1244" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.20:0 %inB_5_load_20 = load i5 %inB_5_addr_20

]]></Node>
<StgValue><ssdm name="inB_5_load_20"/></StgValue>
</operation>

<operation id="1245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.20:1 %br_ln225 = br void %V1.i8.i782.exit.20

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1246" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.20:0 %inB_4_load_20 = load i5 %inB_4_addr_20

]]></Node>
<StgValue><ssdm name="inB_4_load_20"/></StgValue>
</operation>

<operation id="1247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.20:1 %br_ln225 = br void %V1.i8.i782.exit.20

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1248" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.20:0 %inB_3_load_20 = load i5 %inB_3_addr_20

]]></Node>
<StgValue><ssdm name="inB_3_load_20"/></StgValue>
</operation>

<operation id="1249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.20:1 %br_ln225 = br void %V1.i8.i782.exit.20

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1250" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.20:0 %inB_2_load_20 = load i5 %inB_2_addr_20

]]></Node>
<StgValue><ssdm name="inB_2_load_20"/></StgValue>
</operation>

<operation id="1251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.20:1 %br_ln225 = br void %V1.i8.i782.exit.20

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1252" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.20:0 %inB_1_load_20 = load i5 %inB_1_addr_20

]]></Node>
<StgValue><ssdm name="inB_1_load_20"/></StgValue>
</operation>

<operation id="1253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.20:1 %br_ln225 = br void %V1.i8.i782.exit.20

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1254" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.20:0 %inB_0_load_20 = load i5 %inB_0_addr_20

]]></Node>
<StgValue><ssdm name="inB_0_load_20"/></StgValue>
</operation>

<operation id="1255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.20:1 %br_ln225 = br void %V1.i8.i782.exit.20

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1256" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.20:0 %inB_9_load_20 = load i5 %inB_9_addr_20

]]></Node>
<StgValue><ssdm name="inB_9_load_20"/></StgValue>
</operation>

<operation id="1257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.20:1 %br_ln0 = br void %V1.i8.i782.exit.20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.20:0 %phi_ln870_20 = phi i32 %inB_0_load_20, void %V1.i8.i782.case.0.20, i32 %inB_1_load_20, void %V1.i8.i782.case.1.20, i32 %inB_2_load_20, void %V1.i8.i782.case.2.20, i32 %inB_3_load_20, void %V1.i8.i782.case.3.20, i32 %inB_4_load_20, void %V1.i8.i782.case.4.20, i32 %inB_5_load_20, void %V1.i8.i782.case.5.20, i32 %inB_6_load_20, void %V1.i8.i782.case.6.20, i32 %inB_7_load_20, void %V1.i8.i782.case.7.20, i32 %inB_8_load_20, void %V1.i8.i782.case.8.20, i32 %inB_9_load_20, void %V1.i8.i782.case.9.20

]]></Node>
<StgValue><ssdm name="phi_ln870_20"/></StgValue>
</operation>

<operation id="1259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.20:1 %empty_31 = trunc i32 %phi_ln870_20

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1260" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.20:2 %mul_ln870_20 = mul i10 %empty_31, i10 %trunc_ln870_20

]]></Node>
<StgValue><ssdm name="mul_ln870_20"/></StgValue>
</operation>

<operation id="1261" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.21:0 %inB_8_load_21 = load i5 %inB_8_addr_21

]]></Node>
<StgValue><ssdm name="inB_8_load_21"/></StgValue>
</operation>

<operation id="1262" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.21:0 %inB_7_load_21 = load i5 %inB_7_addr_21

]]></Node>
<StgValue><ssdm name="inB_7_load_21"/></StgValue>
</operation>

<operation id="1263" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.21:0 %inB_6_load_21 = load i5 %inB_6_addr_21

]]></Node>
<StgValue><ssdm name="inB_6_load_21"/></StgValue>
</operation>

<operation id="1264" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.21:0 %inB_5_load_21 = load i5 %inB_5_addr_21

]]></Node>
<StgValue><ssdm name="inB_5_load_21"/></StgValue>
</operation>

<operation id="1265" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.21:0 %inB_4_load_21 = load i5 %inB_4_addr_21

]]></Node>
<StgValue><ssdm name="inB_4_load_21"/></StgValue>
</operation>

<operation id="1266" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.21:0 %inB_3_load_21 = load i5 %inB_3_addr_21

]]></Node>
<StgValue><ssdm name="inB_3_load_21"/></StgValue>
</operation>

<operation id="1267" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.21:0 %inB_2_load_21 = load i5 %inB_2_addr_21

]]></Node>
<StgValue><ssdm name="inB_2_load_21"/></StgValue>
</operation>

<operation id="1268" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.21:0 %inB_1_load_21 = load i5 %inB_1_addr_21

]]></Node>
<StgValue><ssdm name="inB_1_load_21"/></StgValue>
</operation>

<operation id="1269" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.21:0 %inB_0_load_21 = load i5 %inB_0_addr_21

]]></Node>
<StgValue><ssdm name="inB_0_load_21"/></StgValue>
</operation>

<operation id="1270" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.21:0 %inB_9_load_21 = load i5 %inB_9_addr_21

]]></Node>
<StgValue><ssdm name="inB_9_load_21"/></StgValue>
</operation>

<operation id="1271" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.22:0 %inB_8_load_22 = load i5 %inB_8_addr_22

]]></Node>
<StgValue><ssdm name="inB_8_load_22"/></StgValue>
</operation>

<operation id="1272" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.22:0 %inB_7_load_22 = load i5 %inB_7_addr_22

]]></Node>
<StgValue><ssdm name="inB_7_load_22"/></StgValue>
</operation>

<operation id="1273" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.22:0 %inB_6_load_22 = load i5 %inB_6_addr_22

]]></Node>
<StgValue><ssdm name="inB_6_load_22"/></StgValue>
</operation>

<operation id="1274" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.22:0 %inB_5_load_22 = load i5 %inB_5_addr_22

]]></Node>
<StgValue><ssdm name="inB_5_load_22"/></StgValue>
</operation>

<operation id="1275" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.22:0 %inB_4_load_22 = load i5 %inB_4_addr_22

]]></Node>
<StgValue><ssdm name="inB_4_load_22"/></StgValue>
</operation>

<operation id="1276" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.22:0 %inB_3_load_22 = load i5 %inB_3_addr_22

]]></Node>
<StgValue><ssdm name="inB_3_load_22"/></StgValue>
</operation>

<operation id="1277" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.22:0 %inB_2_load_22 = load i5 %inB_2_addr_22

]]></Node>
<StgValue><ssdm name="inB_2_load_22"/></StgValue>
</operation>

<operation id="1278" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.22:0 %inB_1_load_22 = load i5 %inB_1_addr_22

]]></Node>
<StgValue><ssdm name="inB_1_load_22"/></StgValue>
</operation>

<operation id="1279" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.22:0 %inB_0_load_22 = load i5 %inB_0_addr_22

]]></Node>
<StgValue><ssdm name="inB_0_load_22"/></StgValue>
</operation>

<operation id="1280" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.22:0 %inB_9_load_22 = load i5 %inB_9_addr_22

]]></Node>
<StgValue><ssdm name="inB_9_load_22"/></StgValue>
</operation>

<operation id="1281" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:5 %add_ln870_4 = add i10 %mul_ln870_19, i10 %mul_ln870_18

]]></Node>
<StgValue><ssdm name="add_ln870_4"/></StgValue>
</operation>

<operation id="1282" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:6 %add_ln870_5 = add i10 %add_ln870_4, i10 %mul_ln870_17

]]></Node>
<StgValue><ssdm name="add_ln870_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1283" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.21:0 %inB_8_load_21 = load i5 %inB_8_addr_21

]]></Node>
<StgValue><ssdm name="inB_8_load_21"/></StgValue>
</operation>

<operation id="1284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.21:1 %br_ln225 = br void %V1.i8.i782.exit.21

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1285" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.21:0 %inB_7_load_21 = load i5 %inB_7_addr_21

]]></Node>
<StgValue><ssdm name="inB_7_load_21"/></StgValue>
</operation>

<operation id="1286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.21:1 %br_ln225 = br void %V1.i8.i782.exit.21

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1287" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.21:0 %inB_6_load_21 = load i5 %inB_6_addr_21

]]></Node>
<StgValue><ssdm name="inB_6_load_21"/></StgValue>
</operation>

<operation id="1288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.21:1 %br_ln225 = br void %V1.i8.i782.exit.21

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1289" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.21:0 %inB_5_load_21 = load i5 %inB_5_addr_21

]]></Node>
<StgValue><ssdm name="inB_5_load_21"/></StgValue>
</operation>

<operation id="1290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.21:1 %br_ln225 = br void %V1.i8.i782.exit.21

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1291" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.21:0 %inB_4_load_21 = load i5 %inB_4_addr_21

]]></Node>
<StgValue><ssdm name="inB_4_load_21"/></StgValue>
</operation>

<operation id="1292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.21:1 %br_ln225 = br void %V1.i8.i782.exit.21

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1293" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.21:0 %inB_3_load_21 = load i5 %inB_3_addr_21

]]></Node>
<StgValue><ssdm name="inB_3_load_21"/></StgValue>
</operation>

<operation id="1294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.21:1 %br_ln225 = br void %V1.i8.i782.exit.21

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1295" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.21:0 %inB_2_load_21 = load i5 %inB_2_addr_21

]]></Node>
<StgValue><ssdm name="inB_2_load_21"/></StgValue>
</operation>

<operation id="1296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.21:1 %br_ln225 = br void %V1.i8.i782.exit.21

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1297" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.21:0 %inB_1_load_21 = load i5 %inB_1_addr_21

]]></Node>
<StgValue><ssdm name="inB_1_load_21"/></StgValue>
</operation>

<operation id="1298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.21:1 %br_ln225 = br void %V1.i8.i782.exit.21

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1299" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.21:0 %inB_0_load_21 = load i5 %inB_0_addr_21

]]></Node>
<StgValue><ssdm name="inB_0_load_21"/></StgValue>
</operation>

<operation id="1300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.21:1 %br_ln225 = br void %V1.i8.i782.exit.21

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1301" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.21:0 %inB_9_load_21 = load i5 %inB_9_addr_21

]]></Node>
<StgValue><ssdm name="inB_9_load_21"/></StgValue>
</operation>

<operation id="1302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.21:1 %br_ln0 = br void %V1.i8.i782.exit.21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.21:0 %phi_ln870_21 = phi i32 %inB_0_load_21, void %V1.i8.i782.case.0.21, i32 %inB_1_load_21, void %V1.i8.i782.case.1.21, i32 %inB_2_load_21, void %V1.i8.i782.case.2.21, i32 %inB_3_load_21, void %V1.i8.i782.case.3.21, i32 %inB_4_load_21, void %V1.i8.i782.case.4.21, i32 %inB_5_load_21, void %V1.i8.i782.case.5.21, i32 %inB_6_load_21, void %V1.i8.i782.case.6.21, i32 %inB_7_load_21, void %V1.i8.i782.case.7.21, i32 %inB_8_load_21, void %V1.i8.i782.case.8.21, i32 %inB_9_load_21, void %V1.i8.i782.case.9.21

]]></Node>
<StgValue><ssdm name="phi_ln870_21"/></StgValue>
</operation>

<operation id="1304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.21:1 %empty_32 = trunc i32 %phi_ln870_21

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1305" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.21:2 %mul_ln870_21 = mul i10 %empty_32, i10 %trunc_ln870_21

]]></Node>
<StgValue><ssdm name="mul_ln870_21"/></StgValue>
</operation>

<operation id="1306" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.8.22:0 %inB_8_load_22 = load i5 %inB_8_addr_22

]]></Node>
<StgValue><ssdm name="inB_8_load_22"/></StgValue>
</operation>

<operation id="1307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.8.22:1 %br_ln225 = br void %V1.i8.i782.exit.22

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1308" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.7.22:0 %inB_7_load_22 = load i5 %inB_7_addr_22

]]></Node>
<StgValue><ssdm name="inB_7_load_22"/></StgValue>
</operation>

<operation id="1309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.7.22:1 %br_ln225 = br void %V1.i8.i782.exit.22

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1310" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.6.22:0 %inB_6_load_22 = load i5 %inB_6_addr_22

]]></Node>
<StgValue><ssdm name="inB_6_load_22"/></StgValue>
</operation>

<operation id="1311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.6.22:1 %br_ln225 = br void %V1.i8.i782.exit.22

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1312" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.5.22:0 %inB_5_load_22 = load i5 %inB_5_addr_22

]]></Node>
<StgValue><ssdm name="inB_5_load_22"/></StgValue>
</operation>

<operation id="1313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.5.22:1 %br_ln225 = br void %V1.i8.i782.exit.22

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1314" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.4.22:0 %inB_4_load_22 = load i5 %inB_4_addr_22

]]></Node>
<StgValue><ssdm name="inB_4_load_22"/></StgValue>
</operation>

<operation id="1315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.4.22:1 %br_ln225 = br void %V1.i8.i782.exit.22

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1316" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.3.22:0 %inB_3_load_22 = load i5 %inB_3_addr_22

]]></Node>
<StgValue><ssdm name="inB_3_load_22"/></StgValue>
</operation>

<operation id="1317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.3.22:1 %br_ln225 = br void %V1.i8.i782.exit.22

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1318" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.2.22:0 %inB_2_load_22 = load i5 %inB_2_addr_22

]]></Node>
<StgValue><ssdm name="inB_2_load_22"/></StgValue>
</operation>

<operation id="1319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.2.22:1 %br_ln225 = br void %V1.i8.i782.exit.22

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1320" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.1.22:0 %inB_1_load_22 = load i5 %inB_1_addr_22

]]></Node>
<StgValue><ssdm name="inB_1_load_22"/></StgValue>
</operation>

<operation id="1321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.1.22:1 %br_ln225 = br void %V1.i8.i782.exit.22

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1322" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.0.22:0 %inB_0_load_22 = load i5 %inB_0_addr_22

]]></Node>
<StgValue><ssdm name="inB_0_load_22"/></StgValue>
</operation>

<operation id="1323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.0.22:1 %br_ln225 = br void %V1.i8.i782.exit.22

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1324" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="5">
<![CDATA[
V1.i8.i782.case.9.22:0 %inB_9_load_22 = load i5 %inB_9_addr_22

]]></Node>
<StgValue><ssdm name="inB_9_load_22"/></StgValue>
</operation>

<operation id="1325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln1057" val="!0"/>
<literal name="select_ln1057" val="!1"/>
<literal name="select_ln1057" val="!2"/>
<literal name="select_ln1057" val="!3"/>
<literal name="select_ln1057" val="!4"/>
<literal name="select_ln1057" val="!5"/>
<literal name="select_ln1057" val="!6"/>
<literal name="select_ln1057" val="!7"/>
<literal name="select_ln1057" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
V1.i8.i782.case.9.22:1 %br_ln0 = br void %V1.i8.i782.exit.22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
V1.i8.i782.exit.22:0 %phi_ln870_22 = phi i32 %inB_0_load_22, void %V1.i8.i782.case.0.22, i32 %inB_1_load_22, void %V1.i8.i782.case.1.22, i32 %inB_2_load_22, void %V1.i8.i782.case.2.22, i32 %inB_3_load_22, void %V1.i8.i782.case.3.22, i32 %inB_4_load_22, void %V1.i8.i782.case.4.22, i32 %inB_5_load_22, void %V1.i8.i782.case.5.22, i32 %inB_6_load_22, void %V1.i8.i782.case.6.22, i32 %inB_7_load_22, void %V1.i8.i782.case.7.22, i32 %inB_8_load_22, void %V1.i8.i782.case.8.22, i32 %inB_9_load_22, void %V1.i8.i782.case.9.22

]]></Node>
<StgValue><ssdm name="phi_ln870_22"/></StgValue>
</operation>

<operation id="1327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="10" op_0_bw="32">
<![CDATA[
V1.i8.i782.exit.22:1 %empty_33 = trunc i32 %phi_ln870_22

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1328" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.22:2 %mul_ln870_22 = mul i10 %empty_33, i10 %trunc_ln870_22

]]></Node>
<StgValue><ssdm name="mul_ln870_22"/></StgValue>
</operation>

<operation id="1329" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:3 %add_ln870_2 = add i10 %mul_ln870_22, i10 %mul_ln870_20

]]></Node>
<StgValue><ssdm name="add_ln870_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="1330" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:4 %add_ln870_3 = add i10 %add_ln870_2, i10 %mul_ln870_21

]]></Node>
<StgValue><ssdm name="add_ln870_3"/></StgValue>
</operation>

<operation id="1331" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:7 %add_ln870_6 = add i10 %add_ln870_5, i10 %add_ln870_3

]]></Node>
<StgValue><ssdm name="add_ln870_6"/></StgValue>
</operation>

<operation id="1332" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:13 %add_ln870_12 = add i10 %add_ln870_11, i10 %add_ln870_6

]]></Node>
<StgValue><ssdm name="add_ln870_12"/></StgValue>
</operation>

<operation id="1333" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V1.i8.i782.exit.23:25 %add_ln870_24 = add i10 %add_ln870_23, i10 %add_ln870_12

]]></Node>
<StgValue><ssdm name="add_ln870_24"/></StgValue>
</operation>

<operation id="1334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="10">
<![CDATA[
arrayidx1513.case.8:0 %zext_ln26_9 = zext i10 %add_ln870_24

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="1335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1513.case.8:1 %out_8_addr = getelementptr i32 %out_8, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="out_8_addr"/></StgValue>
</operation>

<operation id="1336" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx1513.case.8:2 %store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_8_addr, i32 %zext_ln26_9, i4 7

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="1337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="10">
<![CDATA[
arrayidx1513.case.7:0 %zext_ln26_8 = zext i10 %add_ln870_24

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="1338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1513.case.7:1 %out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="out_7_addr"/></StgValue>
</operation>

<operation id="1339" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx1513.case.7:2 %store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_7_addr, i32 %zext_ln26_8, i4 7

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="1340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="10">
<![CDATA[
arrayidx1513.case.6:0 %zext_ln26_7 = zext i10 %add_ln870_24

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="1341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1513.case.6:1 %out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="out_6_addr"/></StgValue>
</operation>

<operation id="1342" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx1513.case.6:2 %store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_6_addr, i32 %zext_ln26_7, i4 7

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="1343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="10">
<![CDATA[
arrayidx1513.case.5:0 %zext_ln26_6 = zext i10 %add_ln870_24

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="1344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1513.case.5:1 %out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="out_5_addr"/></StgValue>
</operation>

<operation id="1345" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx1513.case.5:2 %store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_5_addr, i32 %zext_ln26_6, i4 7

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="1346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="10">
<![CDATA[
arrayidx1513.case.4:0 %zext_ln26_5 = zext i10 %add_ln870_24

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="1347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1513.case.4:1 %out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="out_4_addr"/></StgValue>
</operation>

<operation id="1348" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx1513.case.4:2 %store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_4_addr, i32 %zext_ln26_5, i4 7

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="1349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="10">
<![CDATA[
arrayidx1513.case.3:0 %zext_ln26_4 = zext i10 %add_ln870_24

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="1350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1513.case.3:1 %out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="out_3_addr"/></StgValue>
</operation>

<operation id="1351" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx1513.case.3:2 %store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_3_addr, i32 %zext_ln26_4, i4 7

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="1352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="10">
<![CDATA[
arrayidx1513.case.2:0 %zext_ln26_3 = zext i10 %add_ln870_24

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="1353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1513.case.2:1 %out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="out_2_addr"/></StgValue>
</operation>

<operation id="1354" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx1513.case.2:2 %store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_2_addr, i32 %zext_ln26_3, i4 7

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="1355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="10">
<![CDATA[
arrayidx1513.case.1:0 %zext_ln26_2 = zext i10 %add_ln870_24

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="1356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1513.case.1:1 %out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="out_1_addr"/></StgValue>
</operation>

<operation id="1357" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx1513.case.1:2 %store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_1_addr, i32 %zext_ln26_2, i4 7

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="1358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="10">
<![CDATA[
arrayidx1513.case.0:0 %zext_ln26_1 = zext i10 %add_ln870_24

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="1359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1513.case.0:1 %out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="1360" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx1513.case.0:2 %store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_0_addr, i32 %zext_ln26_1, i4 7

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="1361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="-1"/>
</and_exp><and_exp><literal name="select_ln1057" val="-2"/>
</and_exp><and_exp><literal name="select_ln1057" val="-3"/>
</and_exp><and_exp><literal name="select_ln1057" val="-4"/>
</and_exp><and_exp><literal name="select_ln1057" val="-5"/>
</and_exp><and_exp><literal name="select_ln1057" val="-6"/>
</and_exp><and_exp><literal name="select_ln1057" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="10">
<![CDATA[
arrayidx1513.case.9:0 %zext_ln26 = zext i10 %add_ln870_24

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="1362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="-1"/>
</and_exp><and_exp><literal name="select_ln1057" val="-2"/>
</and_exp><and_exp><literal name="select_ln1057" val="-3"/>
</and_exp><and_exp><literal name="select_ln1057" val="-4"/>
</and_exp><and_exp><literal name="select_ln1057" val="-5"/>
</and_exp><and_exp><literal name="select_ln1057" val="-6"/>
</and_exp><and_exp><literal name="select_ln1057" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1513.case.9:1 %out_9_addr = getelementptr i32 %out_9, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="out_9_addr"/></StgValue>
</operation>

<operation id="1363" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1057" val="-1"/>
</and_exp><and_exp><literal name="select_ln1057" val="-2"/>
</and_exp><and_exp><literal name="select_ln1057" val="-3"/>
</and_exp><and_exp><literal name="select_ln1057" val="-4"/>
</and_exp><and_exp><literal name="select_ln1057" val="-5"/>
</and_exp><and_exp><literal name="select_ln1057" val="-6"/>
</and_exp><and_exp><literal name="select_ln1057" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx1513.case.9:2 %store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_9_addr, i32 %zext_ln26, i4 7

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
