# FIFO-Architecture-with-Timing-Closure-1-GHz
SystemVerilog-based FIFO architecture implemented through complete ASIC backend flow (Genus + Innovus), achieving timing closure with power and area evaluation.
