<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4251" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4251{left:782px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4251{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_4251{left:506px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4251{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_4251{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t6_4251{left:70px;bottom:1060px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t7_4251{left:70px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t8_4251{left:70px;bottom:1027px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t9_4251{left:70px;bottom:1004px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ta_4251{left:70px;bottom:987px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tb_4251{left:70px;bottom:970px;letter-spacing:-0.17px;word-spacing:-1.16px;}
#tc_4251{left:70px;bottom:953px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_4251{left:70px;bottom:633px;letter-spacing:0.14px;}
#te_4251{left:152px;bottom:633px;letter-spacing:0.16px;word-spacing:-0.02px;}
#tf_4251{left:70px;bottom:611px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#tg_4251{left:70px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_4251{left:70px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_4251{left:70px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_4251{left:70px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tk_4251{left:70px;bottom:521px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tl_4251{left:70px;bottom:495px;}
#tm_4251{left:96px;bottom:498px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tn_4251{left:70px;bottom:472px;}
#to_4251{left:96px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_4251{left:96px;bottom:458px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tq_4251{left:70px;bottom:432px;}
#tr_4251{left:96px;bottom:435px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ts_4251{left:283px;bottom:909px;letter-spacing:0.12px;word-spacing:0.01px;}
#tt_4251{left:368px;bottom:909px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tu_4251{left:84px;bottom:889px;letter-spacing:-0.13px;}
#tv_4251{left:136px;bottom:872px;letter-spacing:-0.15px;}
#tw_4251{left:239px;bottom:881px;letter-spacing:-0.14px;}
#tx_4251{left:341px;bottom:889px;letter-spacing:-0.16px;}
#ty_4251{left:388px;bottom:872px;letter-spacing:-0.16px;}
#tz_4251{left:480px;bottom:889px;letter-spacing:-0.16px;}
#t10_4251{left:502px;bottom:872px;letter-spacing:-0.16px;}
#t11_4251{left:669px;bottom:881px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t12_4251{left:83px;bottom:849px;}
#t13_4251{left:223px;bottom:849px;letter-spacing:-0.1px;}
#t14_4251{left:340px;bottom:849px;}
#t15_4251{left:478px;bottom:849px;}
#t16_4251{left:617px;bottom:849px;letter-spacing:-0.2px;}
#t17_4251{left:83px;bottom:826px;}
#t18_4251{left:223px;bottom:826px;letter-spacing:-0.11px;}
#t19_4251{left:340px;bottom:826px;}
#t1a_4251{left:478px;bottom:826px;}
#t1b_4251{left:617px;bottom:826px;letter-spacing:-0.17px;}
#t1c_4251{left:83px;bottom:804px;}
#t1d_4251{left:223px;bottom:804px;letter-spacing:-0.11px;}
#t1e_4251{left:340px;bottom:804px;}
#t1f_4251{left:478px;bottom:804px;}
#t1g_4251{left:617px;bottom:804px;letter-spacing:-0.2px;}
#t1h_4251{left:83px;bottom:781px;}
#t1i_4251{left:223px;bottom:781px;letter-spacing:-0.11px;}
#t1j_4251{left:340px;bottom:781px;}
#t1k_4251{left:478px;bottom:781px;}
#t1l_4251{left:617px;bottom:781px;letter-spacing:-0.2px;}
#t1m_4251{left:83px;bottom:758px;}
#t1n_4251{left:223px;bottom:758px;letter-spacing:-0.11px;}
#t1o_4251{left:340px;bottom:758px;}
#t1p_4251{left:478px;bottom:758px;}
#t1q_4251{left:617px;bottom:758px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1r_4251{left:617px;bottom:741px;letter-spacing:-0.13px;}
#t1s_4251{left:83px;bottom:718px;letter-spacing:-0.12px;}
#t1t_4251{left:83px;bottom:697px;letter-spacing:-0.11px;}
#t1u_4251{left:191px;bottom:391px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1v_4251{left:277px;bottom:391px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1w_4251{left:78px;bottom:368px;letter-spacing:-0.14px;}
#t1x_4251{left:483px;bottom:368px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1y_4251{left:89px;bottom:344px;letter-spacing:-0.13px;}
#t1z_4251{left:188px;bottom:344px;letter-spacing:-0.12px;}
#t20_4251{left:103px;bottom:319px;letter-spacing:-0.16px;}
#t21_4251{left:166px;bottom:319px;}
#t22_4251{left:247px;bottom:319px;letter-spacing:-0.11px;}
#t23_4251{left:166px;bottom:295px;}
#t24_4251{left:247px;bottom:295px;letter-spacing:-0.11px;}
#t25_4251{left:166px;bottom:270px;letter-spacing:-0.11px;}
#t26_4251{left:247px;bottom:270px;letter-spacing:-0.12px;}
#t27_4251{left:166px;bottom:246px;}
#t28_4251{left:247px;bottom:246px;letter-spacing:-0.12px;}
#t29_4251{left:247px;bottom:229px;letter-spacing:-0.15px;}
#t2a_4251{left:166px;bottom:205px;}
#t2b_4251{left:247px;bottom:205px;letter-spacing:-0.11px;}
#t2c_4251{left:166px;bottom:180px;letter-spacing:-0.13px;}
#t2d_4251{left:247px;bottom:180px;letter-spacing:-0.12px;}
#t2e_4251{left:103px;bottom:147px;letter-spacing:-0.16px;}
#t2f_4251{left:166px;bottom:156px;letter-spacing:-0.14px;}
#t2g_4251{left:247px;bottom:156px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2h_4251{left:247px;bottom:139px;letter-spacing:-0.12px;}
#t2i_4251{left:103px;bottom:114px;letter-spacing:-0.15px;}
#t2j_4251{left:166px;bottom:114px;letter-spacing:-0.14px;}
#t2k_4251{left:247px;bottom:114px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_4251{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4251{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4251{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4251{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4251{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4251{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4251{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_4251{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4251" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4251Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4251" style="-webkit-user-select: none;"><object width="935" height="1210" data="4251/4251.svg" type="image/svg+xml" id="pdf4251" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4251" class="t s1_4251">Vol. 3D </span><span id="t2_4251" class="t s1_4251">34-5 </span>
<span id="t3_4251" class="t s2_4251">INTRODUCTION TO INTEL® SOFTWARE GUARD EXTENSIONS </span>
<span id="t4_4251" class="t s3_4251">34.7.1 </span><span id="t5_4251" class="t s3_4251">Intel® SGX Opt-In Configuration </span>
<span id="t6_4251" class="t s4_4251">On processors that support Intel SGX, IA32_FEATURE_CONTROL provides the SGX_ENABLE field (bit 18). Before </span>
<span id="t7_4251" class="t s4_4251">system software can configure and enable Intel SGX resources, BIOS is required to set </span>
<span id="t8_4251" class="t s4_4251">IA32_FEATURE_CONTROL.SGX_ENABLE = 1 to opt-in the use of Intel SGX by system software. </span>
<span id="t9_4251" class="t s4_4251">The semantics of setting SGX_ENABLE follows the rules of IA32_FEATURE_CONTROL.LOCK (bit 0). Software is </span>
<span id="ta_4251" class="t s4_4251">considered to have opted into Intel SGX if and only if IA32_FEATURE_CONTROL.SGX_ENABLE and </span>
<span id="tb_4251" class="t s4_4251">IA32_FEATURE_CONTROL.LOCK are set to 1. The setting of IA32_FEATURE_CONTROL.SGX_ENABLE (bit 18) is not </span>
<span id="tc_4251" class="t s4_4251">reflected by CPUID. </span>
<span id="td_4251" class="t s3_4251">34.7.2 </span><span id="te_4251" class="t s3_4251">Intel® SGX Resource Enumeration Leaves </span>
<span id="tf_4251" class="t s4_4251">If CPUID.(EAX=07H, ECX=0H):EBX.SGX = 1, the processor also supports querying CPUID with EAX=12H on Intel </span>
<span id="tg_4251" class="t s4_4251">SGX resource capability and configuration. The number of available sub-leaves in leaf 12H depends on the Opt-in </span>
<span id="th_4251" class="t s4_4251">and system software configuration. Information returned by CPUID.12H is thread specific; software should not </span>
<span id="ti_4251" class="t s4_4251">assume that if Intel SGX instructions are supported on one hardware thread, they are also supported elsewhere. </span>
<span id="tj_4251" class="t s4_4251">A properly configured processor exposes Intel SGX functionality with CPUID.EAX=12H reporting valid information </span>
<span id="tk_4251" class="t s4_4251">(non-zero content) in three or more sub-leaves, see Table 34-5. </span>
<span id="tl_4251" class="t s5_4251">• </span><span id="tm_4251" class="t s4_4251">CPUID.(EAX=12H, ECX=0H) enumerates Intel SGX capability, including enclave instruction opcode support. </span>
<span id="tn_4251" class="t s5_4251">• </span><span id="to_4251" class="t s4_4251">CPUID.(EAX=12H, ECX=1H) enumerates Intel SGX capability of processor state configuration and enclave </span>
<span id="tp_4251" class="t s4_4251">configuration in the SECS structure (see Table 35-3). </span>
<span id="tq_4251" class="t s5_4251">• </span><span id="tr_4251" class="t s4_4251">CPUID.(EAX=12H, ECX &gt;1) enumerates available EPC resources. </span>
<span id="ts_4251" class="t s6_4251">Table 34-4. </span><span id="tt_4251" class="t s6_4251">Intel® SGX Opt-in and Enabling Behavior </span>
<span id="tu_4251" class="t s7_4251">CPUID.(07H,0H):EBX. </span>
<span id="tv_4251" class="t s7_4251">SGX </span>
<span id="tw_4251" class="t s7_4251">CPUID.(12H) </span>
<span id="tx_4251" class="t s7_4251">FEATURE_CONTROL. </span>
<span id="ty_4251" class="t s7_4251">LOCK </span>
<span id="tz_4251" class="t s7_4251">FEATURE_CONTROL. </span>
<span id="t10_4251" class="t s7_4251">SGX_ENABLE </span>
<span id="t11_4251" class="t s7_4251">Enclave Instruction </span>
<span id="t12_4251" class="t s8_4251">0 </span><span id="t13_4251" class="t s8_4251">Invalid </span><span id="t14_4251" class="t s8_4251">X </span><span id="t15_4251" class="t s8_4251">X </span><span id="t16_4251" class="t s8_4251">#UD </span>
<span id="t17_4251" class="t s8_4251">1 </span><span id="t18_4251" class="t s8_4251">Valid* </span><span id="t19_4251" class="t s8_4251">X </span><span id="t1a_4251" class="t s8_4251">X </span><span id="t1b_4251" class="t s8_4251">#UD** </span>
<span id="t1c_4251" class="t s8_4251">1 </span><span id="t1d_4251" class="t s8_4251">Valid* </span><span id="t1e_4251" class="t s8_4251">0 </span><span id="t1f_4251" class="t s8_4251">X </span><span id="t1g_4251" class="t s8_4251">#GP </span>
<span id="t1h_4251" class="t s8_4251">1 </span><span id="t1i_4251" class="t s8_4251">Valid* </span><span id="t1j_4251" class="t s8_4251">1 </span><span id="t1k_4251" class="t s8_4251">0 </span><span id="t1l_4251" class="t s8_4251">#GP </span>
<span id="t1m_4251" class="t s8_4251">1 </span><span id="t1n_4251" class="t s8_4251">Valid* </span><span id="t1o_4251" class="t s8_4251">1 </span><span id="t1p_4251" class="t s8_4251">1 </span><span id="t1q_4251" class="t s8_4251">Available (see Table 34-5 for details </span>
<span id="t1r_4251" class="t s8_4251">of SGX1 and SGX2). </span>
<span id="t1s_4251" class="t s8_4251">* Leaf 12H enumeration results are dependent on enablement. </span>
<span id="t1t_4251" class="t s8_4251">** See list of conditions in the #UD section of the reference pages of ENCLS and ENCLU </span>
<span id="t1u_4251" class="t s6_4251">Table 34-5. </span><span id="t1v_4251" class="t s6_4251">CPUID Leaf 12H, Sub-Leaf 0 Enumeration of Intel® SGX Capabilities </span>
<span id="t1w_4251" class="t s7_4251">CPUID.(EAX=12H,ECX=0) </span><span id="t1x_4251" class="t s7_4251">Description Behavior </span>
<span id="t1y_4251" class="t s7_4251">Register </span><span id="t1z_4251" class="t s7_4251">Bits </span>
<span id="t20_4251" class="t s8_4251">EAX </span><span id="t21_4251" class="t s8_4251">0 </span><span id="t22_4251" class="t s8_4251">SGX1: If 1, indicates leaf functions of SGX1 instruction listed in Table 34-1 are supported. </span>
<span id="t23_4251" class="t s8_4251">1 </span><span id="t24_4251" class="t s8_4251">SGX2: If 1, indicates leaf functions of SGX2 instruction listed in Table 34-2 are supported. </span>
<span id="t25_4251" class="t s8_4251">4:2 </span><span id="t26_4251" class="t s8_4251">Reserved (0) </span>
<span id="t27_4251" class="t s8_4251">5 </span><span id="t28_4251" class="t s8_4251">OVERSUB: If 1, indicates Intel SGX supports instructions: EINCVIRTCHILD, EDECVIRTCHILD, and </span>
<span id="t29_4251" class="t s8_4251">ESETCONTEXT. </span>
<span id="t2a_4251" class="t s8_4251">6 </span><span id="t2b_4251" class="t s8_4251">OVERSUB: If 1, indicates Intel SGX supports instructions: ETRACKC, ERDINFO, ELDBC, and ELDUC. </span>
<span id="t2c_4251" class="t s8_4251">31:7 </span><span id="t2d_4251" class="t s8_4251">Reserved (0) </span>
<span id="t2e_4251" class="t s8_4251">EBX </span>
<span id="t2f_4251" class="t s8_4251">31:0 </span><span id="t2g_4251" class="t s8_4251">MISCSELECT: Reports the bit vector of supported extended features that can be written to the MISC </span>
<span id="t2h_4251" class="t s8_4251">region of the SSA. </span>
<span id="t2i_4251" class="t s8_4251">ECX </span><span id="t2j_4251" class="t s8_4251">31:0 </span><span id="t2k_4251" class="t s8_4251">Reserved (0). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
