{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452713587190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 13 20:33:06 2016 " "Processing started: Wed Jan 13 20:33:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452713587190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452713587190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GreenScreen -c GreenScreen " "Command: quartus_sta GreenScreen -c GreenScreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452713587190 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1452713587310 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1452713587444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1452713587476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1452713587476 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GreenScreen.sdc " "Synopsys Design Constraints File file not found: 'GreenScreen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1452713587613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1452713587613 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name iCLK_50_2 iCLK_50_2 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name iCLK_50_2 iCLK_50_2" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587613 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name iCLK_50 iCLK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name iCLK_50 iCLK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587613 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phase_loop\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{phase_loop\|altpll_component\|pll\|clk\[0\]\} \{phase_loop\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{phase_loop\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{phase_loop\|altpll_component\|pll\|clk\[0\]\} \{phase_loop\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587613 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phase_loop2\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{phase_loop2\|altpll_component\|pll\|clk\[0\]\} \{phase_loop2\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{phase_loop2\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{phase_loop2\|altpll_component\|pll\|clk\[0\]\} \{phase_loop2\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587613 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1452713587613 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587629 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587629 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1452713587629 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1452713587644 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1452713587660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.661 " "Worst-case setup slack is -3.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.661      -164.572 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -3.661      -164.572 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.895         0.000 iCLK_50  " "    2.895         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.309         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\]  " "    6.309         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.399         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "   11.399         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.625 " "Worst-case hold slack is -2.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.625        -2.625 iCLK_50  " "   -2.625        -2.625 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "    0.391         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.963 " "Worst-case recovery slack is -2.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.963       -67.328 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -2.963       -67.328 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\]  " "    0.689         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.101         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "   14.101         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.550         0.000 iCLK_50  " "   15.550         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452713587660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.246 " "Worst-case removal slack is 2.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.246         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "    2.246         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.005         0.000 iCLK_50  " "    3.005         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.462         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\]  " "    5.462         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.669         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    5.669         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -60.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -0.500       -60.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.539         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\]  " "    4.539         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 iCLK_50  " "    9.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_2  " "   10.000         0.000 iCLK_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "   19.000         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452713587675 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1452713587861 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1452713587861 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1452713587914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.250 " "Worst-case setup slack is -1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250       -48.810 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -1.250       -48.810 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998         0.000 iCLK_50  " "    1.998         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.236         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\]  " "   10.236         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.386         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "   12.386         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452713587914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.618 " "Worst-case hold slack is -1.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.618        -1.618 iCLK_50  " "   -1.618        -1.618 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "    0.215         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.134 " "Worst-case recovery slack is -1.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.134       -25.577 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -1.134       -25.577 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.110         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\]  " "    3.110         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.410         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "   16.410         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.673         0.000 iCLK_50  " "   17.673         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452713587930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.143 " "Worst-case removal slack is 1.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.143         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "    1.143         0.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595         0.000 iCLK_50  " "    1.595         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.111         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\]  " "    3.111         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.470         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "    3.470         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -60.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK  " "   -0.500       -60.000 I2C_CCD_Config:i2c_Config\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.539         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\]  " "    4.539         0.000 phase_loop2\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 iCLK_50  " "    9.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_2  " "   10.000         0.000 iCLK_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 phase_loop\|altpll_component\|pll\|clk\[0\]  " "   19.000         0.000 phase_loop\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452713587945 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1452713588231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1452713588278 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1452713588278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452713588393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 13 20:33:08 2016 " "Processing ended: Wed Jan 13 20:33:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452713588393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452713588393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452713588393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452713588393 ""}
