Analysis & Synthesis report for bias_card
Wed Jan 14 11:17:54 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |bias_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state
  9. State Machine - |bias_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state
 10. State Machine - |bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state
 11. State Machine - |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state
 12. State Machine - |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state
 13. State Machine - |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state
 14. State Machine - |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state
 15. State Machine - |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state
 16. State Machine - |bias_card|leds:leds_slave|pres_state
 17. State Machine - |bias_card|fpga_thermo:fpga_thermo0|current_state
 18. State Machine - |bias_card|fpga_thermo:fpga_thermo0|ctrl_ps
 19. State Machine - |bias_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state
 20. State Machine - |bias_card|id_thermo:id_thermo0|wb_ps
 21. State Machine - |bias_card|id_thermo:id_thermo0|ctrl_ps
 22. State Machine - |bias_card|id_thermo:id_thermo0|one_wire_master:master|pres_state
 23. State Machine - |bias_card|dispatch:cmd0|pres_state
 24. State Machine - |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state
 25. State Machine - |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state
 26. State Machine - |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state
 27. State Machine - |bias_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state
 28. State Machine - |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state
 29. Registers Protected by Synthesis
 30. Registers Removed During Synthesis
 31. Removed Registers Triggering Further Register Optimizations
 32. General Register Statistics
 33. Inverted Register Statistics
 34. Gate-level Retiming
 35. Multiplexer Restructuring Statistics (No Restructuring Performed)
 36. Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer
 37. Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated
 38. Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14
 39. Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated
 40. Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer
 41. Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer
 42. Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated
 43. Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer
 44. Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer
 45. Source assignments for dispatch:cmd0|altsyncram:buf|altsyncram_dkl3:auto_generated
 46. Source assignments for bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 47. Source assignments for bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 48. Parameter Settings for User Entity Instance: bc_pll:pll0|altpll:altpll_component
 49. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter
 50. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample
 51. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer
 52. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer
 53. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc
 54. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0
 55. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1
 56. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter
 57. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter
 58. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer
 59. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage
 60. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer
 61. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer
 62. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer
 63. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter
 64. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer
 65. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage
 66. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer
 67. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer
 68. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer
 69. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc
 70. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter
 71. Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr0
 72. Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr1
 73. Parameter Settings for User Entity Instance: dispatch:cmd0|altsyncram:buf
 74. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master
 75. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg
 76. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg
 77. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter
 78. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter
 79. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|counter:byte_counter
 80. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data0
 81. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data1
 82. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data2
 83. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data3
 84. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data4
 85. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data5
 86. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data0
 87. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data1
 88. Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg
 89. Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg
 90. Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|reg:thermo_data
 91. Parameter Settings for User Entity Instance: all_cards:i_all_cards
 92. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:0:all_cards_reg
 93. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:1:all_cards_reg
 94. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:2:all_cards_reg
 95. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg
 96. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg
 97. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg
 98. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg
 99. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg
100. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg
101. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg
102. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg
103. Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:clk_div_2
104. Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:dac_counter
105. Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac
106. Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift
107. Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac
108. Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift
109. Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component
110. Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg
111. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg
112. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg
113. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg
114. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg
115. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg
116. dcfifo Parameter Settings by Entity Instance
117. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Jan 14 11:17:53 2009    ;
; Quartus II Version          ; 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name               ; bias_card                                ;
; Top-level Entity Name       ; bias_card                                ;
; Family                      ; Stratix                                  ;
; Total logic elements        ; 3,597                                    ;
; Total pins                  ; 184                                      ;
; Total virtual pins          ; 0                                        ;
; Total memory bits           ; 70,144                                   ;
; DSP block 9-bit elements    ; 0                                        ;
; Total PLLs                  ; 1                                        ;
; Total DLLs                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP1S10F780C5       ;                    ;
; Top-level entity name                                          ; bias_card          ; bias_card          ;
; Family name                                                    ; Stratix            ; Stratix II         ;
; Restructure Multiplexers                                       ; Off                ; Auto               ;
; State Machine Processing                                       ; One-Hot            ; Auto               ;
; Safe State Machine                                             ; On                 ; Off                ;
; Ignore LCELL Buffers                                           ; On                 ; Off                ;
; Optimization Technique                                         ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                          ; On                 ; Off                ;
; Perform gate-level register retiming                           ; On                 ; Off                ;
; Use smart compilation                                          ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ;
+--------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; ../../../library/sys_param/source/rtl/command_pack.vhd             ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/command_pack.vhd             ;
; ../../../library/sys_param/source/rtl/wishbone_pack.vhd            ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/wishbone_pack.vhd            ;
; ../../../library/sys_param/source/rtl/data_types_pack.vhd          ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/data_types_pack.vhd          ;
; ../../../library/sys_param/source/rtl/general_pack.vhd             ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/general_pack.vhd             ;
; ../../../library/components/source/rtl/component_pack.vhd          ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/component_pack.vhd          ;
; ../../../library/components/source/rtl/smb_master.vhd              ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/smb_master.vhd              ;
; ../../../all_cards/leds/source/rtl/leds_pack.vhd                   ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/leds/source/rtl/leds_pack.vhd                   ;
; ../../../all_cards/all_cards/source/rtl/all_cards_pack.vhd         ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/all_cards/source/rtl/all_cards_pack.vhd         ;
; ../../../all_cards/all_cards/source/rtl/all_cards.vhd              ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/all_cards/source/rtl/all_cards.vhd              ;
; ../../../all_cards/leds/source/rtl/leds.vhd                        ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/leds/source/rtl/leds.vhd                        ;
; ../../../all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd          ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd          ;
; ../../../library/components/source/rtl/parallel_crc.vhd            ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/parallel_crc.vhd            ;
; ../../../library/components/source/rtl/counter.vhd                 ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/counter.vhd                 ;
; ../../../library/components/source/rtl/binary_counter.vhd          ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/binary_counter.vhd          ;
; ../../../library/components/source/rtl/fifo.vhd                    ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/fifo.vhd                    ;
; ../../../library/components/source/rtl/reg.vhd                     ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/reg.vhd                     ;
; ../../../library/components/source/rtl/shift_reg.vhd               ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/shift_reg.vhd               ;
; ../../../library/components/source/rtl/us_timer.vhd                ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/us_timer.vhd                ;
; ../../../library/components/source/rtl/write_spi_with_cs.vhd       ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/write_spi_with_cs.vhd       ;
; ../../../library/components/source/rtl/one_wire_master.vhd         ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/one_wire_master.vhd         ;
; ../../../all_cards/async/source/rtl/lvds_tx.vhd                    ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/lvds_tx.vhd                    ;
; ../../../all_cards/async/source/rtl/lvds_rx.vhd                    ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/lvds_rx.vhd                    ;
; ../../../all_cards/id_thermo/source/rtl/id_thermo.vhd              ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd              ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_pack.vhd   ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd   ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_core.vhd   ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_core.vhd   ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd    ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd    ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing.vhd        ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd        ;
; ../../../addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd     ; yes             ; User Wizard-Generated File   ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd     ;
; ../../../all_cards/dispatch/source/rtl/dispatch_wishbone.vhd       ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd       ;
; ../../../all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd    ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd    ;
; ../../../all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd ;
; ../../../all_cards/dispatch/source/rtl/dispatch.vhd                ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch.vhd                ;
; ../../pll/source/rtl/bc_pll.vhd                                    ; yes             ; User Wizard-Generated File   ; C:/mce/cards/bias_card/pll/source/rtl/bc_pll.vhd                       ;
; ../../bc_dac_ctrl/source/rtl/bc_dac_ctrl_pack.vhd                  ; yes             ; User VHDL File               ; C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_pack.vhd     ;
; ../../bc_dac_ctrl/source/rtl/bc_dac_ctrl_core.vhd                  ; yes             ; User VHDL File               ; C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core.vhd     ;
; ../../bc_dac_ctrl/source/rtl/bc_dac_ctrl.vhd                       ; yes             ; User VHDL File               ; C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl.vhd          ;
; ../../bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd                   ; yes             ; User VHDL File               ; C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd      ;
; ../source/rtl/bias_card_pack.vhd                                   ; yes             ; User VHDL File               ; C:/mce/cards/bias_card/bias_card/source/rtl/bias_card_pack.vhd         ;
; ../source/rtl/bias_card.vhd                                        ; yes             ; User VHDL File               ; C:/mce/cards/bias_card/bias_card/source/rtl/bias_card.vhd              ;
; altpll.tdf                                                         ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altpll.tdf                ;
; aglobal81.inc                                                      ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratix_pll.inc           ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratixii_pll.inc         ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/cycloneii_pll.inc         ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/dcfifo.tdf                ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.inc           ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.inc           ;
; altdpram.inc                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altdpram.inc              ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_graycounter.inc         ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_fefifo.inc              ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_gray2bin.inc            ;
; dffpipe.inc                                                        ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/dffpipe.inc               ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_sync_fifo.inc         ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_compare.inc           ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altsyncram_fifo.inc       ;
; db/dcfifo_fd12.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/bias_card/bias_card/synth/db/dcfifo_fd12.tdf              ;
; db/alt_sync_fifo_aem.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/bias_card/bias_card/synth/db/alt_sync_fifo_aem.tdf        ;
; db/dpram_t441.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/bias_card/bias_card/synth/db/dpram_t441.tdf               ;
; db/altsyncram_6rh1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/bias_card/bias_card/synth/db/altsyncram_6rh1.tdf          ;
; db/add_sub_pf8.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/bias_card/bias_card/synth/db/add_sub_pf8.tdf              ;
; db/add_sub_v08.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/bias_card/bias_card/synth/db/add_sub_v08.tdf              ;
; db/cntr_aua.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/bias_card/bias_card/synth/db/cntr_aua.tdf                 ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf            ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratix_ram_block.inc     ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_mux.inc               ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc            ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_rdenreg.inc             ;
; altrom.inc                                                         ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altrom.inc                ;
; altram.inc                                                         ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altram.inc                ;
; altqpram.inc                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altqpram.inc              ;
; db/altsyncram_tpb1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/bias_card/bias_card/synth/db/altsyncram_tpb1.tdf          ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf           ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_constant.inc          ;
; cmpconst.inc                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/cmpconst.inc              ;
; dffeea.inc                                                         ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/dffeea.inc                ;
; alt_synch_counter.inc                                              ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_synch_counter.inc     ;
; alt_synch_counter_f.inc                                            ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_synch_counter_f.inc   ;
; alt_counter_f10ke.inc                                              ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.inc     ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_counter_stratix.inc   ;
; db/cntr_gvi.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/bias_card/bias_card/synth/db/cntr_gvi.tdf                 ;
; db/altsyncram_dkl3.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/bias_card/bias_card/synth/db/altsyncram_dkl3.tdf          ;
; alt3pram.tdf                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt3pram.tdf              ;
; altdpram.tdf                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altdpram.tdf              ;
; memmodes.inc                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/others/maxplus2/memmodes.inc            ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_hdffe.inc               ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_le_rden_reg.inc       ;
; altsyncram.inc                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altsyncram.inc            ;
; db/altsyncram_7lo1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/bias_card/bias_card/synth/db/altsyncram_7lo1.tdf          ;
+--------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Total logic elements                        ; 3597                                      ;
;     -- Combinational with no register       ; 2126                                      ;
;     -- Register only                        ; 774                                       ;
;     -- Combinational with a register        ; 697                                       ;
;                                             ;                                           ;
; Logic element usage by number of LUT inputs ;                                           ;
;     -- 4 input functions                    ; 1872                                      ;
;     -- 3 input functions                    ; 414                                       ;
;     -- 2 input functions                    ; 506                                       ;
;     -- 1 input functions                    ; 27                                        ;
;     -- 0 input functions                    ; 4                                         ;
;                                             ;                                           ;
; Logic elements by mode                      ;                                           ;
;     -- normal mode                          ; 3303                                      ;
;     -- arithmetic mode                      ; 294                                       ;
;     -- qfbk mode                            ; 0                                         ;
;     -- register cascade mode                ; 0                                         ;
;     -- synchronous clear/load mode          ; 378                                       ;
;     -- asynchronous clear/load mode         ; 1363                                      ;
;                                             ;                                           ;
; Total registers                             ; 1471                                      ;
; Total logic cells in carry chains           ; 326                                       ;
; I/O pins                                    ; 184                                       ;
; Total memory bits                           ; 70144                                     ;
; Total PLLs                                  ; 1                                         ;
; Maximum fan-out node                        ; bc_pll:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1576                                      ;
; Total fan-out                               ; 17399                                     ;
; Average fan-out                             ; 4.40                                      ;
+---------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                         ; Library Name ;
+--------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |bias_card                                             ; 3597 (53)   ; 1471         ; 70144       ; 0            ; 0       ; 0         ; 0         ; 184  ; 0            ; 2126 (53)    ; 774 (0)           ; 697 (0)          ; 326 (0)         ; 0 (0)      ; |bias_card                                                                                                                                                                                                  ; work         ;
;    |all_cards:i_all_cards|                             ; 397 (141)   ; 256          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 141 (141)    ; 256 (0)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|all_cards:i_all_cards                                                                                                                                                                            ; work         ;
;       |reg:\i_all_cards_bank:10:all_cards_reg|         ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg                                                                                                                                     ; work         ;
;       |reg:\i_all_cards_bank:3:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg                                                                                                                                      ; work         ;
;       |reg:\i_all_cards_bank:4:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg                                                                                                                                      ; work         ;
;       |reg:\i_all_cards_bank:5:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg                                                                                                                                      ; work         ;
;       |reg:\i_all_cards_bank:6:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg                                                                                                                                      ; work         ;
;       |reg:\i_all_cards_bank:7:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg                                                                                                                                      ; work         ;
;       |reg:\i_all_cards_bank:8:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg                                                                                                                                      ; work         ;
;       |reg:\i_all_cards_bank:9:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg                                                                                                                                      ; work         ;
;    |bc_dac_ctrl:bc_dac_ctrl_slave|                     ; 301 (0)     ; 131          ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 170 (0)      ; 57 (0)            ; 74 (0)           ; 14 (0)          ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave                                                                                                                                                                    ; work         ;
;       |bc_dac_ctrl_core:bcdc_core|                     ; 233 (150)   ; 87           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 146 (136)    ; 17 (0)            ; 70 (14)          ; 14 (0)          ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core                                                                                                                                         ; work         ;
;          |counter:clk_div_2|                           ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:clk_div_2                                                                                                                       ; work         ;
;          |counter:dac_counter|                         ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:dac_counter                                                                                                                     ; work         ;
;          |write_spi_with_cs:bias_dac|                  ; 27 (11)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 24 (8)           ; 4 (4)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac                                                                                                              ; work         ;
;             |shift_reg:spi_shift|                      ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift                                                                                          ; work         ;
;          |write_spi_with_cs:flux_fb_dac|               ; 48 (14)     ; 41           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (6)        ; 17 (0)            ; 24 (8)           ; 4 (4)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac                                                                                                           ; work         ;
;             |shift_reg:spi_shift|                      ; 34 (34)     ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 17 (17)           ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift                                                                                       ; work         ;
;       |bc_dac_ctrl_wbs:bcdc_wbs|                       ; 68 (36)     ; 44           ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (24)      ; 40 (8)            ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs                                                                                                                                           ; work         ;
;          |reg:bias_data_reg|                           ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg                                                                                                                         ; work         ;
;          |tpram_32bit_x_64:flux_fb_ram|                ; 0 (0)       ; 0            ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram                                                                                                              ; work         ;
;             |alt3pram:alt3pram_component|              ; 0 (0)       ; 0            ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component                                                                                  ; work         ;
;                |altdpram:altdpram_component1|          ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                     ; work         ;
;                   |altsyncram:ram_block|               ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                ; work         ;
;                      |altsyncram_7lo1:auto_generated|  ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ; work         ;
;                |altdpram:altdpram_component2|          ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                     ; work         ;
;                   |altsyncram:ram_block|               ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                ; work         ;
;                      |altsyncram_7lo1:auto_generated|  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ; work         ;
;    |bc_pll:pll0|                                       ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_pll:pll0                                                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|bc_pll:pll0|altpll:altpll_component                                                                                                                                                              ; work         ;
;    |dispatch:cmd0|                                     ; 1736 (492)  ; 424          ; 67072       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1312 (485)   ; 109 (0)           ; 315 (7)          ; 186 (0)         ; 0 (0)      ; |bias_card|dispatch:cmd0                                                                                                                                                                                    ; work         ;
;       |altsyncram:buf|                                 ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|altsyncram:buf                                                                                                                                                                     ; work         ;
;          |altsyncram_dkl3:auto_generated|              ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|altsyncram:buf|altsyncram_dkl3:auto_generated                                                                                                                                      ; work         ;
;       |dispatch_cmd_receive:receiver|                  ; 418 (76)    ; 157          ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 261 (68)     ; 76 (0)            ; 81 (8)           ; 54 (11)         ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver                                                                                                                                                      ; work         ;
;          |binary_counter:word_counter|                 ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter                                                                                                                          ; work         ;
;          |lvds_rx:cmd_rx|                              ; 95 (11)     ; 75           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (5)       ; 18 (3)            ; 57 (3)           ; 32 (0)          ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx                                                                                                                                       ; work         ;
;             |binary_counter:sample_counter|            ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter                                                                                                         ; work         ;
;             |dcfifo:data_buffer|                       ; 40 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (0)       ; 15 (0)            ; 10 (0)           ; 24 (0)          ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer                                                                                                                    ; work         ;
;                |dcfifo_fd12:auto_generated|            ; 40 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (0)       ; 15 (0)            ; 10 (0)           ; 24 (0)          ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated                                                                                         ; work         ;
;                   |alt_sync_fifo_aem:sync_fifo|        ; 40 (30)     ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (10)      ; 15 (15)           ; 10 (5)           ; 24 (14)         ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo                                                             ; work         ;
;                      |add_sub_pf8:add_sub2|            ; 5 (5)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|add_sub_pf8:add_sub2                                        ; work         ;
;                      |cntr_aua:cntr1|                  ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_aua:cntr1                                              ; work         ;
;                      |dpram_t441:dpram4|               ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_t441:dpram4                                           ; work         ;
;                         |altsyncram_6rh1:altsyncram14| ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14              ; work         ;
;             |shift_reg:rx_buffer|                      ; 33 (33)     ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer                                                                                                                   ; work         ;
;             |shift_reg:rx_sample|                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample                                                                                                                   ; work         ;
;          |parallel_crc:crc_calc|                       ; 205 (205)   ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 173 (173)    ; 30 (30)           ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc                                                                                                                                ; work         ;
;          |reg:hdr0|                                    ; 13 (13)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0                                                                                                                                             ; work         ;
;          |reg:hdr1|                                    ; 18 (18)     ; 18           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1                                                                                                                                             ; work         ;
;       |dispatch_reply_transmit:transmitter|            ; 625 (256)   ; 170          ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 455 (249)    ; 30 (0)            ; 140 (7)          ; 74 (20)         ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter                                                                                                                                                ; work         ;
;          |binary_counter:word_counter|                 ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter                                                                                                                    ; work         ;
;          |lvds_tx:reply_tx_a|                          ; 75 (12)     ; 54           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 21 (8)       ; 0 (0)             ; 54 (4)           ; 15 (0)          ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a                                                                                                                             ; work         ;
;             |counter:bit_counter|                      ; 15 (15)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter                                                                                                         ; work         ;
;             |fifo:data_buffer|                         ; 14 (6)      ; 9            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (1)            ; 8 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer                                                                                                            ; work         ;
;                |altsyncram:fifo_storage|               ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage                                                                                    ; work         ;
;                   |altsyncram_tpb1:auto_generated|     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated                                                     ; work         ;
;                |lpm_counter:read_pointer|              ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer                                                                                   ; work         ;
;                   |cntr_gvi:auto_generated|            ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer|cntr_gvi:auto_generated                                                           ; work         ;
;                |lpm_counter:write_pointer|             ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer                                                                                  ; work         ;
;                   |cntr_gvi:auto_generated|            ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer|cntr_gvi:auto_generated                                                          ; work         ;
;             |shift_reg:tx_buffer|                      ; 34 (34)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer                                                                                                         ; work         ;
;          |lvds_tx:reply_tx_b|                          ; 75 (12)     ; 54           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 21 (8)       ; 0 (0)             ; 54 (4)           ; 15 (0)          ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b                                                                                                                             ; work         ;
;             |counter:bit_counter|                      ; 15 (15)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter                                                                                                         ; work         ;
;             |fifo:data_buffer|                         ; 14 (6)      ; 9            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (1)            ; 8 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer                                                                                                            ; work         ;
;                |altsyncram:fifo_storage|               ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage                                                                                    ; work         ;
;                   |altsyncram_tpb1:auto_generated|     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated                                                     ; work         ;
;                |lpm_counter:read_pointer|              ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer                                                                                   ; work         ;
;                   |cntr_gvi:auto_generated|            ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer|cntr_gvi:auto_generated                                                           ; work         ;
;                |lpm_counter:write_pointer|             ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer                                                                                  ; work         ;
;                   |cntr_gvi:auto_generated|            ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer|cntr_gvi:auto_generated                                                          ; work         ;
;             |shift_reg:tx_buffer|                      ; 34 (34)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer                                                                                                         ; work         ;
;          |parallel_crc:crc_calc|                       ; 208 (208)   ; 44           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 164 (164)    ; 30 (30)           ; 14 (14)          ; 13 (13)         ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc                                                                                                                          ; work         ;
;       |dispatch_wishbone:wishbone|                     ; 163 (118)   ; 52           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 111 (102)    ; 3 (0)             ; 49 (16)          ; 58 (22)         ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_wishbone:wishbone                                                                                                                                                         ; work         ;
;          |us_timer:wdt|                                ; 45 (45)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |bias_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt                                                                                                                                            ; work         ;
;       |reg:hdr0|                                       ; 22 (22)     ; 22           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|reg:hdr0                                                                                                                                                                           ; work         ;
;       |reg:hdr1|                                       ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |bias_card|dispatch:cmd0|reg:hdr1                                                                                                                                                                           ; work         ;
;    |fpga_thermo:fpga_thermo0|                          ; 218 (25)    ; 138          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 80 (17)      ; 15 (1)            ; 123 (7)          ; 76 (0)          ; 0 (0)      ; |bias_card|fpga_thermo:fpga_thermo0                                                                                                                                                                         ; work         ;
;       |reg:thermo_data|                                ; 31 (31)     ; 31           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; 0 (0)           ; 0 (0)      ; |bias_card|fpga_thermo:fpga_thermo0|reg:thermo_data                                                                                                                                                         ; work         ;
;       |smb_master:master2|                             ; 116 (58)    ; 63           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 53 (43)      ; 11 (0)            ; 52 (15)          ; 40 (4)          ; 0 (0)      ; |bias_card|fpga_thermo:fpga_thermo0|smb_master:master2                                                                                                                                                      ; work         ;
;          |shift_reg:rx_data_reg|                       ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg                                                                                                                                ; work         ;
;          |shift_reg:tx_addr_reg|                       ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |bias_card|fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg                                                                                                                                ; work         ;
;          |us_timer:smb_timer|                          ; 46 (46)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |bias_card|fpga_thermo:fpga_thermo0|smb_master:master2|us_timer:smb_timer                                                                                                                                   ; work         ;
;       |us_timer:timeout_timer|                         ; 46 (46)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |bias_card|fpga_thermo:fpga_thermo0|us_timer:timeout_timer                                                                                                                                                  ; work         ;
;    |frame_timing:frame_timing_slave|                   ; 663 (0)     ; 402          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 261 (0)      ; 282 (0)           ; 120 (0)          ; 32 (0)          ; 0 (0)      ; |bias_card|frame_timing:frame_timing_slave                                                                                                                                                                  ; work         ;
;       |frame_timing_core:ftc|                          ; 107 (107)   ; 47           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 60 (60)      ; 2 (2)             ; 45 (45)          ; 32 (32)         ; 0 (0)      ; |bias_card|frame_timing:frame_timing_slave|frame_timing_core:ftc                                                                                                                                            ; work         ;
;       |frame_timing_wbs:wbi|                           ; 556 (396)   ; 355          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 201 (201)    ; 280 (120)         ; 75 (75)          ; 0 (0)           ; 0 (0)      ; |bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi                                                                                                                                             ; work         ;
;          |reg:address_on_delay_reg|                    ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg                                                                                                                    ; work         ;
;          |reg:feedback_delay_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg                                                                                                                      ; work         ;
;          |reg:resync_req_reg|                          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg                                                                                                                          ; work         ;
;          |reg:sample_delay_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg                                                                                                                        ; work         ;
;          |reg:sample_num_reg|                          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg                                                                                                                          ; work         ;
;    |id_thermo:id_thermo0|                              ; 217 (62)    ; 113          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 104 (44)     ; 55 (0)            ; 58 (18)          ; 18 (0)          ; 0 (0)      ; |bias_card|id_thermo:id_thermo0                                                                                                                                                                             ; work         ;
;       |counter:byte_counter|                           ; 8 (8)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|counter:byte_counter                                                                                                                                                        ; work         ;
;       |one_wire_master:master|                         ; 101 (63)    ; 45           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 56 (55)      ; 9 (0)             ; 36 (8)           ; 18 (0)          ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|one_wire_master:master                                                                                                                                                      ; work         ;
;          |binary_counter:bit_counter|                  ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter                                                                                                                           ; work         ;
;          |binary_counter:timer_counter|                ; 18 (18)     ; 18           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; 18 (18)         ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter                                                                                                                         ; work         ;
;          |shift_reg:rx_data_reg|                       ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg                                                                                                                                ; work         ;
;          |shift_reg:tx_data_reg|                       ; 9 (9)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg                                                                                                                                ; work         ;
;       |reg:id_data0|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|reg:id_data0                                                                                                                                                                ; work         ;
;       |reg:id_data1|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|reg:id_data1                                                                                                                                                                ; work         ;
;       |reg:id_data2|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|reg:id_data2                                                                                                                                                                ; work         ;
;       |reg:id_data3|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|reg:id_data3                                                                                                                                                                ; work         ;
;       |reg:thermo_data0|                               ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|reg:thermo_data0                                                                                                                                                            ; work         ;
;       |reg:thermo_data1|                               ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |bias_card|id_thermo:id_thermo0|reg:thermo_data1                                                                                                                                                            ; work         ;
;    |leds:leds_slave|                                   ; 12 (12)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |bias_card|leds:leds_slave                                                                                                                                                                                  ; work         ;
+--------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; dispatch:cmd0|altsyncram:buf|altsyncram_dkl3:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state                                                                                                            ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+
; Name                       ; current_state.WAIT_FRM_RST ; current_state.GOT_SYNC ; current_state.GOT_BIT3 ; current_state.GOT_BIT2 ; current_state.GOT_BIT1 ; current_state.GOT_BIT0 ; current_state.IDLE ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+
; current_state.IDLE         ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ;
; current_state.GOT_BIT0     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                  ;
; current_state.GOT_BIT1     ; 0                          ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                  ;
; current_state.GOT_BIT2     ; 0                          ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                  ;
; current_state.GOT_BIT3     ; 0                          ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                  ;
; current_state.GOT_SYNC     ; 0                          ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                  ;
; current_state.WAIT_FRM_RST ; 1                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                  ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state                                                                                                                                                                      ;
+-----------------------------------+---------------------------------+----------------------------+-----------------------------------+---------------------------------+----------------------------------+--------------------------------+---------------------------------+
; Name                              ; current_init_win_state.SET_HOLD ; current_init_win_state.SET ; current_init_win_state.RESET_HOLD ; current_init_win_state.RESET_ON ; current_init_win_state.INIT_HOLD ; current_init_win_state.INIT_ON ; current_init_win_state.INIT_OFF ;
+-----------------------------------+---------------------------------+----------------------------+-----------------------------------+---------------------------------+----------------------------------+--------------------------------+---------------------------------+
; current_init_win_state.INIT_OFF   ; 0                               ; 0                          ; 0                                 ; 0                               ; 0                                ; 0                              ; 0                               ;
; current_init_win_state.INIT_ON    ; 0                               ; 0                          ; 0                                 ; 0                               ; 0                                ; 1                              ; 1                               ;
; current_init_win_state.INIT_HOLD  ; 0                               ; 0                          ; 0                                 ; 0                               ; 1                                ; 0                              ; 1                               ;
; current_init_win_state.RESET_ON   ; 0                               ; 0                          ; 0                                 ; 1                               ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.RESET_HOLD ; 0                               ; 0                          ; 1                                 ; 0                               ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.SET        ; 0                               ; 1                          ; 0                                 ; 0                               ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.SET_HOLD   ; 1                               ; 0                          ; 0                                 ; 0                               ; 0                                ; 0                              ; 1                               ;
+-----------------------------------+---------------------------------+----------------------------+-----------------------------------+---------------------------------+----------------------------------+--------------------------------+---------------------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state ;
+--------------------+------------------+------------------+------------------------------------+
; Name               ; current_state.RD ; current_state.WR ; current_state.IDLE                 ;
+--------------------+------------------+------------------+------------------------------------+
; current_state.IDLE ; 0                ; 0                ; 0                                  ;
; current_state.WR   ; 0                ; 1                ; 1                                  ;
; current_state.RD   ; 1                ; 0                ; 1                                  ;
+--------------------+------------------+------------------+------------------------------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state    ;
+--------------------+-------------------+-------------------+------------------+--------------------+
; Name               ; current_state.RD2 ; current_state.RD1 ; current_state.WR ; current_state.IDLE ;
+--------------------+-------------------+-------------------+------------------+--------------------+
; current_state.IDLE ; 0                 ; 0                 ; 0                ; 0                  ;
; current_state.WR   ; 0                 ; 0                 ; 1                ; 1                  ;
; current_state.RD1  ; 0                 ; 1                 ; 0                ; 1                  ;
; current_state.RD2  ; 1                 ; 0                 ; 0                ; 1                  ;
+--------------------+-------------------+-------------------+------------------+--------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state                                                                                                                                                              ;
+------------------------------+------------------------------+-----------------------------+-----------------------------+------------------------------+--------------------------+--------------------------+----------------------------+-------------------------+
; Name                         ; bias_current_state.NEXT_DAC2 ; bias_current_state.NEXT_DAC ; bias_current_state.LAST_BIT ; bias_current_state.CLOCK_OUT ; bias_current_state.LOAD2 ; bias_current_state.LOAD1 ; bias_current_state.PENDING ; bias_current_state.IDLE ;
+------------------------------+------------------------------+-----------------------------+-----------------------------+------------------------------+--------------------------+--------------------------+----------------------------+-------------------------+
; bias_current_state.IDLE      ; 0                            ; 0                           ; 0                           ; 0                            ; 0                        ; 0                        ; 0                          ; 0                       ;
; bias_current_state.PENDING   ; 0                            ; 0                           ; 0                           ; 0                            ; 0                        ; 0                        ; 1                          ; 1                       ;
; bias_current_state.LOAD1     ; 0                            ; 0                           ; 0                           ; 0                            ; 0                        ; 1                        ; 0                          ; 1                       ;
; bias_current_state.LOAD2     ; 0                            ; 0                           ; 0                           ; 0                            ; 1                        ; 0                        ; 0                          ; 1                       ;
; bias_current_state.CLOCK_OUT ; 0                            ; 0                           ; 0                           ; 1                            ; 0                        ; 0                        ; 0                          ; 1                       ;
; bias_current_state.LAST_BIT  ; 0                            ; 0                           ; 1                           ; 0                            ; 0                        ; 0                        ; 0                          ; 1                       ;
; bias_current_state.NEXT_DAC  ; 0                            ; 1                           ; 0                           ; 0                            ; 0                        ; 0                        ; 0                          ; 1                       ;
; bias_current_state.NEXT_DAC2 ; 1                            ; 0                           ; 0                           ; 0                            ; 0                        ; 0                        ; 0                          ; 1                       ;
+------------------------------+------------------------------+-----------------------------+-----------------------------+------------------------------+--------------------------+--------------------------+----------------------------+-------------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state                                                                                                                                                                                      ;
+---------------------------------+---------------------------------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+-----------------------------+-------------------------------+----------------------------+
; Name                            ; flux_fb_current_state.NEXT_DAC2 ; flux_fb_current_state.NEXT_DAC ; flux_fb_current_state.LAST_BIT ; flux_fb_current_state.CLOCK_OUT ; flux_fb_current_state.LOAD2 ; flux_fb_current_state.LOAD1 ; flux_fb_current_state.PENDING ; flux_fb_current_state.IDLE ;
+---------------------------------+---------------------------------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+-----------------------------+-------------------------------+----------------------------+
; flux_fb_current_state.IDLE      ; 0                               ; 0                              ; 0                              ; 0                               ; 0                           ; 0                           ; 0                             ; 0                          ;
; flux_fb_current_state.PENDING   ; 0                               ; 0                              ; 0                              ; 0                               ; 0                           ; 0                           ; 1                             ; 1                          ;
; flux_fb_current_state.LOAD1     ; 0                               ; 0                              ; 0                              ; 0                               ; 0                           ; 1                           ; 0                             ; 1                          ;
; flux_fb_current_state.LOAD2     ; 0                               ; 0                              ; 0                              ; 0                               ; 1                           ; 0                           ; 0                             ; 1                          ;
; flux_fb_current_state.CLOCK_OUT ; 0                               ; 0                              ; 0                              ; 1                               ; 0                           ; 0                           ; 0                             ; 1                          ;
; flux_fb_current_state.LAST_BIT  ; 0                               ; 0                              ; 1                              ; 0                               ; 0                           ; 0                           ; 0                             ; 1                          ;
; flux_fb_current_state.NEXT_DAC  ; 0                               ; 1                              ; 0                              ; 0                               ; 0                           ; 0                           ; 0                             ; 1                          ;
; flux_fb_current_state.NEXT_DAC2 ; 1                               ; 0                              ; 0                              ; 0                               ; 0                           ; 0                           ; 0                             ; 1                          ;
+---------------------------------+---------------------------------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+-----------------------------+-------------------------------+----------------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state ;
+---------------------+---------------------+---------------------+------------------------------------------------------------+
; Name                ; current_state.WRITE ; current_state.START ; current_state.IDLE                                         ;
+---------------------+---------------------+---------------------+------------------------------------------------------------+
; current_state.IDLE  ; 0                   ; 0                   ; 0                                                          ;
; current_state.START ; 0                   ; 1                   ; 1                                                          ;
; current_state.WRITE ; 1                   ; 0                   ; 1                                                          ;
+---------------------+---------------------+---------------------+------------------------------------------------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state ;
+---------------------+---------------------+---------------------+---------------------------------------------------------------+
; Name                ; current_state.WRITE ; current_state.START ; current_state.IDLE                                            ;
+---------------------+---------------------+---------------------+---------------------------------------------------------------+
; current_state.IDLE  ; 0                   ; 0                   ; 0                                                             ;
; current_state.START ; 0                   ; 1                   ; 1                                                             ;
; current_state.WRITE ; 1                   ; 0                   ; 1                                                             ;
+---------------------+---------------------+---------------------+---------------------------------------------------------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|leds:leds_slave|pres_state                                                       ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+
; Name                   ; pres_state.DONE ; pres_state.SEND_PACKET ; pres_state.GET_PACKET ; pres_state.IDLE ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+
; pres_state.IDLE        ; 0               ; 0                      ; 0                     ; 0               ;
; pres_state.GET_PACKET  ; 0               ; 0                      ; 1                     ; 1               ;
; pres_state.SEND_PACKET ; 0               ; 1                      ; 0                     ; 1               ;
; pres_state.DONE        ; 1               ; 0                      ; 0                     ; 1               ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |bias_card|fpga_thermo:fpga_thermo0|current_state             ;
+--------------------+------------------+------------------+--------------------+
; Name               ; current_state.RD ; current_state.WR ; current_state.IDLE ;
+--------------------+------------------+------------------+--------------------+
; current_state.IDLE ; 0                ; 0                ; 0                  ;
; current_state.WR   ; 0                ; 1                ; 1                  ;
; current_state.RD   ; 1                ; 0                ; 1                  ;
+--------------------+------------------+------------------+--------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |bias_card|fpga_thermo:fpga_thermo0|ctrl_ps                                ;
+--------------------------+-----------------------+--------------------------+--------------+
; Name                     ; ctrl_ps.REGISTER_TEMP ; ctrl_ps.START_SMB_MASTER ; ctrl_ps.IDLE ;
+--------------------------+-----------------------+--------------------------+--------------+
; ctrl_ps.IDLE             ; 0                     ; 0                        ; 0            ;
; ctrl_ps.START_SMB_MASTER ; 0                     ; 1                        ; 1            ;
; ctrl_ps.REGISTER_TEMP    ; 1                     ; 0                        ; 1            ;
+--------------------------+-----------------------+--------------------------+--------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state                                                                                                                                                                                 ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+
; Name                       ; pres_state.DONE ; pres_state.STOP_CONDITION ; pres_state.DATA ; pres_state.ACKNOWLEDGE2 ; pres_state.ACKNOWLEDGE ; pres_state.nWRITE ; pres_state.ADDRESS ; pres_state.START_CONDITION ; pres_state.SETTLE_COUNTER ; pres_state.IDLE ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+
; pres_state.IDLE            ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 0               ;
; pres_state.SETTLE_COUNTER  ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 1                         ; 1               ;
; pres_state.START_CONDITION ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 1                          ; 0                         ; 1               ;
; pres_state.ADDRESS         ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 1                  ; 0                          ; 0                         ; 1               ;
; pres_state.nWRITE          ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 1                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.ACKNOWLEDGE     ; 0               ; 0                         ; 0               ; 0                       ; 1                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.ACKNOWLEDGE2    ; 0               ; 0                         ; 0               ; 1                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.DATA            ; 0               ; 0                         ; 1               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.STOP_CONDITION  ; 0               ; 1                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.DONE            ; 1               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |bias_card|id_thermo:id_thermo0|wb_ps                              ;
+-----------------+----------------+-----------------+---------------+---------------+
; Name            ; wb_ps.WB_ERROR ; wb_ps.SEND_TEMP ; wb_ps.SEND_ID ; wb_ps.WB_IDLE ;
+-----------------+----------------+-----------------+---------------+---------------+
; wb_ps.WB_IDLE   ; 0              ; 0               ; 0             ; 0             ;
; wb_ps.SEND_ID   ; 0              ; 0               ; 1             ; 1             ;
; wb_ps.SEND_TEMP ; 0              ; 1               ; 0             ; 1             ;
; wb_ps.WB_ERROR  ; 1              ; 0               ; 0             ; 1             ;
+-----------------+----------------+-----------------+---------------+---------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|id_thermo:id_thermo0|ctrl_ps                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+
; Name                        ; ctrl_ps.SET_VALID_FLAG ; ctrl_ps.GET_TEMP ; ctrl_ps.PHASE3_READ_SCRATCH ; ctrl_ps.PHASE3_SKIP_ROM ; ctrl_ps.PHASE3_INIT ; ctrl_ps.GET_STATUS ; ctrl_ps.PHASE2_CONVERT_T ; ctrl_ps.PHASE2_SKIP_ROM ; ctrl_ps.PHASE2_INIT ; ctrl_ps.GET_ID ; ctrl_ps.PHASE1_READ_ROM ; ctrl_ps.PHASE1_INIT ; ctrl_ps.CTRL_IDLE ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+
; ctrl_ps.CTRL_IDLE           ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 0                 ;
; ctrl_ps.PHASE1_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 1                   ; 1                 ;
; ctrl_ps.PHASE1_READ_ROM     ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 1                       ; 0                   ; 1                 ;
; ctrl_ps.GET_ID              ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 1              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 1                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_SKIP_ROM     ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 1                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_CONVERT_T    ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 1                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.GET_STATUS          ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 1                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 1                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_SKIP_ROM     ; 0                      ; 0                ; 0                           ; 1                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_READ_SCRATCH ; 0                      ; 0                ; 1                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.GET_TEMP            ; 0                      ; 1                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.SET_VALID_FLAG      ; 1                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|id_thermo:id_thermo0|one_wire_master:master|pres_state                                                                                                                            ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+
; Name                  ; pres_state.READ_DONE ; pres_state.WRITE_DONE ; pres_state.INIT_DONE ; pres_state.READ_SLOT ; pres_state.WRITE_SLOT ; pres_state.INIT_REPLY ; pres_state.INIT_PULSE ; pres_state.IDLE ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+
; pres_state.IDLE       ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 0               ;
; pres_state.INIT_PULSE ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 1                     ; 1               ;
; pres_state.INIT_REPLY ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 1                     ; 0                     ; 1               ;
; pres_state.WRITE_SLOT ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ; 0                     ; 0                     ; 1               ;
; pres_state.READ_SLOT  ; 0                    ; 0                     ; 0                    ; 1                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.INIT_DONE  ; 0                    ; 0                     ; 1                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.WRITE_DONE ; 0                    ; 1                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.READ_DONE  ; 1                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|dispatch:cmd0|pres_state                                                                         ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+
; Name                  ; pres_state.DUMMY ; pres_state.REPLY ; pres_state.EXECUTE ; pres_state.FETCH ; pres_state.INITIALIZE ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+
; pres_state.INITIALIZE ; 0                ; 0                ; 0                  ; 0                ; 0                     ;
; pres_state.FETCH      ; 0                ; 0                ; 0                  ; 1                ; 1                     ;
; pres_state.EXECUTE    ; 0                ; 0                ; 1                  ; 0                ; 1                     ;
; pres_state.REPLY      ; 0                ; 1                ; 0                  ; 0                ; 1                     ;
; pres_state.DUMMY      ; 1                ; 0                ; 0                  ; 0                ; 1                     ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state                                                ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+
; Name               ; pres_state.DONE ; pres_state.TX_CRC ; pres_state.TX_DATA ; pres_state.FETCH ; pres_state.TX_HDR ; pres_state.IDLE ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+
; pres_state.IDLE    ; 0               ; 0                 ; 0                  ; 0                ; 0                 ; 0               ;
; pres_state.TX_HDR  ; 0               ; 0                 ; 0                  ; 0                ; 1                 ; 1               ;
; pres_state.FETCH   ; 0               ; 0                 ; 0                  ; 1                ; 0                 ; 1               ;
; pres_state.TX_DATA ; 0               ; 0                 ; 1                  ; 0                ; 0                 ; 1               ;
; pres_state.TX_CRC  ; 0               ; 1                 ; 0                  ; 0                ; 0                 ; 1               ;
; pres_state.DONE    ; 1               ; 0                 ; 0                  ; 0                ; 0                 ; 1               ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state ;
+------------------+-----------------+-----------------+------------------+----------------------------------+
; Name             ; pres_state.DONE ; pres_state.SEND ; pres_state.SETUP ; pres_state.IDLE                  ;
+------------------+-----------------+-----------------+------------------+----------------------------------+
; pres_state.IDLE  ; 0               ; 0               ; 0                ; 0                                ;
; pres_state.SETUP ; 0               ; 0               ; 1                ; 1                                ;
; pres_state.SEND  ; 0               ; 1               ; 0                ; 1                                ;
; pres_state.DONE  ; 1               ; 0               ; 0                ; 1                                ;
+------------------+-----------------+-----------------+------------------+----------------------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state ;
+------------------+-----------------+-----------------+------------------+----------------------------------+
; Name             ; pres_state.DONE ; pres_state.SEND ; pres_state.SETUP ; pres_state.IDLE                  ;
+------------------+-----------------+-----------------+------------------+----------------------------------+
; pres_state.IDLE  ; 0               ; 0               ; 0                ; 0                                ;
; pres_state.SETUP ; 0               ; 0               ; 1                ; 1                                ;
; pres_state.SEND  ; 0               ; 1               ; 0                ; 1                                ;
; pres_state.DONE  ; 1               ; 0               ; 0                ; 1                                ;
+------------------+-----------------+-----------------+------------------+----------------------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state                                      ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+
; Name                ; pres_state.ERROR ; pres_state.DONE ; pres_state.WB_CYCLE ; pres_state.FETCH ; pres_state.IDLE ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+
; pres_state.IDLE     ; 0                ; 0               ; 0                   ; 0                ; 0               ;
; pres_state.FETCH    ; 0                ; 0               ; 0                   ; 1                ; 1               ;
; pres_state.WB_CYCLE ; 0                ; 0               ; 1                   ; 0                ; 1               ;
; pres_state.DONE     ; 0                ; 1               ; 0                   ; 0                ; 1               ;
; pres_state.ERROR    ; 1                ; 0               ; 0                   ; 0                ; 1               ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state                                                                                                     ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+
; Name                 ; pres_state.DUMMY ; pres_state.DONE ; pres_state.RX_CRC ; pres_state.RX_DATA ; pres_state.PARSE_HDR ; pres_state.RX_HDR1 ; pres_state.RX_HDR0 ; pres_state.IDLE ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+
; pres_state.IDLE      ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 0               ;
; pres_state.RX_HDR0   ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 1                  ; 1               ;
; pres_state.RX_HDR1   ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 1                  ; 0                  ; 1               ;
; pres_state.PARSE_HDR ; 0                ; 0               ; 0                 ; 0                  ; 1                    ; 0                  ; 0                  ; 1               ;
; pres_state.RX_DATA   ; 0                ; 0               ; 0                 ; 1                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.RX_CRC    ; 0                ; 0               ; 1                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.DONE      ; 0                ; 1               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.DUMMY     ; 1                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SEND                       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SEND                       ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state.IDLE                        ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state.PENDING                     ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state.NEXT_DAC                    ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state.NEXT_DAC2                   ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state.WRITE ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state.CLOCK_OUT                   ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state.IDLE  ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state.CLOCK_OUT                      ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state.LOAD1                          ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state.LAST_BIT                       ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state.WRITE    ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state.IDLE     ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.ACKNOWLEDGE2                                        ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.DATA                                                ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.ACKNOWLEDGE                                         ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.nWRITE                                              ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.ADDRESS                                             ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SETUP                      ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.IDLE                       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.DONE                       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SETUP                      ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.IDLE                       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.DONE                       ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state.LOAD1                       ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state.LOAD2                       ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state.LAST_BIT                    ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state.START ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state.IDLE                           ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state.PENDING                        ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state.START    ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.GET_PACKET                                                                      ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.WB_CYCLE                                               ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.DONE                                                   ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.IDLE                                                ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.SETTLE_COUNTER                                      ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.START_CONDITION                                     ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.STOP_CONDITION                                      ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.DONE                                                ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|ctrl_ps.IDLE                                                                      ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_SYNC                               ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state.WR                                    ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state.RD2                                   ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state.RD1                                   ; no                                                               ; yes                                        ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state.IDLE                                  ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.IDLE                                                                            ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.SEND_PACKET                                                                     ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.DONE                                                                            ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.EXECUTE                                                                           ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.FETCH                                                                             ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.RX_DATA                                             ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.SEND_TEMP                                                                       ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.SEND_ID                                                                         ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.FETCH                                                  ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.REPLY                                                                             ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.DONE                                                ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.IDLE                                                   ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.ERROR                                                  ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.WB_ERROR                                                                        ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.IDLE                                    ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|current_state.IDLE                                                                ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|ctrl_ps.REGISTER_TEMP                                                             ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|ctrl_ps.START_SMB_MASTER                                                          ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.INIT_PULSE                                          ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.READ_SLOT                                           ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.WRITE_SLOT                                          ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.IDLE                                          ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.FETCH                                         ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.DONE                                          ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_CRC                                        ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_DATA                                       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_HDR                                        ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_BIT2                               ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.IDLE                                   ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_BIT0                               ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_BIT1                               ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.INITIALIZE                                                                        ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.DUMMY                                                                             ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.IDLE                                                ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.PARSE_HDR                                           ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.DUMMY                                               ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.RX_HDR0                                             ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.RX_HDR1                                             ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.RX_CRC                                              ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.RESET_HOLD                    ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.WR                                      ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.INIT_HOLD                     ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|current_state.RD                                                                  ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.SET_VALID_FLAG                                                                ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.WB_IDLE                                                                         ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.GET_ID                                                                        ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.INIT_DONE                                           ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.WRITE_DONE                                          ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.READ_DONE                                           ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.RD                                      ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|current_state.WR                                                                  ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.GET_TEMP                                                                      ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.IDLE                                                ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.INIT_REPLY                                          ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE1_INIT                                                                   ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE2_INIT                                                                   ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE3_INIT                                                                   ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE1_READ_ROM                                                               ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE2_SKIP_ROM                                                               ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE2_CONVERT_T                                                              ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE3_SKIP_ROM                                                               ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE3_READ_SCRATCH                                                           ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.GET_STATUS                                                                    ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.INIT_ON                       ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.RESET_ON                      ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.SET                           ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.INIT_OFF                      ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.SET_HOLD                      ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.CTRL_IDLE                                                                     ; no                                                               ; yes                                        ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; dispatch:cmd0|status[2..15]                                                                                           ; Stuck at GND due to stuck port data_in                                     ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[0]                                 ; Lost fanout                                                                ;
; fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg|reg[0..2]                                           ; Stuck at GND due to stuck port data_in                                     ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|word_count[0]                                 ; Merged with dispatch:cmd0|dispatch_reply_transmit:transmitter|toggle_state ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[12,14,16,18,20,22,24,26,28,30]                             ; Stuck at GND due to stuck port data_in                                     ;
; dispatch:cmd0|reg:hdr0|reg_o[12,14,16,18,20,22,24,26,28,30]                                                           ; Stuck at GND due to stuck port reg_out                                     ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[29]                                                        ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[27] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[27]                                                        ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[31] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[31]                                                        ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[21] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[21]                                                        ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[25] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[25]                                                        ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[15] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[15]                                                        ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[19] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[19]                                                        ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[23] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[23]                                                        ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[13] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[13]                                                        ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[17] ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_BIT3                                          ; Stuck at GND due to stuck port data_in                                     ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.WAIT_FRM_RST                                      ; Stuck at GND due to stuck port data_in                                     ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state.LOAD2                                     ; Stuck at GND due to stuck port data_in                                     ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state.NEXT_DAC                                  ; Stuck at GND due to stuck port data_in                                     ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state.NEXT_DAC2                                 ; Stuck at GND due to stuck port data_in                                     ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[0..15] ; Lost fanout                                                                ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving                                             ; Lost fanout                                                                ;
; Total Number of Removed Registers = 70                                                                                ;                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                      ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg|reg[0] ; Stuck at GND              ; fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg|reg[1], ;
;                                                                          ; due to stuck port data_in ; fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg|reg[2]  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[16]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[16]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[14]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[14]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[20]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[20]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[26]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[26]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[12]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[12]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[22]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[22]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[18]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[18]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[28]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[28]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[24]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[24]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[30]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[30]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1471  ;
; Number of registers using Synchronous Clear  ; 311   ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 1361  ;
; Number of registers using Asynchronous Load  ; 2     ;
; Number of registers using Clock Enable       ; 1034  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                            ;
+-------------------------------------------------------------------------------+---------+
; Inverted Register                                                             ; Fan out ;
+-------------------------------------------------------------------------------+---------+
; leds:leds_slave|led_data[0]                                                   ; 3       ;
; leds:leds_slave|led_data[1]                                                   ; 3       ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|frame_count_int[31]     ; 2       ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|frame_count_int[0]      ; 3       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[0]         ; 1       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_to_read_data[0] ; 1       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[6]       ; 1       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[5]         ; 1       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_to_read_data[5] ; 1       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_cols_to_read_data[3] ; 1       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[3]         ; 1       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_to_read_data[3] ; 1       ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds               ; 2       ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_temp          ; 1       ;
; Total number of inverted registers = 14                                       ;         ;
+-------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Gate-level Retiming                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
; Register Name                                                                                                           ; Clock Name                                                         ; Created/Deleted ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[15]      ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[14]      ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[13]      ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[12]      ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[11]      ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[10]      ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[9]       ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[8]       ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[7]       ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[6]       ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[5]       ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[4]       ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[3]       ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[2]       ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[1]       ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[0]       ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Deleted         ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving                                               ; bc_pll:pll0|altpll:altpll_component|_clk1                          ; Deleted         ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[25]~139                                                      ; bc_pll:pll0|altpll:altpll_component|_clk0                          ; Created         ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[27]~140                                                      ; bc_pll:pll0|altpll:altpll_component|_clk0                          ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[15]~1735 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[14]~1736 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[13]~1737 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[12]~1738 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[11]~1739 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[10]~1740 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[9]~1741  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[8]~1742  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[7]~1743  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[6]~1744  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[5]~1745  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[4]~1746  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[3]~1747  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[2]~1748  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[1]~1749  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[1]~1750  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[0]~1751  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[1]~1752  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[2]~1753  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[3]~1754  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[4]~1755  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[5]~1756  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[6]~1757  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[7]~1758  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[8]~1759  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[9]~1760  ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[10]~1761 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[11]~1762 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[12]~1763 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[13]~1764 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[14]~1765 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[15]~1766 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[15]~1767 ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0 ; Created         ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving~74                                            ; bc_pll:pll0|altpll:altpll_component|_clk1                          ; Created         ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving~75                                            ; bc_pll:pll0|altpll:altpll_component|_clk1                          ; Created         ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving~76                                            ; bc_pll:pll0|altpll:altpll_component|_clk1                          ; Created         ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |bias_card|fpga_thermo:fpga_thermo0|us_timer:timeout_timer|us_count[20]                                      ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |bias_card|dispatch:cmd0|reg:hdr1|reg_o[21]                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer|reg[11]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer|reg[30]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |bias_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count[11]                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |bias_card|fpga_thermo:fpga_thermo0|smb_master:master2|us_timer:smb_timer|us_count[4]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[10]                     ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[8]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |bias_card|id_thermo:id_thermo0|counter:byte_counter|count[2]                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter|count[4] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter|count[5] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg[31]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|fltr_rst_req_data[16]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[19]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|bias_wren                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |bias_card|dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[1]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |bias_card|id_thermo:id_thermo0|id2_ld                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |bias_card|id_thermo:id_thermo0|thermo0_ld                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |bias_card|id_thermo:id_thermo0|one_wire_master:master|next_state~4                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[18]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|bias_changed_o                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data_b~181                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_data~84                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |bias_card|id_thermo:id_thermo0|wb_ns.WB_IDLE                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|Selector1                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |bias_card|fpga_thermo:fpga_thermo0|Selector3                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|Selector4                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |bias_card|dispatch:cmd0|Selector3                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|Selector2                                  ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector37                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |bias_card|dispatch:cmd0|Selector4                                                                           ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector89                                      ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector10                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|Selector3                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|Selector4                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |bias_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|Selector0                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector1                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector2                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |bias_card|fpga_thermo:fpga_thermo0|smb_master:master2|Selector4                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |bias_card|fpga_thermo:fpga_thermo0|smb_master:master2|Selector2                                             ;
; 762:1              ; 26 bits   ; 13208 LEs     ; 624 LEs              ; 12584 LEs              ; No         ; |bias_card|dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[27]                                           ;
; 1016:1             ; 2 bits    ; 1354 LEs      ; 66 LEs               ; 1288 LEs               ; No         ; |bias_card|dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[26]                                           ;
; 1017:1             ; 3 bits    ; 2034 LEs      ; 84 LEs               ; 1950 LEs               ; No         ; |bias_card|dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[1]                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                         ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                          ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                         ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                          ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|altsyncram:buf|altsyncram_dkl3:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bc_pll:pll0|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------+
; Parameter Name                ; Value             ; Type                         ;
+-------------------------------+-------------------+------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                      ;
; LOCK_LOW                      ; 1                 ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                      ;
; SKIP_VCO                      ; OFF               ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                      ;
; BANDWIDTH                     ; 0                 ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                 ; Signed Integer               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer               ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 10000             ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; VCO_MIN                       ; 0                 ; Untyped                      ;
; VCO_MAX                       ; 0                 ; Untyped                      ;
; VCO_CENTER                    ; 0                 ; Untyped                      ;
; PFD_MIN                       ; 0                 ; Untyped                      ;
; PFD_MAX                       ; 0                 ; Untyped                      ;
; M_INITIAL                     ; 0                 ; Untyped                      ;
; M                             ; 0                 ; Untyped                      ;
; N                             ; 1                 ; Untyped                      ;
; M2                            ; 1                 ; Untyped                      ;
; N2                            ; 1                 ; Untyped                      ;
; SS                            ; 1                 ; Untyped                      ;
; C0_HIGH                       ; 0                 ; Untyped                      ;
; C1_HIGH                       ; 0                 ; Untyped                      ;
; C2_HIGH                       ; 0                 ; Untyped                      ;
; C3_HIGH                       ; 0                 ; Untyped                      ;
; C4_HIGH                       ; 0                 ; Untyped                      ;
; C5_HIGH                       ; 0                 ; Untyped                      ;
; C6_HIGH                       ; 0                 ; Untyped                      ;
; C7_HIGH                       ; 0                 ; Untyped                      ;
; C8_HIGH                       ; 0                 ; Untyped                      ;
; C9_HIGH                       ; 0                 ; Untyped                      ;
; C0_LOW                        ; 0                 ; Untyped                      ;
; C1_LOW                        ; 0                 ; Untyped                      ;
; C2_LOW                        ; 0                 ; Untyped                      ;
; C3_LOW                        ; 0                 ; Untyped                      ;
; C4_LOW                        ; 0                 ; Untyped                      ;
; C5_LOW                        ; 0                 ; Untyped                      ;
; C6_LOW                        ; 0                 ; Untyped                      ;
; C7_LOW                        ; 0                 ; Untyped                      ;
; C8_LOW                        ; 0                 ; Untyped                      ;
; C9_LOW                        ; 0                 ; Untyped                      ;
; C0_INITIAL                    ; 0                 ; Untyped                      ;
; C1_INITIAL                    ; 0                 ; Untyped                      ;
; C2_INITIAL                    ; 0                 ; Untyped                      ;
; C3_INITIAL                    ; 0                 ; Untyped                      ;
; C4_INITIAL                    ; 0                 ; Untyped                      ;
; C5_INITIAL                    ; 0                 ; Untyped                      ;
; C6_INITIAL                    ; 0                 ; Untyped                      ;
; C7_INITIAL                    ; 0                 ; Untyped                      ;
; C8_INITIAL                    ; 0                 ; Untyped                      ;
; C9_INITIAL                    ; 0                 ; Untyped                      ;
; C0_MODE                       ; BYPASS            ; Untyped                      ;
; C1_MODE                       ; BYPASS            ; Untyped                      ;
; C2_MODE                       ; BYPASS            ; Untyped                      ;
; C3_MODE                       ; BYPASS            ; Untyped                      ;
; C4_MODE                       ; BYPASS            ; Untyped                      ;
; C5_MODE                       ; BYPASS            ; Untyped                      ;
; C6_MODE                       ; BYPASS            ; Untyped                      ;
; C7_MODE                       ; BYPASS            ; Untyped                      ;
; C8_MODE                       ; BYPASS            ; Untyped                      ;
; C9_MODE                       ; BYPASS            ; Untyped                      ;
; C0_PH                         ; 0                 ; Untyped                      ;
; C1_PH                         ; 0                 ; Untyped                      ;
; C2_PH                         ; 0                 ; Untyped                      ;
; C3_PH                         ; 0                 ; Untyped                      ;
; C4_PH                         ; 0                 ; Untyped                      ;
; C5_PH                         ; 0                 ; Untyped                      ;
; C6_PH                         ; 0                 ; Untyped                      ;
; C7_PH                         ; 0                 ; Untyped                      ;
; C8_PH                         ; 0                 ; Untyped                      ;
; C9_PH                         ; 0                 ; Untyped                      ;
; L0_HIGH                       ; 1                 ; Untyped                      ;
; L1_HIGH                       ; 1                 ; Untyped                      ;
; G0_HIGH                       ; 1                 ; Untyped                      ;
; G1_HIGH                       ; 1                 ; Untyped                      ;
; G2_HIGH                       ; 1                 ; Untyped                      ;
; G3_HIGH                       ; 1                 ; Untyped                      ;
; E0_HIGH                       ; 1                 ; Untyped                      ;
; E1_HIGH                       ; 1                 ; Untyped                      ;
; E2_HIGH                       ; 1                 ; Untyped                      ;
; E3_HIGH                       ; 1                 ; Untyped                      ;
; L0_LOW                        ; 1                 ; Untyped                      ;
; L1_LOW                        ; 1                 ; Untyped                      ;
; G0_LOW                        ; 1                 ; Untyped                      ;
; G1_LOW                        ; 1                 ; Untyped                      ;
; G2_LOW                        ; 1                 ; Untyped                      ;
; G3_LOW                        ; 1                 ; Untyped                      ;
; E0_LOW                        ; 1                 ; Untyped                      ;
; E1_LOW                        ; 1                 ; Untyped                      ;
; E2_LOW                        ; 1                 ; Untyped                      ;
; E3_LOW                        ; 1                 ; Untyped                      ;
; L0_INITIAL                    ; 1                 ; Untyped                      ;
; L1_INITIAL                    ; 1                 ; Untyped                      ;
; G0_INITIAL                    ; 1                 ; Untyped                      ;
; G1_INITIAL                    ; 1                 ; Untyped                      ;
; G2_INITIAL                    ; 1                 ; Untyped                      ;
; G3_INITIAL                    ; 1                 ; Untyped                      ;
; E0_INITIAL                    ; 1                 ; Untyped                      ;
; E1_INITIAL                    ; 1                 ; Untyped                      ;
; E2_INITIAL                    ; 1                 ; Untyped                      ;
; E3_INITIAL                    ; 1                 ; Untyped                      ;
; L0_MODE                       ; BYPASS            ; Untyped                      ;
; L1_MODE                       ; BYPASS            ; Untyped                      ;
; G0_MODE                       ; BYPASS            ; Untyped                      ;
; G1_MODE                       ; BYPASS            ; Untyped                      ;
; G2_MODE                       ; BYPASS            ; Untyped                      ;
; G3_MODE                       ; BYPASS            ; Untyped                      ;
; E0_MODE                       ; BYPASS            ; Untyped                      ;
; E1_MODE                       ; BYPASS            ; Untyped                      ;
; E2_MODE                       ; BYPASS            ; Untyped                      ;
; E3_MODE                       ; BYPASS            ; Untyped                      ;
; L0_PH                         ; 0                 ; Untyped                      ;
; L1_PH                         ; 0                 ; Untyped                      ;
; G0_PH                         ; 0                 ; Untyped                      ;
; G1_PH                         ; 0                 ; Untyped                      ;
; G2_PH                         ; 0                 ; Untyped                      ;
; G3_PH                         ; 0                 ; Untyped                      ;
; E0_PH                         ; 0                 ; Untyped                      ;
; E1_PH                         ; 0                 ; Untyped                      ;
; E2_PH                         ; 0                 ; Untyped                      ;
; E3_PH                         ; 0                 ; Untyped                      ;
; M_PH                          ; 0                 ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Stratix           ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                      ;
; DEVICE_FAMILY                 ; Stratix           ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE               ;
+-------------------------------+-------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer                                                                     ;
; RDSYNC_DELAYPIPE        ; 0           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 0           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; TRUE        ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Stratix     ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_fd12 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; poly_width     ; 32    ; Signed Integer                                                                        ;
; data_width     ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; max            ; 67    ; Signed Integer                                                                                               ;
; step_size      ; 1     ; Signed Integer                                                                                               ;
; wrap_around    ; '0'   ; Enumerated                                                                                                   ;
; up_counter     ; '1'   ; Enumerated                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                            ;
; addr_width     ; 4     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Stratix              ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_tpb1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                            ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                         ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                         ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; cntr_gvi          ; Untyped                                                                                                         ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                           ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                 ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                        ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                        ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                        ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                             ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                        ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                        ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; cntr_gvi          ; Untyped                                                                                                        ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; max            ; 67    ; Signed Integer                                                                                               ;
; step_size      ; 1     ; Signed Integer                                                                                               ;
; wrap_around    ; '0'   ; Enumerated                                                                                                   ;
; up_counter     ; '1'   ; Enumerated                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                            ;
; addr_width     ; 4     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Stratix              ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_tpb1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                            ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                         ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                         ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; cntr_gvi          ; Untyped                                                                                                         ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                           ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                 ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                        ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                        ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                        ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                             ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                        ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                        ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; cntr_gvi          ; Untyped                                                                                                        ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; poly_width     ; 32    ; Signed Integer                                                                              ;
; data_width     ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|altsyncram:buf  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Signed Integer ;
; WIDTHAD_A                          ; 11                   ; Signed Integer ;
; NUMWORDS_A                         ; 0                    ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Signed Integer ;
; WIDTHAD_B                          ; 11                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                    ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; DEVICE_FAMILY                      ; Stratix              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dkl3      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; tristate       ; INTERNAL ; String                                                       ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 18    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|counter:byte_counter ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; max            ; 9     ; Signed Integer                                                ;
; step_size      ; 1     ; Signed Integer                                                ;
; wrap_around    ; '1'   ; Enumerated                                                    ;
; up_counter     ; '1'   ; Enumerated                                                    ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data3 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data5 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|reg:thermo_data ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; revision       ; 00000101000000000000000000000000 ; Unsigned Binary ;
; card_type      ; 001                              ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:0:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:1:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:2:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:clk_div_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; max            ; 3     ; Signed Integer                                                                                 ;
; step_size      ; 1     ; Signed Integer                                                                                 ;
; wrap_around    ; '1'   ; Enumerated                                                                                     ;
; up_counter     ; '1'   ; Enumerated                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:dac_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; max            ; 32    ; Signed Integer                                                                                   ;
; step_size      ; 1     ; Signed Integer                                                                                   ;
; wrap_around    ; '1'   ; Enumerated                                                                                       ;
; up_counter     ; '1'   ; Enumerated                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; WIDTH                  ; 32           ; Signed Integer                                                                                                       ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                                       ;
; NUMWORDS               ; 64           ; Untyped                                                                                                              ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                              ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                                              ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                                              ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                                              ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                                              ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                                              ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                                              ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                                              ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                                              ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                                              ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                                              ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                                              ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                                              ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                                              ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                                              ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                                              ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                                              ;
; USE_EAB                ; ON           ; Untyped                                                                                                              ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                                              ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                                              ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                                              ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                               ;
+----------------------------+-------------------------------------------------------------------------------+
; Name                       ; Value                                                                         ;
+----------------------------+-------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                             ;
; Entity Instance            ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                            ;
;     -- LPM_NUMWORDS        ; 16                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
+----------------------------+-------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Wed Jan 14 11:17:09 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bias_card -c bias_card
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/command_pack.vhd
    Info: Found design unit 1: command_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/wishbone_pack.vhd
    Info: Found design unit 1: wishbone_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/data_types_pack.vhd
    Info: Found design unit 1: data_types_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/general_pack.vhd
    Info: Found design unit 1: general_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/async_fifo.vhd
    Info: Found design unit 1: async_fifo-rtl
    Info: Found entity 1: async_fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/smb_master.vhd
    Info: Found design unit 1: smb_master-behav
    Info: Found entity 1: smb_master
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/leds/source/rtl/leds_pack.vhd
    Info: Found design unit 1: leds_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/all_cards/source/rtl/all_cards_pack.vhd
    Info: Found design unit 1: all_cards_pack
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/all_cards/source/rtl/all_cards.vhd
    Info: Found design unit 1: all_cards-rtl
    Info: Found entity 1: all_cards
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/leds/source/rtl/leds.vhd
    Info: Found design unit 1: leds-rtl
    Info: Found entity 1: leds
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd
    Info: Found design unit 1: fpga_thermo-rtl
    Info: Found entity 1: fpga_thermo
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/slot_id/source/rtl/slot_id_pack.vhd
    Info: Found design unit 1: slot_id_pack
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/slot_id/source/rtl/slot_id.vhd
    Info: Found design unit 1: bp_slot_id-rtl
    Info: Found entity 1: bp_slot_id
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/parallel_crc.vhd
    Info: Found design unit 1: parallel_crc-behav
    Info: Found entity 1: parallel_crc
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/binary_counter.vhd
    Info: Found design unit 1: binary_counter-behav
    Info: Found entity 1: binary_counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter_xstep.vhd
    Info: Found design unit 1: counter_xstep-behav
    Info: Found entity 1: counter_xstep
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/slow2fast_clk_domain_crosser.vhd
    Info: Found design unit 1: slow2fast_clk_domain_crosser-rtl
    Info: Found entity 1: slow2fast_clk_domain_crosser
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fast2slow_clk_domain_crosser.vhd
    Info: Found design unit 1: fast2slow_clk_domain_crosser-rtl
    Info: Found entity 1: fast2slow_clk_domain_crosser
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/hex2ascii.vhd
    Info: Found design unit 1: hex2ascii-behav
    Info: Found entity 1: hex2ascii
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/lfsr.vhd
    Info: Found design unit 1: lfsr-behav
    Info: Found entity 1: lfsr
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/ns_timer.vhd
    Info: Found design unit 1: ns_timer-rtl
    Info: Found entity 1: ns_timer
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/prand.vhd
    Info: Found design unit 1: prand-behaviour
    Info: Found entity 1: prand
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/rs232_data_tx.vhd
    Info: Found design unit 1: rs232_data_tx-rtl
    Info: Found entity 1: rs232_data_tx
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/slave_ctrl.vhd
    Info: Found design unit 1: slave_ctrl-rtl
    Info: Found entity 1: slave_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/tri_state_buf.vhd
    Info: Found design unit 1: tri_state_buf-rtl
    Info: Found entity 1: tri_state_buf
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/tri_state_buf_vec.vhd
    Info: Found design unit 1: tri_state_buf_vec-rtl
    Info: Found entity 1: tri_state_buf_vec
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/us_timer.vhd
    Info: Found design unit 1: us_timer-behav
    Info: Found entity 1: us_timer
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/wb_slave.vhd
    Info: Found design unit 1: wb_slave-behav
    Info: Found entity 1: wb_slave
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/write_spi_with_cs.vhd
    Info: Found design unit 1: write_spi_with_cs-rtl
    Info: Found entity 1: write_spi_with_cs
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/one_wire_master.vhd
    Info: Found design unit 1: one_wire_master-behav
    Info: Found entity 1: one_wire_master
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/eeprom/source/rtl/eeprom_ctrl_pack.vhd
    Info: Found design unit 1: eeprom_ctrl_pack
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/eeprom/source/rtl/eeprom_spi_if.vhd
    Info: Found design unit 1: eeprom_spi_if-rtl
    Info: Found entity 1: eeprom_spi_if
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/eeprom/source/rtl/eeprom_rd_ctrl.vhd
    Info: Found design unit 1: eeprom_rd_ctrl-rtl
    Info: Found entity 1: eeprom_rd_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/eeprom/source/rtl/eeprom_wbs.vhd
    Info: Found design unit 1: eeprom_wbs-rtl
    Info: Found entity 1: eeprom_wbs
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/eeprom/source/rtl/eeprom_admin.vhd
    Info: Found design unit 1: eeprom_admin-rtl
    Info: Found entity 1: eeprom_admin
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/eeprom/source/rtl/eeprom_ctrl.vhd
    Info: Found design unit 1: eeprom_ctrl-rtl
    Info: Found entity 1: eeprom_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_tx.vhd
    Info: Found design unit 1: lvds_tx-rtl
    Info: Found entity 1: lvds_tx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_rx.vhd
    Info: Found design unit 1: lvds_rx-rtl
    Info: Found entity 1: lvds_rx
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/async_pack.vhd
    Info: Found design unit 1: async_pack
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/fw_rev/source/rtl/fw_rev.vhd
    Info: Found design unit 1: fw_rev-rtl
    Info: Found entity 1: fw_rev
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/id_thermo/source/rtl/id_thermo.vhd
    Info: Found design unit 1: id_thermo-behav
    Info: Found entity 1: id_thermo
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_pack.vhd
    Info: Found design unit 1: frame_timing_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_core_pack.vhd
    Info: Found design unit 1: frame_timing_core_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs_pack.vhd
    Info: Found design unit 1: frame_timing_wbs_pack
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_core.vhd
    Info: Found design unit 1: frame_timing_core-beh
    Info: Found entity 1: frame_timing_core
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd
    Info: Found design unit 1: frame_timing_wbs-rtl
    Info: Found entity 1: frame_timing_wbs
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing.vhd
    Info: Found design unit 1: frame_timing-beh
    Info: Found entity 1: frame_timing
Info: Found 2 design units, including 1 entities, in source file ../../../addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd
    Info: Found design unit 1: tpram_32bit_x_64-SYN
    Info: Found entity 1: tpram_32bit_x_64
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_wishbone.vhd
    Info: Found design unit 1: dispatch_wishbone-rtl
    Info: Found entity 1: dispatch_wishbone
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd
    Info: Found design unit 1: dispatch_cmd_receive-rtl
    Info: Found entity 1: dispatch_cmd_receive
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd
    Info: Found design unit 1: dispatch_reply_transmit-rtl
    Info: Found entity 1: dispatch_reply_transmit
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch.vhd
    Info: Found design unit 1: dispatch-rtl
    Info: Found entity 1: dispatch
Info: Found 2 design units, including 1 entities, in source file ../../pll/source/rtl/bc_pll.vhd
    Info: Found design unit 1: bc_pll-SYN
    Info: Found entity 1: bc_pll
Info: Found 1 design units, including 0 entities, in source file ../../../addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs_pack.vhd
    Info: Found design unit 1: ac_dac_ctrl_wbs_pack
Info: Found 1 design units, including 0 entities, in source file ../../bc_dac_ctrl/source/rtl/bc_dac_ctrl_pack.vhd
    Info: Found design unit 1: bc_dac_ctrl_pack
Info: Found 1 design units, including 0 entities, in source file ../../bc_dac_ctrl/source/rtl/bc_dac_ctrl_core_pack.vhd
    Info: Found design unit 1: bc_dac_ctrl_core_pack
Info: Found 1 design units, including 0 entities, in source file ../../bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs_pack.vhd
    Info: Found design unit 1: bc_dac_ctrl_wbs_pack
Info: Found 2 design units, including 1 entities, in source file ../../bc_dac_ctrl/source/rtl/bc_dac_ctrl_core.vhd
    Info: Found design unit 1: bc_dac_ctrl_core-rtl
    Info: Found entity 1: bc_dac_ctrl_core
Info: Found 2 design units, including 1 entities, in source file ../../bc_dac_ctrl/source/rtl/bc_dac_ctrl.vhd
    Info: Found design unit 1: bc_dac_ctrl-rtl
    Info: Found entity 1: bc_dac_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd
    Info: Found design unit 1: bc_dac_ctrl_wbs-rtl
    Info: Found entity 1: bc_dac_ctrl_wbs
Info: Found 1 design units, including 0 entities, in source file ../source/rtl/bias_card_pack.vhd
    Info: Found design unit 1: bias_card_pack
Info: Found 2 design units, including 1 entities, in source file ../source/rtl/bias_card.vhd
    Info: Found design unit 1: bias_card-top
    Info: Found entity 1: bias_card
Info: Elaborating entity "bias_card" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at bias_card.vhd(175): used implicit default value for signal "ttl_tx1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at bias_card.vhd(179): used implicit default value for signal "ttl_tx2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at bias_card.vhd(180): used implicit default value for signal "ttl_txena2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at bias_card.vhd(183): used implicit default value for signal "ttl_tx3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at bias_card.vhd(184): used implicit default value for signal "ttl_txena3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at bias_card.vhd(188): used implicit default value for signal "eeprom_so" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at bias_card.vhd(189): used implicit default value for signal "eeprom_sck" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at bias_card.vhd(190): used implicit default value for signal "eeprom_cs" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at bias_card.vhd(217): used implicit default value for signal "mictorclk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at bias_card.vhd(219): used implicit default value for signal "tx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "bc_pll" for hierarchy "bc_pll:pll0"
Info: Elaborating entity "altpll" for hierarchy "bc_pll:pll0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "bc_pll:pll0|altpll:altpll_component"
Info: Instantiated megafunction "bc_pll:pll0|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "4"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "2"
    Info: Parameter "clk2_phase_shift" = "10000"
    Info: Parameter "clk3_divide_by" = "1"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "1"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "spread_frequency" = "0"
Info: Elaborating entity "dispatch" for hierarchy "dispatch:cmd0"
Info: Elaborating entity "dispatch_cmd_receive" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver"
Info: Elaborating entity "lvds_rx" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx"
Info: Elaborating entity "binary_counter" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter"
Info: Elaborating entity "shift_reg" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample"
Info: Elaborating entity "shift_reg" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer"
Warning: DELAY_RDUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: DELAY_WRUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: RDSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: WRSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Info: Elaborating entity "dcfifo" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer"
Info: Elaborated megafunction instantiation "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer"
Info: Instantiated megafunction "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "add_usedw_msb_bit" = "OFF"
    Info: Parameter "clocks_are_synchronized" = "TRUE"
    Info: Parameter "delay_rdusedw" = "1"
    Info: Parameter "delay_wrusedw" = "1"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "0"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "0"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_type" = "dcfifo"
Warning: Assertion warning: DELAY_RDUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: DELAY_WRUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: RDSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: WRSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_fd12.tdf
    Info: Found entity 1: dcfifo_fd12
Info: Elaborating entity "dcfifo_fd12" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/alt_sync_fifo_aem.tdf
    Info: Found entity 1: alt_sync_fifo_aem
Info: Elaborating entity "alt_sync_fifo_aem" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo"
Info: Found 1 design units, including 1 entities, in source file db/dpram_t441.tdf
    Info: Found entity 1: dpram_t441
Info: Elaborating entity "dpram_t441" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_t441:dpram4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6rh1.tdf
    Info: Found entity 1: altsyncram_6rh1
Info: Elaborating entity "altsyncram_6rh1" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_pf8.tdf
    Info: Found entity 1: add_sub_pf8
Info: Elaborating entity "add_sub_pf8" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|add_sub_pf8:add_sub2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_v08.tdf
    Info: Found entity 1: add_sub_v08
Info: Elaborating entity "add_sub_v08" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|add_sub_v08:add_sub3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_aua.tdf
    Info: Found entity 1: cntr_aua
Info: Elaborating entity "cntr_aua" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_aua:cntr1"
Info: Elaborating entity "parallel_crc" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc"
Info: Elaborating entity "reg" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0"
Info: Elaborating entity "binary_counter" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter"
Info: Elaborating entity "dispatch_wishbone" for hierarchy "dispatch:cmd0|dispatch_wishbone:wishbone"
Info: Elaborating entity "us_timer" for hierarchy "dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt"
Info: Elaborating entity "dispatch_reply_transmit" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter"
Info: Elaborating entity "lvds_tx" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a"
Info: Elaborating entity "counter" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter"
Info: Elaborating entity "fifo" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer"
Info: Elaborating entity "altsyncram" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage"
Info: Elaborated megafunction instantiation "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage"
Info: Instantiated megafunction "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tpb1.tdf
    Info: Found entity 1: altsyncram_tpb1
Info: Elaborating entity "altsyncram_tpb1" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer"
Info: Elaborated megafunction instantiation "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer"
Info: Instantiated megafunction "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_DIRECTION" = "UP"
Info: Found 1 design units, including 1 entities, in source file db/cntr_gvi.tdf
    Info: Found entity 1: cntr_gvi
Info: Elaborating entity "cntr_gvi" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer|cntr_gvi:auto_generated"
Info: Elaborating entity "altsyncram" for hierarchy "dispatch:cmd0|altsyncram:buf"
Info: Elaborated megafunction instantiation "dispatch:cmd0|altsyncram:buf"
Info: Instantiated megafunction "dispatch:cmd0|altsyncram:buf" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "0"
    Info: Parameter "numwords_b" = "0"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "11"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dkl3.tdf
    Info: Found entity 1: altsyncram_dkl3
Info: Elaborating entity "altsyncram_dkl3" for hierarchy "dispatch:cmd0|altsyncram:buf|altsyncram_dkl3:auto_generated"
Info: Elaborating entity "id_thermo" for hierarchy "id_thermo:id_thermo0"
Info: Elaborating entity "one_wire_master" for hierarchy "id_thermo:id_thermo0|one_wire_master:master"
Warning (10873): Using initial value X (don't care) for net "slave_data_o" at one_wire_master.vhd(79)
Warning (10873): Using initial value X (don't care) for net "slave_wren_o" at one_wire_master.vhd(80)
Info: Elaborating entity "shift_reg" for hierarchy "id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg"
Info: Elaborating entity "binary_counter" for hierarchy "id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter"
Info: Elaborating entity "binary_counter" for hierarchy "id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter"
Info: Elaborating entity "counter" for hierarchy "id_thermo:id_thermo0|counter:byte_counter"
Info: Elaborating entity "reg" for hierarchy "id_thermo:id_thermo0|reg:id_data0"
Info: Elaborating entity "fpga_thermo" for hierarchy "fpga_thermo:fpga_thermo0"
Warning (10036): Verilog HDL or VHDL warning at fpga_thermo.vhd(121): object "slave_err" assigned a value but never read
Info: Elaborating entity "smb_master" for hierarchy "fpga_thermo:fpga_thermo0|smb_master:master2"
Warning (10036): Verilog HDL or VHDL warning at smb_master.vhd(87): object "timer_count_delayed" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at smb_master.vhd(101): object "tx_data_reg_en" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at smb_master.vhd(102): used implicit default value for signal "tx_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "shift_reg" for hierarchy "fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg"
Info: Elaborating entity "leds" for hierarchy "leds:leds_slave"
Info: Elaborating entity "all_cards" for hierarchy "all_cards:i_all_cards"
Info: Elaborating entity "bc_dac_ctrl" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave"
Info: Elaborating entity "bc_dac_ctrl_core" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core"
Info: Elaborating entity "counter" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:clk_div_2"
Info: Elaborating entity "counter" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:dac_counter"
Info: Elaborating entity "write_spi_with_cs" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac"
Info: Elaborating entity "shift_reg" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift"
Info: Elaborating entity "bc_dac_ctrl_wbs" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs"
Warning (10036): Verilog HDL or VHDL warning at bc_dac_ctrl_wbs.vhd(117): object "master_wait" assigned a value but never read
Info: Elaborating entity "tpram_32bit_x_64" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram"
Info: Elaborating entity "alt3pram" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component"
Info: Elaborated megafunction instantiation "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component"
Info: Instantiated megafunction "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "width" = "32"
    Info: Parameter "widthad" = "6"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "write_reg" = "INCLOCK"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_reg_a" = "UNREGISTERED"
    Info: Parameter "rdcontrol_reg_b" = "UNREGISTERED"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "lpm_hint" = "USE_EAB=ON"
Info: Elaborating entity "altdpram" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborated megafunction instantiation "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component"
Info: Elaborating entity "altsyncram" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7lo1.tdf
    Info: Found entity 1: altsyncram_7lo1
Info: Elaborating entity "altsyncram_7lo1" for hierarchy "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated"
Info: Elaborating entity "frame_timing" for hierarchy "frame_timing:frame_timing_slave"
Info: Elaborating entity "frame_timing_wbs" for hierarchy "frame_timing:frame_timing_slave|frame_timing_wbs:wbi"
Info: Elaborating entity "frame_timing_core" for hierarchy "frame_timing:frame_timing_slave|frame_timing_core:ftc"
Warning: Ignored SYNTH_CRITICAL_CLOCK assignment to name * because the ACF assignment does not support wildcards
Warning: Ignored SYNTH_CRITICAL_CLOCK assignment to name * because the ACF assignment does not support wildcards
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
Warning: Ignored SYNTH_CRITICAL_CLOCK assignment to name * because the ACF assignment does not support wildcards
Info: State machine "|bias_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|leds:leds_slave|pres_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|fpga_thermo:fpga_thermo0|current_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|fpga_thermo:fpga_thermo0|ctrl_ps" will be implemented as a safe state machine.
Info: State machine "|bias_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|id_thermo:id_thermo0|wb_ps" will be implemented as a safe state machine.
Info: State machine "|bias_card|id_thermo:id_thermo0|ctrl_ps" will be implemented as a safe state machine.
Info: State machine "|bias_card|id_thermo:id_thermo0|one_wire_master:master|pres_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|dispatch:cmd0|pres_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state" will be implemented as a safe state machine.
Info: State machine "|bias_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state" will be implemented as a safe state machine.
Warning: Ignored SYNTH_CRITICAL_CLOCK assignment to name * because the ACF assignment does not support wildcards
Warning: Ignored SYNTH_CRITICAL_CLOCK assignment to name * because the ACF assignment does not support wildcards
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 21 WYSIWYG logic cells and I/Os untouched
Info: Ignored 33 buffer(s)
    Info: Ignored 33 SOFT buffer(s)
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "test[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "test[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "test[8]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "test[1]" has no driver
    Warning: Bidir "test[2]" has no driver
    Warning: Bidir "test[3]" has no driver
    Warning: Bidir "test[5]" has no driver
    Warning: Bidir "test[7]" has no driver
    Warning: Bidir "test[9]" has no driver
    Warning: Bidir "test[10]" has no driver
    Warning: Bidir "test[11]" has no driver
    Warning: Bidir "test[12]" has no driver
    Warning: Bidir "test[13]" has no driver
    Warning: Bidir "test[14]" has no driver
Info: Performing gate-level register retiming
Info: Not allowed to move 188 registers
    Info: Not allowed to move at least 3 registers because they are in a sequence of registers directly fed by input pins
    Info: Not allowed to move at least 3 registers because they feed output pins directly
    Info: Not allowed to move at least 27 registers because they are fed by registers in a different clock domain
    Info: Not allowed to move at least 24 registers because they feed registers in a different clock domain
    Info: Not allowed to move at least 16 registers because they feed clock or asynchronous control signals of other registers
    Info: Not allowed to move at least 115 registers due to user assignments
Info: Quartus II software applied gate-level register retiming to 3 clock domains
    Info: Quartus II software applied gate-level register retiming to clock "bc_pll:pll0|altpll:altpll_component|_clk0": created 2 new registers, removed 0 registers, left 980 registers untouched
    Info: Quartus II software applied gate-level register retiming to clock "!bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0": created 33 new registers, removed 16 registers, left 24 registers untouched
    Info: Quartus II software applied gate-level register retiming to clock "bc_pll:pll0|altpll:altpll_component|_clk1": created 3 new registers, removed 1 registers, left 15 registers untouched
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "test[4]~28"
    Warning: Node "test[6]~29"
    Warning: Node "test[8]~30"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "ttl_tx1" is stuck at GND
    Warning (13410): Pin "ttl_txena1" is stuck at VCC
    Warning (13410): Pin "ttl_tx2" is stuck at GND
    Warning (13410): Pin "ttl_txena2" is stuck at GND
    Warning (13410): Pin "ttl_tx3" is stuck at GND
    Warning (13410): Pin "ttl_txena3" is stuck at GND
    Warning (13410): Pin "eeprom_so" is stuck at GND
    Warning (13410): Pin "eeprom_sck" is stuck at GND
    Warning (13410): Pin "eeprom_cs" is stuck at GND
    Warning (13410): Pin "mictor[0]" is stuck at GND
    Warning (13410): Pin "mictor[1]" is stuck at GND
    Warning (13410): Pin "mictor[2]" is stuck at GND
    Warning (13410): Pin "mictor[3]" is stuck at GND
    Warning (13410): Pin "mictor[4]" is stuck at GND
    Warning (13410): Pin "mictor[5]" is stuck at GND
    Warning (13410): Pin "mictor[6]" is stuck at GND
    Warning (13410): Pin "mictor[7]" is stuck at GND
    Warning (13410): Pin "mictor[22]" is stuck at GND
    Warning (13410): Pin "mictor[23]" is stuck at GND
    Warning (13410): Pin "mictor[27]" is stuck at GND
    Warning (13410): Pin "mictor[28]" is stuck at GND
    Warning (13410): Pin "mictor[29]" is stuck at GND
    Warning (13410): Pin "mictor[30]" is stuck at GND
    Warning (13410): Pin "mictor[31]" is stuck at GND
    Warning (13410): Pin "mictorclk[1]" is stuck at GND
    Warning (13410): Pin "mictorclk[2]" is stuck at GND
    Warning (13410): Pin "tx" is stuck at GND
Info: Registers with preset signals will power-up high
Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below.
    Info: Register "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[15]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[14]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[13]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[12]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[11]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[10]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[9]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[8]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[7]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[6]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[5]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[4]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan0"
Warning: Ignored Maximum Fan-Out assignment
    Warning: Ignored Maximum Fan-Out logic option for node "rst"
Warning: Output port clk0 of PLL "bc_pll:pll0|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning: Ignored SYNTH_CRITICAL_CLOCK assignment to name * because the ACF assignment does not support wildcards
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "lvds_spare"
    Warning (15610): No output dependent on input pin "ttl_nrx2"
    Warning (15610): No output dependent on input pin "ttl_nrx3"
    Warning (15610): No output dependent on input pin "eeprom_si"
    Warning (15610): No output dependent on input pin "dip_sw3"
    Warning (15610): No output dependent on input pin "dip_sw4"
    Warning (15610): No output dependent on input pin "smb_nalert"
    Warning (15610): No output dependent on input pin "rx"
Info: Implemented 3958 device resources after synthesis - the final resource count might be different
    Info: Implemented 17 input pins
    Info: Implemented 151 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 3597 logic cells
    Info: Implemented 176 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Wed Jan 14 11:17:54 2009
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:43


