{"Source Block": ["verilog-ethernet/rtl/rgmii_phy_if.v@165:175@HdlIdDef", "reg [3:0] rgmii_txd_1;\nreg [3:0] rgmii_txd_2;\nreg rgmii_tx_ctl_1;\nreg rgmii_tx_ctl_2;\n\nreg gmii_clk_en;\n\nalways @* begin\n    if (speed == 2'b00) begin\n        // 10M\n        rgmii_txd_1 = mac_gmii_txd[3:0];\n"], "Clone Blocks": [["verilog-ethernet/rtl/rgmii_phy_if.v@163:173", "end\n\nreg [3:0] rgmii_txd_1;\nreg [3:0] rgmii_txd_2;\nreg rgmii_tx_ctl_1;\nreg rgmii_tx_ctl_2;\n\nreg gmii_clk_en;\n\nalways @* begin\n    if (speed == 2'b00) begin\n"]], "Diff Content": {"Delete": [[170, "reg gmii_clk_en;\n"]], "Add": [[170, "reg gmii_clk_en = 1'b1;\n"]]}}