16:02:40 **** Build of project communication ****
make -k all 
libgen -hw ../communication_bsp/system.xml\
	       \
	       -pe communication \
	       -log libgen.log \
	       system.mss
libgen
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: libgen -hw ../communication_bsp/system.xml -pe communication -log
libgen.log system.mss 


Staging source files.
Running DRCs.
Runnning DRC for lwIP library... 



ERROR:EDK:3900 - issued from TCL procedure "::sw_lwip140_v1_06_a::lwip_drc" line
   12
   lwip140 () - No Ethernet MAC cores are addressable from processor
   communication.  lwIP requires atleast one EMAC (xps_ethernetlite |
   xps_ll_temac | axi_ethernet | axi_ethernet_buffer | axi_ethernetlite |
   ps7_ethernet) core  with its interrupt pin connected to the interrupt
   controller.

ERROR:EDK:3900 - issued from TCL procedure "::sw_xilfatfs_v1_00_a::xilfatfs_drc"
   line 15
   xilfatfs () - Sysace HW module not present or not accessible from this
   processor. FATfs cannot be used without this module

Running DRC for XilIsf library... 



ERROR:EDK - xilisf () - No SPI core is addressable from processor communication.
    XilIsf library requires a SPI Core 

MFS DRC ...

ERROR:EDK:3414 - Error(s) while running DRCs.
make: *** [communication/lib/libxil.a] Error 2
make: Target `all' not remade because of errors.
16:04:58 **** Auto Build of project communication ****
make -k all 
Cannot run program "make": The directory name is invalid.

