From efc489b777723e9a39267f6fcac5fb32c8d4ac60 Mon Sep 17 00:00:00 2001
From: Binh Nguyen <binh.nguyen.uw@rvc.renesas.com>
Date: Fri, 6 Apr 2018 20:24:41 +0700
Subject: [PATCH 432/628] ARM: DTS: r8a7742: Add DMAC node

Signed-off-by: Binh Nguyen <binh.nguyen.uw@rvc.renesas.com>
Signed-off-by: vietn <vietn@fsoft.com.vn>
---
 arch/arm/boot/dts/r8a7742.dtsi | 62 ++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 62 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7742.dtsi b/arch/arm/boot/dts/r8a7742.dtsi
index d6b1246b..32198f9 100644
--- a/arch/arm/boot/dts/r8a7742.dtsi
+++ b/arch/arm/boot/dts/r8a7742.dtsi
@@ -138,6 +138,68 @@
 		power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
 	};
 
+	dmac0: dma-controller@e6700000 {
+		compatible = "renesas,rcar-dmac";
+		reg = <0 0xe6700000 0 0x20000>;
+		interrupts = <0 197 IRQ_TYPE_LEVEL_HIGH
+			0 200 IRQ_TYPE_LEVEL_HIGH
+			0 201 IRQ_TYPE_LEVEL_HIGH
+			0 202 IRQ_TYPE_LEVEL_HIGH
+			0 203 IRQ_TYPE_LEVEL_HIGH
+			0 204 IRQ_TYPE_LEVEL_HIGH
+			0 205 IRQ_TYPE_LEVEL_HIGH
+			0 206 IRQ_TYPE_LEVEL_HIGH
+			0 207 IRQ_TYPE_LEVEL_HIGH
+			0 208 IRQ_TYPE_LEVEL_HIGH
+			0 209 IRQ_TYPE_LEVEL_HIGH
+			0 210 IRQ_TYPE_LEVEL_HIGH
+			0 211 IRQ_TYPE_LEVEL_HIGH
+			0 212 IRQ_TYPE_LEVEL_HIGH
+			0 213 IRQ_TYPE_LEVEL_HIGH
+			0 214 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "error",
+				"ch0", "ch1", "ch2", "ch3",
+				"ch4", "ch5", "ch6", "ch7",
+				"ch8", "ch9", "ch10", "ch11",
+				"ch12", "ch13", "ch14";
+		clocks = <&mstp2_clks R8A7742_CLK_SYS_DMAC0>;
+		clock-names = "fck";
+		power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
+		#dma-cells = <1>;
+		dma-channels = <15>;
+	};
+
+	dmac1: dma-controller@e6720000 {
+		compatible = "renesas,rcar-dmac";
+		reg = <0 0xe6720000 0 0x20000>;
+		interrupts = <0 220 IRQ_TYPE_LEVEL_HIGH
+			0 216 IRQ_TYPE_LEVEL_HIGH
+			0 217 IRQ_TYPE_LEVEL_HIGH
+			0 218 IRQ_TYPE_LEVEL_HIGH
+			0 219 IRQ_TYPE_LEVEL_HIGH
+			0 308 IRQ_TYPE_LEVEL_HIGH
+			0 309 IRQ_TYPE_LEVEL_HIGH
+			0 310 IRQ_TYPE_LEVEL_HIGH
+			0 311 IRQ_TYPE_LEVEL_HIGH
+			0 312 IRQ_TYPE_LEVEL_HIGH
+			0 313 IRQ_TYPE_LEVEL_HIGH
+			0 314 IRQ_TYPE_LEVEL_HIGH
+			0 315 IRQ_TYPE_LEVEL_HIGH
+			0 316 IRQ_TYPE_LEVEL_HIGH
+			0 317 IRQ_TYPE_LEVEL_HIGH
+			0 318 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "error",
+				"ch0", "ch1", "ch2", "ch3",
+				"ch4", "ch5", "ch6", "ch7",
+				"ch8", "ch9", "ch10", "ch11",
+				"ch12", "ch13", "ch14";
+		clocks = <&mstp2_clks R8A7742_CLK_SYS_DMAC1>;
+		clock-names = "fck";
+		power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
+		#dma-cells = <1>;
+		dma-channels = <15>;
+	};
+
 	pfc: pfc@e6060000 {
 		compatible = "renesas,pfc-r8a7742";
 		reg = <0 0xe6060000 0 0x250>;
-- 
2.7.4

