    <pb_type name="BEL_FF-VPR" num_pb="1" class="flipflop" blif_model=".latch">
     <input  name="D"   num_pins="1" port_class="D" />
     <output name="Q"   num_pins="1" port_class="Q" />
     <clock  name="clk" num_pins="1" port_class="clock" />
     <!-- TRCE: Tas -->
     <T_setup value="0.301e-9" port="BEL_FF-VPR.D" clock="clk"/>
     <!-- TRCE: Tcko -->
     <T_clock_to_Q max="0.381e-9" port="BEL_FF-VPR.Q" clock="clk"/>
    </pb_type>
