Analysis & Synthesis report for TamaguchiUpdate
Sat Sep 21 12:06:32 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |TamaguchiUpdate|ControlSensor:sensortemperatura|state
  9. State Machine - |TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|chains_sended
 10. State Machine - |TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|rst_state
 11. State Machine - |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|state_next_wait
 12. State Machine - |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|step_reset
 13. State Machine - |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: ControlImagen:cimage|Contol_ili:ili9225|spi_master:spi
 20. Parameter Settings for Inferred Entity Instance: ControlImagen:cimage|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: ControlImagen:cimage|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: ControlImagen:cimage|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: ControlImagen:cimage|lpm_mult:Mult0
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 21 12:06:32 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; TamaguchiUpdate                                ;
; Top-level Entity Name              ; TamaguchiUpdate                                ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 2,642                                          ;
;     Total combinational functions  ; 2,625                                          ;
;     Dedicated logic registers      ; 529                                            ;
; Total registers                    ; 529                                            ;
; Total pins                         ; 19                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; TamaguchiUpdate    ; TamaguchiUpdate    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; controltiempo.v                  ; yes             ; User Verilog HDL File        ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/controltiempo.v            ;         ;
; antirebote.v                     ; yes             ; User Verilog HDL File        ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/antirebote.v               ;         ;
; TamaguchiUpdate.v                ; yes             ; User Verilog HDL File        ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v          ;         ;
; control_principal.v              ; yes             ; User Verilog HDL File        ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v        ;         ;
; spi_master.v                     ; yes             ; User Verilog HDL File        ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_master.v               ;         ;
; Memoria.v                        ; yes             ; User Verilog HDL File        ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v                  ;         ;
; Contol_ili.v                     ; yes             ; User Verilog HDL File        ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v               ;         ;
; ControlImagen.v                  ; yes             ; User Verilog HDL File        ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v            ;         ;
; ControlSensor.v                  ; yes             ; User Verilog HDL File        ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v            ;         ;
; spi_sensor.v                     ; yes             ; User Verilog HDL File        ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v               ;         ;
; 7.txt                            ; yes             ; Auto-Found File              ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/7.txt                      ;         ;
; 4.txt                            ; yes             ; Auto-Found File              ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/4.txt                      ;         ;
; 3.txt                            ; yes             ; Auto-Found File              ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/3.txt                      ;         ;
; 6.txt                            ; yes             ; Auto-Found File              ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/6.txt                      ;         ;
; 5.txt                            ; yes             ; Auto-Found File              ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/5.txt                      ;         ;
; 2.txt                            ; yes             ; Auto-Found File              ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/2.txt                      ;         ;
; 1.txt                            ; yes             ; Auto-Found File              ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/1.txt                      ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/abs_divider.inc                        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                    ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/aglobal231.inc                         ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_hkm.tdf      ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_9nh.tdf ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_6af.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_9bm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_9bm.tdf      ;         ;
; db/sign_div_unsign_ulh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_ulh.tdf ;         ;
; db/alt_u_div_g7f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_g7f.tdf       ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_jhm.tdf      ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_bkh.tdf ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_a4f.tdf       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/multcore.inc                           ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/bypassff.inc                           ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/altshift.inc                           ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/multcore.tdf                           ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/csa_add.inc                            ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/mpar_add.inc                           ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/muleabz.inc                            ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/mul_lfrg.inc                           ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/mul_boothc.inc                         ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/alt_ded_mult.inc                       ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc                     ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/dffpipe.inc                            ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/mpar_add.tdf                           ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                        ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/addcore.inc                            ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/look_add.inc                           ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                ;         ;
; db/add_sub_afh.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_afh.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/altshift.tdf                           ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,642     ;
;                                             ;           ;
; Total combinational functions               ; 2625      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1556      ;
;     -- 3 input functions                    ; 374       ;
;     -- <=2 input functions                  ; 695       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2109      ;
;     -- arithmetic mode                      ; 516       ;
;                                             ;           ;
; Total registers                             ; 529       ;
;     -- Dedicated logic registers            ; 529       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 19        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 391       ;
; Total fan-out                               ; 10549     ;
; Average fan-out                             ; 3.30      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name         ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |TamaguchiUpdate                                              ; 2625 (8)            ; 529 (6)                   ; 0           ; 0            ; 0       ; 0         ; 19   ; 0            ; |TamaguchiUpdate                                                                                                                        ; TamaguchiUpdate     ; work         ;
;    |ControlImagen:cimage|                                     ; 1791 (137)          ; 132 (33)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage                                                                                                   ; ControlImagen       ; work         ;
;       |Contol_ili:ili9225|                                    ; 349 (337)           ; 99 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225                                                                                ; Contol_ili          ; work         ;
;          |spi_master:spi|                                     ; 12 (12)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|spi_master:spi                                                                 ; spi_master          ; work         ;
;       |Memoria:ROMmemory|                                     ; 878 (878)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory                                                                                 ; Memoria             ; work         ;
;       |lpm_divide:Div0|                                       ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Div0                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_jhm:auto_generated|                      ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                     ; lpm_divide_jhm      ; work         ;
;             |sign_div_unsign_bkh:divider|                     ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                         ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|                        ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider   ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Div1|                                       ; 156 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Div1                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_hkm:auto_generated|                      ; 156 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Div1|lpm_divide_hkm:auto_generated                                                     ; lpm_divide_hkm      ; work         ;
;             |sign_div_unsign_9nh:divider|                     ; 156 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                         ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_6af:divider|                        ; 156 (156)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider   ; alt_u_div_6af       ; work         ;
;       |lpm_divide:Mod0|                                       ; 200 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Mod0                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_9bm:auto_generated|                      ; 200 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Mod0|lpm_divide_9bm:auto_generated                                                     ; lpm_divide_9bm      ; work         ;
;             |sign_div_unsign_ulh:divider|                     ; 200 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider                         ; sign_div_unsign_ulh ; work         ;
;                |alt_u_div_g7f:divider|                        ; 200 (200)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider   ; alt_u_div_g7f       ; work         ;
;       |lpm_mult:Mult0|                                        ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_mult:Mult0                                                                                    ; lpm_mult            ; work         ;
;          |multcore:mult_core|                                 ; 12 (8)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore            ; work         ;
;             |mpar_add:padder|                                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|                         ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                   |add_sub_afh:auto_generated|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlImagen:cimage|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated ; add_sub_afh         ; work         ;
;    |ControlSensor:sensortemperatura|                          ; 330 (108)           ; 105 (60)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlSensor:sensortemperatura                                                                                        ; ControlSensor       ; work         ;
;       |spi_sensor:driver_sensor_mecheche10horasenestoayudaxd| ; 222 (222)           ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd                                  ; spi_sensor          ; work         ;
;    |antirebote:comida|                                        ; 39 (39)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|antirebote:comida                                                                                                      ; antirebote          ; work         ;
;    |antirebote:juego|                                         ; 39 (39)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|antirebote:juego                                                                                                       ; antirebote          ; work         ;
;    |antirebote:sueno|                                         ; 39 (39)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|antirebote:sueno                                                                                                       ; antirebote          ; work         ;
;    |antirebote:test|                                          ; 39 (39)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|antirebote:test                                                                                                        ; antirebote          ; work         ;
;    |antirebote:times|                                         ; 39 (39)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|antirebote:times                                                                                                       ; antirebote          ; work         ;
;    |control_principal:controlTama|                            ; 242 (242)           ; 134 (134)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|control_principal:controlTama                                                                                          ; control_principal   ; work         ;
;    |controltiempo:cntl|                                       ; 59 (59)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TamaguchiUpdate|controltiempo:cntl                                                                                                     ; controltiempo       ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |TamaguchiUpdate|ControlSensor:sensortemperatura|state                  ;
+-------------------+-------------------+------------+-----------+-----------+------------+
; Name              ; state.SEND_INIT_2 ; state.WAIT ; state.001 ; state.000 ; state.READ ;
+-------------------+-------------------+------------+-----------+-----------+------------+
; state.000         ; 0                 ; 0          ; 0         ; 0         ; 0          ;
; state.001         ; 0                 ; 0          ; 1         ; 1         ; 0          ;
; state.WAIT        ; 0                 ; 1          ; 0         ; 1         ; 0          ;
; state.SEND_INIT_2 ; 1                 ; 0          ; 0         ; 1         ; 0          ;
; state.READ        ; 0                 ; 0          ; 0         ; 1         ; 1          ;
+-------------------+-------------------+------------+-----------+-----------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|chains_sended ;
+-------------------+-------------------+-------------------+-------------------+------------------------------------------------------+
; Name              ; chains_sended.011 ; chains_sended.010 ; chains_sended.001 ; chains_sended.000                                    ;
+-------------------+-------------------+-------------------+-------------------+------------------------------------------------------+
; chains_sended.000 ; 0                 ; 0                 ; 0                 ; 0                                                    ;
; chains_sended.001 ; 0                 ; 0                 ; 1                 ; 1                                                    ;
; chains_sended.010 ; 0                 ; 1                 ; 0                 ; 1                                                    ;
; chains_sended.011 ; 1                 ; 0                 ; 0                 ; 1                                                    ;
+-------------------+-------------------+-------------------+-------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|rst_state ;
+--------------+--------------+--------------+-------------------------------------------------------------------------------------+
; Name         ; rst_state.00 ; rst_state.10 ; rst_state.01                                                                        ;
+--------------+--------------+--------------+-------------------------------------------------------------------------------------+
; rst_state.00 ; 0            ; 0            ; 0                                                                                   ;
; rst_state.01 ; 1            ; 0            ; 1                                                                                   ;
; rst_state.10 ; 1            ; 1            ; 0                                                                                   ;
+--------------+--------------+--------------+-------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|state_next_wait                                                                                                                 ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------+
; Name                        ; state_next_wait.SEND_ADRESS ; state_next_wait.SEND_INIT_4 ; state_next_wait.SEND_INIT_3 ; state_next_wait.SEND_INIT_2 ; state_next_wait.SEND_INIT_1 ; state_next_wait.0000 ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------+
; state_next_wait.0000        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                    ;
; state_next_wait.SEND_INIT_1 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 1                    ;
; state_next_wait.SEND_INIT_2 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 1                    ;
; state_next_wait.SEND_INIT_3 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 1                    ;
; state_next_wait.SEND_INIT_4 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 1                    ;
; state_next_wait.SEND_ADRESS ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                    ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|step_reset                                                                                               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; step_reset.0111 ; step_reset.0110 ; step_reset.0101 ; step_reset.0100 ; step_reset.0011 ; step_reset.0010 ; step_reset.0001 ; step_reset.0000 ; step_reset.1000 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; step_reset.0000 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; step_reset.0001 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ; 0               ;
; step_reset.0010 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ; 0               ;
; step_reset.0011 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ; 0               ;
; step_reset.0100 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ; 0               ;
; step_reset.0101 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ;
; step_reset.0110 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ;
; step_reset.0111 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ;
; step_reset.1000 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|state                                                                                                               ;
+-------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------+-------------------+------------------+
; Name              ; state.FRAME_LOOP ; state.SEND_ADRESS ; state.SEND_INIT_4 ; state.SEND_INIT_3 ; state.SEND_INIT_2 ; state.SEND_INIT_1 ; state.WAIT ; state.START_RESET ; state.WAIT_FRAME ;
+-------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------+-------------------+------------------+
; state.START_RESET ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0          ; 0                 ; 0                ;
; state.WAIT        ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1          ; 1                 ; 0                ;
; state.SEND_INIT_1 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0          ; 1                 ; 0                ;
; state.SEND_INIT_2 ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0          ; 1                 ; 0                ;
; state.SEND_INIT_3 ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0          ; 1                 ; 0                ;
; state.SEND_INIT_4 ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0          ; 1                 ; 0                ;
; state.SEND_ADRESS ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0          ; 1                 ; 0                ;
; state.FRAME_LOOP  ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0          ; 1                 ; 0                ;
; state.WAIT_FRAME  ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0          ; 1                 ; 1                ;
+-------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------+-------------------+------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; ControlImagen:cimage|Memoria:ROMmemory|pixel[5]     ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[13]    ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[6]     ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[14]    ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[7]     ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[15]    ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[4]     ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[12]    ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[1]     ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[9]     ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[2]     ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[10]    ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[3]     ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[11]    ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[0]     ; VCC                 ; yes                    ;
; ControlImagen:cimage|Memoria:ROMmemory|pixel[8]     ; VCC                 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                                                          ; Reason for Removal                                                  ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; ControlSensor:sensortemperatura|delay_limit[2,5,7,16,18..31]                                           ; Merged with ControlSensor:sensortemperatura|delay_limit[15]         ;
; ControlSensor:sensortemperatura|delay_limit[1,4,6,9,17]                                                ; Merged with ControlSensor:sensortemperatura|delay_limit[14]         ;
; ControlSensor:sensortemperatura|delay_limit[3]                                                         ; Merged with ControlSensor:sensortemperatura|delay_limit[13]         ;
; ControlSensor:sensortemperatura|delay_limit[8,10..12]                                                  ; Merged with ControlSensor:sensortemperatura|delay_limit[0]          ;
; ControlImagen:cimage|Contol_ili:ili9225|delay_limit[1,2,4,5,7,12,20,22..31]                            ; Merged with ControlImagen:cimage|Contol_ili:ili9225|delay_limit[0]  ;
; ControlImagen:cimage|Contol_ili:ili9225|delay_limit[8,9,17..19,21]                                     ; Merged with ControlImagen:cimage|Contol_ili:ili9225|delay_limit[10] ;
; ControlImagen:cimage|Contol_ili:ili9225|delay_limit[3,13,15,16]                                        ; Merged with ControlImagen:cimage|Contol_ili:ili9225|delay_limit[11] ;
; ControlImagen:cimage|Contol_ili:ili9225|delay_limit[6]                                                 ; Merged with ControlImagen:cimage|Contol_ili:ili9225|delay_limit[14] ;
; antirebote:test|rebotado                                                                               ; Merged with antirebote:test|previo                                  ;
; antirebote:comida|rebotado                                                                             ; Merged with antirebote:comida|previo                                ;
; antirebote:juego|rebotado                                                                              ; Merged with antirebote:juego|previo                                 ;
; antirebote:sueno|rebotado                                                                              ; Merged with antirebote:sueno|previo                                 ;
; antirebote:times|rebotado                                                                              ; Merged with antirebote:times|previo                                 ;
; ControlSensor:sensortemperatura|delay_limit[15]                                                        ; Stuck at GND due to stuck port data_in                              ;
; ControlImagen:cimage|Contol_ili:ili9225|delay_limit[0]                                                 ; Stuck at GND due to stuck port data_in                              ;
; ControlSensor:sensortemperatura|data_3[0..6]                                                           ; Merged with ControlSensor:sensortemperatura|data_3[7]               ;
; ControlSensor:sensortemperatura|data_2[1,4,5]                                                          ; Merged with ControlSensor:sensortemperatura|data_2[7]               ;
; ControlSensor:sensortemperatura|data_2[3,6]                                                            ; Merged with ControlSensor:sensortemperatura|data_1[7]               ;
; ControlSensor:sensortemperatura|state~8                                                                ; Lost fanout                                                         ;
; ControlSensor:sensortemperatura|state~9                                                                ; Lost fanout                                                         ;
; ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|chains_sended~8  ; Lost fanout                                                         ;
; ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|chains_sended~9  ; Lost fanout                                                         ;
; ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|chains_sended~10 ; Lost fanout                                                         ;
; ControlImagen:cimage|Contol_ili:ili9225|state_next_wait~10                                             ; Lost fanout                                                         ;
; ControlImagen:cimage|Contol_ili:ili9225|state_next_wait~11                                             ; Lost fanout                                                         ;
; ControlImagen:cimage|Contol_ili:ili9225|state_next_wait~12                                             ; Lost fanout                                                         ;
; ControlImagen:cimage|Contol_ili:ili9225|state_next_wait~13                                             ; Lost fanout                                                         ;
; ControlImagen:cimage|Contol_ili:ili9225|step_reset~13                                                  ; Lost fanout                                                         ;
; ControlImagen:cimage|Contol_ili:ili9225|step_reset~14                                                  ; Lost fanout                                                         ;
; ControlImagen:cimage|Contol_ili:ili9225|step_reset~15                                                  ; Lost fanout                                                         ;
; ControlImagen:cimage|Contol_ili:ili9225|state~12                                                       ; Lost fanout                                                         ;
; ControlImagen:cimage|Contol_ili:ili9225|state~13                                                       ; Lost fanout                                                         ;
; ControlImagen:cimage|Contol_ili:ili9225|state~14                                                       ; Lost fanout                                                         ;
; ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|rst_state.10     ; Lost fanout                                                         ;
; Total Number of Removed Registers = 91                                                                 ;                                                                     ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 529   ;
; Number of registers using Synchronous Clear  ; 249   ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 270   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 225   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                  ;
+-----------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------+---------+
; ControlImagen:cimage|Contol_ili:ili9225|spi_master:spi|spi_mosi                                     ; 1       ;
; ControlImagen:cimage|Contol_ili:ili9225|spi_cs_reg                                                  ; 2       ;
; ControlImagen:cimage|Contol_ili:ili9225|spi_master:spi|sck_reg                                      ; 6       ;
; ControlImagen:cimage|Contol_ili:ili9225|spi_dc_reg                                                  ; 2       ;
; ControlImagen:cimage|Contol_ili:ili9225|spi_reset                                                   ; 2       ;
; ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|cs_sensor     ; 3       ;
; ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|hab_sck       ; 5       ;
; ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|mosi_sensor   ; 2       ;
; ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|bandera_salud ; 7       ;
; ControlImagen:cimage|Contol_ili:ili9225|spi_master:spi|idle                                         ; 45      ;
; ControlImagen:cimage|Contol_ili:ili9225|data_byte_flag                                              ; 42      ;
; ControlImagen:cimage|current_pixel[9]                                                               ; 1       ;
; ControlImagen:cimage|current_pixel[1]                                                               ; 1       ;
; ControlImagen:cimage|current_pixel[10]                                                              ; 1       ;
; ControlImagen:cimage|current_pixel[2]                                                               ; 1       ;
; ControlImagen:cimage|current_pixel[11]                                                              ; 1       ;
; ControlImagen:cimage|current_pixel[3]                                                               ; 1       ;
; ControlImagen:cimage|current_pixel[8]                                                               ; 1       ;
; ControlImagen:cimage|current_pixel[0]                                                               ; 1       ;
; ControlImagen:cimage|current_pixel[13]                                                              ; 1       ;
; ControlImagen:cimage|current_pixel[5]                                                               ; 1       ;
; ControlImagen:cimage|current_pixel[14]                                                              ; 1       ;
; ControlImagen:cimage|current_pixel[6]                                                               ; 1       ;
; ControlImagen:cimage|current_pixel[15]                                                              ; 1       ;
; ControlImagen:cimage|current_pixel[7]                                                               ; 1       ;
; ControlImagen:cimage|current_pixel[12]                                                              ; 1       ;
; ControlImagen:cimage|current_pixel[4]                                                               ; 1       ;
; control_principal:controlTama|diversion[1]                                                          ; 8       ;
; control_principal:controlTama|energia[1]                                                            ; 10      ;
; control_principal:controlTama|hambre[1]                                                             ; 8       ;
; control_principal:controlTama|hambre[0]                                                             ; 7       ;
; control_principal:controlTama|energia[0]                                                            ; 8       ;
; control_principal:controlTama|diversion[0]                                                          ; 7       ;
; Total number of inverted registers = 33                                                             ;         ;
+-----------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |TamaguchiUpdate|antirebote:comida|contador[1]                                                                        ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |TamaguchiUpdate|antirebote:juego|contador[6]                                                                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |TamaguchiUpdate|antirebote:sueno|contador[1]                                                                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |TamaguchiUpdate|antirebote:test|contador[1]                                                                          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |TamaguchiUpdate|antirebote:times|contador[21]                                                                        ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |TamaguchiUpdate|control_principal:controlTama|contador_reset[7]                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TamaguchiUpdate|control_principal:controlTama|contador_hambre[10]                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TamaguchiUpdate|control_principal:controlTama|contador_diversion[9]                                                  ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |TamaguchiUpdate|control_principal:controlTama|contador_sueno[5]                                                      ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |TamaguchiUpdate|control_principal:controlTama|contador_dormir[4]                                                     ;
; 5:1                ; 36 bits   ; 108 LEs       ; 36 LEs               ; 72 LEs                 ; Yes        ; |TamaguchiUpdate|control_principal:controlTama|contador_test[26]                                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |TamaguchiUpdate|ControlSensor:sensortemperatura|data_2[4]                                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |TamaguchiUpdate|ControlSensor:sensortemperatura|data_1[2]                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |TamaguchiUpdate|ControlSensor:sensortemperatura|data_2[0]                                                            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TamaguchiUpdate|ControlSensor:sensortemperatura|config_count[0]                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TamaguchiUpdate|ControlSensor:sensortemperatura|delay_limit[14]                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |TamaguchiUpdate|ControlSensor:sensortemperatura|delay_count[25]                                                      ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|delay_limit[11]                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|spi_data[5]                                                  ;
; 16:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|spi_data[1]                                                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|config_counter[0]                                            ;
; 31:1               ; 4 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|rst_counter[0] ;
; 20:1               ; 32 bits   ; 416 LEs       ; 32 LEs               ; 384 LEs                ; Yes        ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|delay_counter[2]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|spi_reset                                                    ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TamaguchiUpdate|ControlImagen:cimage|current_pixel[4]                                                                ;
; 9:1                ; 11 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |TamaguchiUpdate|ControlImagen:cimage|current_pixel[8]                                                                ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|delay_counter  ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd|delay_counter  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory|Mux8                                                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory|Mux6                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |TamaguchiUpdate|ControlSensor:sensortemperatura|Selector2                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |TamaguchiUpdate|ControlSensor:sensortemperatura|Selector3                                                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|Selector98                                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|Selector101                                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; No         ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|Selector97                                                   ;
; 16:1               ; 6 bits    ; 60 LEs        ; 12 LEs               ; 48 LEs                 ; No         ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|Selector89                                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225|Selector83                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlImagen:cimage|Contol_ili:ili9225|spi_master:spi ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_SIZE      ; 9     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControlImagen:cimage|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                     ;
; LPM_WIDTHD             ; 12             ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControlImagen:cimage|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                     ;
; LPM_WIDTHD             ; 8              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_9bm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControlImagen:cimage|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControlImagen:cimage|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8            ; Untyped              ;
; LPM_WIDTHB                                     ; 4            ; Untyped              ;
; LPM_WIDTHP                                     ; 12           ; Untyped              ;
; LPM_WIDTHR                                     ; 12           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 1                                   ;
; Entity Instance                       ; ControlImagen:cimage|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                   ;
;     -- LPM_WIDTHB                     ; 4                                   ;
;     -- LPM_WIDTHP                     ; 12                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                 ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; modo ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "modo[2..2]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 19                          ;
; cycloneiii_ff         ; 529                         ;
;     CLR               ; 72                          ;
;     CLR SCLR          ; 52                          ;
;     CLR SLD           ; 1                           ;
;     ENA CLR           ; 52                          ;
;     ENA CLR SCLR      ; 81                          ;
;     ENA CLR SLD       ; 12                          ;
;     ENA SCLR          ; 80                          ;
;     SCLR              ; 36                          ;
;     SLD               ; 10                          ;
;     plain             ; 133                         ;
; cycloneiii_lcell_comb ; 2628                        ;
;     arith             ; 516                         ;
;         2 data inputs ; 382                         ;
;         3 data inputs ; 134                         ;
;     normal            ; 2112                        ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 270                         ;
;         3 data inputs ; 240                         ;
;         4 data inputs ; 1556                        ;
;                       ;                             ;
; Max LUT depth         ; 48.60                       ;
; Average LUT depth     ; 21.10                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sat Sep 21 12:06:12 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file controltiempo.v
    Info (12023): Found entity 1: controltiempo File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/controltiempo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file antirebote.v
    Info (12023): Found entity 1: antirebote File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/antirebote.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file TamaguchiUpdate.v
    Info (12023): Found entity 1: TamaguchiUpdate File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_principal.v
    Info (12023): Found entity 1: control_principal File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_master.v
    Info (12023): Found entity 1: spi_master File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_master.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Memoria.v
    Info (12023): Found entity 1: Memoria File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Contol_ili.v
    Info (12023): Found entity 1: Contol_ili File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ControlImagen.v
    Info (12023): Found entity 1: ControlImagen File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ControlSensor.v
    Info (12023): Found entity 1: ControlSensor File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_sensor.v
    Info (12023): Found entity 1: spi_sensor File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Contol_ili.v(63): created implicit net for "spi_mosi" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at Contol_ili.v(64): created implicit net for "spi_sck" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 64
Warning (10236): Verilog HDL Implicit Net warning at Contol_ili.v(65): created implicit net for "spi_cs" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at Contol_ili.v(66): created implicit net for "spi_dc" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at Contol_ili.v(69): created implicit net for "idle" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 69
Info (12127): Elaborating entity "TamaguchiUpdate" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at TamaguchiUpdate.v(46): truncated value with size 32 to match size of target (5) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v Line: 46
Info (12128): Elaborating entity "antirebote" for hierarchy "antirebote:juego" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v Line: 58
Info (12128): Elaborating entity "controltiempo" for hierarchy "controltiempo:cntl" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v Line: 65
Info (12128): Elaborating entity "control_principal" for hierarchy "control_principal:controlTama" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v Line: 91
Warning (10230): Verilog HDL assignment warning at control_principal.v(139): truncated value with size 32 to match size of target (11) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v Line: 139
Warning (10230): Verilog HDL assignment warning at control_principal.v(144): truncated value with size 32 to match size of target (3) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v Line: 144
Warning (10230): Verilog HDL assignment warning at control_principal.v(191): truncated value with size 32 to match size of target (3) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v Line: 191
Warning (10230): Verilog HDL assignment warning at control_principal.v(202): truncated value with size 32 to match size of target (3) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v Line: 202
Info (12128): Elaborating entity "ControlImagen" for hierarchy "ControlImagen:cimage" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v Line: 111
Warning (10230): Verilog HDL assignment warning at ControlImagen.v(33): truncated value with size 32 to match size of target (8) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 33
Warning (10230): Verilog HDL assignment warning at ControlImagen.v(34): truncated value with size 32 to match size of target (5) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 34
Warning (10230): Verilog HDL assignment warning at ControlImagen.v(35): truncated value with size 32 to match size of target (5) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 35
Warning (10230): Verilog HDL assignment warning at ControlImagen.v(36): truncated value with size 32 to match size of target (8) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 36
Warning (10230): Verilog HDL assignment warning at ControlImagen.v(167): truncated value with size 32 to match size of target (16) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 167
Info (12128): Elaborating entity "Contol_ili" for hierarchy "ControlImagen:cimage|Contol_ili:ili9225" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 56
Warning (10230): Verilog HDL assignment warning at Contol_ili.v(442): truncated value with size 32 to match size of target (8) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 442
Warning (10230): Verilog HDL assignment warning at Contol_ili.v(461): truncated value with size 32 to match size of target (8) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 461
Warning (10230): Verilog HDL assignment warning at Contol_ili.v(480): truncated value with size 32 to match size of target (8) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 480
Warning (10230): Verilog HDL assignment warning at Contol_ili.v(499): truncated value with size 32 to match size of target (8) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 499
Warning (10230): Verilog HDL assignment warning at Contol_ili.v(515): truncated value with size 32 to match size of target (8) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 515
Warning (10230): Verilog HDL assignment warning at Contol_ili.v(534): truncated value with size 32 to match size of target (8) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 534
Warning (10030): Net "INIT_SEQ_1.data_a" at Contol_ili.v(48) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 48
Warning (10030): Net "INIT_SEQ_1.waddr_a" at Contol_ili.v(48) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 48
Warning (10030): Net "INIT_SEQ_2.data_a" at Contol_ili.v(49) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 49
Warning (10030): Net "INIT_SEQ_2.waddr_a" at Contol_ili.v(49) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 49
Warning (10030): Net "INIT_SEQ_3.data_a" at Contol_ili.v(50) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 50
Warning (10030): Net "INIT_SEQ_3.waddr_a" at Contol_ili.v(50) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 50
Warning (10030): Net "INIT_SEQ_4.data_a" at Contol_ili.v(51) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 51
Warning (10030): Net "INIT_SEQ_4.waddr_a" at Contol_ili.v(51) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 51
Warning (10030): Net "ADRESS_SEQ.data_a" at Contol_ili.v(52) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 52
Warning (10030): Net "ADRESS_SEQ.waddr_a" at Contol_ili.v(52) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 52
Warning (10030): Net "INIT_SEQ_1.we_a" at Contol_ili.v(48) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 48
Warning (10030): Net "INIT_SEQ_2.we_a" at Contol_ili.v(49) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 49
Warning (10030): Net "INIT_SEQ_3.we_a" at Contol_ili.v(50) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 50
Warning (10030): Net "INIT_SEQ_4.we_a" at Contol_ili.v(51) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 51
Warning (10030): Net "ADRESS_SEQ.we_a" at Contol_ili.v(52) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 52
Info (12128): Elaborating entity "spi_master" for hierarchy "ControlImagen:cimage|Contol_ili:ili9225|spi_master:spi" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 70
Info (12128): Elaborating entity "Memoria" for hierarchy "ControlImagen:cimage|Memoria:ROMmemory" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 64
Warning (10270): Verilog HDL Case Statement warning at Memoria.v(33): incomplete case statement has no default case item File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at Memoria.v(29): inferring latch(es) for variable "pixel", which holds its previous value in one or more paths through the always construct File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Warning (10030): Net "memoria_estado_0.data_a" at Memoria.v(9) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 9
Warning (10030): Net "memoria_estado_0.waddr_a" at Memoria.v(9) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 9
Warning (10030): Net "memoria_estado_1.data_a" at Memoria.v(10) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 10
Warning (10030): Net "memoria_estado_1.waddr_a" at Memoria.v(10) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 10
Warning (10030): Net "memoria_estado_2.data_a" at Memoria.v(11) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 11
Warning (10030): Net "memoria_estado_2.waddr_a" at Memoria.v(11) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 11
Warning (10030): Net "memoria_estado_3.data_a" at Memoria.v(12) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 12
Warning (10030): Net "memoria_estado_3.waddr_a" at Memoria.v(12) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 12
Warning (10030): Net "memoria_estado_4.data_a" at Memoria.v(13) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 13
Warning (10030): Net "memoria_estado_4.waddr_a" at Memoria.v(13) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 13
Warning (10030): Net "memoria_estado_5.data_a" at Memoria.v(14) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 14
Warning (10030): Net "memoria_estado_5.waddr_a" at Memoria.v(14) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 14
Warning (10030): Net "memoria_estado_6.data_a" at Memoria.v(15) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 15
Warning (10030): Net "memoria_estado_6.waddr_a" at Memoria.v(15) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 15
Warning (10030): Net "memoria_estado_0.we_a" at Memoria.v(9) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 9
Warning (10030): Net "memoria_estado_1.we_a" at Memoria.v(10) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 10
Warning (10030): Net "memoria_estado_2.we_a" at Memoria.v(11) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 11
Warning (10030): Net "memoria_estado_3.we_a" at Memoria.v(12) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 12
Warning (10030): Net "memoria_estado_4.we_a" at Memoria.v(13) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 13
Warning (10030): Net "memoria_estado_5.we_a" at Memoria.v(14) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 14
Warning (10030): Net "memoria_estado_6.we_a" at Memoria.v(15) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 15
Info (10041): Inferred latch for "pixel[0]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[1]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[2]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[3]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[4]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[5]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[6]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[7]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[8]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[9]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[10]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[11]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[12]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[13]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[14]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (10041): Inferred latch for "pixel[15]" at Memoria.v(29) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 29
Info (12128): Elaborating entity "ControlSensor" for hierarchy "ControlSensor:sensortemperatura" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v Line: 122
Warning (10230): Verilog HDL assignment warning at ControlSensor.v(138): truncated value with size 32 to match size of target (5) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 138
Warning (10230): Verilog HDL assignment warning at ControlSensor.v(170): truncated value with size 32 to match size of target (5) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 170
Warning (10030): Net "INIT_SEQ_1.data_a" at ControlSensor.v(24) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 24
Warning (10030): Net "INIT_SEQ_1.waddr_a[0]" at ControlSensor.v(24) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 24
Warning (10030): Net "INIT_SEQ_2.data_a" at ControlSensor.v(25) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 25
Warning (10030): Net "INIT_SEQ_2.waddr_a" at ControlSensor.v(25) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 25
Warning (10030): Net "INIT_SEQ_1.we_a" at ControlSensor.v(24) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 24
Warning (10030): Net "INIT_SEQ_2.we_a" at ControlSensor.v(25) has no driver or initial value, using a default initial value '0' File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 25
Info (12128): Elaborating entity "spi_sensor" for hierarchy "ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 103
Warning (10230): Verilog HDL assignment warning at spi_sensor.v(76): truncated value with size 32 to match size of target (21) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v Line: 76
Warning (10230): Verilog HDL assignment warning at spi_sensor.v(120): truncated value with size 32 to match size of target (4) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v Line: 120
Warning (10230): Verilog HDL assignment warning at spi_sensor.v(138): truncated value with size 32 to match size of target (4) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v Line: 138
Warning (10230): Verilog HDL assignment warning at spi_sensor.v(153): truncated value with size 32 to match size of target (4) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v Line: 153
Warning (10230): Verilog HDL assignment warning at spi_sensor.v(167): truncated value with size 32 to match size of target (4) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v Line: 167
Warning (10230): Verilog HDL assignment warning at spi_sensor.v(175): truncated value with size 32 to match size of target (21) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v Line: 175
Info (10264): Verilog HDL Case Statement information at spi_sensor.v(195): all case item expressions in this case statement are onehot File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v Line: 195
Warning (10230): Verilog HDL assignment warning at spi_sensor.v(224): truncated value with size 32 to match size of target (4) File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v Line: 224
Info (276014): Found 13 instances of uninferred RAM logic
    Info (276004): RAM logic "ControlSensor:sensortemperatura|INIT_SEQ_2" is uninferred due to inappropriate RAM size File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 25
    Info (276004): RAM logic "ControlSensor:sensortemperatura|INIT_SEQ_1" is uninferred due to inappropriate RAM size File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v Line: 24
    Info (276004): RAM logic "ControlImagen:cimage|Contol_ili:ili9225|INIT_SEQ_1" is uninferred due to inappropriate RAM size File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 48
    Info (276004): RAM logic "ControlImagen:cimage|Contol_ili:ili9225|INIT_SEQ_2" is uninferred due to inappropriate RAM size File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 49
    Info (276004): RAM logic "ControlImagen:cimage|Contol_ili:ili9225|INIT_SEQ_3" is uninferred due to inappropriate RAM size File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 50
    Info (276004): RAM logic "ControlImagen:cimage|Contol_ili:ili9225|ADRESS_SEQ" is uninferred due to inappropriate RAM size File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v Line: 52
    Info (276007): RAM logic "ControlImagen:cimage|Memoria:ROMmemory|memoria_estado_0" is uninferred due to asynchronous read logic File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 9
    Info (276007): RAM logic "ControlImagen:cimage|Memoria:ROMmemory|memoria_estado_1" is uninferred due to asynchronous read logic File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 10
    Info (276007): RAM logic "ControlImagen:cimage|Memoria:ROMmemory|memoria_estado_2" is uninferred due to asynchronous read logic File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 11
    Info (276007): RAM logic "ControlImagen:cimage|Memoria:ROMmemory|memoria_estado_3" is uninferred due to asynchronous read logic File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 12
    Info (276007): RAM logic "ControlImagen:cimage|Memoria:ROMmemory|memoria_estado_4" is uninferred due to asynchronous read logic File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 13
    Info (276007): RAM logic "ControlImagen:cimage|Memoria:ROMmemory|memoria_estado_5" is uninferred due to asynchronous read logic File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 14
    Info (276007): RAM logic "ControlImagen:cimage|Memoria:ROMmemory|memoria_estado_6" is uninferred due to asynchronous read logic File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v Line: 15
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (26) in the Memory Initialization File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_ControlSensor_4ea2c1f1.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_ControlSensor_4ea2c1f1.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram0_Contol_ili_85d56e06.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_Contol_ili_85d56e06.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram3_Contol_ili_85d56e06.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (34) in the Memory Initialization File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram4_Contol_ili_85d56e06.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram0_Memoria_e03d9be0.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_Memoria_e03d9be0.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram2_Memoria_e03d9be0.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram3_Memoria_e03d9be0.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram4_Memoria_e03d9be0.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram5_Memoria_e03d9be0.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram6_Memoria_e03d9be0.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControlImagen:cimage|Div1" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControlImagen:cimage|Mod0" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControlImagen:cimage|Div0" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ControlImagen:cimage|Mult0" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 36
Info (12130): Elaborated megafunction instantiation "ControlImagen:cimage|lpm_divide:Div1" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 35
Info (12133): Instantiated megafunction "ControlImagen:cimage|lpm_divide:Div1" with the following parameter: File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_hkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ControlImagen:cimage|lpm_divide:Mod0" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 33
Info (12133): Instantiated megafunction "ControlImagen:cimage|lpm_divide:Mod0" with the following parameter: File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf
    Info (12023): Found entity 1: lpm_divide_9bm File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_9bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_ulh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf
    Info (12023): Found entity 1: alt_u_div_g7f File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_g7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ControlImagen:cimage|lpm_divide:Div0" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 34
Info (12133): Instantiated megafunction "ControlImagen:cimage|lpm_divide:Div0" with the following parameter: File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_jhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_a4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ControlImagen:cimage|lpm_mult:Mult0" File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 36
Info (12133): Instantiated megafunction "ControlImagen:cimage|lpm_mult:Mult0" with the following parameter: File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v Line: 36
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "ControlImagen:cimage|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "ControlImagen:cimage|lpm_mult:Mult0" File: /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "ControlImagen:cimage|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "ControlImagen:cimage|lpm_mult:Mult0" File: /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "ControlImagen:cimage|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ControlImagen:cimage|lpm_mult:Mult0" File: /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf
    Info (12023): Found entity 1: add_sub_afh File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_afh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "ControlImagen:cimage|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "ControlImagen:cimage|lpm_mult:Mult0" File: /home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_master.v Line: 7
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/output_files/TamaguchiUpdate.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2665 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 2646 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 448 megabytes
    Info: Processing ended: Sat Sep 21 12:06:32 2024
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/output_files/TamaguchiUpdate.map.smsg.


