// Seed: 1122225148
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_4, id_5;
  initial
    if (id_4)
      if (id_4) @(1);
      else id_2 <= id_5 != id_4 - id_1;
    else @(posedge id_4) SystemTFIdentifier(1'h0);
  logic id_6 = id_4;
endmodule
