Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Feb 24 13:34:25 2020
| Host         : rtrkos034 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ssmClocking_0/U0/soutBCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     39.175        0.000                      0                    5        0.102        0.000                      0                    5        2.000        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk                                {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.348}       40.696          24.573          
  clkfbout_design_1_clk_wiz_0_0    {0.000 12.000}       24.000          41.667          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.348}       40.696          24.573          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 12.000}       24.000          41.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         39.175        0.000                      0                    5        0.227        0.000                      0                    5       19.848        0.000                       0                     7  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     21.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       39.185        0.000                      0                    5        0.227        0.000                      0                    5       19.848        0.000                       0                     7  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   21.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         39.175        0.000                      0                    5        0.102        0.000                      0                    5  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       39.175        0.000                      0                    5        0.102        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       39.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.175ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.580ns (41.479%)  route 0.818ns (58.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.124    -0.710 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.710    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.125    38.436    
    SLICE_X43Y46         FDCE (Setup_fdce_C_D)        0.029    38.465    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 39.175    

Slack (MET) :             39.177ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.580ns (41.479%)  route 0.818ns (58.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    -0.710 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.710    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.125    38.436    
    SLICE_X43Y46         FDPE (Setup_fdpe_C_D)        0.031    38.467    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 39.177    

Slack (MET) :             39.193ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.608ns (42.627%)  route 0.818ns (57.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.152    -0.682 r  design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.682    design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.125    38.436    
    SLICE_X43Y46         FDCE (Setup_fdce_C_D)        0.075    38.511    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                 39.193    

Slack (MET) :             39.514ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.926 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.580    38.926    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.339    38.587    
                         clock uncertainty           -0.125    38.462    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.029    38.491    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.514    

Slack (MET) :             39.514ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.926 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.653 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.580    38.926    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.339    38.587    
                         clock uncertainty           -0.125    38.462    
    SLICE_X43Y0          FDCE (Setup_fdce_C_D)        0.029    38.491    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.133    -0.141    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.096 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.096    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y46         FDPE (Hold_fdpe_C_D)         0.092    -0.323    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.511%)  route 0.149ns (44.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.149    -0.125    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.080 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.220    -0.398    
    SLICE_X43Y47         FDCE (Hold_fdce_C_D)         0.091    -0.307    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.595    -0.414    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.273 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.168    -0.105    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X43Y0          FDCE (Hold_fdce_C_D)         0.091    -0.323    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.187ns (46.060%)  route 0.219ns (53.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.219    -0.055    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.046    -0.009 r  design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.009    design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y46         FDCE (Hold_fdce_C_D)         0.107    -0.308    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.926%)  route 0.219ns (54.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.219    -0.055    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.010 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.010    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y46         FDCE (Hold_fdce_C_D)         0.091    -0.324    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.348 }
Period(ns):         40.696
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.696      38.540     BUFGCTRL_X0Y16  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.696      39.447     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.696      39.696     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.696      39.696     SLICE_X43Y47    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.696      39.696     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.696      39.696     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.696      39.696     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.696      119.304    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y47    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y47    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y47    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y47    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         24.000      21.845     BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         24.000      22.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         24.000      22.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        24.000      28.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       24.000      136.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.185ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.580ns (41.479%)  route 0.818ns (58.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.124    -0.710 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.710    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.115    38.446    
    SLICE_X43Y46         FDCE (Setup_fdce_C_D)        0.029    38.475    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 39.185    

Slack (MET) :             39.187ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.580ns (41.479%)  route 0.818ns (58.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    -0.710 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.710    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.115    38.446    
    SLICE_X43Y46         FDPE (Setup_fdpe_C_D)        0.031    38.477    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 39.187    

Slack (MET) :             39.203ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.608ns (42.627%)  route 0.818ns (57.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.152    -0.682 r  design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.682    design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.115    38.446    
    SLICE_X43Y46         FDCE (Setup_fdce_C_D)        0.075    38.521    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                 39.203    

Slack (MET) :             39.524ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.926 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.580    38.926    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.339    38.587    
                         clock uncertainty           -0.115    38.472    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.029    38.501    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.524    

Slack (MET) :             39.524ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.926 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.653 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.580    38.926    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.339    38.587    
                         clock uncertainty           -0.115    38.472    
    SLICE_X43Y0          FDCE (Setup_fdce_C_D)        0.029    38.501    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.133    -0.141    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.096 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.096    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y46         FDPE (Hold_fdpe_C_D)         0.092    -0.323    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.511%)  route 0.149ns (44.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.149    -0.125    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.080 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.220    -0.398    
    SLICE_X43Y47         FDCE (Hold_fdce_C_D)         0.091    -0.307    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.595    -0.414    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.273 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.168    -0.105    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X43Y0          FDCE (Hold_fdce_C_D)         0.091    -0.323    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.187ns (46.060%)  route 0.219ns (53.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.219    -0.055    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.046    -0.009 r  design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.009    design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y46         FDCE (Hold_fdce_C_D)         0.107    -0.308    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.926%)  route 0.219ns (54.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.219    -0.055    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.010 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.010    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y46         FDCE (Hold_fdce_C_D)         0.091    -0.324    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.348 }
Period(ns):         40.696
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.696      38.540     BUFGCTRL_X0Y16  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.696      39.447     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.696      39.696     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.696      39.696     SLICE_X43Y47    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.696      39.696     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.696      39.696     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.696      39.696     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.696      119.304    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y47    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y47    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y47    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y47    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         20.348      19.848     SLICE_X43Y46    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.348      19.848     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         24.000      21.845     BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         24.000      22.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         24.000      22.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        24.000      28.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       24.000      136.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       39.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.175ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.580ns (41.479%)  route 0.818ns (58.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.124    -0.710 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.710    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.125    38.436    
    SLICE_X43Y46         FDCE (Setup_fdce_C_D)        0.029    38.465    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 39.175    

Slack (MET) :             39.177ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.580ns (41.479%)  route 0.818ns (58.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    -0.710 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.710    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.125    38.436    
    SLICE_X43Y46         FDPE (Setup_fdpe_C_D)        0.031    38.467    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 39.177    

Slack (MET) :             39.193ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.608ns (42.627%)  route 0.818ns (57.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.152    -0.682 r  design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.682    design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.125    38.436    
    SLICE_X43Y46         FDCE (Setup_fdce_C_D)        0.075    38.511    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                 39.193    

Slack (MET) :             39.514ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.926 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.580    38.926    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.339    38.587    
                         clock uncertainty           -0.125    38.462    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.029    38.491    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.514    

Slack (MET) :             39.514ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.926 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.653 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.580    38.926    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.339    38.587    
                         clock uncertainty           -0.125    38.462    
    SLICE_X43Y0          FDCE (Setup_fdce_C_D)        0.029    38.491    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.133    -0.141    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.096 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.096    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.236    -0.415    
                         clock uncertainty            0.125    -0.290    
    SLICE_X43Y46         FDPE (Hold_fdpe_C_D)         0.092    -0.198    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.511%)  route 0.149ns (44.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.149    -0.125    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.080 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.220    -0.398    
                         clock uncertainty            0.125    -0.273    
    SLICE_X43Y47         FDCE (Hold_fdce_C_D)         0.091    -0.182    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.595    -0.414    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.273 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.168    -0.105    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.125    -0.289    
    SLICE_X43Y0          FDCE (Hold_fdce_C_D)         0.091    -0.198    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.187ns (46.060%)  route 0.219ns (53.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.219    -0.055    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.046    -0.009 r  design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.009    design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
                         clock pessimism             -0.236    -0.415    
                         clock uncertainty            0.125    -0.290    
    SLICE_X43Y46         FDCE (Hold_fdce_C_D)         0.107    -0.183    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.926%)  route 0.219ns (54.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.219    -0.055    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.010 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.010    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.236    -0.415    
                         clock uncertainty            0.125    -0.290    
    SLICE_X43Y46         FDCE (Hold_fdce_C_D)         0.091    -0.199    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.175ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.580ns (41.479%)  route 0.818ns (58.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.124    -0.710 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.710    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.125    38.436    
    SLICE_X43Y46         FDCE (Setup_fdce_C_D)        0.029    38.465    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 39.175    

Slack (MET) :             39.177ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.580ns (41.479%)  route 0.818ns (58.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    -0.710 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.710    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.125    38.436    
    SLICE_X43Y46         FDPE (Setup_fdpe_C_D)        0.031    38.467    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 39.177    

Slack (MET) :             39.193ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.608ns (42.627%)  route 0.818ns (57.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 38.925 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.818    -0.834    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.152    -0.682 r  design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.682    design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.579    38.925    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
                         clock pessimism             -0.364    38.561    
                         clock uncertainty           -0.125    38.436    
    SLICE_X43Y46         FDCE (Setup_fdce_C_D)        0.075    38.511    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                 39.193    

Slack (MET) :             39.514ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.926 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.653 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=4, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.580    38.926    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.339    38.587    
                         clock uncertainty           -0.125    38.462    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.029    38.491    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.514    

Slack (MET) :             39.514ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.696ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.696ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.926 - 40.696 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.653 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.696    40.696 r  
    L16                                               0.000    40.696 r  clk (IN)
                         net (fo=0)                   0.000    40.696    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.116 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.297    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.660 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.254    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.345 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.580    38.926    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.339    38.587    
                         clock uncertainty           -0.125    38.462    
    SLICE_X43Y0          FDCE (Setup_fdce_C_D)        0.029    38.491    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.133    -0.141    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.096 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.096    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.236    -0.415    
                         clock uncertainty            0.125    -0.290    
    SLICE_X43Y46         FDPE (Hold_fdpe_C_D)         0.092    -0.198    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.511%)  route 0.149ns (44.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.149    -0.125    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.080 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y47         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.220    -0.398    
                         clock uncertainty            0.125    -0.273    
    SLICE_X43Y47         FDCE (Hold_fdce_C_D)         0.091    -0.182    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.595    -0.414    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.273 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.168    -0.105    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.125    -0.289    
    SLICE_X43Y0          FDCE (Hold_fdce_C_D)         0.091    -0.198    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.187ns (46.060%)  route 0.219ns (53.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.219    -0.055    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.046    -0.009 r  design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.009    design_1_i/ssmClocking_0/U0/sBCLKcount[2]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]/C
                         clock pessimism             -0.236    -0.415    
                         clock uncertainty            0.125    -0.290    
    SLICE_X43Y46         FDCE (Hold_fdce_C_D)         0.107    -0.183    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.348ns period=40.696ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.348ns period=40.696ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.926%)  route 0.219ns (54.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.594    -0.415    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.274 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=4, routed)           0.219    -0.055    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.010 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.010    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.863    -0.179    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y46         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.236    -0.415    
                         clock uncertainty            0.125    -0.290    
    SLICE_X43Y46         FDCE (Hold_fdce_C_D)         0.091    -0.199    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.189    





