var searchData=
[
  ['xcvr_5fcalib_5ftx_25380',['xcvr_calib_tx',['../altera__adxcvr_8c.html#aecd3c23ef57fd83ab95939ea6322532d',1,'xcvr_calib_tx(struct adxcvr *xcvr):&#160;altera_adxcvr.c'],['../altera__adxcvr_8h.html#aecd3c23ef57fd83ab95939ea6322532d',1,'xcvr_calib_tx(struct adxcvr *xcvr):&#160;altera_adxcvr.c']]],
  ['xil_5fgpio_5fdirection_5finput_25381',['xil_gpio_direction_input',['../xilinx__gpio_8c.html#afc82a8adc88c18ca7aa87790b9e0c730',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fdirection_5foutput_25382',['xil_gpio_direction_output',['../xilinx__gpio_8c.html#a55439e16176e9773662b83722b85089f',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_25383',['xil_gpio_get',['../xilinx__gpio_8c.html#aa9c4a05867f9082cfc181279193cb792',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5fdirection_25384',['xil_gpio_get_direction',['../xilinx__gpio_8c.html#ab07a493fc678cc752801d777488e8d34',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5foptional_25385',['xil_gpio_get_optional',['../xilinx__gpio_8c.html#acbb7a97814e9c7ac871599c905ecd525',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5fvalue_25386',['xil_gpio_get_value',['../xilinx__gpio_8c.html#a3b31be825c451e3a2efc97e55569e601',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5firq_5fctrl_5finit_25387',['xil_gpio_irq_ctrl_init',['../xilinx__gpio__irq_8c.html#a47d5e82ac8f73dc52215ba403ee082aa',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fctrl_5fremove_25388',['xil_gpio_irq_ctrl_remove',['../xilinx__gpio__irq_8c.html#a78ddf3484ca68dcca5cf33f054d9322e',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fdisable_25389',['xil_gpio_irq_disable',['../xilinx__gpio__irq_8c.html#a9b38efc22187f35c5390a22f4a32f272',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fenable_25390',['xil_gpio_irq_enable',['../xilinx__gpio__irq_8c.html#a69987fa368abab6acbc7c1a7bd87d4f1',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fregister_5fcallback_25391',['xil_gpio_irq_register_callback',['../xilinx__gpio__irq_8c.html#ae7ff3b9a097e938b24a2d3e8387c78fa',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5ftrigger_5flevel_5fset_25392',['xil_gpio_irq_trigger_level_set',['../xilinx__gpio__irq_8c.html#a33b27814c46bcf6189705a8da1ff0ae8',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5funregister_25393',['xil_gpio_irq_unregister',['../xilinx__gpio__irq_8c.html#a560437ae67cc21fad0e742c26e679225',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5fremove_25394',['xil_gpio_remove',['../xilinx__gpio_8c.html#a63e686be602b811091cf805fd88a7cd0',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fset_5fvalue_25395',['xil_gpio_set_value',['../xilinx__gpio_8c.html#af1d74064ef1ac8d946eb47919adeb59a',1,'xilinx_gpio.c']]],
  ['xil_5fi2c_5finit_25396',['xil_i2c_init',['../xilinx_2i2c__extra_8h.html#af578dac3ecb6d9d9f7ece94e187cd589',1,'xil_i2c_init(struct i2c_desc **desc, const struct i2c_init_param *param):&#160;xilinx_i2c.c'],['../xilinx__i2c_8c.html#af578dac3ecb6d9d9f7ece94e187cd589',1,'xil_i2c_init(struct i2c_desc **desc, const struct i2c_init_param *param):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fread_25397',['xil_i2c_read',['../xilinx_2i2c__extra_8h.html#aca0e66a84f4f148fa2ac4879badf9677',1,'xil_i2c_read(struct i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c'],['../xilinx__i2c_8c.html#aca0e66a84f4f148fa2ac4879badf9677',1,'xil_i2c_read(struct i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fremove_25398',['xil_i2c_remove',['../xilinx_2i2c__extra_8h.html#a55cfe312fd8e70a71f9cad8226ae3309',1,'xil_i2c_remove(struct i2c_desc *desc):&#160;xilinx_i2c.c'],['../xilinx__i2c_8c.html#a55cfe312fd8e70a71f9cad8226ae3309',1,'xil_i2c_remove(struct i2c_desc *desc):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fwrite_25399',['xil_i2c_write',['../xilinx_2i2c__extra_8h.html#a9086a9c55caafa451e6b39eb866d0f01',1,'xil_i2c_write(struct i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c'],['../xilinx__i2c_8c.html#a9086a9c55caafa451e6b39eb866d0f01',1,'xil_i2c_write(struct i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c']]],
  ['xil_5firq_5fctrl_5finit_25400',['xil_irq_ctrl_init',['../xilinx__irq_8c.html#a4f9a7846fdd52c39c050e0783569343a',1,'xilinx_irq.c']]],
  ['xil_5firq_5fctrl_5fremove_25401',['xil_irq_ctrl_remove',['../xilinx__irq_8c.html#a74d61b8987cc9c69548dcdb9a73d1399',1,'xilinx_irq.c']]],
  ['xil_5firq_5fdisable_25402',['xil_irq_disable',['../xilinx__irq_8c.html#a2b779adc8b4410eb01771f07b98e40cb',1,'xilinx_irq.c']]],
  ['xil_5firq_5fenable_25403',['xil_irq_enable',['../xilinx__irq_8c.html#a1abdf5071ca5362f893b85ca8dbc085b',1,'xilinx_irq.c']]],
  ['xil_5firq_5fglobal_5fdisable_25404',['xil_irq_global_disable',['../xilinx__irq_8c.html#a1166954340584b0ea2c937a092bed001',1,'xilinx_irq.c']]],
  ['xil_5firq_5fglobal_5fenable_25405',['xil_irq_global_enable',['../xilinx__irq_8c.html#a5c0bdc2e380c04d401e79ed1ad6df8f2',1,'xilinx_irq.c']]],
  ['xil_5firq_5fregister_5fcallback_25406',['xil_irq_register_callback',['../xilinx__irq_8c.html#ae310f1142fb3a6d4c70097e42cee0e2a',1,'xilinx_irq.c']]],
  ['xil_5firq_5ftrigger_5flevel_5fset_25407',['xil_irq_trigger_level_set',['../xilinx__irq_8c.html#a1de09ca5e6f329a280fbfc4048998448',1,'xilinx_irq.c']]],
  ['xil_5firq_5funregister_25408',['xil_irq_unregister',['../xilinx__irq_8c.html#a5fc3c59528fc957e1faece0f2eb88e0c',1,'xilinx_irq.c']]],
  ['xil_5fspi_5finit_25409',['xil_spi_init',['../xilinx__spi_8c.html#a4b0b4d7db7e942c52e52176e937154cb',1,'xilinx_spi.c']]],
  ['xil_5fspi_5fremove_25410',['xil_spi_remove',['../xilinx__spi_8c.html#a094b47344d5ce46bcb6f62d2902c85a2',1,'xilinx_spi.c']]],
  ['xil_5fspi_5fwrite_5fand_5fread_25411',['xil_spi_write_and_read',['../xilinx__spi_8c.html#a8354efa048ae88a6983dcc0a7dac8644',1,'xilinx_spi.c']]],
  ['xilinx_5fxcvr_5fcalc_5fcpll_5fconfig_25412',['xilinx_xcvr_calc_cpll_config',['../xilinx__transceiver_8c.html#aed8b3fbd43c5f9200d529a4a24966157',1,'xilinx_xcvr_calc_cpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_cpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a770bf68344844b03a7fcee81799786ca',1,'xilinx_xcvr_calc_cpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, uint32_t lane_rate_khz, struct xilinx_xcvr_cpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcalc_5fqpll_5fconfig_25413',['xilinx_xcvr_calc_qpll_config',['../xilinx__transceiver_8c.html#a0b755df35721698bd54acb2ddab7fd0a',1,'xilinx_xcvr_calc_qpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_qpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a0b755df35721698bd54acb2ddab7fd0a',1,'xilinx_xcvr_calc_qpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_qpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcheck_5flane_5frate_25414',['xilinx_xcvr_check_lane_rate',['../xilinx__transceiver_8c.html#a20f1f916345eedf67205dce5dc306ac4',1,'xilinx_xcvr_check_lane_rate(struct xilinx_xcvr *xcvr, uint32_t lane_rate_khz):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a20f1f916345eedf67205dce5dc306ac4',1,'xilinx_xcvr_check_lane_rate(struct xilinx_xcvr *xcvr, uint32_t lane_rate_khz):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fconfigure_5fcdr_25415',['xilinx_xcvr_configure_cdr',['../xilinx__transceiver_8c.html#a9a5d62ebbe8546527169880c6262352a',1,'xilinx_xcvr_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a9a5d62ebbe8546527169880c6262352a',1,'xilinx_xcvr_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fconfigure_5flpm_5fdfe_5fmode_25416',['xilinx_xcvr_configure_lpm_dfe_mode',['../xilinx__transceiver_8c.html#a50ec6cb8f33b09d5ef90bdf91849e3fc',1,'xilinx_xcvr_configure_lpm_dfe_mode(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool lpm):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a50ec6cb8f33b09d5ef90bdf91849e3fc',1,'xilinx_xcvr_configure_lpm_dfe_mode(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool lpm):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fcalc_5flane_5frate_25417',['xilinx_xcvr_cpll_calc_lane_rate',['../xilinx__transceiver_8c.html#a673a2f3946ce33ac1bc3d7e007081e09',1,'xilinx_xcvr_cpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, const struct xilinx_xcvr_cpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a673a2f3946ce33ac1bc3d7e007081e09',1,'xilinx_xcvr_cpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, const struct xilinx_xcvr_cpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fread_5fconfig_25418',['xilinx_xcvr_cpll_read_config',['../xilinx__transceiver_8c.html#ad33a09e089ee3ac7ff6587a3334c99d8',1,'xilinx_xcvr_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ad33a09e089ee3ac7ff6587a3334c99d8',1,'xilinx_xcvr_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fwrite_5fconfig_25419',['xilinx_xcvr_cpll_write_config',['../xilinx__transceiver_8c.html#a4f683fe90cc55bb699b295dc29b94b0b',1,'xilinx_xcvr_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a4f683fe90cc55bb699b295dc29b94b0b',1,'xilinx_xcvr_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fdrp_5fread_25420',['xilinx_xcvr_drp_read',['../xilinx__transceiver_8c.html#a82f18758019cd7b06aad5c239c09b702',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fdrp_5fupdate_25421',['xilinx_xcvr_drp_update',['../xilinx__transceiver_8c.html#a9dbd565733d7be094b39fb53e7725085',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fdrp_5fwrite_25422',['xilinx_xcvr_drp_write',['../xilinx__transceiver_8c.html#a6eab1e8073c5ec4d79871b79da02a7dc',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fcpll_5fread_5fconfig_25423',['xilinx_xcvr_gth34_cpll_read_config',['../xilinx__transceiver_8c.html#acbda9330b85a289ff3a40f5b6ebca3ad',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fcpll_5fwrite_5fconfig_25424',['xilinx_xcvr_gth34_cpll_write_config',['../xilinx__transceiver_8c.html#a4c40ba4dfc484002aeefc5182408d4a3',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fqpll_5fread_5fconfig_25425',['xilinx_xcvr_gth34_qpll_read_config',['../xilinx__transceiver_8c.html#a402694d3a2198a875bb5dd0c22297381',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fqpll_5fwrite_5fconfig_25426',['xilinx_xcvr_gth34_qpll_write_config',['../xilinx__transceiver_8c.html#aa2841c40ec60c8130ba7862f2dde96cc',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fread_5fout_5fdiv_25427',['xilinx_xcvr_gth34_read_out_div',['../xilinx__transceiver_8c.html#a6298d518c42500679df2564f27779052',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fwrite_5fout_5fdiv_25428',['xilinx_xcvr_gth34_write_out_div',['../xilinx__transceiver_8c.html#a36219da7f336451c952c9c720c6974ca',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth3_5fconfigure_5fcdr_25429',['xilinx_xcvr_gth3_configure_cdr',['../xilinx__transceiver_8c.html#ae45741cb20417381bfa5cd96852644d4',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fconfigure_5fcdr_25430',['xilinx_xcvr_gtx2_configure_cdr',['../xilinx__transceiver_8c.html#a9b2496da15c12a882d7c1deab09a0f25',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fcpll_5fread_5fconfig_25431',['xilinx_xcvr_gtx2_cpll_read_config',['../xilinx__transceiver_8c.html#ae73a78120bcc4fd027b20088260b722b',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fcpll_5fwrite_5fconfig_25432',['xilinx_xcvr_gtx2_cpll_write_config',['../xilinx__transceiver_8c.html#a98b5bcfd4d381755e03e0cea23c6efe5',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fqpll_5fread_5fconfig_25433',['xilinx_xcvr_gtx2_qpll_read_config',['../xilinx__transceiver_8c.html#a7b6684578d1988652e0fb40bda15d2e7',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fqpll_5fwrite_5fconfig_25434',['xilinx_xcvr_gtx2_qpll_write_config',['../xilinx__transceiver_8c.html#a31ae35e91a6eaf9849253343edfa5722',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fread_5fout_5fdiv_25435',['xilinx_xcvr_gtx2_read_out_div',['../xilinx__transceiver_8c.html#aa2a0f62a4dfa008fab34301f7bb4442d',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fwrite_5fout_5fdiv_25436',['xilinx_xcvr_gtx2_write_out_div',['../xilinx__transceiver_8c.html#a6c083e0c5f460c34abcbbb3edb04fc6a',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fout_5fdiv_5fto_5fval_25437',['xilinx_xcvr_out_div_to_val',['../xilinx__transceiver_8c.html#ac5ce552546dd1226e27d97bd5501d409',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fcalc_5flane_5frate_25438',['xilinx_xcvr_qpll_calc_lane_rate',['../xilinx__transceiver_8c.html#aeaf50da47cfe823bbf1d0c5264a27d05',1,'xilinx_xcvr_qpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, const struct xilinx_xcvr_qpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a3b5f43b9b7efa421a73d40f5044c26ff',1,'xilinx_xcvr_qpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_qpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fread_5fconfig_25439',['xilinx_xcvr_qpll_read_config',['../xilinx__transceiver_8c.html#a2b1d8da92d1066394fa839f71d351a50',1,'xilinx_xcvr_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a2b1d8da92d1066394fa839f71d351a50',1,'xilinx_xcvr_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fwrite_5fconfig_25440',['xilinx_xcvr_qpll_write_config',['../xilinx__transceiver_8c.html#ab915c53bdeadcde498f5cbea6769e404',1,'xilinx_xcvr_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ab915c53bdeadcde498f5cbea6769e404',1,'xilinx_xcvr_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fread_25441',['xilinx_xcvr_read',['../xilinx__transceiver_8c.html#a01248cb44114bcefc221bef453d8be94',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fread_5fout_5fdiv_25442',['xilinx_xcvr_read_out_div',['../xilinx__transceiver_8c.html#af358f498a3af4840dc8ddfd5ea42b34d',1,'xilinx_xcvr_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#af358f498a3af4840dc8ddfd5ea42b34d',1,'xilinx_xcvr_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_25443',['xilinx_xcvr_write',['../xilinx__transceiver_8c.html#a285fabea223e97dddb68530630e48b0d',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5fout_5fdiv_25444',['xilinx_xcvr_write_out_div',['../xilinx__transceiver_8c.html#a61d904b042059857b4242ae0e87c7361',1,'xilinx_xcvr_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a61d904b042059857b4242ae0e87c7361',1,'xilinx_xcvr_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5frx_5fclk25_5fdiv_25445',['xilinx_xcvr_write_rx_clk25_div',['../xilinx__transceiver_8c.html#a3acecd1b0bbf61ad3815cff76c028c7a',1,'xilinx_xcvr_write_rx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a3acecd1b0bbf61ad3815cff76c028c7a',1,'xilinx_xcvr_write_rx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5ftx_5fclk25_5fdiv_25446',['xilinx_xcvr_write_tx_clk25_div',['../xilinx__transceiver_8c.html#ad0fb968d2fc2c25694d8fbbab5a7779e',1,'xilinx_xcvr_write_tx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ad0fb968d2fc2c25694d8fbbab5a7779e',1,'xilinx_xcvr_write_tx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c']]]
];
