-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity forward_generic_tanh_float_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    t_in : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of forward_generic_tanh_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_40000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_const_lv32_41B00000 : STD_LOGIC_VECTOR (31 downto 0) := "01000001101100000000000000000000";
    constant ap_const_lv64_BFF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_48 : STD_LOGIC_VECTOR (7 downto 0) := "01001000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_60 : STD_LOGIC_VECTOR (7 downto 0) := "01100000";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

attribute shreg_extract : string;
    signal expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal expx_reg_58_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal expx_reg_58_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal expx_reg_58_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_130_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln36_reg_412 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred44_state37 : BOOLEAN;
    signal ap_predicate_pred53_state37 : BOOLEAN;
    signal din_sign_reg_387 : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_sign_reg_387_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal din_exp_fu_170_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal din_exp_reg_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_fu_182_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal t_reg_397 : STD_LOGIC_VECTOR (30 downto 0);
    signal abst_in_fu_190_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal abst_in_reg_402 : STD_LOGIC_VECTOR (31 downto 0);
    signal abst_in_reg_402_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal abst_in_reg_402_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal abst_in_reg_402_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln36_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_412_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_416_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_425_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_fu_236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_429 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_434_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_439_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_443_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_101_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_reg_453 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_fu_275_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_reg_458 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln9_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_465_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_469_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_139_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xd_reg_473 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_126_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal resultf_reg_478 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_exp_generic_double_s_fu_90_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_reg_483 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp108 : BOOLEAN;
    signal grp_fu_147_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_i_reg_488 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_114_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add2_reg_493 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln66_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_reg_498 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln66_fu_323_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln66_reg_503 : STD_LOGIC_VECTOR (30 downto 0);
    signal bitcast_ln66_1_fu_333_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_exp_generic_double_s_fu_90_ap_ce : STD_LOGIC;
    signal ap_predicate_op98_call_state8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp98 : BOOLEAN;
    signal grp_fu_135_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred614_state24 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_expx_reg_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter27_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter28_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter29_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter30_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter31_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter32_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter33_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter34_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter35_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter36_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter37_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter38_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter39_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter40_resultf_3_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred731_state38 : BOOLEAN;
    signal grp_fu_120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred744_state41 : BOOLEAN;
    signal select_ln38_fu_338_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_ignoreCallOp98 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_106_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_130_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred800_state29 : BOOLEAN;
    signal ap_predicate_pred805_state29 : BOOLEAN;
    signal data_fu_158_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln313_fu_186_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal din_sig_fu_178_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln46_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_226_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln51_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_fu_263_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_106_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_110_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_1_fu_282_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_1_fu_285_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln66_fu_305_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_sel_fu_309_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln_fu_327_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln83_fu_346_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_sel1_fu_350_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln83_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_fu_364_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln1_fu_368_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln83_1_fu_376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal t_in_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_767 : BOOLEAN;
    signal ap_condition_668 : BOOLEAN;
    signal ap_condition_673 : BOOLEAN;
    signal ap_condition_721 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component forward_exp_generic_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component forward_fadd_32ns_32ns_32_4_full_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component forward_fsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component forward_fmul_32ns_32ns_32_3_max_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component forward_fdiv_32ns_32ns_32_9_no_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component forward_fptrunc_64ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component forward_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component forward_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component forward_dadd_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_exp_generic_double_s_fu_90 : component forward_exp_generic_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x => xd_reg_473,
        ap_return => grp_exp_generic_double_s_fu_90_ap_return,
        ap_ce => grp_exp_generic_double_s_fu_90_ap_ce);

    fadd_32ns_32ns_32_4_full_dsp_1_x_U252 : component forward_fadd_32ns_32ns_32_4_full_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => abst_in_fu_190_p1,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_101_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U253 : component forward_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_106_p0,
        din1 => abst_in_reg_402,
        ce => ap_const_logic_1,
        dout => grp_fu_106_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_x_U254 : component forward_fadd_32ns_32ns_32_4_full_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => abst_in_reg_402,
        din1 => abst_in_reg_402,
        ce => ap_const_logic_1,
        dout => grp_fu_110_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_x_U255 : component forward_fadd_32ns_32ns_32_4_full_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => expx_reg_58,
        din1 => ap_const_lv32_40000000,
        ce => ap_const_logic_1,
        dout => grp_fu_114_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U256 : component forward_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => reg_152,
        ce => ap_const_logic_1,
        dout => grp_fu_120_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_x_U257 : component forward_fmul_32ns_32ns_32_3_max_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => abst_in_reg_402_pp0_iter3_reg,
        din1 => add_reg_453,
        ce => ap_const_logic_1,
        dout => grp_fu_126_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_x_U258 : component forward_fdiv_32ns_32ns_32_9_no_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_130_p0,
        din1 => add2_reg_493,
        ce => ap_const_logic_1,
        dout => grp_fu_130_p2);

    fptrunc_64ns_32_2_no_dsp_1_U259 : component forward_fptrunc_64ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sub_i_reg_488,
        ce => ap_const_logic_1,
        dout => grp_fu_135_p1);

    fpext_32ns_64_2_no_dsp_1_U260 : component forward_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_3_reg_458,
        ce => ap_const_logic_1,
        dout => grp_fu_139_p1);

    fcmp_32ns_32ns_1_2_no_dsp_1_U261 : component forward_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => abst_in_fu_190_p1,
        din1 => ap_const_lv32_41B00000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_142_p2);

    dadd_64ns_64ns_64_5_full_dsp_1_U262 : component forward_dadd_64ns_64ns_64_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_5_reg_483,
        din1 => ap_const_lv64_BFF0000000000000,
        ce => ap_const_logic_1,
        dout => grp_fu_147_p2);





    ap_phi_reg_pp0_iter2_resultf_3_reg_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_767)) then 
                    ap_phi_reg_pp0_iter2_resultf_3_reg_72 <= ap_const_lv32_3F800000;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_resultf_3_reg_72 <= ap_phi_reg_pp0_iter1_resultf_3_reg_72;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter38_resultf_3_reg_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_predicate_pred731_state38 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter38_resultf_3_reg_72 <= reg_152;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter38_resultf_3_reg_72 <= ap_phi_reg_pp0_iter37_resultf_3_reg_72;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_expx_reg_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_673)) then 
                    ap_phi_reg_pp0_iter6_expx_reg_58 <= x_3_reg_458;
                elsif ((ap_const_boolean_1 = ap_condition_668)) then 
                    ap_phi_reg_pp0_iter6_expx_reg_58 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_expx_reg_58 <= ap_phi_reg_pp0_iter5_expx_reg_58;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_resultf_3_reg_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_721)) then 
                    ap_phi_reg_pp0_iter8_resultf_3_reg_72 <= resultf_reg_478;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter8_resultf_3_reg_72 <= ap_phi_reg_pp0_iter7_resultf_3_reg_72;
                end if;
            end if; 
        end if;
    end process;

    expx_reg_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_predicate_pred614_state24 = ap_const_boolean_1)) then 
                    expx_reg_58 <= grp_fu_135_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    expx_reg_58 <= ap_phi_reg_pp0_iter23_expx_reg_58;
                end if;
            end if; 
        end if;
    end process;

    resultf_3_reg_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((icmp_ln36_reg_412_pp0_iter39_reg = ap_const_lv1_1)) then 
                    resultf_3_reg_72 <= select_ln38_fu_338_p3;
                elsif ((ap_predicate_pred744_state41 = ap_const_boolean_1)) then 
                    resultf_3_reg_72 <= grp_fu_120_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    resultf_3_reg_72 <= ap_phi_reg_pp0_iter40_resultf_3_reg_72;
                end if;
            end if; 
        end if;
    end process;

    t_in_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            t_in_int_reg <= t_in;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    abst_in_reg_402(30 downto 0) <= abst_in_fu_190_p1(30 downto 0);
                    abst_in_reg_402_pp0_iter1_reg(30 downto 0) <= abst_in_reg_402(30 downto 0);
                    abst_in_reg_402_pp0_iter2_reg(30 downto 0) <= abst_in_reg_402_pp0_iter1_reg(30 downto 0);
                    abst_in_reg_402_pp0_iter3_reg(30 downto 0) <= abst_in_reg_402_pp0_iter2_reg(30 downto 0);
                add2_reg_493 <= grp_fu_114_p2;
                add_reg_453 <= grp_fu_101_p2;
                and_ln46_reg_425 <= and_ln46_fu_220_p2;
                and_ln46_reg_425_pp0_iter10_reg <= and_ln46_reg_425_pp0_iter9_reg;
                and_ln46_reg_425_pp0_iter11_reg <= and_ln46_reg_425_pp0_iter10_reg;
                and_ln46_reg_425_pp0_iter12_reg <= and_ln46_reg_425_pp0_iter11_reg;
                and_ln46_reg_425_pp0_iter13_reg <= and_ln46_reg_425_pp0_iter12_reg;
                and_ln46_reg_425_pp0_iter14_reg <= and_ln46_reg_425_pp0_iter13_reg;
                and_ln46_reg_425_pp0_iter15_reg <= and_ln46_reg_425_pp0_iter14_reg;
                and_ln46_reg_425_pp0_iter16_reg <= and_ln46_reg_425_pp0_iter15_reg;
                and_ln46_reg_425_pp0_iter17_reg <= and_ln46_reg_425_pp0_iter16_reg;
                and_ln46_reg_425_pp0_iter18_reg <= and_ln46_reg_425_pp0_iter17_reg;
                and_ln46_reg_425_pp0_iter19_reg <= and_ln46_reg_425_pp0_iter18_reg;
                and_ln46_reg_425_pp0_iter1_reg <= and_ln46_reg_425;
                and_ln46_reg_425_pp0_iter20_reg <= and_ln46_reg_425_pp0_iter19_reg;
                and_ln46_reg_425_pp0_iter21_reg <= and_ln46_reg_425_pp0_iter20_reg;
                and_ln46_reg_425_pp0_iter22_reg <= and_ln46_reg_425_pp0_iter21_reg;
                and_ln46_reg_425_pp0_iter23_reg <= and_ln46_reg_425_pp0_iter22_reg;
                and_ln46_reg_425_pp0_iter24_reg <= and_ln46_reg_425_pp0_iter23_reg;
                and_ln46_reg_425_pp0_iter25_reg <= and_ln46_reg_425_pp0_iter24_reg;
                and_ln46_reg_425_pp0_iter26_reg <= and_ln46_reg_425_pp0_iter25_reg;
                and_ln46_reg_425_pp0_iter27_reg <= and_ln46_reg_425_pp0_iter26_reg;
                and_ln46_reg_425_pp0_iter28_reg <= and_ln46_reg_425_pp0_iter27_reg;
                and_ln46_reg_425_pp0_iter29_reg <= and_ln46_reg_425_pp0_iter28_reg;
                and_ln46_reg_425_pp0_iter2_reg <= and_ln46_reg_425_pp0_iter1_reg;
                and_ln46_reg_425_pp0_iter30_reg <= and_ln46_reg_425_pp0_iter29_reg;
                and_ln46_reg_425_pp0_iter31_reg <= and_ln46_reg_425_pp0_iter30_reg;
                and_ln46_reg_425_pp0_iter32_reg <= and_ln46_reg_425_pp0_iter31_reg;
                and_ln46_reg_425_pp0_iter33_reg <= and_ln46_reg_425_pp0_iter32_reg;
                and_ln46_reg_425_pp0_iter34_reg <= and_ln46_reg_425_pp0_iter33_reg;
                and_ln46_reg_425_pp0_iter35_reg <= and_ln46_reg_425_pp0_iter34_reg;
                and_ln46_reg_425_pp0_iter36_reg <= and_ln46_reg_425_pp0_iter35_reg;
                and_ln46_reg_425_pp0_iter37_reg <= and_ln46_reg_425_pp0_iter36_reg;
                and_ln46_reg_425_pp0_iter38_reg <= and_ln46_reg_425_pp0_iter37_reg;
                and_ln46_reg_425_pp0_iter3_reg <= and_ln46_reg_425_pp0_iter2_reg;
                and_ln46_reg_425_pp0_iter4_reg <= and_ln46_reg_425_pp0_iter3_reg;
                and_ln46_reg_425_pp0_iter5_reg <= and_ln46_reg_425_pp0_iter4_reg;
                and_ln46_reg_425_pp0_iter6_reg <= and_ln46_reg_425_pp0_iter5_reg;
                and_ln46_reg_425_pp0_iter7_reg <= and_ln46_reg_425_pp0_iter6_reg;
                and_ln46_reg_425_pp0_iter8_reg <= and_ln46_reg_425_pp0_iter7_reg;
                and_ln46_reg_425_pp0_iter9_reg <= and_ln46_reg_425_pp0_iter8_reg;
                and_ln51_reg_439 <= and_ln51_fu_252_p2;
                and_ln51_reg_439_pp0_iter10_reg <= and_ln51_reg_439_pp0_iter9_reg;
                and_ln51_reg_439_pp0_iter11_reg <= and_ln51_reg_439_pp0_iter10_reg;
                and_ln51_reg_439_pp0_iter12_reg <= and_ln51_reg_439_pp0_iter11_reg;
                and_ln51_reg_439_pp0_iter13_reg <= and_ln51_reg_439_pp0_iter12_reg;
                and_ln51_reg_439_pp0_iter14_reg <= and_ln51_reg_439_pp0_iter13_reg;
                and_ln51_reg_439_pp0_iter15_reg <= and_ln51_reg_439_pp0_iter14_reg;
                and_ln51_reg_439_pp0_iter16_reg <= and_ln51_reg_439_pp0_iter15_reg;
                and_ln51_reg_439_pp0_iter17_reg <= and_ln51_reg_439_pp0_iter16_reg;
                and_ln51_reg_439_pp0_iter18_reg <= and_ln51_reg_439_pp0_iter17_reg;
                and_ln51_reg_439_pp0_iter19_reg <= and_ln51_reg_439_pp0_iter18_reg;
                and_ln51_reg_439_pp0_iter20_reg <= and_ln51_reg_439_pp0_iter19_reg;
                and_ln51_reg_439_pp0_iter21_reg <= and_ln51_reg_439_pp0_iter20_reg;
                and_ln51_reg_439_pp0_iter22_reg <= and_ln51_reg_439_pp0_iter21_reg;
                and_ln51_reg_439_pp0_iter23_reg <= and_ln51_reg_439_pp0_iter22_reg;
                and_ln51_reg_439_pp0_iter24_reg <= and_ln51_reg_439_pp0_iter23_reg;
                and_ln51_reg_439_pp0_iter25_reg <= and_ln51_reg_439_pp0_iter24_reg;
                and_ln51_reg_439_pp0_iter26_reg <= and_ln51_reg_439_pp0_iter25_reg;
                and_ln51_reg_439_pp0_iter27_reg <= and_ln51_reg_439_pp0_iter26_reg;
                and_ln51_reg_439_pp0_iter28_reg <= and_ln51_reg_439_pp0_iter27_reg;
                and_ln51_reg_439_pp0_iter29_reg <= and_ln51_reg_439_pp0_iter28_reg;
                and_ln51_reg_439_pp0_iter2_reg <= and_ln51_reg_439;
                and_ln51_reg_439_pp0_iter30_reg <= and_ln51_reg_439_pp0_iter29_reg;
                and_ln51_reg_439_pp0_iter31_reg <= and_ln51_reg_439_pp0_iter30_reg;
                and_ln51_reg_439_pp0_iter32_reg <= and_ln51_reg_439_pp0_iter31_reg;
                and_ln51_reg_439_pp0_iter33_reg <= and_ln51_reg_439_pp0_iter32_reg;
                and_ln51_reg_439_pp0_iter34_reg <= and_ln51_reg_439_pp0_iter33_reg;
                and_ln51_reg_439_pp0_iter35_reg <= and_ln51_reg_439_pp0_iter34_reg;
                and_ln51_reg_439_pp0_iter36_reg <= and_ln51_reg_439_pp0_iter35_reg;
                and_ln51_reg_439_pp0_iter37_reg <= and_ln51_reg_439_pp0_iter36_reg;
                and_ln51_reg_439_pp0_iter38_reg <= and_ln51_reg_439_pp0_iter37_reg;
                and_ln51_reg_439_pp0_iter3_reg <= and_ln51_reg_439_pp0_iter2_reg;
                and_ln51_reg_439_pp0_iter4_reg <= and_ln51_reg_439_pp0_iter3_reg;
                and_ln51_reg_439_pp0_iter5_reg <= and_ln51_reg_439_pp0_iter4_reg;
                and_ln51_reg_439_pp0_iter6_reg <= and_ln51_reg_439_pp0_iter5_reg;
                and_ln51_reg_439_pp0_iter7_reg <= and_ln51_reg_439_pp0_iter6_reg;
                and_ln51_reg_439_pp0_iter8_reg <= and_ln51_reg_439_pp0_iter7_reg;
                and_ln51_reg_439_pp0_iter9_reg <= and_ln51_reg_439_pp0_iter8_reg;
                ap_phi_reg_pp0_iter10_expx_reg_58 <= ap_phi_reg_pp0_iter9_expx_reg_58;
                ap_phi_reg_pp0_iter10_resultf_3_reg_72 <= ap_phi_reg_pp0_iter9_resultf_3_reg_72;
                ap_phi_reg_pp0_iter11_expx_reg_58 <= ap_phi_reg_pp0_iter10_expx_reg_58;
                ap_phi_reg_pp0_iter11_resultf_3_reg_72 <= ap_phi_reg_pp0_iter10_resultf_3_reg_72;
                ap_phi_reg_pp0_iter12_expx_reg_58 <= ap_phi_reg_pp0_iter11_expx_reg_58;
                ap_phi_reg_pp0_iter12_resultf_3_reg_72 <= ap_phi_reg_pp0_iter11_resultf_3_reg_72;
                ap_phi_reg_pp0_iter13_expx_reg_58 <= ap_phi_reg_pp0_iter12_expx_reg_58;
                ap_phi_reg_pp0_iter13_resultf_3_reg_72 <= ap_phi_reg_pp0_iter12_resultf_3_reg_72;
                ap_phi_reg_pp0_iter14_expx_reg_58 <= ap_phi_reg_pp0_iter13_expx_reg_58;
                ap_phi_reg_pp0_iter14_resultf_3_reg_72 <= ap_phi_reg_pp0_iter13_resultf_3_reg_72;
                ap_phi_reg_pp0_iter15_expx_reg_58 <= ap_phi_reg_pp0_iter14_expx_reg_58;
                ap_phi_reg_pp0_iter15_resultf_3_reg_72 <= ap_phi_reg_pp0_iter14_resultf_3_reg_72;
                ap_phi_reg_pp0_iter16_expx_reg_58 <= ap_phi_reg_pp0_iter15_expx_reg_58;
                ap_phi_reg_pp0_iter16_resultf_3_reg_72 <= ap_phi_reg_pp0_iter15_resultf_3_reg_72;
                ap_phi_reg_pp0_iter17_expx_reg_58 <= ap_phi_reg_pp0_iter16_expx_reg_58;
                ap_phi_reg_pp0_iter17_resultf_3_reg_72 <= ap_phi_reg_pp0_iter16_resultf_3_reg_72;
                ap_phi_reg_pp0_iter18_expx_reg_58 <= ap_phi_reg_pp0_iter17_expx_reg_58;
                ap_phi_reg_pp0_iter18_resultf_3_reg_72 <= ap_phi_reg_pp0_iter17_resultf_3_reg_72;
                ap_phi_reg_pp0_iter19_expx_reg_58 <= ap_phi_reg_pp0_iter18_expx_reg_58;
                ap_phi_reg_pp0_iter19_resultf_3_reg_72 <= ap_phi_reg_pp0_iter18_resultf_3_reg_72;
                ap_phi_reg_pp0_iter1_expx_reg_58 <= ap_phi_reg_pp0_iter0_expx_reg_58;
                ap_phi_reg_pp0_iter1_resultf_3_reg_72 <= ap_phi_reg_pp0_iter0_resultf_3_reg_72;
                ap_phi_reg_pp0_iter20_expx_reg_58 <= ap_phi_reg_pp0_iter19_expx_reg_58;
                ap_phi_reg_pp0_iter20_resultf_3_reg_72 <= ap_phi_reg_pp0_iter19_resultf_3_reg_72;
                ap_phi_reg_pp0_iter21_expx_reg_58 <= ap_phi_reg_pp0_iter20_expx_reg_58;
                ap_phi_reg_pp0_iter21_resultf_3_reg_72 <= ap_phi_reg_pp0_iter20_resultf_3_reg_72;
                ap_phi_reg_pp0_iter22_expx_reg_58 <= ap_phi_reg_pp0_iter21_expx_reg_58;
                ap_phi_reg_pp0_iter22_resultf_3_reg_72 <= ap_phi_reg_pp0_iter21_resultf_3_reg_72;
                ap_phi_reg_pp0_iter23_expx_reg_58 <= ap_phi_reg_pp0_iter22_expx_reg_58;
                ap_phi_reg_pp0_iter23_resultf_3_reg_72 <= ap_phi_reg_pp0_iter22_resultf_3_reg_72;
                ap_phi_reg_pp0_iter24_resultf_3_reg_72 <= ap_phi_reg_pp0_iter23_resultf_3_reg_72;
                ap_phi_reg_pp0_iter25_resultf_3_reg_72 <= ap_phi_reg_pp0_iter24_resultf_3_reg_72;
                ap_phi_reg_pp0_iter26_resultf_3_reg_72 <= ap_phi_reg_pp0_iter25_resultf_3_reg_72;
                ap_phi_reg_pp0_iter27_resultf_3_reg_72 <= ap_phi_reg_pp0_iter26_resultf_3_reg_72;
                ap_phi_reg_pp0_iter28_resultf_3_reg_72 <= ap_phi_reg_pp0_iter27_resultf_3_reg_72;
                ap_phi_reg_pp0_iter29_resultf_3_reg_72 <= ap_phi_reg_pp0_iter28_resultf_3_reg_72;
                ap_phi_reg_pp0_iter2_expx_reg_58 <= ap_phi_reg_pp0_iter1_expx_reg_58;
                ap_phi_reg_pp0_iter30_resultf_3_reg_72 <= ap_phi_reg_pp0_iter29_resultf_3_reg_72;
                ap_phi_reg_pp0_iter31_resultf_3_reg_72 <= ap_phi_reg_pp0_iter30_resultf_3_reg_72;
                ap_phi_reg_pp0_iter32_resultf_3_reg_72 <= ap_phi_reg_pp0_iter31_resultf_3_reg_72;
                ap_phi_reg_pp0_iter33_resultf_3_reg_72 <= ap_phi_reg_pp0_iter32_resultf_3_reg_72;
                ap_phi_reg_pp0_iter34_resultf_3_reg_72 <= ap_phi_reg_pp0_iter33_resultf_3_reg_72;
                ap_phi_reg_pp0_iter35_resultf_3_reg_72 <= ap_phi_reg_pp0_iter34_resultf_3_reg_72;
                ap_phi_reg_pp0_iter36_resultf_3_reg_72 <= ap_phi_reg_pp0_iter35_resultf_3_reg_72;
                ap_phi_reg_pp0_iter37_resultf_3_reg_72 <= ap_phi_reg_pp0_iter36_resultf_3_reg_72;
                ap_phi_reg_pp0_iter39_resultf_3_reg_72 <= ap_phi_reg_pp0_iter38_resultf_3_reg_72;
                ap_phi_reg_pp0_iter3_expx_reg_58 <= ap_phi_reg_pp0_iter2_expx_reg_58;
                ap_phi_reg_pp0_iter3_resultf_3_reg_72 <= ap_phi_reg_pp0_iter2_resultf_3_reg_72;
                ap_phi_reg_pp0_iter40_resultf_3_reg_72 <= ap_phi_reg_pp0_iter39_resultf_3_reg_72;
                ap_phi_reg_pp0_iter4_expx_reg_58 <= ap_phi_reg_pp0_iter3_expx_reg_58;
                ap_phi_reg_pp0_iter4_resultf_3_reg_72 <= ap_phi_reg_pp0_iter3_resultf_3_reg_72;
                ap_phi_reg_pp0_iter5_expx_reg_58 <= ap_phi_reg_pp0_iter4_expx_reg_58;
                ap_phi_reg_pp0_iter5_resultf_3_reg_72 <= ap_phi_reg_pp0_iter4_resultf_3_reg_72;
                ap_phi_reg_pp0_iter6_resultf_3_reg_72 <= ap_phi_reg_pp0_iter5_resultf_3_reg_72;
                ap_phi_reg_pp0_iter7_expx_reg_58 <= ap_phi_reg_pp0_iter6_expx_reg_58;
                ap_phi_reg_pp0_iter7_resultf_3_reg_72 <= ap_phi_reg_pp0_iter6_resultf_3_reg_72;
                ap_phi_reg_pp0_iter8_expx_reg_58 <= ap_phi_reg_pp0_iter7_expx_reg_58;
                ap_phi_reg_pp0_iter9_expx_reg_58 <= ap_phi_reg_pp0_iter8_expx_reg_58;
                ap_phi_reg_pp0_iter9_resultf_3_reg_72 <= ap_phi_reg_pp0_iter8_resultf_3_reg_72;
                    ap_predicate_pred44_state37 <= ((icmp_ln54_reg_443_pp0_iter34_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln51_reg_439_pp0_iter34_reg) and (icmp_ln45_reg_416_pp0_iter34_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln46_reg_425_pp0_iter34_reg) and (icmp_ln36_reg_412_pp0_iter34_reg = ap_const_lv1_0));
                    ap_predicate_pred53_state37 <= ((icmp_ln54_reg_443_pp0_iter34_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln51_reg_439_pp0_iter34_reg) and (icmp_ln45_reg_416_pp0_iter34_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln46_reg_425_pp0_iter34_reg) and (icmp_ln36_reg_412_pp0_iter34_reg = ap_const_lv1_0));
                    ap_predicate_pred614_state24 <= ((icmp_ln10_reg_469_pp0_iter21_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln51_reg_439_pp0_iter21_reg) and (icmp_ln9_reg_465_pp0_iter21_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln46_reg_425_pp0_iter21_reg) and (icmp_ln45_reg_416_pp0_iter21_reg = ap_const_lv1_0) and (icmp_ln36_reg_412_pp0_iter21_reg = ap_const_lv1_0));
                    ap_predicate_pred731_state38 <= ((ap_const_lv1_1 = and_ln51_reg_439_pp0_iter35_reg) and (icmp_ln54_reg_443_pp0_iter35_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_reg_425_pp0_iter35_reg) and (icmp_ln45_reg_416_pp0_iter35_reg = ap_const_lv1_0) and (icmp_ln36_reg_412_pp0_iter35_reg = ap_const_lv1_0));
                    ap_predicate_pred744_state41 <= ((ap_const_lv1_1 = and_ln51_reg_439_pp0_iter38_reg) and (icmp_ln54_reg_443_pp0_iter38_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln46_reg_425_pp0_iter38_reg) and (icmp_ln45_reg_416_pp0_iter38_reg = ap_const_lv1_0) and (icmp_ln36_reg_412_pp0_iter38_reg = ap_const_lv1_0));
                    ap_predicate_pred800_state29 <= ((ap_const_lv1_1 = and_ln51_reg_439_pp0_iter26_reg) and (icmp_ln54_reg_443_pp0_iter26_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln46_reg_425_pp0_iter26_reg) and (icmp_ln45_reg_416_pp0_iter26_reg = ap_const_lv1_0) and (icmp_ln36_reg_412_pp0_iter26_reg = ap_const_lv1_0));
                    ap_predicate_pred805_state29 <= ((ap_const_lv1_1 = and_ln51_reg_439_pp0_iter26_reg) and (icmp_ln54_reg_443_pp0_iter26_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_reg_425_pp0_iter26_reg) and (icmp_ln45_reg_416_pp0_iter26_reg = ap_const_lv1_0) and (icmp_ln36_reg_412_pp0_iter26_reg = ap_const_lv1_0));
                din_exp_reg_392 <= data_fu_158_p1(30 downto 23);
                din_sign_reg_387 <= data_fu_158_p1(31 downto 31);
                din_sign_reg_387_pp0_iter10_reg <= din_sign_reg_387_pp0_iter9_reg;
                din_sign_reg_387_pp0_iter11_reg <= din_sign_reg_387_pp0_iter10_reg;
                din_sign_reg_387_pp0_iter12_reg <= din_sign_reg_387_pp0_iter11_reg;
                din_sign_reg_387_pp0_iter13_reg <= din_sign_reg_387_pp0_iter12_reg;
                din_sign_reg_387_pp0_iter14_reg <= din_sign_reg_387_pp0_iter13_reg;
                din_sign_reg_387_pp0_iter15_reg <= din_sign_reg_387_pp0_iter14_reg;
                din_sign_reg_387_pp0_iter16_reg <= din_sign_reg_387_pp0_iter15_reg;
                din_sign_reg_387_pp0_iter17_reg <= din_sign_reg_387_pp0_iter16_reg;
                din_sign_reg_387_pp0_iter18_reg <= din_sign_reg_387_pp0_iter17_reg;
                din_sign_reg_387_pp0_iter19_reg <= din_sign_reg_387_pp0_iter18_reg;
                din_sign_reg_387_pp0_iter1_reg <= din_sign_reg_387;
                din_sign_reg_387_pp0_iter20_reg <= din_sign_reg_387_pp0_iter19_reg;
                din_sign_reg_387_pp0_iter21_reg <= din_sign_reg_387_pp0_iter20_reg;
                din_sign_reg_387_pp0_iter22_reg <= din_sign_reg_387_pp0_iter21_reg;
                din_sign_reg_387_pp0_iter23_reg <= din_sign_reg_387_pp0_iter22_reg;
                din_sign_reg_387_pp0_iter24_reg <= din_sign_reg_387_pp0_iter23_reg;
                din_sign_reg_387_pp0_iter25_reg <= din_sign_reg_387_pp0_iter24_reg;
                din_sign_reg_387_pp0_iter26_reg <= din_sign_reg_387_pp0_iter25_reg;
                din_sign_reg_387_pp0_iter27_reg <= din_sign_reg_387_pp0_iter26_reg;
                din_sign_reg_387_pp0_iter28_reg <= din_sign_reg_387_pp0_iter27_reg;
                din_sign_reg_387_pp0_iter29_reg <= din_sign_reg_387_pp0_iter28_reg;
                din_sign_reg_387_pp0_iter2_reg <= din_sign_reg_387_pp0_iter1_reg;
                din_sign_reg_387_pp0_iter30_reg <= din_sign_reg_387_pp0_iter29_reg;
                din_sign_reg_387_pp0_iter31_reg <= din_sign_reg_387_pp0_iter30_reg;
                din_sign_reg_387_pp0_iter32_reg <= din_sign_reg_387_pp0_iter31_reg;
                din_sign_reg_387_pp0_iter33_reg <= din_sign_reg_387_pp0_iter32_reg;
                din_sign_reg_387_pp0_iter34_reg <= din_sign_reg_387_pp0_iter33_reg;
                din_sign_reg_387_pp0_iter35_reg <= din_sign_reg_387_pp0_iter34_reg;
                din_sign_reg_387_pp0_iter36_reg <= din_sign_reg_387_pp0_iter35_reg;
                din_sign_reg_387_pp0_iter37_reg <= din_sign_reg_387_pp0_iter36_reg;
                din_sign_reg_387_pp0_iter38_reg <= din_sign_reg_387_pp0_iter37_reg;
                din_sign_reg_387_pp0_iter39_reg <= din_sign_reg_387_pp0_iter38_reg;
                din_sign_reg_387_pp0_iter3_reg <= din_sign_reg_387_pp0_iter2_reg;
                din_sign_reg_387_pp0_iter40_reg <= din_sign_reg_387_pp0_iter39_reg;
                din_sign_reg_387_pp0_iter4_reg <= din_sign_reg_387_pp0_iter3_reg;
                din_sign_reg_387_pp0_iter5_reg <= din_sign_reg_387_pp0_iter4_reg;
                din_sign_reg_387_pp0_iter6_reg <= din_sign_reg_387_pp0_iter5_reg;
                din_sign_reg_387_pp0_iter7_reg <= din_sign_reg_387_pp0_iter6_reg;
                din_sign_reg_387_pp0_iter8_reg <= din_sign_reg_387_pp0_iter7_reg;
                din_sign_reg_387_pp0_iter9_reg <= din_sign_reg_387_pp0_iter8_reg;
                expx_reg_58_pp0_iter24_reg <= expx_reg_58;
                expx_reg_58_pp0_iter25_reg <= expx_reg_58_pp0_iter24_reg;
                expx_reg_58_pp0_iter26_reg <= expx_reg_58_pp0_iter25_reg;
                icmp_ln10_reg_469 <= icmp_ln10_fu_299_p2;
                icmp_ln10_reg_469_pp0_iter10_reg <= icmp_ln10_reg_469_pp0_iter9_reg;
                icmp_ln10_reg_469_pp0_iter11_reg <= icmp_ln10_reg_469_pp0_iter10_reg;
                icmp_ln10_reg_469_pp0_iter12_reg <= icmp_ln10_reg_469_pp0_iter11_reg;
                icmp_ln10_reg_469_pp0_iter13_reg <= icmp_ln10_reg_469_pp0_iter12_reg;
                icmp_ln10_reg_469_pp0_iter14_reg <= icmp_ln10_reg_469_pp0_iter13_reg;
                icmp_ln10_reg_469_pp0_iter15_reg <= icmp_ln10_reg_469_pp0_iter14_reg;
                icmp_ln10_reg_469_pp0_iter16_reg <= icmp_ln10_reg_469_pp0_iter15_reg;
                icmp_ln10_reg_469_pp0_iter17_reg <= icmp_ln10_reg_469_pp0_iter16_reg;
                icmp_ln10_reg_469_pp0_iter18_reg <= icmp_ln10_reg_469_pp0_iter17_reg;
                icmp_ln10_reg_469_pp0_iter19_reg <= icmp_ln10_reg_469_pp0_iter18_reg;
                icmp_ln10_reg_469_pp0_iter20_reg <= icmp_ln10_reg_469_pp0_iter19_reg;
                icmp_ln10_reg_469_pp0_iter21_reg <= icmp_ln10_reg_469_pp0_iter20_reg;
                icmp_ln10_reg_469_pp0_iter6_reg <= icmp_ln10_reg_469;
                icmp_ln10_reg_469_pp0_iter7_reg <= icmp_ln10_reg_469_pp0_iter6_reg;
                icmp_ln10_reg_469_pp0_iter8_reg <= icmp_ln10_reg_469_pp0_iter7_reg;
                icmp_ln10_reg_469_pp0_iter9_reg <= icmp_ln10_reg_469_pp0_iter8_reg;
                icmp_ln36_reg_412 <= icmp_ln36_fu_196_p2;
                icmp_ln36_reg_412_pp0_iter10_reg <= icmp_ln36_reg_412_pp0_iter9_reg;
                icmp_ln36_reg_412_pp0_iter11_reg <= icmp_ln36_reg_412_pp0_iter10_reg;
                icmp_ln36_reg_412_pp0_iter12_reg <= icmp_ln36_reg_412_pp0_iter11_reg;
                icmp_ln36_reg_412_pp0_iter13_reg <= icmp_ln36_reg_412_pp0_iter12_reg;
                icmp_ln36_reg_412_pp0_iter14_reg <= icmp_ln36_reg_412_pp0_iter13_reg;
                icmp_ln36_reg_412_pp0_iter15_reg <= icmp_ln36_reg_412_pp0_iter14_reg;
                icmp_ln36_reg_412_pp0_iter16_reg <= icmp_ln36_reg_412_pp0_iter15_reg;
                icmp_ln36_reg_412_pp0_iter17_reg <= icmp_ln36_reg_412_pp0_iter16_reg;
                icmp_ln36_reg_412_pp0_iter18_reg <= icmp_ln36_reg_412_pp0_iter17_reg;
                icmp_ln36_reg_412_pp0_iter19_reg <= icmp_ln36_reg_412_pp0_iter18_reg;
                icmp_ln36_reg_412_pp0_iter1_reg <= icmp_ln36_reg_412;
                icmp_ln36_reg_412_pp0_iter20_reg <= icmp_ln36_reg_412_pp0_iter19_reg;
                icmp_ln36_reg_412_pp0_iter21_reg <= icmp_ln36_reg_412_pp0_iter20_reg;
                icmp_ln36_reg_412_pp0_iter22_reg <= icmp_ln36_reg_412_pp0_iter21_reg;
                icmp_ln36_reg_412_pp0_iter23_reg <= icmp_ln36_reg_412_pp0_iter22_reg;
                icmp_ln36_reg_412_pp0_iter24_reg <= icmp_ln36_reg_412_pp0_iter23_reg;
                icmp_ln36_reg_412_pp0_iter25_reg <= icmp_ln36_reg_412_pp0_iter24_reg;
                icmp_ln36_reg_412_pp0_iter26_reg <= icmp_ln36_reg_412_pp0_iter25_reg;
                icmp_ln36_reg_412_pp0_iter27_reg <= icmp_ln36_reg_412_pp0_iter26_reg;
                icmp_ln36_reg_412_pp0_iter28_reg <= icmp_ln36_reg_412_pp0_iter27_reg;
                icmp_ln36_reg_412_pp0_iter29_reg <= icmp_ln36_reg_412_pp0_iter28_reg;
                icmp_ln36_reg_412_pp0_iter2_reg <= icmp_ln36_reg_412_pp0_iter1_reg;
                icmp_ln36_reg_412_pp0_iter30_reg <= icmp_ln36_reg_412_pp0_iter29_reg;
                icmp_ln36_reg_412_pp0_iter31_reg <= icmp_ln36_reg_412_pp0_iter30_reg;
                icmp_ln36_reg_412_pp0_iter32_reg <= icmp_ln36_reg_412_pp0_iter31_reg;
                icmp_ln36_reg_412_pp0_iter33_reg <= icmp_ln36_reg_412_pp0_iter32_reg;
                icmp_ln36_reg_412_pp0_iter34_reg <= icmp_ln36_reg_412_pp0_iter33_reg;
                icmp_ln36_reg_412_pp0_iter35_reg <= icmp_ln36_reg_412_pp0_iter34_reg;
                icmp_ln36_reg_412_pp0_iter36_reg <= icmp_ln36_reg_412_pp0_iter35_reg;
                icmp_ln36_reg_412_pp0_iter37_reg <= icmp_ln36_reg_412_pp0_iter36_reg;
                icmp_ln36_reg_412_pp0_iter38_reg <= icmp_ln36_reg_412_pp0_iter37_reg;
                icmp_ln36_reg_412_pp0_iter39_reg <= icmp_ln36_reg_412_pp0_iter38_reg;
                icmp_ln36_reg_412_pp0_iter3_reg <= icmp_ln36_reg_412_pp0_iter2_reg;
                icmp_ln36_reg_412_pp0_iter4_reg <= icmp_ln36_reg_412_pp0_iter3_reg;
                icmp_ln36_reg_412_pp0_iter5_reg <= icmp_ln36_reg_412_pp0_iter4_reg;
                icmp_ln36_reg_412_pp0_iter6_reg <= icmp_ln36_reg_412_pp0_iter5_reg;
                icmp_ln36_reg_412_pp0_iter7_reg <= icmp_ln36_reg_412_pp0_iter6_reg;
                icmp_ln36_reg_412_pp0_iter8_reg <= icmp_ln36_reg_412_pp0_iter7_reg;
                icmp_ln36_reg_412_pp0_iter9_reg <= icmp_ln36_reg_412_pp0_iter8_reg;
                icmp_ln38_reg_434 <= icmp_ln38_fu_242_p2;
                icmp_ln38_reg_434_pp0_iter10_reg <= icmp_ln38_reg_434_pp0_iter9_reg;
                icmp_ln38_reg_434_pp0_iter11_reg <= icmp_ln38_reg_434_pp0_iter10_reg;
                icmp_ln38_reg_434_pp0_iter12_reg <= icmp_ln38_reg_434_pp0_iter11_reg;
                icmp_ln38_reg_434_pp0_iter13_reg <= icmp_ln38_reg_434_pp0_iter12_reg;
                icmp_ln38_reg_434_pp0_iter14_reg <= icmp_ln38_reg_434_pp0_iter13_reg;
                icmp_ln38_reg_434_pp0_iter15_reg <= icmp_ln38_reg_434_pp0_iter14_reg;
                icmp_ln38_reg_434_pp0_iter16_reg <= icmp_ln38_reg_434_pp0_iter15_reg;
                icmp_ln38_reg_434_pp0_iter17_reg <= icmp_ln38_reg_434_pp0_iter16_reg;
                icmp_ln38_reg_434_pp0_iter18_reg <= icmp_ln38_reg_434_pp0_iter17_reg;
                icmp_ln38_reg_434_pp0_iter19_reg <= icmp_ln38_reg_434_pp0_iter18_reg;
                icmp_ln38_reg_434_pp0_iter1_reg <= icmp_ln38_reg_434;
                icmp_ln38_reg_434_pp0_iter20_reg <= icmp_ln38_reg_434_pp0_iter19_reg;
                icmp_ln38_reg_434_pp0_iter21_reg <= icmp_ln38_reg_434_pp0_iter20_reg;
                icmp_ln38_reg_434_pp0_iter22_reg <= icmp_ln38_reg_434_pp0_iter21_reg;
                icmp_ln38_reg_434_pp0_iter23_reg <= icmp_ln38_reg_434_pp0_iter22_reg;
                icmp_ln38_reg_434_pp0_iter24_reg <= icmp_ln38_reg_434_pp0_iter23_reg;
                icmp_ln38_reg_434_pp0_iter25_reg <= icmp_ln38_reg_434_pp0_iter24_reg;
                icmp_ln38_reg_434_pp0_iter26_reg <= icmp_ln38_reg_434_pp0_iter25_reg;
                icmp_ln38_reg_434_pp0_iter27_reg <= icmp_ln38_reg_434_pp0_iter26_reg;
                icmp_ln38_reg_434_pp0_iter28_reg <= icmp_ln38_reg_434_pp0_iter27_reg;
                icmp_ln38_reg_434_pp0_iter29_reg <= icmp_ln38_reg_434_pp0_iter28_reg;
                icmp_ln38_reg_434_pp0_iter2_reg <= icmp_ln38_reg_434_pp0_iter1_reg;
                icmp_ln38_reg_434_pp0_iter30_reg <= icmp_ln38_reg_434_pp0_iter29_reg;
                icmp_ln38_reg_434_pp0_iter31_reg <= icmp_ln38_reg_434_pp0_iter30_reg;
                icmp_ln38_reg_434_pp0_iter32_reg <= icmp_ln38_reg_434_pp0_iter31_reg;
                icmp_ln38_reg_434_pp0_iter33_reg <= icmp_ln38_reg_434_pp0_iter32_reg;
                icmp_ln38_reg_434_pp0_iter34_reg <= icmp_ln38_reg_434_pp0_iter33_reg;
                icmp_ln38_reg_434_pp0_iter35_reg <= icmp_ln38_reg_434_pp0_iter34_reg;
                icmp_ln38_reg_434_pp0_iter36_reg <= icmp_ln38_reg_434_pp0_iter35_reg;
                icmp_ln38_reg_434_pp0_iter37_reg <= icmp_ln38_reg_434_pp0_iter36_reg;
                icmp_ln38_reg_434_pp0_iter38_reg <= icmp_ln38_reg_434_pp0_iter37_reg;
                icmp_ln38_reg_434_pp0_iter39_reg <= icmp_ln38_reg_434_pp0_iter38_reg;
                icmp_ln38_reg_434_pp0_iter3_reg <= icmp_ln38_reg_434_pp0_iter2_reg;
                icmp_ln38_reg_434_pp0_iter4_reg <= icmp_ln38_reg_434_pp0_iter3_reg;
                icmp_ln38_reg_434_pp0_iter5_reg <= icmp_ln38_reg_434_pp0_iter4_reg;
                icmp_ln38_reg_434_pp0_iter6_reg <= icmp_ln38_reg_434_pp0_iter5_reg;
                icmp_ln38_reg_434_pp0_iter7_reg <= icmp_ln38_reg_434_pp0_iter6_reg;
                icmp_ln38_reg_434_pp0_iter8_reg <= icmp_ln38_reg_434_pp0_iter7_reg;
                icmp_ln38_reg_434_pp0_iter9_reg <= icmp_ln38_reg_434_pp0_iter8_reg;
                icmp_ln45_reg_416 <= icmp_ln45_fu_202_p2;
                icmp_ln45_reg_416_pp0_iter10_reg <= icmp_ln45_reg_416_pp0_iter9_reg;
                icmp_ln45_reg_416_pp0_iter11_reg <= icmp_ln45_reg_416_pp0_iter10_reg;
                icmp_ln45_reg_416_pp0_iter12_reg <= icmp_ln45_reg_416_pp0_iter11_reg;
                icmp_ln45_reg_416_pp0_iter13_reg <= icmp_ln45_reg_416_pp0_iter12_reg;
                icmp_ln45_reg_416_pp0_iter14_reg <= icmp_ln45_reg_416_pp0_iter13_reg;
                icmp_ln45_reg_416_pp0_iter15_reg <= icmp_ln45_reg_416_pp0_iter14_reg;
                icmp_ln45_reg_416_pp0_iter16_reg <= icmp_ln45_reg_416_pp0_iter15_reg;
                icmp_ln45_reg_416_pp0_iter17_reg <= icmp_ln45_reg_416_pp0_iter16_reg;
                icmp_ln45_reg_416_pp0_iter18_reg <= icmp_ln45_reg_416_pp0_iter17_reg;
                icmp_ln45_reg_416_pp0_iter19_reg <= icmp_ln45_reg_416_pp0_iter18_reg;
                icmp_ln45_reg_416_pp0_iter1_reg <= icmp_ln45_reg_416;
                icmp_ln45_reg_416_pp0_iter20_reg <= icmp_ln45_reg_416_pp0_iter19_reg;
                icmp_ln45_reg_416_pp0_iter21_reg <= icmp_ln45_reg_416_pp0_iter20_reg;
                icmp_ln45_reg_416_pp0_iter22_reg <= icmp_ln45_reg_416_pp0_iter21_reg;
                icmp_ln45_reg_416_pp0_iter23_reg <= icmp_ln45_reg_416_pp0_iter22_reg;
                icmp_ln45_reg_416_pp0_iter24_reg <= icmp_ln45_reg_416_pp0_iter23_reg;
                icmp_ln45_reg_416_pp0_iter25_reg <= icmp_ln45_reg_416_pp0_iter24_reg;
                icmp_ln45_reg_416_pp0_iter26_reg <= icmp_ln45_reg_416_pp0_iter25_reg;
                icmp_ln45_reg_416_pp0_iter27_reg <= icmp_ln45_reg_416_pp0_iter26_reg;
                icmp_ln45_reg_416_pp0_iter28_reg <= icmp_ln45_reg_416_pp0_iter27_reg;
                icmp_ln45_reg_416_pp0_iter29_reg <= icmp_ln45_reg_416_pp0_iter28_reg;
                icmp_ln45_reg_416_pp0_iter2_reg <= icmp_ln45_reg_416_pp0_iter1_reg;
                icmp_ln45_reg_416_pp0_iter30_reg <= icmp_ln45_reg_416_pp0_iter29_reg;
                icmp_ln45_reg_416_pp0_iter31_reg <= icmp_ln45_reg_416_pp0_iter30_reg;
                icmp_ln45_reg_416_pp0_iter32_reg <= icmp_ln45_reg_416_pp0_iter31_reg;
                icmp_ln45_reg_416_pp0_iter33_reg <= icmp_ln45_reg_416_pp0_iter32_reg;
                icmp_ln45_reg_416_pp0_iter34_reg <= icmp_ln45_reg_416_pp0_iter33_reg;
                icmp_ln45_reg_416_pp0_iter35_reg <= icmp_ln45_reg_416_pp0_iter34_reg;
                icmp_ln45_reg_416_pp0_iter36_reg <= icmp_ln45_reg_416_pp0_iter35_reg;
                icmp_ln45_reg_416_pp0_iter37_reg <= icmp_ln45_reg_416_pp0_iter36_reg;
                icmp_ln45_reg_416_pp0_iter38_reg <= icmp_ln45_reg_416_pp0_iter37_reg;
                icmp_ln45_reg_416_pp0_iter3_reg <= icmp_ln45_reg_416_pp0_iter2_reg;
                icmp_ln45_reg_416_pp0_iter4_reg <= icmp_ln45_reg_416_pp0_iter3_reg;
                icmp_ln45_reg_416_pp0_iter5_reg <= icmp_ln45_reg_416_pp0_iter4_reg;
                icmp_ln45_reg_416_pp0_iter6_reg <= icmp_ln45_reg_416_pp0_iter5_reg;
                icmp_ln45_reg_416_pp0_iter7_reg <= icmp_ln45_reg_416_pp0_iter6_reg;
                icmp_ln45_reg_416_pp0_iter8_reg <= icmp_ln45_reg_416_pp0_iter7_reg;
                icmp_ln45_reg_416_pp0_iter9_reg <= icmp_ln45_reg_416_pp0_iter8_reg;
                icmp_ln46_1_reg_420 <= icmp_ln46_1_fu_214_p2;
                icmp_ln51_reg_429 <= icmp_ln51_fu_236_p2;
                icmp_ln54_reg_443 <= icmp_ln54_fu_258_p2;
                icmp_ln54_reg_443_pp0_iter10_reg <= icmp_ln54_reg_443_pp0_iter9_reg;
                icmp_ln54_reg_443_pp0_iter11_reg <= icmp_ln54_reg_443_pp0_iter10_reg;
                icmp_ln54_reg_443_pp0_iter12_reg <= icmp_ln54_reg_443_pp0_iter11_reg;
                icmp_ln54_reg_443_pp0_iter13_reg <= icmp_ln54_reg_443_pp0_iter12_reg;
                icmp_ln54_reg_443_pp0_iter14_reg <= icmp_ln54_reg_443_pp0_iter13_reg;
                icmp_ln54_reg_443_pp0_iter15_reg <= icmp_ln54_reg_443_pp0_iter14_reg;
                icmp_ln54_reg_443_pp0_iter16_reg <= icmp_ln54_reg_443_pp0_iter15_reg;
                icmp_ln54_reg_443_pp0_iter17_reg <= icmp_ln54_reg_443_pp0_iter16_reg;
                icmp_ln54_reg_443_pp0_iter18_reg <= icmp_ln54_reg_443_pp0_iter17_reg;
                icmp_ln54_reg_443_pp0_iter19_reg <= icmp_ln54_reg_443_pp0_iter18_reg;
                icmp_ln54_reg_443_pp0_iter20_reg <= icmp_ln54_reg_443_pp0_iter19_reg;
                icmp_ln54_reg_443_pp0_iter21_reg <= icmp_ln54_reg_443_pp0_iter20_reg;
                icmp_ln54_reg_443_pp0_iter22_reg <= icmp_ln54_reg_443_pp0_iter21_reg;
                icmp_ln54_reg_443_pp0_iter23_reg <= icmp_ln54_reg_443_pp0_iter22_reg;
                icmp_ln54_reg_443_pp0_iter24_reg <= icmp_ln54_reg_443_pp0_iter23_reg;
                icmp_ln54_reg_443_pp0_iter25_reg <= icmp_ln54_reg_443_pp0_iter24_reg;
                icmp_ln54_reg_443_pp0_iter26_reg <= icmp_ln54_reg_443_pp0_iter25_reg;
                icmp_ln54_reg_443_pp0_iter27_reg <= icmp_ln54_reg_443_pp0_iter26_reg;
                icmp_ln54_reg_443_pp0_iter28_reg <= icmp_ln54_reg_443_pp0_iter27_reg;
                icmp_ln54_reg_443_pp0_iter29_reg <= icmp_ln54_reg_443_pp0_iter28_reg;
                icmp_ln54_reg_443_pp0_iter2_reg <= icmp_ln54_reg_443;
                icmp_ln54_reg_443_pp0_iter30_reg <= icmp_ln54_reg_443_pp0_iter29_reg;
                icmp_ln54_reg_443_pp0_iter31_reg <= icmp_ln54_reg_443_pp0_iter30_reg;
                icmp_ln54_reg_443_pp0_iter32_reg <= icmp_ln54_reg_443_pp0_iter31_reg;
                icmp_ln54_reg_443_pp0_iter33_reg <= icmp_ln54_reg_443_pp0_iter32_reg;
                icmp_ln54_reg_443_pp0_iter34_reg <= icmp_ln54_reg_443_pp0_iter33_reg;
                icmp_ln54_reg_443_pp0_iter35_reg <= icmp_ln54_reg_443_pp0_iter34_reg;
                icmp_ln54_reg_443_pp0_iter36_reg <= icmp_ln54_reg_443_pp0_iter35_reg;
                icmp_ln54_reg_443_pp0_iter37_reg <= icmp_ln54_reg_443_pp0_iter36_reg;
                icmp_ln54_reg_443_pp0_iter38_reg <= icmp_ln54_reg_443_pp0_iter37_reg;
                icmp_ln54_reg_443_pp0_iter3_reg <= icmp_ln54_reg_443_pp0_iter2_reg;
                icmp_ln54_reg_443_pp0_iter4_reg <= icmp_ln54_reg_443_pp0_iter3_reg;
                icmp_ln54_reg_443_pp0_iter5_reg <= icmp_ln54_reg_443_pp0_iter4_reg;
                icmp_ln54_reg_443_pp0_iter6_reg <= icmp_ln54_reg_443_pp0_iter5_reg;
                icmp_ln54_reg_443_pp0_iter7_reg <= icmp_ln54_reg_443_pp0_iter6_reg;
                icmp_ln54_reg_443_pp0_iter8_reg <= icmp_ln54_reg_443_pp0_iter7_reg;
                icmp_ln54_reg_443_pp0_iter9_reg <= icmp_ln54_reg_443_pp0_iter8_reg;
                icmp_ln9_reg_465 <= icmp_ln9_fu_293_p2;
                icmp_ln9_reg_465_pp0_iter10_reg <= icmp_ln9_reg_465_pp0_iter9_reg;
                icmp_ln9_reg_465_pp0_iter11_reg <= icmp_ln9_reg_465_pp0_iter10_reg;
                icmp_ln9_reg_465_pp0_iter12_reg <= icmp_ln9_reg_465_pp0_iter11_reg;
                icmp_ln9_reg_465_pp0_iter13_reg <= icmp_ln9_reg_465_pp0_iter12_reg;
                icmp_ln9_reg_465_pp0_iter14_reg <= icmp_ln9_reg_465_pp0_iter13_reg;
                icmp_ln9_reg_465_pp0_iter15_reg <= icmp_ln9_reg_465_pp0_iter14_reg;
                icmp_ln9_reg_465_pp0_iter16_reg <= icmp_ln9_reg_465_pp0_iter15_reg;
                icmp_ln9_reg_465_pp0_iter17_reg <= icmp_ln9_reg_465_pp0_iter16_reg;
                icmp_ln9_reg_465_pp0_iter18_reg <= icmp_ln9_reg_465_pp0_iter17_reg;
                icmp_ln9_reg_465_pp0_iter19_reg <= icmp_ln9_reg_465_pp0_iter18_reg;
                icmp_ln9_reg_465_pp0_iter20_reg <= icmp_ln9_reg_465_pp0_iter19_reg;
                icmp_ln9_reg_465_pp0_iter21_reg <= icmp_ln9_reg_465_pp0_iter20_reg;
                icmp_ln9_reg_465_pp0_iter6_reg <= icmp_ln9_reg_465;
                icmp_ln9_reg_465_pp0_iter7_reg <= icmp_ln9_reg_465_pp0_iter6_reg;
                icmp_ln9_reg_465_pp0_iter8_reg <= icmp_ln9_reg_465_pp0_iter7_reg;
                icmp_ln9_reg_465_pp0_iter9_reg <= icmp_ln9_reg_465_pp0_iter8_reg;
                resultf_reg_478 <= grp_fu_126_p2;
                sub_i_reg_488 <= grp_fu_147_p2;
                t_reg_397 <= t_fu_182_p1;
                trunc_ln66_reg_503 <= trunc_ln66_fu_323_p1;
                x_3_reg_458 <= x_3_fu_275_p3;
                xd_reg_473 <= grp_fu_139_p1;
                xor_ln66_reg_498 <= xor_ln66_fu_317_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_pred53_state37 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_pred44_state37 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_152 <= grp_fu_130_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp108)) then
                tmp_5_reg_483 <= grp_exp_generic_double_s_fu_90_ap_return;
            end if;
        end if;
    end process;
    abst_in_reg_402(31) <= '0';
    abst_in_reg_402_pp0_iter1_reg(31) <= '0';
    abst_in_reg_402_pp0_iter2_reg(31) <= '0';
    abst_in_reg_402_pp0_iter3_reg(31) <= '0';
    abst_in_fu_190_p1 <= zext_ln313_fu_186_p1;
    and_ln46_fu_220_p2 <= (icmp_ln46_fu_208_p2 and icmp_ln46_1_fu_214_p2);
    and_ln51_fu_252_p2 <= (or_ln51_fu_248_p2 and grp_fu_142_p2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp108 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp98 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp98 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_668_assign_proc : process(icmp_ln36_reg_412_pp0_iter4_reg, icmp_ln45_reg_416_pp0_iter4_reg, and_ln46_reg_425_pp0_iter4_reg, and_ln51_reg_439_pp0_iter4_reg, icmp_ln9_fu_293_p2)
    begin
                ap_condition_668 <= ((ap_const_lv1_1 = and_ln51_reg_439_pp0_iter4_reg) and (icmp_ln9_fu_293_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_reg_425_pp0_iter4_reg) and (icmp_ln45_reg_416_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln36_reg_412_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_condition_673_assign_proc : process(icmp_ln36_reg_412_pp0_iter4_reg, icmp_ln45_reg_416_pp0_iter4_reg, and_ln46_reg_425_pp0_iter4_reg, and_ln51_reg_439_pp0_iter4_reg, icmp_ln9_fu_293_p2, icmp_ln10_fu_299_p2)
    begin
                ap_condition_673 <= ((icmp_ln10_fu_299_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln51_reg_439_pp0_iter4_reg) and (icmp_ln9_fu_293_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln46_reg_425_pp0_iter4_reg) and (icmp_ln45_reg_416_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln36_reg_412_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_condition_721_assign_proc : process(icmp_ln36_reg_412_pp0_iter6_reg, icmp_ln45_reg_416_pp0_iter6_reg, and_ln46_reg_425_pp0_iter6_reg)
    begin
                ap_condition_721 <= (((icmp_ln45_reg_416_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln36_reg_412_pp0_iter6_reg = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln46_reg_425_pp0_iter6_reg) and (icmp_ln36_reg_412_pp0_iter6_reg = ap_const_lv1_0)));
    end process;


    ap_condition_767_assign_proc : process(icmp_ln36_reg_412, icmp_ln45_reg_416, and_ln46_reg_425, and_ln51_fu_252_p2)
    begin
                ap_condition_767 <= ((icmp_ln45_reg_416 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln46_reg_425) and (ap_const_lv1_0 = and_ln51_fu_252_p2) and (icmp_ln36_reg_412 = ap_const_lv1_0));
    end process;

    ap_phi_reg_pp0_iter0_expx_reg_58 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_resultf_3_reg_72 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op98_call_state8_assign_proc : process(icmp_ln36_reg_412_pp0_iter6_reg, icmp_ln45_reg_416_pp0_iter6_reg, and_ln46_reg_425_pp0_iter6_reg, and_ln51_reg_439_pp0_iter6_reg, icmp_ln9_reg_465_pp0_iter6_reg, icmp_ln10_reg_469_pp0_iter6_reg)
    begin
                ap_predicate_op98_call_state8 <= ((icmp_ln10_reg_469_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln51_reg_439_pp0_iter6_reg) and (icmp_ln9_reg_465_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln46_reg_425_pp0_iter6_reg) and (icmp_ln45_reg_416_pp0_iter6_reg = ap_const_lv1_0) and (icmp_ln36_reg_412_pp0_iter6_reg = ap_const_lv1_0));
    end process;

    ap_return <= 
        bitcast_ln83_1_fu_376_p1 when (din_sign_reg_387_pp0_iter40_reg(0) = '1') else 
        resultf_3_reg_72;
    bit_sel1_fu_350_p3 <= bitcast_ln83_fu_346_p1(31 downto 31);
    bit_sel_fu_309_p3 <= bitcast_ln66_fu_305_p1(31 downto 31);
    bitcast_ln66_1_fu_333_p1 <= xor_ln_fu_327_p3;
    bitcast_ln66_fu_305_p1 <= expx_reg_58_pp0_iter26_reg;
    bitcast_ln83_1_fu_376_p1 <= xor_ln1_fu_368_p3;
    bitcast_ln83_fu_346_p1 <= resultf_3_reg_72;
    data_1_fu_282_p1 <= x_3_reg_458;
    data_fu_158_p1 <= t_in_int_reg;
    din_exp_fu_170_p3 <= data_fu_158_p1(30 downto 23);
    din_sig_fu_178_p1 <= data_fu_158_p1(23 - 1 downto 0);

    grp_exp_generic_double_s_fu_90_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp98)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp98)) then 
            grp_exp_generic_double_s_fu_90_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_generic_double_s_fu_90_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_106_p0 <= or_ln_fu_263_p3;

    grp_fu_130_p0_assign_proc : process(bitcast_ln66_1_fu_333_p1, ap_block_pp0_stage0, ap_predicate_pred800_state29, ap_predicate_pred805_state29)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_predicate_pred805_state29 = ap_const_boolean_1)) then 
                grp_fu_130_p0 <= bitcast_ln66_1_fu_333_p1;
            elsif ((ap_predicate_pred800_state29 = ap_const_boolean_1)) then 
                grp_fu_130_p0 <= ap_const_lv32_40000000;
            else 
                grp_fu_130_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_130_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln10_fu_299_p2 <= "1" when (unsigned(xs_exp_1_fu_285_p3) < unsigned(ap_const_lv8_60)) else "0";
    icmp_ln36_fu_196_p2 <= "1" when (din_exp_fu_170_p3 = ap_const_lv8_FF) else "0";
    icmp_ln38_fu_242_p2 <= "0" when (din_sig_fu_178_p1 = ap_const_lv23_0) else "1";
    icmp_ln45_fu_202_p2 <= "1" when (unsigned(din_exp_fu_170_p3) < unsigned(ap_const_lv8_48)) else "0";
    icmp_ln46_1_fu_214_p2 <= "1" when (din_sig_fu_178_p1 = ap_const_lv23_0) else "0";
    icmp_ln46_fu_208_p2 <= "1" when (din_exp_fu_170_p3 = ap_const_lv8_48) else "0";
    icmp_ln51_fu_236_p2 <= "0" when (tmp_fu_226_p4 = ap_const_lv8_FF) else "1";
    icmp_ln54_fu_258_p2 <= "1" when (unsigned(din_exp_reg_392) < unsigned(ap_const_lv8_7F)) else "0";
    icmp_ln9_fu_293_p2 <= "1" when (xs_exp_1_fu_285_p3 = ap_const_lv8_0) else "0";
    or_ln51_fu_248_p2 <= (icmp_ln51_reg_429 or icmp_ln46_1_reg_420);
    or_ln_fu_263_p3 <= (ap_const_lv1_1 & t_reg_397);
    select_ln38_fu_338_p3 <= 
        ap_const_lv32_7FFFFFFF when (icmp_ln38_reg_434_pp0_iter39_reg(0) = '1') else 
        ap_const_lv32_3F800000;
    t_fu_182_p1 <= data_fu_158_p1(31 - 1 downto 0);
    tmp_fu_226_p4 <= data_fu_158_p1(30 downto 23);
    trunc_ln66_fu_323_p1 <= bitcast_ln66_fu_305_p1(31 - 1 downto 0);
    trunc_ln83_fu_364_p1 <= bitcast_ln83_fu_346_p1(31 - 1 downto 0);
    x_3_fu_275_p3 <= 
        grp_fu_106_p2 when (icmp_ln54_reg_443_pp0_iter3_reg(0) = '1') else 
        grp_fu_110_p2;
    xor_ln1_fu_368_p3 <= (xor_ln83_fu_358_p2 & trunc_ln83_fu_364_p1);
    xor_ln66_fu_317_p2 <= (bit_sel_fu_309_p3 xor ap_const_lv1_1);
    xor_ln83_fu_358_p2 <= (bit_sel1_fu_350_p3 xor ap_const_lv1_1);
    xor_ln_fu_327_p3 <= (xor_ln66_reg_498 & trunc_ln66_reg_503);
    xs_exp_1_fu_285_p3 <= data_1_fu_282_p1(30 downto 23);
    zext_ln313_fu_186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_fu_182_p1),32));
end behav;
