// Seed: 2456389931
module module_0 (
    output uwire id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri   id_3,
    output wor   id_4
);
  uwire id_6;
  assign id_1 = id_3;
  if (id_6) wor id_7;
  else supply0 id_8 = id_3;
  assign id_6 = id_7;
  assign id_1 = -1;
  assign id_7 = -1;
  parameter id_9 = 1'd0;
  assign module_1.id_4 = 0;
  wire id_10;
  assign id_7 = id_9;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    output wand id_5,
    input supply0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wire id_12,
    output wire id_13,
    output tri id_14,
    input supply1 id_15,
    output supply0 id_16
);
  assign id_5 = id_8;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_12,
      id_1
  );
endmodule
