{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559478861973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559478861978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 14:34:21 2019 " "Processing started: Sun Jun 02 14:34:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559478861978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559478861978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559478861978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559478862460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559478862460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "alu.vhdl" "" { Text "F:/Projects/EDA/cpu/alu.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559478872644 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhdl" "" { Text "F:/Projects/EDA/cpu/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559478872644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559478872644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "F:/Projects/EDA/cpu/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559478872646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559478872646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-test " "Found design unit 1: alu_tb-test" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559478872648 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559478872648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559478872648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_tb " "Elaborating entity \"alu_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559478872685 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tb_enable_flags alu_tb.vhd(32) " "VHDL Signal Declaration warning at alu_tb.vhd(32): used implicit default value for signal \"tb_enable_flags\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559478872687 "|alu_tb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tb_input_a alu_tb.vhd(49) " "VHDL Process Statement warning at alu_tb.vhd(49): signal \"tb_input_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559478872687 "|alu_tb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tb_input_b alu_tb.vhd(50) " "VHDL Process Statement warning at alu_tb.vhd(50): signal \"tb_input_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559478872687 "|alu_tb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tb_action_id alu_tb.vhd(51) " "VHDL Process Statement warning at alu_tb.vhd(51): signal \"tb_action_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559478872687 "|alu_tb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tb_enable_flags alu_tb.vhd(52) " "VHDL Process Statement warning at alu_tb.vhd(52): signal \"tb_enable_flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559478872688 "|alu_tb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tb_carry alu_tb.vhd(53) " "VHDL Process Statement warning at alu_tb.vhd(53): signal \"tb_carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559478872688 "|alu_tb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tb_zero alu_tb.vhd(54) " "VHDL Process Statement warning at alu_tb.vhd(54): signal \"tb_zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559478872688 "|alu_tb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tb_sign alu_tb.vhd(55) " "VHDL Process Statement warning at alu_tb.vhd(55): signal \"tb_sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559478872688 "|alu_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_inst\"" {  } { { "alu_tb.vhd" "alu_inst" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559478872724 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CC alu.vhdl(20) " "Verilog HDL or VHDL warning at alu.vhdl(20): object \"CC\" assigned a value but never read" {  } { { "alu.vhdl" "" { Text "F:/Projects/EDA/cpu/alu.vhdl" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559478872724 "|alu.test|ALU:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[0\] VCC " "Pin \"input_a\[0\]\" is stuck at VCC" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[1\] VCC " "Pin \"input_a\[1\]\" is stuck at VCC" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[2\] VCC " "Pin \"input_a\[2\]\" is stuck at VCC" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[3\] GND " "Pin \"input_a\[3\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[4\] GND " "Pin \"input_a\[4\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[5\] GND " "Pin \"input_a\[5\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[6\] GND " "Pin \"input_a\[6\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[7\] GND " "Pin \"input_a\[7\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[8\] GND " "Pin \"input_a\[8\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[9\] GND " "Pin \"input_a\[9\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[10\] GND " "Pin \"input_a\[10\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[11\] GND " "Pin \"input_a\[11\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[12\] GND " "Pin \"input_a\[12\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[13\] GND " "Pin \"input_a\[13\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[14\] GND " "Pin \"input_a\[14\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_a\[15\] GND " "Pin \"input_a\[15\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_a[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[0\] VCC " "Pin \"input_b\[0\]\" is stuck at VCC" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[1\] VCC " "Pin \"input_b\[1\]\" is stuck at VCC" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[2\] GND " "Pin \"input_b\[2\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[3\] GND " "Pin \"input_b\[3\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[4\] GND " "Pin \"input_b\[4\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[5\] GND " "Pin \"input_b\[5\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[6\] GND " "Pin \"input_b\[6\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[7\] GND " "Pin \"input_b\[7\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[8\] GND " "Pin \"input_b\[8\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[9\] GND " "Pin \"input_b\[9\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[10\] GND " "Pin \"input_b\[10\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[11\] GND " "Pin \"input_b\[11\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[12\] GND " "Pin \"input_b\[12\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[13\] GND " "Pin \"input_b\[13\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[14\] GND " "Pin \"input_b\[14\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_b\[15\] GND " "Pin \"input_b\[15\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|input_b[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable_flags GND " "Pin \"enable_flags\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|enable_flags"} { "Warning" "WMLS_MLS_STUCK_PIN" "carry GND " "Pin \"carry\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|carry"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero GND " "Pin \"zero\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|zero"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign GND " "Pin \"sign\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|sign"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[4\] GND " "Pin \"output\[4\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[5\] GND " "Pin \"output\[5\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[6\] GND " "Pin \"output\[6\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[7\] GND " "Pin \"output\[7\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[8\] GND " "Pin \"output\[8\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[9\] GND " "Pin \"output\[9\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[10\] GND " "Pin \"output\[10\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[11\] GND " "Pin \"output\[11\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[12\] GND " "Pin \"output\[12\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[13\] GND " "Pin \"output\[13\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[14\] GND " "Pin \"output\[14\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[15\] GND " "Pin \"output\[15\]\" is stuck at GND" {  } { { "alu_tb.vhd" "" { Text "F:/Projects/EDA/cpu/alu_tb.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559478873186 "|alu_tb|output[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559478873186 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559478873367 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559478873718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559478873945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559478873945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559478873999 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559478873999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559478873999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559478873999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559478874031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 14:34:34 2019 " "Processing ended: Sun Jun 02 14:34:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559478874031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559478874031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559478874031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559478874031 ""}
