INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Game_Screen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_screen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/LFSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pseudo_rand_lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Start_Screen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_screen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Top_Screen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_screen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Wait_Screen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wait_screen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/button_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/card_text_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card_text_display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/deck.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card_deck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/game_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/hand_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hand_comparator
INFO: [VRFC 10-311] analyzing module hand_eval_5card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/money_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module money_display
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'text_on' is not allowed [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/money_display.sv:40]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'font_address' is not allowed [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/money_display.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/player.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/poker_hand_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poker_hand_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-311] analyzing module sync_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sim_1/imports/sim/poker_hand_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poker_hand_tb
