#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x557731c7aca0 .scope module, "proTestBench" "proTestBench" 2 4;
 .timescale -12 -12;
P_0x557731c348c0 .param/l "customId" 0 2 7, C4<00000000>;
v0x557731cb1010_0 .var "busIdle", 0 0;
v0x557731cb1100_0 .var "ciN", 7 0;
v0x557731cb11d0_0 .var "clock", 0 0;
o0x7f8ac5ab5d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x557731cb12a0_0 .net "done", 0 0, o0x7f8ac5ab5d38;  0 drivers
v0x557731cb1370_0 .var "reset", 0 0;
v0x557731cb1410_0 .net "result", 31 0, L_0x557731cc3d30;  1 drivers
v0x557731cb14e0_0 .var "stall", 0 0;
v0x557731cb15b0_0 .var "start", 0 0;
v0x557731cb1680_0 .var "valueA", 31 0;
v0x557731cb17e0_0 .var "valueB", 31 0;
S_0x557731c7ae80 .scope module, "dut" "profileCi" 2 20, 3 1 0, S_0x557731c7aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "busIdle";
    .port_info 5 /INPUT 32 "valueA";
    .port_info 6 /INPUT 32 "valueB";
    .port_info 7 /INPUT 8 "ciN";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 32 "result";
P_0x557731c7b060 .param/l "customId" 0 3 2, C4<00000000>;
L_0x7f8ac5a6c018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x557731c8a8f0 .functor XNOR 1, L_0x557731cb18b0, L_0x7f8ac5a6c018, C4<0>, C4<0>;
L_0x557731c699e0 .functor OR 1, L_0x557731c8a8f0, v0x557731cb1370_0, C4<0>, C4<0>;
L_0x7f8ac5a6c060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x557731c68d40 .functor XNOR 1, L_0x557731cb1a00, L_0x7f8ac5a6c060, C4<0>, C4<0>;
L_0x557731c680a0 .functor OR 1, L_0x557731c68d40, v0x557731cb1370_0, C4<0>, C4<0>;
L_0x7f8ac5a6c0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x557731cb1cf0 .functor XNOR 1, L_0x557731cb1bc0, L_0x7f8ac5a6c0a8, C4<0>, C4<0>;
L_0x557731cb1de0 .functor OR 1, L_0x557731cb1cf0, v0x557731cb1370_0, C4<0>, C4<0>;
L_0x7f8ac5a6c0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x557731cb2040 .functor XNOR 1, L_0x557731cb1f70, L_0x7f8ac5a6c0f0, C4<0>, C4<0>;
L_0x557731cb2100 .functor OR 1, L_0x557731cb2040, v0x557731cb1370_0, C4<0>, C4<0>;
L_0x557731cb2210 .functor AND 1, v0x557731cafed0_0, v0x557731cb07e0_0, C4<1>, C4<1>;
L_0x557731cb22d0 .functor AND 1, v0x557731caff70_0, v0x557731cb07e0_0, C4<1>, C4<1>;
L_0x557731cb2420 .functor AND 1, L_0x557731cb22d0, v0x557731cb14e0_0, C4<1>, C4<1>;
L_0x557731cb2530 .functor AND 1, v0x557731cb0010_0, v0x557731cb07e0_0, C4<1>, C4<1>;
L_0x557731cb2610 .functor AND 1, L_0x557731cb2530, v0x557731cb1010_0, C4<1>, C4<1>;
L_0x557731cb2770 .functor AND 1, v0x557731cb00b0_0, v0x557731cb07e0_0, C4<1>, C4<1>;
L_0x7f8ac5a6c1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x557731cb25a0 .functor XNOR 1, v0x557731cb07e0_0, L_0x7f8ac5a6c1c8, C4<0>, C4<0>;
L_0x557731cb2ad0 .functor AND 1, L_0x557731cb2940, L_0x557731cb25a0, C4<1>, C4<1>;
v0x557731cad2f0_0 .net *"_ivl_1", 0 0, L_0x557731cb18b0;  1 drivers
v0x557731cad3f0_0 .net/2u *"_ivl_10", 0 0, L_0x7f8ac5a6c060;  1 drivers
v0x557731cad4d0_0 .net *"_ivl_12", 0 0, L_0x557731c68d40;  1 drivers
v0x557731cad570_0 .net *"_ivl_17", 0 0, L_0x557731cb1bc0;  1 drivers
v0x557731cad650_0 .net/2u *"_ivl_18", 0 0, L_0x7f8ac5a6c0a8;  1 drivers
v0x557731cad780_0 .net/2u *"_ivl_2", 0 0, L_0x7f8ac5a6c018;  1 drivers
v0x557731cad860_0 .net *"_ivl_20", 0 0, L_0x557731cb1cf0;  1 drivers
v0x557731cad920_0 .net *"_ivl_25", 0 0, L_0x557731cb1f70;  1 drivers
v0x557731cada00_0 .net/2u *"_ivl_26", 0 0, L_0x7f8ac5a6c0f0;  1 drivers
v0x557731cadae0_0 .net *"_ivl_28", 0 0, L_0x557731cb2040;  1 drivers
v0x557731cadba0_0 .net *"_ivl_34", 0 0, L_0x557731cb22d0;  1 drivers
v0x557731cadc80_0 .net *"_ivl_38", 0 0, L_0x557731cb2530;  1 drivers
v0x557731cadd60_0 .net *"_ivl_4", 0 0, L_0x557731c8a8f0;  1 drivers
L_0x7f8ac5a6c180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x557731cade20_0 .net/2u *"_ivl_46", 7 0, L_0x7f8ac5a6c180;  1 drivers
v0x557731cadf00_0 .net *"_ivl_48", 0 0, L_0x557731cb2940;  1 drivers
v0x557731cadfc0_0 .net/2u *"_ivl_50", 0 0, L_0x7f8ac5a6c1c8;  1 drivers
v0x557731cae0a0_0 .net *"_ivl_52", 0 0, L_0x557731cb25a0;  1 drivers
v0x557731cae160_0 .net *"_ivl_55", 0 0, L_0x557731cb2ad0;  1 drivers
v0x557731cae220_0 .net *"_ivl_57", 1 0, L_0x557731cb2c70;  1 drivers
L_0x7f8ac5a6c210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557731cae300_0 .net/2u *"_ivl_58", 1 0, L_0x7f8ac5a6c210;  1 drivers
v0x557731cae3e0_0 .net *"_ivl_60", 0 0, L_0x557731cb2da0;  1 drivers
v0x557731cae4a0_0 .net *"_ivl_63", 1 0, L_0x557731cb2ee0;  1 drivers
L_0x7f8ac5a6c258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557731cae580_0 .net/2u *"_ivl_64", 1 0, L_0x7f8ac5a6c258;  1 drivers
v0x557731cae660_0 .net *"_ivl_66", 0 0, L_0x557731cb3060;  1 drivers
v0x557731cae720_0 .net *"_ivl_69", 1 0, L_0x557731cb3150;  1 drivers
L_0x7f8ac5a6c2a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x557731cae800_0 .net/2u *"_ivl_70", 1 0, L_0x7f8ac5a6c2a0;  1 drivers
v0x557731cae8e0_0 .net *"_ivl_72", 0 0, L_0x557731cb32e0;  1 drivers
v0x557731cae9a0_0 .net *"_ivl_75", 1 0, L_0x557731cb3380;  1 drivers
L_0x7f8ac5a6c2e8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x557731caea80_0 .net/2u *"_ivl_76", 1 0, L_0x7f8ac5a6c2e8;  1 drivers
v0x557731caeb60_0 .net *"_ivl_78", 0 0, L_0x557731cb3490;  1 drivers
L_0x7f8ac5a6c330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557731caec20_0 .net/2u *"_ivl_80", 31 0, L_0x7f8ac5a6c330;  1 drivers
v0x557731caed00_0 .net *"_ivl_82", 31 0, L_0x557731cc35e0;  1 drivers
v0x557731caede0_0 .net *"_ivl_84", 31 0, L_0x557731cc37f0;  1 drivers
v0x557731caf0d0_0 .net *"_ivl_86", 31 0, L_0x557731cc3980;  1 drivers
v0x557731caf1b0_0 .net *"_ivl_88", 31 0, L_0x557731cc3ba0;  1 drivers
v0x557731caf290_0 .net *"_ivl_9", 0 0, L_0x557731cb1a00;  1 drivers
L_0x7f8ac5a6c378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557731caf370_0 .net/2u *"_ivl_90", 31 0, L_0x7f8ac5a6c378;  1 drivers
v0x557731caf450_0 .net "busIdle", 0 0, v0x557731cb1010_0;  1 drivers
v0x557731caf510_0 .net "ciN", 7 0, v0x557731cb1100_0;  1 drivers
v0x557731caf5f0_0 .net "clock", 0 0, v0x557731cb11d0_0;  1 drivers
v0x557731caf690_0 .net "counterValue_0", 31 0, v0x557731c6ef80_0;  1 drivers
v0x557731caf750_0 .net "counterValue_1", 31 0, v0x557731cac000_0;  1 drivers
v0x557731caf820_0 .net "counterValue_2", 31 0, v0x557731cac7b0_0;  1 drivers
v0x557731caf8f0_0 .net "counterValue_3", 31 0, v0x557731cacf40_0;  1 drivers
L_0x7f8ac5a6c138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557731caf9c0_0 .net "direction", 0 0, L_0x7f8ac5a6c138;  1 drivers
v0x557731cafaf0_0 .net "done", 0 0, o0x7f8ac5ab5d38;  alias, 0 drivers
v0x557731cafb90_0 .net "enable_0", 0 0, L_0x557731cb2210;  1 drivers
v0x557731cafc60_0 .net "enable_1", 0 0, L_0x557731cb2420;  1 drivers
v0x557731cafd30_0 .net "enable_2", 0 0, L_0x557731cb2610;  1 drivers
v0x557731cafe00_0 .net "enable_3", 0 0, L_0x557731cb2770;  1 drivers
v0x557731cafed0_0 .var "pot_0", 0 0;
v0x557731caff70_0 .var "pot_1", 0 0;
v0x557731cb0010_0 .var "pot_2", 0 0;
v0x557731cb00b0_0 .var "pot_3", 0 0;
v0x557731cb0150_0 .net "reset", 0 0, v0x557731cb1370_0;  1 drivers
v0x557731cb0210_0 .net "reset_0", 0 0, L_0x557731c699e0;  1 drivers
v0x557731cb0340_0 .net "reset_1", 0 0, L_0x557731c680a0;  1 drivers
v0x557731cb0400_0 .net "reset_2", 0 0, L_0x557731cb1de0;  1 drivers
v0x557731cb04c0_0 .net "reset_3", 0 0, L_0x557731cb2100;  1 drivers
v0x557731cb0580_0 .net "result", 31 0, L_0x557731cc3d30;  alias, 1 drivers
v0x557731cb0660_0 .net "stall", 0 0, v0x557731cb14e0_0;  1 drivers
v0x557731cb0720_0 .net "start", 0 0, v0x557731cb15b0_0;  1 drivers
v0x557731cb07e0_0 .var "started", 0 0;
v0x557731cb08a0_0 .net "valueA", 31 0, v0x557731cb1680_0;  1 drivers
v0x557731cb0980_0 .net "valueB", 31 0, v0x557731cb17e0_0;  1 drivers
E_0x557731c82520 .event posedge, v0x557731cb0720_0;
L_0x557731cb18b0 .part v0x557731cb17e0_0, 8, 1;
L_0x557731cb1a00 .part v0x557731cb17e0_0, 9, 1;
L_0x557731cb1bc0 .part v0x557731cb17e0_0, 10, 1;
L_0x557731cb1f70 .part v0x557731cb17e0_0, 11, 1;
L_0x557731cb2940 .cmp/eq 8, v0x557731cb1100_0, L_0x7f8ac5a6c180;
L_0x557731cb2c70 .part v0x557731cb1680_0, 0, 2;
L_0x557731cb2da0 .cmp/eq 2, L_0x557731cb2c70, L_0x7f8ac5a6c210;
L_0x557731cb2ee0 .part v0x557731cb1680_0, 0, 2;
L_0x557731cb3060 .cmp/eq 2, L_0x557731cb2ee0, L_0x7f8ac5a6c258;
L_0x557731cb3150 .part v0x557731cb1680_0, 0, 2;
L_0x557731cb32e0 .cmp/eq 2, L_0x557731cb3150, L_0x7f8ac5a6c2a0;
L_0x557731cb3380 .part v0x557731cb1680_0, 0, 2;
L_0x557731cb3490 .cmp/eq 2, L_0x557731cb3380, L_0x7f8ac5a6c2e8;
L_0x557731cc35e0 .functor MUXZ 32, L_0x7f8ac5a6c330, v0x557731cacf40_0, L_0x557731cb3490, C4<>;
L_0x557731cc37f0 .functor MUXZ 32, L_0x557731cc35e0, v0x557731cac7b0_0, L_0x557731cb32e0, C4<>;
L_0x557731cc3980 .functor MUXZ 32, L_0x557731cc37f0, v0x557731cac000_0, L_0x557731cb3060, C4<>;
L_0x557731cc3ba0 .functor MUXZ 32, L_0x557731cc3980, v0x557731c6ef80_0, L_0x557731cb2da0, C4<>;
L_0x557731cc3d30 .functor MUXZ 32, L_0x7f8ac5a6c378, L_0x557731cc3ba0, L_0x557731cb2ad0, C4<>;
S_0x557731c33cf0 .scope module, "counter_0" "counter" 3 93, 4 1 0, S_0x557731c7ae80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x557731c33ed0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x557731c7c9d0_0 .net "clock", 0 0, v0x557731cb11d0_0;  alias, 1 drivers
v0x557731c6ef80_0 .var "counterValue", 31 0;
v0x557731c8aa50_0 .net "direction", 0 0, L_0x7f8ac5a6c138;  alias, 1 drivers
v0x557731c69b80_0 .net "enable", 0 0, L_0x557731cb2210;  alias, 1 drivers
v0x557731c68ee0_0 .net "reset", 0 0, L_0x557731c699e0;  alias, 1 drivers
E_0x557731c822f0 .event posedge, v0x557731c7c9d0_0;
S_0x557731cabd60 .scope module, "counter_1" "counter" 3 103, 4 1 0, S_0x557731c7ae80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x557731cabf60 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x557731c68240_0 .net "clock", 0 0, v0x557731cb11d0_0;  alias, 1 drivers
v0x557731cac000_0 .var "counterValue", 31 0;
v0x557731cac0c0_0 .net "direction", 0 0, L_0x7f8ac5a6c138;  alias, 1 drivers
v0x557731cac1c0_0 .net "enable", 0 0, L_0x557731cb2420;  alias, 1 drivers
v0x557731cac260_0 .net "reset", 0 0, L_0x557731c699e0;  alias, 1 drivers
S_0x557731cac3e0 .scope module, "counter_2" "counter" 3 113, 4 1 0, S_0x557731c7ae80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x557731cac5c0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x557731cac6c0_0 .net "clock", 0 0, v0x557731cb11d0_0;  alias, 1 drivers
v0x557731cac7b0_0 .var "counterValue", 31 0;
v0x557731cac890_0 .net "direction", 0 0, L_0x7f8ac5a6c138;  alias, 1 drivers
v0x557731cac980_0 .net "enable", 0 0, L_0x557731cb2610;  alias, 1 drivers
v0x557731caca20_0 .net "reset", 0 0, L_0x557731c699e0;  alias, 1 drivers
S_0x557731cacc00 .scope module, "counter_3" "counter" 3 123, 4 1 0, S_0x557731c7ae80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x557731cacde0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x557731cace80_0 .net "clock", 0 0, v0x557731cb11d0_0;  alias, 1 drivers
v0x557731cacf40_0 .var "counterValue", 31 0;
v0x557731cad020_0 .net "direction", 0 0, L_0x7f8ac5a6c138;  alias, 1 drivers
v0x557731cad0c0_0 .net "enable", 0 0, L_0x557731cb2770;  alias, 1 drivers
v0x557731cad160_0 .net "reset", 0 0, L_0x557731c699e0;  alias, 1 drivers
    .scope S_0x557731c33cf0;
T_0 ;
    %wait E_0x557731c822f0;
    %load/vec4 v0x557731c68ee0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x557731c69b80_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x557731c6ef80_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x557731c8aa50_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_0.4, 10;
    %load/vec4 v0x557731c6ef80_0;
    %addi 1, 0, 32;
    %jmp/1 T_0.5, 10;
T_0.4 ; End of true expr.
    %load/vec4 v0x557731c6ef80_0;
    %subi 1, 0, 32;
    %jmp/0 T_0.5, 10;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x557731c6ef80_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557731cabd60;
T_1 ;
    %wait E_0x557731c822f0;
    %load/vec4 v0x557731cac260_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x557731cac1c0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x557731cac000_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x557731cac0c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_1.4, 10;
    %load/vec4 v0x557731cac000_0;
    %addi 1, 0, 32;
    %jmp/1 T_1.5, 10;
T_1.4 ; End of true expr.
    %load/vec4 v0x557731cac000_0;
    %subi 1, 0, 32;
    %jmp/0 T_1.5, 10;
 ; End of false expr.
    %blend;
T_1.5;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x557731cac000_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557731cac3e0;
T_2 ;
    %wait E_0x557731c822f0;
    %load/vec4 v0x557731caca20_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x557731cac980_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x557731cac7b0_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x557731cac890_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_2.4, 10;
    %load/vec4 v0x557731cac7b0_0;
    %addi 1, 0, 32;
    %jmp/1 T_2.5, 10;
T_2.4 ; End of true expr.
    %load/vec4 v0x557731cac7b0_0;
    %subi 1, 0, 32;
    %jmp/0 T_2.5, 10;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x557731cac7b0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557731cacc00;
T_3 ;
    %wait E_0x557731c822f0;
    %load/vec4 v0x557731cad160_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x557731cad0c0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x557731cacf40_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x557731cad020_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_3.4, 10;
    %load/vec4 v0x557731cacf40_0;
    %addi 1, 0, 32;
    %jmp/1 T_3.5, 10;
T_3.4 ; End of true expr.
    %load/vec4 v0x557731cacf40_0;
    %subi 1, 0, 32;
    %jmp/0 T_3.5, 10;
 ; End of false expr.
    %blend;
T_3.5;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x557731cacf40_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557731c7ae80;
T_4 ;
    %wait E_0x557731c82520;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557731cb07e0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557731c7ae80;
T_5 ;
    %wait E_0x557731c822f0;
    %load/vec4 v0x557731cb0150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb07e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cafed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731caff70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb0010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb00b0_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x557731cb07e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x557731cb0980_0;
    %parti/s 1, 4, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cafed0_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x557731cb0980_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557731cafed0_0, 0, 1;
T_5.6 ;
T_5.5 ;
    %load/vec4 v0x557731cb0980_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731caff70_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x557731cb0980_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557731caff70_0, 0, 1;
T_5.10 ;
T_5.9 ;
    %load/vec4 v0x557731cb0980_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb0010_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x557731cb0980_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557731cb0010_0, 0, 1;
T_5.14 ;
T_5.13 ;
    %load/vec4 v0x557731cb0980_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb00b0_0, 0, 1;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x557731cb0980_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557731cb00b0_0, 0, 1;
T_5.18 ;
T_5.17 ;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557731c7aca0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x557731cb11d0_0;
    %inv;
    %store/vec4 v0x557731cb11d0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557731c7aca0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb11d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb14e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb1010_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557731cb1680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557731cb17e0_0, 0, 32;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x557731cb1100_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557731cb1370_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb1370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557731cb15b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557731cb15b0_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x557731cb17e0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557731cb17e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557731cb14e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557731cb1010_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557731cb1680_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x557731cb1680_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x557731cb1680_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x557731cb1680_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557731cb1680_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557731cb1100_0, 0, 8;
    %delay 30, 0;
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x557731c7aca0;
T_8 ;
    %vpi_call 2 87 "$dumpfile", "counterSignals.vcd" {0 0 0};
    %vpi_call 2 88 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x557731c7ae80 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "profileCi_tb.v";
    "profileCi.v";
    "counter.v";
