|LAB4_Start
Z <= CONTROL_DEVICE:inst38.AndZ
CLK_Main => CONTROL_DEVICE:inst38.C_Main
CLK_Main => divergentblock:inst26.C_in
CLK_Main => RON:inst.Clk
CLK_Main => RAM:inst32.Clk
CLK_Main => ROM:inst39.Clk
Command[0] <= CONTROL_DEVICE:inst38.test_command[0]
Command[1] <= CONTROL_DEVICE:inst38.test_command[1]
Command[2] <= CONTROL_DEVICE:inst38.test_command[2]
Command[3] <= CONTROL_DEVICE:inst38.test_command[3]
Command[4] <= CONTROL_DEVICE:inst38.test_command[4]
Command[5] <= CONTROL_DEVICE:inst38.test_command[5]
Command[6] <= CONTROL_DEVICE:inst38.test_command[6]
Command[7] <= CONTROL_DEVICE:inst38.test_command[7]
Command[8] <= CONTROL_DEVICE:inst38.test_command[8]
Command[9] <= CONTROL_DEVICE:inst38.test_command[9]
Command[10] <= CONTROL_DEVICE:inst38.test_command[10]
Command[11] <= CONTROL_DEVICE:inst38.test_command[11]
Command[12] <= CONTROL_DEVICE:inst38.test_command[12]
Command[13] <= CONTROL_DEVICE:inst38.test_command[13]
Command[14] <= CONTROL_DEVICE:inst38.test_command[14]
Command[15] <= CONTROL_DEVICE:inst38.test_command[15]
Command[16] <= CONTROL_DEVICE:inst38.test_command[16]
Command[17] <= CONTROL_DEVICE:inst38.test_command[17]
InCDData[0] <= CONTROL_DEVICE:inst38.inData[0]
InCDData[1] <= CONTROL_DEVICE:inst38.inData[1]
InCDData[2] <= CONTROL_DEVICE:inst38.inData[2]
InCDData[3] <= CONTROL_DEVICE:inst38.inData[3]
InCDData[4] <= CONTROL_DEVICE:inst38.inData[4]
InCDData[5] <= CONTROL_DEVICE:inst38.inData[5]
InCDData[6] <= CONTROL_DEVICE:inst38.inData[6]
InCDData[7] <= CONTROL_DEVICE:inst38.inData[7]
InCDData[8] <= CONTROL_DEVICE:inst38.inData[8]
Reg[0] <= CONTROL_DEVICE:inst38.Reg[0]
Reg[1] <= CONTROL_DEVICE:inst38.Reg[1]
Reg[2] <= CONTROL_DEVICE:inst38.Reg[2]
Reg[3] <= CONTROL_DEVICE:inst38.Reg[3]
Reg[4] <= CONTROL_DEVICE:inst38.Reg[4]
Reg[5] <= CONTROL_DEVICE:inst38.Reg[5]
Reg[6] <= CONTROL_DEVICE:inst38.Reg[6]
Reg[7] <= CONTROL_DEVICE:inst38.Reg[7]
TEST_ADD[0] <= Address[0].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD[1] <= Address[1].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD[2] <= Address[2].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD[3] <= Address[3].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD[4] <= Address[4].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD[5] <= Address[5].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD[6] <= Address[6].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD[7] <= Address[7].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD_OUT_DV[0] <= Address[0].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD_OUT_DV[1] <= Address[1].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD_OUT_DV[2] <= Address[2].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD_OUT_DV[3] <= Address[3].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD_OUT_DV[4] <= Address[4].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD_OUT_DV[5] <= Address[5].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD_OUT_DV[6] <= Address[6].DB_MAX_OUTPUT_PORT_TYPE
TEST_ADD_OUT_DV[7] <= Address[7].DB_MAX_OUTPUT_PORT_TYPE
TEST_CLK[0] <= CLK[0].DB_MAX_OUTPUT_PORT_TYPE
TEST_CLK[1] <= CLK[1].DB_MAX_OUTPUT_PORT_TYPE
TEST_CLK[2] <= CLK[2].DB_MAX_OUTPUT_PORT_TYPE
TEST_CLK[3] <= CLK[3].DB_MAX_OUTPUT_PORT_TYPE
TEST_CLK[4] <= CLK[4].DB_MAX_OUTPUT_PORT_TYPE
TEST_CLK[5] <= CLK[5].DB_MAX_OUTPUT_PORT_TYPE
TEST_CLK[6] <= CLK[6].DB_MAX_OUTPUT_PORT_TYPE
TEST_CLK[7] <= CLK[7].DB_MAX_OUTPUT_PORT_TYPE
TEST_OUT_CDData[0] <= CONTROL_DEVICE:inst38.CDData[0]
TEST_OUT_CDData[1] <= CONTROL_DEVICE:inst38.CDData[1]
TEST_OUT_CDData[2] <= CONTROL_DEVICE:inst38.CDData[2]
TEST_OUT_Data[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
TEST_OUT_Data[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
TEST_OUT_Data[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
TEST_OUT_Data[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
TEST_OUT_Data[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
TEST_OUT_Data[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
TEST_OUT_Data[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
TEST_OUT_Data[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
TEST_OUT_Data[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE
TEST_OUT_RAM[0] <= RAM:inst32.DataO[0]
TEST_OUT_RAM[1] <= RAM:inst32.DataO[1]
TEST_OUT_RAM[2] <= RAM:inst32.DataO[2]
TEST_OUT_RAM[3] <= RAM:inst32.DataO[3]
TEST_OUT_RAM[4] <= RAM:inst32.DataO[4]
TEST_OUT_RAM[5] <= RAM:inst32.DataO[5]
TEST_OUT_RAM[6] <= RAM:inst32.DataO[6]
TEST_OUT_RAM[7] <= RAM:inst32.DataO[7]
TEST_OUT_RAM[8] <= RAM:inst32.DataO[8]
TEST_OUT_ROM[0] <= ROM:inst39.Data[0]
TEST_OUT_ROM[1] <= ROM:inst39.Data[1]
TEST_OUT_ROM[2] <= ROM:inst39.Data[2]
TEST_OUT_ROM[3] <= ROM:inst39.Data[3]
TEST_OUT_ROM[4] <= ROM:inst39.Data[4]
TEST_OUT_ROM[5] <= ROM:inst39.Data[5]
TEST_OUT_ROM[6] <= ROM:inst39.Data[6]
TEST_OUT_ROM[7] <= ROM:inst39.Data[7]
TEST_OUT_ROM[8] <= ROM:inst39.Data[8]
TEST_OUT_RON[0] <= RON:inst.dataO[0]
TEST_OUT_RON[1] <= RON:inst.dataO[1]
TEST_OUT_RON[2] <= RON:inst.dataO[2]
TEST_OUT_RON[3] <= RON:inst.dataO[3]
TEST_OUT_RON[4] <= RON:inst.dataO[4]
TEST_OUT_RON[5] <= RON:inst.dataO[5]
TEST_OUT_RON[6] <= RON:inst.dataO[6]
TEST_OUT_RON[7] <= RON:inst.dataO[7]
TEST_OUT_RON[8] <= RON:inst.dataO[8]


|LAB4_Start|CONTROL_DEVICE:inst38
AndZ <= inst15.DB_MAX_OUTPUT_PORT_TYPE
CLK[0] => ~NO_FANOUT~
CLK[1] => inst7.IN1
CLK[1] => inst19.IN2
CLK[2] => ~NO_FANOUT~
CLK[3] => inst6.IN1
CLK[3] => inst19.IN1
CLK[4] => inst14.IN1
CLK[4] => inst20.IN1
CLK[5] => inst14.IN0
CLK[5] => inst10.IN1
CLK[6] => inst16.IN0
CLK[6] => inst20.IN0
CLK[6] => inst18.IN1
CLK[7] => inst14.IN2
CLK[7] => inst25.IN1
CLK[7] => inst23.IN1
CLK[7] => inst20.IN3
CLK[7] => inst19.IN3
CLK[7] => inst21.IN0
C_Main => inst5.IN0
data[0] => Get_Command:inst.Data[0]
data[0] => lpm_dff3:inst4.data[0]
data[0] => lpm_dff6:inst13.data[0]
data[0] => BUSMUX:inst17.datab[0]
data[0] => inData[0].DATAIN
data[1] => Get_Command:inst.Data[1]
data[1] => lpm_dff3:inst4.data[1]
data[1] => lpm_dff6:inst13.data[1]
data[1] => BUSMUX:inst17.datab[1]
data[1] => inData[1].DATAIN
data[2] => Get_Command:inst.Data[2]
data[2] => lpm_dff3:inst4.data[2]
data[2] => lpm_dff6:inst13.data[2]
data[2] => BUSMUX:inst17.datab[2]
data[2] => inData[2].DATAIN
data[3] => Get_Command:inst.Data[3]
data[3] => lpm_dff3:inst4.data[3]
data[3] => lpm_dff6:inst13.data[3]
data[3] => BUSMUX:inst17.datab[3]
data[3] => inData[3].DATAIN
data[4] => Get_Command:inst.Data[4]
data[4] => lpm_dff3:inst4.data[4]
data[4] => lpm_dff6:inst13.data[4]
data[4] => BUSMUX:inst17.datab[4]
data[4] => inData[4].DATAIN
data[5] => Get_Command:inst.Data[5]
data[5] => lpm_dff3:inst4.data[5]
data[5] => lpm_dff6:inst13.data[5]
data[5] => BUSMUX:inst17.datab[5]
data[5] => inData[5].DATAIN
data[6] => Get_Command:inst.Data[6]
data[6] => lpm_dff3:inst4.data[6]
data[6] => lpm_dff6:inst13.data[6]
data[6] => BUSMUX:inst17.datab[6]
data[6] => inData[6].DATAIN
data[7] => Get_Command:inst.Data[7]
data[7] => lpm_dff3:inst4.data[7]
data[7] => lpm_dff6:inst13.data[7]
data[7] => BUSMUX:inst17.datab[7]
data[7] => inData[7].DATAIN
data[8] => Get_Command:inst.Data[8]
data[8] => FLAG_REGISTERS:inst34.SFlag
data[8] => lpm_dff6:inst13.data[8]
data[8] => BUSMUX:inst17.datab[8]
data[8] => inData[8].DATAIN
Address[0] <= BUSMUX:inst9.result[0]
Address[1] <= BUSMUX:inst9.result[1]
Address[2] <= BUSMUX:inst9.result[2]
Address[3] <= BUSMUX:inst9.result[3]
Address[4] <= BUSMUX:inst9.result[4]
Address[5] <= BUSMUX:inst9.result[5]
Address[6] <= BUSMUX:inst9.result[6]
Address[7] <= BUSMUX:inst9.result[7]
CDData[0] <= lpm_mux4:inst33.result
CDData[1] <= lpm_mux4:inst31.result
CDData[2] <= lpm_mux4:inst32.result
DataO[0] <= BUSMUX:inst17.result[0]
DataO[1] <= BUSMUX:inst17.result[1]
DataO[2] <= BUSMUX:inst17.result[2]
DataO[3] <= BUSMUX:inst17.result[3]
DataO[4] <= BUSMUX:inst17.result[4]
DataO[5] <= BUSMUX:inst17.result[5]
DataO[6] <= BUSMUX:inst17.result[6]
DataO[7] <= BUSMUX:inst17.result[7]
DataO[8] <= BUSMUX:inst17.result[8]
inData[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
inData[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
inData[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
inData[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
inData[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
inData[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
inData[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
inData[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
inData[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
Reg[0] <= lpm_dff3:inst4.q[0]
Reg[1] <= lpm_dff3:inst4.q[1]
Reg[2] <= lpm_dff3:inst4.q[2]
Reg[3] <= lpm_dff3:inst4.q[3]
Reg[4] <= lpm_dff3:inst4.q[4]
Reg[5] <= lpm_dff3:inst4.q[5]
Reg[6] <= lpm_dff3:inst4.q[6]
Reg[7] <= lpm_dff3:inst4.q[7]
test_command[0] <= command[0].DB_MAX_OUTPUT_PORT_TYPE
test_command[1] <= command[1].DB_MAX_OUTPUT_PORT_TYPE
test_command[2] <= command[2].DB_MAX_OUTPUT_PORT_TYPE
test_command[3] <= command[3].DB_MAX_OUTPUT_PORT_TYPE
test_command[4] <= command[4].DB_MAX_OUTPUT_PORT_TYPE
test_command[5] <= command[5].DB_MAX_OUTPUT_PORT_TYPE
test_command[6] <= command[6].DB_MAX_OUTPUT_PORT_TYPE
test_command[7] <= command[7].DB_MAX_OUTPUT_PORT_TYPE
test_command[8] <= command[8].DB_MAX_OUTPUT_PORT_TYPE
test_command[9] <= command[9].DB_MAX_OUTPUT_PORT_TYPE
test_command[10] <= command[10].DB_MAX_OUTPUT_PORT_TYPE
test_command[11] <= command[11].DB_MAX_OUTPUT_PORT_TYPE
test_command[12] <= command[12].DB_MAX_OUTPUT_PORT_TYPE
test_command[13] <= command[13].DB_MAX_OUTPUT_PORT_TYPE
test_command[14] <= command[14].DB_MAX_OUTPUT_PORT_TYPE
test_command[15] <= command[15].DB_MAX_OUTPUT_PORT_TYPE
test_command[16] <= command[16].DB_MAX_OUTPUT_PORT_TYPE
test_command[17] <= command[17].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|CONTROL_DEVICE:inst38|FLAG_REGISTERS:inst34
SFlagOut <= inst1.DB_MAX_OUTPUT_PORT_TYPE
E => inst1.CLK
SFlag => inst1.DATAIN


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_decode1:inst11
data[0] => lpm_decode:lpm_decode_component.data[0]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_decode1:inst11|lpm_decode:lpm_decode_component
data[0] => decode_vve:auto_generated.data[0]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_vve:auto_generated.eq[0]
eq[1] <= decode_vve:auto_generated.eq[1]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_decode1:inst11|lpm_decode:lpm_decode_component|decode_vve:auto_generated
data[0] => eq_node[1].IN0
data[0] => eq_node[0]~0.IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|CONTROL_DEVICE:inst38|Get_Command:inst
Command[0] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
Command[1] <= C[1].DB_MAX_OUTPUT_PORT_TYPE
Command[2] <= C[2].DB_MAX_OUTPUT_PORT_TYPE
Command[3] <= C[3].DB_MAX_OUTPUT_PORT_TYPE
Command[4] <= C[4].DB_MAX_OUTPUT_PORT_TYPE
Command[5] <= C[5].DB_MAX_OUTPUT_PORT_TYPE
Command[6] <= C[6].DB_MAX_OUTPUT_PORT_TYPE
Command[7] <= C[7].DB_MAX_OUTPUT_PORT_TYPE
Command[8] <= C[8].DB_MAX_OUTPUT_PORT_TYPE
Command[9] <= C[9].DB_MAX_OUTPUT_PORT_TYPE
Command[10] <= C[10].DB_MAX_OUTPUT_PORT_TYPE
Command[11] <= C[11].DB_MAX_OUTPUT_PORT_TYPE
Command[12] <= C[12].DB_MAX_OUTPUT_PORT_TYPE
Command[13] <= C[13].DB_MAX_OUTPUT_PORT_TYPE
Command[14] <= C[14].DB_MAX_OUTPUT_PORT_TYPE
Command[15] <= C[15].DB_MAX_OUTPUT_PORT_TYPE
Command[16] <= C[16].DB_MAX_OUTPUT_PORT_TYPE
Command[17] <= C[17].DB_MAX_OUTPUT_PORT_TYPE
Second_Part => lpm_dff5:inst1.clock
Data[0] => lpm_dff5:inst1.data[0]
Data[0] => lpm_dff4:inst.data[0]
Data[1] => lpm_dff5:inst1.data[1]
Data[1] => lpm_dff4:inst.data[1]
Data[2] => lpm_dff5:inst1.data[2]
Data[2] => lpm_dff4:inst.data[2]
Data[3] => lpm_dff5:inst1.data[3]
Data[3] => lpm_dff4:inst.data[3]
Data[4] => lpm_dff5:inst1.data[4]
Data[4] => lpm_dff4:inst.data[4]
Data[5] => lpm_dff5:inst1.data[5]
Data[5] => lpm_dff4:inst.data[5]
Data[6] => lpm_dff5:inst1.data[6]
Data[6] => lpm_dff4:inst.data[6]
Data[7] => lpm_dff5:inst1.data[7]
Data[7] => lpm_dff4:inst.data[7]
Data[8] => lpm_dff5:inst1.data[8]
Data[8] => lpm_dff4:inst.data[8]
First_Part => lpm_dff4:inst.clock


|LAB4_Start|CONTROL_DEVICE:inst38|Get_Command:inst|lpm_dff5:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|LAB4_Start|CONTROL_DEVICE:inst38|Get_Command:inst|lpm_dff5:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|CONTROL_DEVICE:inst38|Get_Command:inst|lpm_dff4:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|LAB4_Start|CONTROL_DEVICE:inst38|Get_Command:inst|lpm_dff4:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|CONTROL_DEVICE:inst38|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|LAB4_Start|CONTROL_DEVICE:inst38|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_cgc:auto_generated.data[0]
data[0][1] => mux_cgc:auto_generated.data[1]
data[0][2] => mux_cgc:auto_generated.data[2]
data[0][3] => mux_cgc:auto_generated.data[3]
data[0][4] => mux_cgc:auto_generated.data[4]
data[0][5] => mux_cgc:auto_generated.data[5]
data[0][6] => mux_cgc:auto_generated.data[6]
data[0][7] => mux_cgc:auto_generated.data[7]
data[1][0] => mux_cgc:auto_generated.data[8]
data[1][1] => mux_cgc:auto_generated.data[9]
data[1][2] => mux_cgc:auto_generated.data[10]
data[1][3] => mux_cgc:auto_generated.data[11]
data[1][4] => mux_cgc:auto_generated.data[12]
data[1][5] => mux_cgc:auto_generated.data[13]
data[1][6] => mux_cgc:auto_generated.data[14]
data[1][7] => mux_cgc:auto_generated.data[15]
sel[0] => mux_cgc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cgc:auto_generated.result[0]
result[1] <= mux_cgc:auto_generated.result[1]
result[2] <= mux_cgc:auto_generated.result[2]
result[3] <= mux_cgc:auto_generated.result[3]
result[4] <= mux_cgc:auto_generated.result[4]
result[5] <= mux_cgc:auto_generated.result[5]
result[6] <= mux_cgc:auto_generated.result[6]
result[7] <= mux_cgc:auto_generated.result[7]


|LAB4_Start|CONTROL_DEVICE:inst38|BUSMUX:inst9|lpm_mux:$00000|mux_cgc:auto_generated
data[0] => result_node[0]~15.IN1
data[1] => result_node[1]~13.IN1
data[2] => result_node[2]~11.IN1
data[3] => result_node[3]~9.IN1
data[4] => result_node[4]~7.IN1
data[5] => result_node[5]~5.IN1
data[6] => result_node[6]~3.IN1
data[7] => result_node[7]~1.IN1
data[8] => result_node[0]~14.IN1
data[9] => result_node[1]~12.IN1
data[10] => result_node[2]~10.IN1
data[11] => result_node[3]~8.IN1
data[12] => result_node[4]~6.IN1
data[13] => result_node[5]~4.IN1
data[14] => result_node[6]~2.IN1
data[15] => result_node[7]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[6]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[5]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[4]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[3]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[2]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[1]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[0]~14.IN0
sel[0] => _~7.IN0


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_dff3:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_dff3:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|CONTROL_DEVICE:inst38|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|LAB4_Start|CONTROL_DEVICE:inst38|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_cgc:auto_generated.data[0]
data[0][1] => mux_cgc:auto_generated.data[1]
data[0][2] => mux_cgc:auto_generated.data[2]
data[0][3] => mux_cgc:auto_generated.data[3]
data[0][4] => mux_cgc:auto_generated.data[4]
data[0][5] => mux_cgc:auto_generated.data[5]
data[0][6] => mux_cgc:auto_generated.data[6]
data[0][7] => mux_cgc:auto_generated.data[7]
data[1][0] => mux_cgc:auto_generated.data[8]
data[1][1] => mux_cgc:auto_generated.data[9]
data[1][2] => mux_cgc:auto_generated.data[10]
data[1][3] => mux_cgc:auto_generated.data[11]
data[1][4] => mux_cgc:auto_generated.data[12]
data[1][5] => mux_cgc:auto_generated.data[13]
data[1][6] => mux_cgc:auto_generated.data[14]
data[1][7] => mux_cgc:auto_generated.data[15]
sel[0] => mux_cgc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cgc:auto_generated.result[0]
result[1] <= mux_cgc:auto_generated.result[1]
result[2] <= mux_cgc:auto_generated.result[2]
result[3] <= mux_cgc:auto_generated.result[3]
result[4] <= mux_cgc:auto_generated.result[4]
result[5] <= mux_cgc:auto_generated.result[5]
result[6] <= mux_cgc:auto_generated.result[6]
result[7] <= mux_cgc:auto_generated.result[7]


|LAB4_Start|CONTROL_DEVICE:inst38|BUSMUX:inst8|lpm_mux:$00000|mux_cgc:auto_generated
data[0] => result_node[0]~15.IN1
data[1] => result_node[1]~13.IN1
data[2] => result_node[2]~11.IN1
data[3] => result_node[3]~9.IN1
data[4] => result_node[4]~7.IN1
data[5] => result_node[5]~5.IN1
data[6] => result_node[6]~3.IN1
data[7] => result_node[7]~1.IN1
data[8] => result_node[0]~14.IN1
data[9] => result_node[1]~12.IN1
data[10] => result_node[2]~10.IN1
data[11] => result_node[3]~8.IN1
data[12] => result_node[4]~6.IN1
data[13] => result_node[5]~4.IN1
data[14] => result_node[6]~2.IN1
data[15] => result_node[7]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[6]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[5]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[4]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[3]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[2]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[1]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[0]~14.IN0
sel[0] => _~7.IN0


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst32
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst32|lpm_mux:lpm_mux_component
data[0][0] => mux_gsd:auto_generated.data[0]
data[1][0] => mux_gsd:auto_generated.data[1]
sel[0] => mux_gsd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_gsd:auto_generated.result[0]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst32|lpm_mux:lpm_mux_component|mux_gsd:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst27
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst27|lpm_mux:lpm_mux_component
data[0][0] => mux_gsd:auto_generated.data[0]
data[1][0] => mux_gsd:auto_generated.data[1]
sel[0] => mux_gsd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_gsd:auto_generated.result[0]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst27|lpm_mux:lpm_mux_component|mux_gsd:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst33
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst33|lpm_mux:lpm_mux_component
data[0][0] => mux_gsd:auto_generated.data[0]
data[1][0] => mux_gsd:auto_generated.data[1]
sel[0] => mux_gsd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_gsd:auto_generated.result[0]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst33|lpm_mux:lpm_mux_component|mux_gsd:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst31
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst31|lpm_mux:lpm_mux_component
data[0][0] => mux_gsd:auto_generated.data[0]
data[1][0] => mux_gsd:auto_generated.data[1]
sel[0] => mux_gsd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_gsd:auto_generated.result[0]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_mux4:inst31|lpm_mux:lpm_mux_component|mux_gsd:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|LAB4_Start|CONTROL_DEVICE:inst38|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]


|LAB4_Start|CONTROL_DEVICE:inst38|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_dgc:auto_generated.data[0]
data[0][1] => mux_dgc:auto_generated.data[1]
data[0][2] => mux_dgc:auto_generated.data[2]
data[0][3] => mux_dgc:auto_generated.data[3]
data[0][4] => mux_dgc:auto_generated.data[4]
data[0][5] => mux_dgc:auto_generated.data[5]
data[0][6] => mux_dgc:auto_generated.data[6]
data[0][7] => mux_dgc:auto_generated.data[7]
data[0][8] => mux_dgc:auto_generated.data[8]
data[1][0] => mux_dgc:auto_generated.data[9]
data[1][1] => mux_dgc:auto_generated.data[10]
data[1][2] => mux_dgc:auto_generated.data[11]
data[1][3] => mux_dgc:auto_generated.data[12]
data[1][4] => mux_dgc:auto_generated.data[13]
data[1][5] => mux_dgc:auto_generated.data[14]
data[1][6] => mux_dgc:auto_generated.data[15]
data[1][7] => mux_dgc:auto_generated.data[16]
data[1][8] => mux_dgc:auto_generated.data[17]
sel[0] => mux_dgc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dgc:auto_generated.result[0]
result[1] <= mux_dgc:auto_generated.result[1]
result[2] <= mux_dgc:auto_generated.result[2]
result[3] <= mux_dgc:auto_generated.result[3]
result[4] <= mux_dgc:auto_generated.result[4]
result[5] <= mux_dgc:auto_generated.result[5]
result[6] <= mux_dgc:auto_generated.result[6]
result[7] <= mux_dgc:auto_generated.result[7]
result[8] <= mux_dgc:auto_generated.result[8]


|LAB4_Start|CONTROL_DEVICE:inst38|BUSMUX:inst17|lpm_mux:$00000|mux_dgc:auto_generated
data[0] => result_node[0]~17.IN1
data[1] => result_node[1]~15.IN1
data[2] => result_node[2]~13.IN1
data[3] => result_node[3]~11.IN1
data[4] => result_node[4]~9.IN1
data[5] => result_node[5]~7.IN1
data[6] => result_node[6]~5.IN1
data[7] => result_node[7]~3.IN1
data[8] => result_node[8]~1.IN1
data[9] => result_node[0]~16.IN1
data[10] => result_node[1]~14.IN1
data[11] => result_node[2]~12.IN1
data[12] => result_node[3]~10.IN1
data[13] => result_node[4]~8.IN1
data[14] => result_node[5]~6.IN1
data[15] => result_node[6]~4.IN1
data[16] => result_node[7]~2.IN1
data[17] => result_node[8]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[8]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[7]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[6]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[5]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[4]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[3]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[2]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[1]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[0]~16.IN0
sel[0] => _~8.IN0


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_dff6:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|LAB4_Start|CONTROL_DEVICE:inst38|lpm_dff6:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|divergentblock:inst26
Res[0] <= 16dmux:inst.Q1
Res[1] <= 16dmux:inst.Q2
Res[2] <= 16dmux:inst.Q3
Res[3] <= 16dmux:inst.Q4
Res[4] <= 16dmux:inst.Q5
Res[5] <= 16dmux:inst.Q6
Res[6] <= 16dmux:inst.Q7
Res[7] <= 16dmux:inst.Q8
C_in => 74163:inst1.CLK


|LAB4_Start|divergentblock:inst26|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|divergentblock:inst26|74163:inst1
clk => f74163:sub.clk
ldn => f74163:sub.ldn
clrn => f74163:sub.clrn
enp => f74163:sub.enp
ent => f74163:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74163:sub.qd
qc <= f74163:sub.qc
qb <= f74163:sub.qb
qa <= f74163:sub.qa
rco <= f74163:sub.rco


|LAB4_Start|divergentblock:inst26|74163:inst1|f74163:sub
RCO <= 129.DB_MAX_OUTPUT_PORT_TYPE
CLK => 134.CLK
CLK => 122.CLK
CLK => 111.CLK
CLK => 34.CLK
CLRN => 137.IN0
CLRN => 126.IN0
CLRN => 115.IN0
CLRN => 68.IN0
D => 136.IN0
LDN => 144.IN0
LDN => 132.IN0
LDN => 121.IN0
LDN => 110.IN0
LDN => 71.IN0
ENP => 130.IN0
ENP => 119.IN0
ENP => 108.IN0
ENP => 105.IN0
C => 124.IN0
B => 113.IN0
A => 70.IN0
ENT => 140.DATAIN
QD <= 134.DB_MAX_OUTPUT_PORT_TYPE
QC <= 122.DB_MAX_OUTPUT_PORT_TYPE
QB <= 111.DB_MAX_OUTPUT_PORT_TYPE
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]


|LAB4_Start|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_dgc:auto_generated.data[0]
data[0][1] => mux_dgc:auto_generated.data[1]
data[0][2] => mux_dgc:auto_generated.data[2]
data[0][3] => mux_dgc:auto_generated.data[3]
data[0][4] => mux_dgc:auto_generated.data[4]
data[0][5] => mux_dgc:auto_generated.data[5]
data[0][6] => mux_dgc:auto_generated.data[6]
data[0][7] => mux_dgc:auto_generated.data[7]
data[0][8] => mux_dgc:auto_generated.data[8]
data[1][0] => mux_dgc:auto_generated.data[9]
data[1][1] => mux_dgc:auto_generated.data[10]
data[1][2] => mux_dgc:auto_generated.data[11]
data[1][3] => mux_dgc:auto_generated.data[12]
data[1][4] => mux_dgc:auto_generated.data[13]
data[1][5] => mux_dgc:auto_generated.data[14]
data[1][6] => mux_dgc:auto_generated.data[15]
data[1][7] => mux_dgc:auto_generated.data[16]
data[1][8] => mux_dgc:auto_generated.data[17]
sel[0] => mux_dgc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dgc:auto_generated.result[0]
result[1] <= mux_dgc:auto_generated.result[1]
result[2] <= mux_dgc:auto_generated.result[2]
result[3] <= mux_dgc:auto_generated.result[3]
result[4] <= mux_dgc:auto_generated.result[4]
result[5] <= mux_dgc:auto_generated.result[5]
result[6] <= mux_dgc:auto_generated.result[6]
result[7] <= mux_dgc:auto_generated.result[7]
result[8] <= mux_dgc:auto_generated.result[8]


|LAB4_Start|BUSMUX:inst3|lpm_mux:$00000|mux_dgc:auto_generated
data[0] => result_node[0]~17.IN1
data[1] => result_node[1]~15.IN1
data[2] => result_node[2]~13.IN1
data[3] => result_node[3]~11.IN1
data[4] => result_node[4]~9.IN1
data[5] => result_node[5]~7.IN1
data[6] => result_node[6]~5.IN1
data[7] => result_node[7]~3.IN1
data[8] => result_node[8]~1.IN1
data[9] => result_node[0]~16.IN1
data[10] => result_node[1]~14.IN1
data[11] => result_node[2]~12.IN1
data[12] => result_node[3]~10.IN1
data[13] => result_node[4]~8.IN1
data[14] => result_node[5]~6.IN1
data[15] => result_node[6]~4.IN1
data[16] => result_node[7]~2.IN1
data[17] => result_node[8]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[8]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[7]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[6]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[5]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[4]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[3]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[2]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[1]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[0]~16.IN0
sel[0] => _~8.IN0


|LAB4_Start|lpm_bustri8:inst42
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|LAB4_Start|lpm_bustri8:inst42|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|lpm_bustri1:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|LAB4_Start|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|RON:inst
dataO[0] <= lpm_mux1:inst22.result[0]
dataO[1] <= lpm_mux1:inst22.result[1]
dataO[2] <= lpm_mux1:inst22.result[2]
dataO[3] <= lpm_mux1:inst22.result[3]
dataO[4] <= lpm_mux1:inst22.result[4]
dataO[5] <= lpm_mux1:inst22.result[5]
dataO[6] <= lpm_mux1:inst22.result[6]
dataO[7] <= lpm_mux1:inst22.result[7]
dataO[8] <= lpm_mux1:inst22.result[8]
CDData[0] => lpm_decode5:inst21.data[0]
CDData[1] => lpm_decode5:inst21.data[1]
CDData[2] => lpm_decode5:inst21.data[2]
Clk => inst12.IN0
Address[0] => lpm_decode4:inst20.data[0]
Address[0] => lpm_mux1:inst22.sel[0]
Address[1] => lpm_decode4:inst20.data[1]
Address[1] => lpm_mux1:inst22.sel[1]
Address[2] => lpm_decode4:inst20.data[2]
Address[2] => lpm_mux1:inst22.sel[2]
Address[3] => lpm_decode4:inst20.data[3]
Address[4] => lpm_decode4:inst20.data[4]
Address[5] => lpm_decode4:inst20.data[5]
Address[6] => lpm_decode4:inst20.data[6]
Address[7] => lpm_decode4:inst20.data[7]
data[0] => lpm_dff0:inst11.data[0]
data[0] => lpm_dff0:inst10.data[0]
data[0] => lpm_dff0:inst9.data[0]
data[0] => lpm_dff0:inst8.data[0]
data[0] => lpm_dff0:inst7.data[0]
data[0] => lpm_dff0:inst6.data[0]
data[0] => lpm_dff0:inst5.data[0]
data[0] => lpm_dff0:inst.data[0]
data[1] => lpm_dff0:inst11.data[1]
data[1] => lpm_dff0:inst10.data[1]
data[1] => lpm_dff0:inst9.data[1]
data[1] => lpm_dff0:inst8.data[1]
data[1] => lpm_dff0:inst7.data[1]
data[1] => lpm_dff0:inst6.data[1]
data[1] => lpm_dff0:inst5.data[1]
data[1] => lpm_dff0:inst.data[1]
data[2] => lpm_dff0:inst11.data[2]
data[2] => lpm_dff0:inst10.data[2]
data[2] => lpm_dff0:inst9.data[2]
data[2] => lpm_dff0:inst8.data[2]
data[2] => lpm_dff0:inst7.data[2]
data[2] => lpm_dff0:inst6.data[2]
data[2] => lpm_dff0:inst5.data[2]
data[2] => lpm_dff0:inst.data[2]
data[3] => lpm_dff0:inst11.data[3]
data[3] => lpm_dff0:inst10.data[3]
data[3] => lpm_dff0:inst9.data[3]
data[3] => lpm_dff0:inst8.data[3]
data[3] => lpm_dff0:inst7.data[3]
data[3] => lpm_dff0:inst6.data[3]
data[3] => lpm_dff0:inst5.data[3]
data[3] => lpm_dff0:inst.data[3]
data[4] => lpm_dff0:inst11.data[4]
data[4] => lpm_dff0:inst10.data[4]
data[4] => lpm_dff0:inst9.data[4]
data[4] => lpm_dff0:inst8.data[4]
data[4] => lpm_dff0:inst7.data[4]
data[4] => lpm_dff0:inst6.data[4]
data[4] => lpm_dff0:inst5.data[4]
data[4] => lpm_dff0:inst.data[4]
data[5] => lpm_dff0:inst11.data[5]
data[5] => lpm_dff0:inst10.data[5]
data[5] => lpm_dff0:inst9.data[5]
data[5] => lpm_dff0:inst8.data[5]
data[5] => lpm_dff0:inst7.data[5]
data[5] => lpm_dff0:inst6.data[5]
data[5] => lpm_dff0:inst5.data[5]
data[5] => lpm_dff0:inst.data[5]
data[6] => lpm_dff0:inst11.data[6]
data[6] => lpm_dff0:inst10.data[6]
data[6] => lpm_dff0:inst9.data[6]
data[6] => lpm_dff0:inst8.data[6]
data[6] => lpm_dff0:inst7.data[6]
data[6] => lpm_dff0:inst6.data[6]
data[6] => lpm_dff0:inst5.data[6]
data[6] => lpm_dff0:inst.data[6]
data[7] => lpm_dff0:inst11.data[7]
data[7] => lpm_dff0:inst10.data[7]
data[7] => lpm_dff0:inst9.data[7]
data[7] => lpm_dff0:inst8.data[7]
data[7] => lpm_dff0:inst7.data[7]
data[7] => lpm_dff0:inst6.data[7]
data[7] => lpm_dff0:inst5.data[7]
data[7] => lpm_dff0:inst.data[7]
data[8] => lpm_dff0:inst11.data[8]
data[8] => lpm_dff0:inst10.data[8]
data[8] => lpm_dff0:inst9.data[8]
data[8] => lpm_dff0:inst8.data[8]
data[8] => lpm_dff0:inst7.data[8]
data[8] => lpm_dff0:inst6.data[8]
data[8] => lpm_dff0:inst5.data[8]
data[8] => lpm_dff0:inst.data[8]


|LAB4_Start|RON:inst|lpm_mux1:inst22
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|LAB4_Start|RON:inst|lpm_mux1:inst22|lpm_mux:lpm_mux_component
data[0][0] => mux_0td:auto_generated.data[0]
data[0][1] => mux_0td:auto_generated.data[1]
data[0][2] => mux_0td:auto_generated.data[2]
data[0][3] => mux_0td:auto_generated.data[3]
data[0][4] => mux_0td:auto_generated.data[4]
data[0][5] => mux_0td:auto_generated.data[5]
data[0][6] => mux_0td:auto_generated.data[6]
data[0][7] => mux_0td:auto_generated.data[7]
data[0][8] => mux_0td:auto_generated.data[8]
data[1][0] => mux_0td:auto_generated.data[9]
data[1][1] => mux_0td:auto_generated.data[10]
data[1][2] => mux_0td:auto_generated.data[11]
data[1][3] => mux_0td:auto_generated.data[12]
data[1][4] => mux_0td:auto_generated.data[13]
data[1][5] => mux_0td:auto_generated.data[14]
data[1][6] => mux_0td:auto_generated.data[15]
data[1][7] => mux_0td:auto_generated.data[16]
data[1][8] => mux_0td:auto_generated.data[17]
data[2][0] => mux_0td:auto_generated.data[18]
data[2][1] => mux_0td:auto_generated.data[19]
data[2][2] => mux_0td:auto_generated.data[20]
data[2][3] => mux_0td:auto_generated.data[21]
data[2][4] => mux_0td:auto_generated.data[22]
data[2][5] => mux_0td:auto_generated.data[23]
data[2][6] => mux_0td:auto_generated.data[24]
data[2][7] => mux_0td:auto_generated.data[25]
data[2][8] => mux_0td:auto_generated.data[26]
data[3][0] => mux_0td:auto_generated.data[27]
data[3][1] => mux_0td:auto_generated.data[28]
data[3][2] => mux_0td:auto_generated.data[29]
data[3][3] => mux_0td:auto_generated.data[30]
data[3][4] => mux_0td:auto_generated.data[31]
data[3][5] => mux_0td:auto_generated.data[32]
data[3][6] => mux_0td:auto_generated.data[33]
data[3][7] => mux_0td:auto_generated.data[34]
data[3][8] => mux_0td:auto_generated.data[35]
data[4][0] => mux_0td:auto_generated.data[36]
data[4][1] => mux_0td:auto_generated.data[37]
data[4][2] => mux_0td:auto_generated.data[38]
data[4][3] => mux_0td:auto_generated.data[39]
data[4][4] => mux_0td:auto_generated.data[40]
data[4][5] => mux_0td:auto_generated.data[41]
data[4][6] => mux_0td:auto_generated.data[42]
data[4][7] => mux_0td:auto_generated.data[43]
data[4][8] => mux_0td:auto_generated.data[44]
data[5][0] => mux_0td:auto_generated.data[45]
data[5][1] => mux_0td:auto_generated.data[46]
data[5][2] => mux_0td:auto_generated.data[47]
data[5][3] => mux_0td:auto_generated.data[48]
data[5][4] => mux_0td:auto_generated.data[49]
data[5][5] => mux_0td:auto_generated.data[50]
data[5][6] => mux_0td:auto_generated.data[51]
data[5][7] => mux_0td:auto_generated.data[52]
data[5][8] => mux_0td:auto_generated.data[53]
data[6][0] => mux_0td:auto_generated.data[54]
data[6][1] => mux_0td:auto_generated.data[55]
data[6][2] => mux_0td:auto_generated.data[56]
data[6][3] => mux_0td:auto_generated.data[57]
data[6][4] => mux_0td:auto_generated.data[58]
data[6][5] => mux_0td:auto_generated.data[59]
data[6][6] => mux_0td:auto_generated.data[60]
data[6][7] => mux_0td:auto_generated.data[61]
data[6][8] => mux_0td:auto_generated.data[62]
data[7][0] => mux_0td:auto_generated.data[63]
data[7][1] => mux_0td:auto_generated.data[64]
data[7][2] => mux_0td:auto_generated.data[65]
data[7][3] => mux_0td:auto_generated.data[66]
data[7][4] => mux_0td:auto_generated.data[67]
data[7][5] => mux_0td:auto_generated.data[68]
data[7][6] => mux_0td:auto_generated.data[69]
data[7][7] => mux_0td:auto_generated.data[70]
data[7][8] => mux_0td:auto_generated.data[71]
sel[0] => mux_0td:auto_generated.sel[0]
sel[1] => mux_0td:auto_generated.sel[1]
sel[2] => mux_0td:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0td:auto_generated.result[0]
result[1] <= mux_0td:auto_generated.result[1]
result[2] <= mux_0td:auto_generated.result[2]
result[3] <= mux_0td:auto_generated.result[3]
result[4] <= mux_0td:auto_generated.result[4]
result[5] <= mux_0td:auto_generated.result[5]
result[6] <= mux_0td:auto_generated.result[6]
result[7] <= mux_0td:auto_generated.result[7]
result[8] <= mux_0td:auto_generated.result[8]


|LAB4_Start|RON:inst|lpm_mux1:inst22|lpm_mux:lpm_mux_component|mux_0td:auto_generated
data[0] => _~368.IN0
data[0] => _~377.IN0
data[1] => _~325.IN0
data[1] => _~334.IN0
data[2] => _~282.IN0
data[2] => _~291.IN0
data[3] => _~239.IN0
data[3] => _~248.IN0
data[4] => _~196.IN0
data[4] => _~205.IN0
data[5] => _~153.IN0
data[5] => _~162.IN0
data[6] => _~110.IN0
data[6] => _~119.IN0
data[7] => _~67.IN0
data[7] => _~76.IN0
data[8] => _~24.IN0
data[8] => _~33.IN0
data[9] => _~366.IN0
data[10] => _~323.IN0
data[11] => _~280.IN0
data[12] => _~237.IN0
data[13] => _~194.IN0
data[14] => _~151.IN0
data[15] => _~108.IN0
data[16] => _~65.IN0
data[17] => _~22.IN0
data[18] => _~371.IN1
data[18] => _~380.IN1
data[19] => _~328.IN1
data[19] => _~337.IN1
data[20] => _~285.IN1
data[20] => _~294.IN1
data[21] => _~242.IN1
data[21] => _~251.IN1
data[22] => _~199.IN1
data[22] => _~208.IN1
data[23] => _~156.IN1
data[23] => _~165.IN1
data[24] => _~113.IN1
data[24] => _~122.IN1
data[25] => _~70.IN1
data[25] => _~79.IN1
data[26] => _~27.IN1
data[26] => _~36.IN1
data[27] => _~384.IN0
data[28] => _~341.IN0
data[29] => _~298.IN0
data[30] => _~255.IN0
data[31] => _~212.IN0
data[32] => _~169.IN0
data[33] => _~126.IN0
data[34] => _~83.IN0
data[35] => _~40.IN0
data[36] => _~346.IN0
data[36] => _~355.IN0
data[37] => _~303.IN0
data[37] => _~312.IN0
data[38] => _~260.IN0
data[38] => _~269.IN0
data[39] => _~217.IN0
data[39] => _~226.IN0
data[40] => _~174.IN0
data[40] => _~183.IN0
data[41] => _~131.IN0
data[41] => _~140.IN0
data[42] => _~88.IN0
data[42] => _~97.IN0
data[43] => _~45.IN0
data[43] => _~54.IN0
data[44] => _~2.IN0
data[44] => _~11.IN0
data[45] => _~344.IN0
data[46] => _~301.IN0
data[47] => _~258.IN0
data[48] => _~215.IN0
data[49] => _~172.IN0
data[50] => _~129.IN0
data[51] => _~86.IN0
data[52] => _~43.IN0
data[53] => _~0.IN0
data[54] => _~349.IN1
data[54] => _~358.IN1
data[55] => _~306.IN1
data[55] => _~315.IN1
data[56] => _~263.IN1
data[56] => _~272.IN1
data[57] => _~220.IN1
data[57] => _~229.IN1
data[58] => _~177.IN1
data[58] => _~186.IN1
data[59] => _~134.IN1
data[59] => _~143.IN1
data[60] => _~91.IN1
data[60] => _~100.IN1
data[61] => _~48.IN1
data[61] => _~57.IN1
data[62] => _~5.IN1
data[62] => _~14.IN1
data[63] => _~362.IN0
data[64] => _~319.IN0
data[65] => _~276.IN0
data[66] => _~233.IN0
data[67] => _~190.IN0
data[68] => _~147.IN0
data[69] => _~104.IN0
data[70] => _~61.IN0
data[71] => _~18.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~301.IN1
sel[0] => _~304.IN0
sel[0] => _~306.IN0
sel[0] => _~313.IN0
sel[0] => _~315.IN0
sel[0] => _~318.IN0
sel[0] => _~323.IN1
sel[0] => _~326.IN0
sel[0] => _~328.IN0
sel[0] => _~335.IN0
sel[0] => _~337.IN0
sel[0] => _~340.IN0
sel[0] => _~258.IN1
sel[0] => _~261.IN0
sel[0] => _~263.IN0
sel[0] => _~270.IN0
sel[0] => _~272.IN0
sel[0] => _~275.IN0
sel[0] => _~280.IN1
sel[0] => _~283.IN0
sel[0] => _~285.IN0
sel[0] => _~292.IN0
sel[0] => _~294.IN0
sel[0] => _~297.IN0
sel[0] => _~215.IN1
sel[0] => _~218.IN0
sel[0] => _~220.IN0
sel[0] => _~227.IN0
sel[0] => _~229.IN0
sel[0] => _~232.IN0
sel[0] => _~237.IN1
sel[0] => _~240.IN0
sel[0] => _~242.IN0
sel[0] => _~249.IN0
sel[0] => _~251.IN0
sel[0] => _~254.IN0
sel[0] => _~172.IN1
sel[0] => _~175.IN0
sel[0] => _~177.IN0
sel[0] => _~184.IN0
sel[0] => _~186.IN0
sel[0] => _~189.IN0
sel[0] => _~194.IN1
sel[0] => _~197.IN0
sel[0] => _~199.IN0
sel[0] => _~206.IN0
sel[0] => _~208.IN0
sel[0] => _~211.IN0
sel[0] => _~344.IN1
sel[0] => _~347.IN0
sel[0] => _~349.IN0
sel[0] => _~356.IN0
sel[0] => _~358.IN0
sel[0] => _~361.IN0
sel[0] => _~366.IN1
sel[0] => _~369.IN0
sel[0] => _~371.IN0
sel[0] => _~378.IN0
sel[0] => _~380.IN0
sel[0] => _~383.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[1] => _~302.IN0
sel[1] => _~307.IN0
sel[1] => _~311.IN0
sel[1] => _~316.IN0
sel[1] => _~324.IN0
sel[1] => _~329.IN0
sel[1] => _~333.IN0
sel[1] => _~338.IN0
sel[1] => _~259.IN0
sel[1] => _~264.IN0
sel[1] => _~268.IN0
sel[1] => _~273.IN0
sel[1] => _~281.IN0
sel[1] => _~286.IN0
sel[1] => _~290.IN0
sel[1] => _~295.IN0
sel[1] => _~216.IN0
sel[1] => _~221.IN0
sel[1] => _~225.IN0
sel[1] => _~230.IN0
sel[1] => _~238.IN0
sel[1] => _~243.IN0
sel[1] => _~247.IN0
sel[1] => _~252.IN0
sel[1] => _~173.IN0
sel[1] => _~178.IN0
sel[1] => _~182.IN0
sel[1] => _~187.IN0
sel[1] => _~195.IN0
sel[1] => _~200.IN0
sel[1] => _~204.IN0
sel[1] => _~209.IN0
sel[1] => _~345.IN0
sel[1] => _~350.IN0
sel[1] => _~354.IN0
sel[1] => _~359.IN0
sel[1] => _~367.IN0
sel[1] => _~372.IN0
sel[1] => _~376.IN0
sel[1] => _~381.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[2] => result_node[8]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[7]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[6]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[5]~6.IN0
sel[2] => _~150.IN0
sel[2] => result_node[4]~8.IN0
sel[2] => _~193.IN0
sel[2] => result_node[3]~10.IN0
sel[2] => _~236.IN0
sel[2] => result_node[2]~12.IN0
sel[2] => _~279.IN0
sel[2] => result_node[1]~14.IN0
sel[2] => _~322.IN0
sel[2] => result_node[0]~16.IN0
sel[2] => _~365.IN0


|LAB4_Start|RON:inst|lpm_dff0:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|LAB4_Start|RON:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|RON:inst|lpm_decode5:inst21
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|LAB4_Start|RON:inst|lpm_decode5:inst21|lpm_decode:lpm_decode_component
data[0] => decode_70f:auto_generated.data[0]
data[1] => decode_70f:auto_generated.data[1]
data[2] => decode_70f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_70f:auto_generated.eq[0]
eq[1] <= decode_70f:auto_generated.eq[1]
eq[2] <= decode_70f:auto_generated.eq[2]
eq[3] <= decode_70f:auto_generated.eq[3]
eq[4] <= decode_70f:auto_generated.eq[4]
eq[5] <= decode_70f:auto_generated.eq[5]
eq[6] <= decode_70f:auto_generated.eq[6]
eq[7] <= decode_70f:auto_generated.eq[7]


|LAB4_Start|RON:inst|lpm_decode5:inst21|lpm_decode:lpm_decode_component|decode_70f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|RON:inst|lpm_decode4:inst20
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
data[5] => lpm_decode:lpm_decode_component.data[5]
data[6] => lpm_decode:lpm_decode_component.data[6]
data[7] => lpm_decode:lpm_decode_component.data[7]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|LAB4_Start|RON:inst|lpm_decode4:inst20|lpm_decode:lpm_decode_component
data[0] => decode_h3f:auto_generated.data[0]
data[1] => decode_h3f:auto_generated.data[1]
data[2] => decode_h3f:auto_generated.data[2]
data[3] => decode_h3f:auto_generated.data[3]
data[4] => decode_h3f:auto_generated.data[4]
data[5] => decode_h3f:auto_generated.data[5]
data[6] => decode_h3f:auto_generated.data[6]
data[7] => decode_h3f:auto_generated.data[7]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_h3f:auto_generated.eq[0]
eq[1] <= decode_h3f:auto_generated.eq[1]
eq[2] <= decode_h3f:auto_generated.eq[2]
eq[3] <= decode_h3f:auto_generated.eq[3]
eq[4] <= decode_h3f:auto_generated.eq[4]
eq[5] <= decode_h3f:auto_generated.eq[5]
eq[6] <= decode_h3f:auto_generated.eq[6]
eq[7] <= decode_h3f:auto_generated.eq[7]
eq[8] <= decode_h3f:auto_generated.eq[8]
eq[9] <= decode_h3f:auto_generated.eq[9]
eq[10] <= decode_h3f:auto_generated.eq[10]
eq[11] <= decode_h3f:auto_generated.eq[11]
eq[12] <= decode_h3f:auto_generated.eq[12]
eq[13] <= decode_h3f:auto_generated.eq[13]
eq[14] <= decode_h3f:auto_generated.eq[14]
eq[15] <= decode_h3f:auto_generated.eq[15]
eq[16] <= decode_h3f:auto_generated.eq[16]
eq[17] <= decode_h3f:auto_generated.eq[17]
eq[18] <= decode_h3f:auto_generated.eq[18]
eq[19] <= decode_h3f:auto_generated.eq[19]
eq[20] <= decode_h3f:auto_generated.eq[20]
eq[21] <= decode_h3f:auto_generated.eq[21]
eq[22] <= decode_h3f:auto_generated.eq[22]
eq[23] <= decode_h3f:auto_generated.eq[23]
eq[24] <= decode_h3f:auto_generated.eq[24]
eq[25] <= decode_h3f:auto_generated.eq[25]
eq[26] <= decode_h3f:auto_generated.eq[26]
eq[27] <= decode_h3f:auto_generated.eq[27]
eq[28] <= decode_h3f:auto_generated.eq[28]
eq[29] <= decode_h3f:auto_generated.eq[29]
eq[30] <= decode_h3f:auto_generated.eq[30]
eq[31] <= decode_h3f:auto_generated.eq[31]
eq[32] <= decode_h3f:auto_generated.eq[32]
eq[33] <= decode_h3f:auto_generated.eq[33]
eq[34] <= decode_h3f:auto_generated.eq[34]
eq[35] <= decode_h3f:auto_generated.eq[35]
eq[36] <= decode_h3f:auto_generated.eq[36]
eq[37] <= decode_h3f:auto_generated.eq[37]
eq[38] <= decode_h3f:auto_generated.eq[38]
eq[39] <= decode_h3f:auto_generated.eq[39]
eq[40] <= decode_h3f:auto_generated.eq[40]
eq[41] <= decode_h3f:auto_generated.eq[41]
eq[42] <= decode_h3f:auto_generated.eq[42]
eq[43] <= decode_h3f:auto_generated.eq[43]
eq[44] <= decode_h3f:auto_generated.eq[44]
eq[45] <= decode_h3f:auto_generated.eq[45]
eq[46] <= decode_h3f:auto_generated.eq[46]
eq[47] <= decode_h3f:auto_generated.eq[47]
eq[48] <= decode_h3f:auto_generated.eq[48]
eq[49] <= decode_h3f:auto_generated.eq[49]
eq[50] <= decode_h3f:auto_generated.eq[50]
eq[51] <= decode_h3f:auto_generated.eq[51]
eq[52] <= decode_h3f:auto_generated.eq[52]
eq[53] <= decode_h3f:auto_generated.eq[53]
eq[54] <= decode_h3f:auto_generated.eq[54]
eq[55] <= decode_h3f:auto_generated.eq[55]
eq[56] <= decode_h3f:auto_generated.eq[56]
eq[57] <= decode_h3f:auto_generated.eq[57]
eq[58] <= decode_h3f:auto_generated.eq[58]
eq[59] <= decode_h3f:auto_generated.eq[59]
eq[60] <= decode_h3f:auto_generated.eq[60]
eq[61] <= decode_h3f:auto_generated.eq[61]
eq[62] <= decode_h3f:auto_generated.eq[62]
eq[63] <= decode_h3f:auto_generated.eq[63]
eq[64] <= decode_h3f:auto_generated.eq[64]
eq[65] <= decode_h3f:auto_generated.eq[65]
eq[66] <= decode_h3f:auto_generated.eq[66]
eq[67] <= decode_h3f:auto_generated.eq[67]
eq[68] <= decode_h3f:auto_generated.eq[68]
eq[69] <= decode_h3f:auto_generated.eq[69]
eq[70] <= decode_h3f:auto_generated.eq[70]
eq[71] <= decode_h3f:auto_generated.eq[71]
eq[72] <= decode_h3f:auto_generated.eq[72]
eq[73] <= decode_h3f:auto_generated.eq[73]
eq[74] <= decode_h3f:auto_generated.eq[74]
eq[75] <= decode_h3f:auto_generated.eq[75]
eq[76] <= decode_h3f:auto_generated.eq[76]
eq[77] <= decode_h3f:auto_generated.eq[77]
eq[78] <= decode_h3f:auto_generated.eq[78]
eq[79] <= decode_h3f:auto_generated.eq[79]
eq[80] <= decode_h3f:auto_generated.eq[80]
eq[81] <= decode_h3f:auto_generated.eq[81]
eq[82] <= decode_h3f:auto_generated.eq[82]
eq[83] <= decode_h3f:auto_generated.eq[83]
eq[84] <= decode_h3f:auto_generated.eq[84]
eq[85] <= decode_h3f:auto_generated.eq[85]
eq[86] <= decode_h3f:auto_generated.eq[86]
eq[87] <= decode_h3f:auto_generated.eq[87]
eq[88] <= decode_h3f:auto_generated.eq[88]
eq[89] <= decode_h3f:auto_generated.eq[89]
eq[90] <= decode_h3f:auto_generated.eq[90]
eq[91] <= decode_h3f:auto_generated.eq[91]
eq[92] <= decode_h3f:auto_generated.eq[92]
eq[93] <= decode_h3f:auto_generated.eq[93]
eq[94] <= decode_h3f:auto_generated.eq[94]
eq[95] <= decode_h3f:auto_generated.eq[95]
eq[96] <= decode_h3f:auto_generated.eq[96]
eq[97] <= decode_h3f:auto_generated.eq[97]
eq[98] <= decode_h3f:auto_generated.eq[98]
eq[99] <= decode_h3f:auto_generated.eq[99]
eq[100] <= decode_h3f:auto_generated.eq[100]
eq[101] <= decode_h3f:auto_generated.eq[101]
eq[102] <= decode_h3f:auto_generated.eq[102]
eq[103] <= decode_h3f:auto_generated.eq[103]
eq[104] <= decode_h3f:auto_generated.eq[104]
eq[105] <= decode_h3f:auto_generated.eq[105]
eq[106] <= decode_h3f:auto_generated.eq[106]
eq[107] <= decode_h3f:auto_generated.eq[107]
eq[108] <= decode_h3f:auto_generated.eq[108]
eq[109] <= decode_h3f:auto_generated.eq[109]
eq[110] <= decode_h3f:auto_generated.eq[110]
eq[111] <= decode_h3f:auto_generated.eq[111]
eq[112] <= decode_h3f:auto_generated.eq[112]
eq[113] <= decode_h3f:auto_generated.eq[113]
eq[114] <= decode_h3f:auto_generated.eq[114]
eq[115] <= decode_h3f:auto_generated.eq[115]
eq[116] <= decode_h3f:auto_generated.eq[116]
eq[117] <= decode_h3f:auto_generated.eq[117]
eq[118] <= decode_h3f:auto_generated.eq[118]
eq[119] <= decode_h3f:auto_generated.eq[119]
eq[120] <= decode_h3f:auto_generated.eq[120]
eq[121] <= decode_h3f:auto_generated.eq[121]
eq[122] <= decode_h3f:auto_generated.eq[122]
eq[123] <= decode_h3f:auto_generated.eq[123]
eq[124] <= decode_h3f:auto_generated.eq[124]
eq[125] <= decode_h3f:auto_generated.eq[125]
eq[126] <= decode_h3f:auto_generated.eq[126]
eq[127] <= decode_h3f:auto_generated.eq[127]
eq[128] <= decode_h3f:auto_generated.eq[128]
eq[129] <= decode_h3f:auto_generated.eq[129]
eq[130] <= decode_h3f:auto_generated.eq[130]
eq[131] <= decode_h3f:auto_generated.eq[131]
eq[132] <= decode_h3f:auto_generated.eq[132]
eq[133] <= decode_h3f:auto_generated.eq[133]
eq[134] <= decode_h3f:auto_generated.eq[134]
eq[135] <= decode_h3f:auto_generated.eq[135]
eq[136] <= decode_h3f:auto_generated.eq[136]
eq[137] <= decode_h3f:auto_generated.eq[137]
eq[138] <= decode_h3f:auto_generated.eq[138]
eq[139] <= decode_h3f:auto_generated.eq[139]
eq[140] <= decode_h3f:auto_generated.eq[140]
eq[141] <= decode_h3f:auto_generated.eq[141]
eq[142] <= decode_h3f:auto_generated.eq[142]
eq[143] <= decode_h3f:auto_generated.eq[143]
eq[144] <= decode_h3f:auto_generated.eq[144]
eq[145] <= decode_h3f:auto_generated.eq[145]
eq[146] <= decode_h3f:auto_generated.eq[146]
eq[147] <= decode_h3f:auto_generated.eq[147]
eq[148] <= decode_h3f:auto_generated.eq[148]
eq[149] <= decode_h3f:auto_generated.eq[149]
eq[150] <= decode_h3f:auto_generated.eq[150]
eq[151] <= decode_h3f:auto_generated.eq[151]
eq[152] <= decode_h3f:auto_generated.eq[152]
eq[153] <= decode_h3f:auto_generated.eq[153]
eq[154] <= decode_h3f:auto_generated.eq[154]
eq[155] <= decode_h3f:auto_generated.eq[155]
eq[156] <= decode_h3f:auto_generated.eq[156]
eq[157] <= decode_h3f:auto_generated.eq[157]
eq[158] <= decode_h3f:auto_generated.eq[158]
eq[159] <= decode_h3f:auto_generated.eq[159]
eq[160] <= decode_h3f:auto_generated.eq[160]
eq[161] <= decode_h3f:auto_generated.eq[161]
eq[162] <= decode_h3f:auto_generated.eq[162]
eq[163] <= decode_h3f:auto_generated.eq[163]
eq[164] <= decode_h3f:auto_generated.eq[164]
eq[165] <= decode_h3f:auto_generated.eq[165]
eq[166] <= decode_h3f:auto_generated.eq[166]
eq[167] <= decode_h3f:auto_generated.eq[167]
eq[168] <= decode_h3f:auto_generated.eq[168]
eq[169] <= decode_h3f:auto_generated.eq[169]
eq[170] <= decode_h3f:auto_generated.eq[170]
eq[171] <= decode_h3f:auto_generated.eq[171]
eq[172] <= decode_h3f:auto_generated.eq[172]
eq[173] <= decode_h3f:auto_generated.eq[173]
eq[174] <= decode_h3f:auto_generated.eq[174]
eq[175] <= decode_h3f:auto_generated.eq[175]
eq[176] <= decode_h3f:auto_generated.eq[176]
eq[177] <= decode_h3f:auto_generated.eq[177]
eq[178] <= decode_h3f:auto_generated.eq[178]
eq[179] <= decode_h3f:auto_generated.eq[179]
eq[180] <= decode_h3f:auto_generated.eq[180]
eq[181] <= decode_h3f:auto_generated.eq[181]
eq[182] <= decode_h3f:auto_generated.eq[182]
eq[183] <= decode_h3f:auto_generated.eq[183]
eq[184] <= decode_h3f:auto_generated.eq[184]
eq[185] <= decode_h3f:auto_generated.eq[185]
eq[186] <= decode_h3f:auto_generated.eq[186]
eq[187] <= decode_h3f:auto_generated.eq[187]
eq[188] <= decode_h3f:auto_generated.eq[188]
eq[189] <= decode_h3f:auto_generated.eq[189]
eq[190] <= decode_h3f:auto_generated.eq[190]
eq[191] <= decode_h3f:auto_generated.eq[191]
eq[192] <= decode_h3f:auto_generated.eq[192]
eq[193] <= decode_h3f:auto_generated.eq[193]
eq[194] <= decode_h3f:auto_generated.eq[194]
eq[195] <= decode_h3f:auto_generated.eq[195]
eq[196] <= decode_h3f:auto_generated.eq[196]
eq[197] <= decode_h3f:auto_generated.eq[197]
eq[198] <= decode_h3f:auto_generated.eq[198]
eq[199] <= decode_h3f:auto_generated.eq[199]
eq[200] <= decode_h3f:auto_generated.eq[200]
eq[201] <= decode_h3f:auto_generated.eq[201]
eq[202] <= decode_h3f:auto_generated.eq[202]
eq[203] <= decode_h3f:auto_generated.eq[203]
eq[204] <= decode_h3f:auto_generated.eq[204]
eq[205] <= decode_h3f:auto_generated.eq[205]
eq[206] <= decode_h3f:auto_generated.eq[206]
eq[207] <= decode_h3f:auto_generated.eq[207]
eq[208] <= decode_h3f:auto_generated.eq[208]
eq[209] <= decode_h3f:auto_generated.eq[209]
eq[210] <= decode_h3f:auto_generated.eq[210]
eq[211] <= decode_h3f:auto_generated.eq[211]
eq[212] <= decode_h3f:auto_generated.eq[212]
eq[213] <= decode_h3f:auto_generated.eq[213]
eq[214] <= decode_h3f:auto_generated.eq[214]
eq[215] <= decode_h3f:auto_generated.eq[215]
eq[216] <= decode_h3f:auto_generated.eq[216]
eq[217] <= decode_h3f:auto_generated.eq[217]
eq[218] <= decode_h3f:auto_generated.eq[218]
eq[219] <= decode_h3f:auto_generated.eq[219]
eq[220] <= decode_h3f:auto_generated.eq[220]
eq[221] <= decode_h3f:auto_generated.eq[221]
eq[222] <= decode_h3f:auto_generated.eq[222]
eq[223] <= decode_h3f:auto_generated.eq[223]
eq[224] <= decode_h3f:auto_generated.eq[224]
eq[225] <= decode_h3f:auto_generated.eq[225]
eq[226] <= decode_h3f:auto_generated.eq[226]
eq[227] <= decode_h3f:auto_generated.eq[227]
eq[228] <= decode_h3f:auto_generated.eq[228]
eq[229] <= decode_h3f:auto_generated.eq[229]
eq[230] <= decode_h3f:auto_generated.eq[230]
eq[231] <= decode_h3f:auto_generated.eq[231]
eq[232] <= decode_h3f:auto_generated.eq[232]
eq[233] <= decode_h3f:auto_generated.eq[233]
eq[234] <= decode_h3f:auto_generated.eq[234]
eq[235] <= decode_h3f:auto_generated.eq[235]
eq[236] <= decode_h3f:auto_generated.eq[236]
eq[237] <= decode_h3f:auto_generated.eq[237]
eq[238] <= decode_h3f:auto_generated.eq[238]
eq[239] <= decode_h3f:auto_generated.eq[239]
eq[240] <= decode_h3f:auto_generated.eq[240]
eq[241] <= decode_h3f:auto_generated.eq[241]
eq[242] <= decode_h3f:auto_generated.eq[242]
eq[243] <= decode_h3f:auto_generated.eq[243]
eq[244] <= decode_h3f:auto_generated.eq[244]
eq[245] <= decode_h3f:auto_generated.eq[245]
eq[246] <= decode_h3f:auto_generated.eq[246]
eq[247] <= decode_h3f:auto_generated.eq[247]
eq[248] <= decode_h3f:auto_generated.eq[248]
eq[249] <= decode_h3f:auto_generated.eq[249]
eq[250] <= decode_h3f:auto_generated.eq[250]
eq[251] <= decode_h3f:auto_generated.eq[251]
eq[252] <= decode_h3f:auto_generated.eq[252]
eq[253] <= decode_h3f:auto_generated.eq[253]
eq[254] <= decode_h3f:auto_generated.eq[254]
eq[255] <= decode_h3f:auto_generated.eq[255]


|LAB4_Start|RON:inst|lpm_decode4:inst20|lpm_decode:lpm_decode_component|decode_h3f:auto_generated
data[0] => w_anode1563w[1]~2.IN0
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1590w[1]~1.IN0
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1610w[1]~1.IN0
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1630w[1]~0.IN0
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1663w[1]~2.IN0
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1684w[1]~1.IN0
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1704w[1]~1.IN0
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1724w[1]~0.IN0
data[0] => w_anode1734w[1].IN1
data[0] => w_anode1756w[1]~2.IN0
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1777w[1]~1.IN0
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1797w[1]~1.IN0
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1817w[1]~0.IN0
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1849w[1]~2.IN0
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1870w[1]~1.IN0
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1890w[1]~1.IN0
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1910w[1]~0.IN0
data[0] => w_anode1920w[1].IN1
data[0] => w_anode1942w[1]~2.IN0
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1963w[1]~1.IN0
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1983w[1]~1.IN0
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2003w[1]~0.IN0
data[0] => w_anode2013w[1].IN1
data[0] => w_anode2035w[1]~2.IN0
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2056w[1]~1.IN0
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2076w[1]~1.IN0
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2096w[1]~0.IN0
data[0] => w_anode2106w[1].IN1
data[0] => w_anode2128w[1]~2.IN0
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2149w[1]~1.IN0
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2169w[1]~1.IN0
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2189w[1]~0.IN0
data[0] => w_anode2199w[1].IN1
data[0] => w_anode2221w[1]~2.IN0
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2242w[1]~1.IN0
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2262w[1]~1.IN0
data[0] => w_anode2272w[1].IN1
data[0] => w_anode2282w[1]~0.IN0
data[0] => w_anode2292w[1].IN1
data[0] => w_anode103w[1]~0.IN0
data[0] => w_anode113w[1].IN1
data[0] => w_anode136w[1]~2.IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1]~1.IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1]~1.IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode197w[1]~0.IN0
data[0] => w_anode207w[1].IN1
data[0] => w_anode229w[1]~2.IN0
data[0] => w_anode240w[1].IN1
data[0] => w_anode250w[1]~1.IN0
data[0] => w_anode260w[1].IN1
data[0] => w_anode270w[1]~1.IN0
data[0] => w_anode280w[1].IN1
data[0] => w_anode290w[1]~0.IN0
data[0] => w_anode300w[1].IN1
data[0] => w_anode322w[1]~2.IN0
data[0] => w_anode333w[1].IN1
data[0] => w_anode343w[1]~1.IN0
data[0] => w_anode353w[1].IN1
data[0] => w_anode363w[1]~1.IN0
data[0] => w_anode36w[1]~2.IN0
data[0] => w_anode373w[1].IN1
data[0] => w_anode383w[1]~0.IN0
data[0] => w_anode393w[1].IN1
data[0] => w_anode415w[1]~2.IN0
data[0] => w_anode426w[1].IN1
data[0] => w_anode436w[1]~1.IN0
data[0] => w_anode446w[1].IN1
data[0] => w_anode456w[1]~1.IN0
data[0] => w_anode466w[1].IN1
data[0] => w_anode476w[1]~0.IN0
data[0] => w_anode486w[1].IN1
data[0] => w_anode508w[1]~2.IN0
data[0] => w_anode519w[1].IN1
data[0] => w_anode529w[1]~1.IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode53w[1].IN1
data[0] => w_anode549w[1]~1.IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1]~0.IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode601w[1]~2.IN0
data[0] => w_anode612w[1].IN1
data[0] => w_anode622w[1]~1.IN0
data[0] => w_anode632w[1].IN1
data[0] => w_anode63w[1]~1.IN0
data[0] => w_anode642w[1]~1.IN0
data[0] => w_anode652w[1].IN1
data[0] => w_anode662w[1]~0.IN0
data[0] => w_anode672w[1].IN1
data[0] => w_anode694w[1]~2.IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1]~1.IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1]~1.IN0
data[0] => w_anode73w[1].IN1
data[0] => w_anode745w[1].IN1
data[0] => w_anode755w[1]~0.IN0
data[0] => w_anode765w[1].IN1
data[0] => w_anode83w[1]~1.IN0
data[0] => w_anode93w[1].IN1
data[0] => w_anode2326w[1]~2.IN0
data[0] => w_anode2343w[1].IN1
data[0] => w_anode2353w[1]~1.IN0
data[0] => w_anode2363w[1].IN1
data[0] => w_anode2373w[1]~1.IN0
data[0] => w_anode2383w[1].IN1
data[0] => w_anode2393w[1]~0.IN0
data[0] => w_anode2403w[1].IN1
data[0] => w_anode2426w[1]~2.IN0
data[0] => w_anode2437w[1].IN1
data[0] => w_anode2447w[1]~1.IN0
data[0] => w_anode2457w[1].IN1
data[0] => w_anode2467w[1]~1.IN0
data[0] => w_anode2477w[1].IN1
data[0] => w_anode2487w[1]~0.IN0
data[0] => w_anode2497w[1].IN1
data[0] => w_anode2519w[1]~2.IN0
data[0] => w_anode2530w[1].IN1
data[0] => w_anode2540w[1]~1.IN0
data[0] => w_anode2550w[1].IN1
data[0] => w_anode2560w[1]~1.IN0
data[0] => w_anode2570w[1].IN1
data[0] => w_anode2580w[1]~0.IN0
data[0] => w_anode2590w[1].IN1
data[0] => w_anode2612w[1]~2.IN0
data[0] => w_anode2623w[1].IN1
data[0] => w_anode2633w[1]~1.IN0
data[0] => w_anode2643w[1].IN1
data[0] => w_anode2653w[1]~1.IN0
data[0] => w_anode2663w[1].IN1
data[0] => w_anode2673w[1]~0.IN0
data[0] => w_anode2683w[1].IN1
data[0] => w_anode2705w[1]~2.IN0
data[0] => w_anode2716w[1].IN1
data[0] => w_anode2726w[1]~1.IN0
data[0] => w_anode2736w[1].IN1
data[0] => w_anode2746w[1]~1.IN0
data[0] => w_anode2756w[1].IN1
data[0] => w_anode2766w[1]~0.IN0
data[0] => w_anode2776w[1].IN1
data[0] => w_anode2798w[1]~2.IN0
data[0] => w_anode2809w[1].IN1
data[0] => w_anode2819w[1]~1.IN0
data[0] => w_anode2829w[1].IN1
data[0] => w_anode2839w[1]~1.IN0
data[0] => w_anode2849w[1].IN1
data[0] => w_anode2859w[1]~0.IN0
data[0] => w_anode2869w[1].IN1
data[0] => w_anode2891w[1]~2.IN0
data[0] => w_anode2902w[1].IN1
data[0] => w_anode2912w[1]~1.IN0
data[0] => w_anode2922w[1].IN1
data[0] => w_anode2932w[1]~1.IN0
data[0] => w_anode2942w[1].IN1
data[0] => w_anode2952w[1]~0.IN0
data[0] => w_anode2962w[1].IN1
data[0] => w_anode2984w[1]~2.IN0
data[0] => w_anode2995w[1].IN1
data[0] => w_anode3005w[1]~1.IN0
data[0] => w_anode3015w[1].IN1
data[0] => w_anode3025w[1]~1.IN0
data[0] => w_anode3035w[1].IN1
data[0] => w_anode3045w[1]~0.IN0
data[0] => w_anode3055w[1].IN1
data[0] => w_anode1004w[1].IN1
data[0] => w_anode1014w[1]~1.IN0
data[0] => w_anode1024w[1].IN1
data[0] => w_anode1034w[1]~1.IN0
data[0] => w_anode1044w[1].IN1
data[0] => w_anode1054w[1]~0.IN0
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1086w[1]~2.IN0
data[0] => w_anode1097w[1].IN1
data[0] => w_anode1107w[1]~1.IN0
data[0] => w_anode1117w[1].IN1
data[0] => w_anode1127w[1]~1.IN0
data[0] => w_anode1137w[1].IN1
data[0] => w_anode1147w[1]~0.IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1179w[1]~2.IN0
data[0] => w_anode1190w[1].IN1
data[0] => w_anode1200w[1]~1.IN0
data[0] => w_anode1210w[1].IN1
data[0] => w_anode1220w[1]~1.IN0
data[0] => w_anode1230w[1].IN1
data[0] => w_anode1240w[1]~0.IN0
data[0] => w_anode1250w[1].IN1
data[0] => w_anode1272w[1]~2.IN0
data[0] => w_anode1283w[1].IN1
data[0] => w_anode1293w[1]~1.IN0
data[0] => w_anode1303w[1].IN1
data[0] => w_anode1313w[1]~1.IN0
data[0] => w_anode1323w[1].IN1
data[0] => w_anode1333w[1]~0.IN0
data[0] => w_anode1343w[1].IN1
data[0] => w_anode1365w[1]~2.IN0
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1386w[1]~1.IN0
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1406w[1]~1.IN0
data[0] => w_anode1416w[1].IN1
data[0] => w_anode1426w[1]~0.IN0
data[0] => w_anode1436w[1].IN1
data[0] => w_anode1458w[1]~2.IN0
data[0] => w_anode1469w[1].IN1
data[0] => w_anode1479w[1]~1.IN0
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1499w[1]~1.IN0
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1519w[1]~0.IN0
data[0] => w_anode1529w[1].IN1
data[0] => w_anode800w[1]~2.IN0
data[0] => w_anode817w[1].IN1
data[0] => w_anode827w[1]~1.IN0
data[0] => w_anode837w[1].IN1
data[0] => w_anode847w[1]~1.IN0
data[0] => w_anode857w[1].IN1
data[0] => w_anode867w[1]~0.IN0
data[0] => w_anode877w[1].IN1
data[0] => w_anode900w[1]~2.IN0
data[0] => w_anode911w[1].IN1
data[0] => w_anode921w[1]~1.IN0
data[0] => w_anode931w[1].IN1
data[0] => w_anode941w[1]~1.IN0
data[0] => w_anode951w[1].IN1
data[0] => w_anode961w[1]~0.IN0
data[0] => w_anode971w[1].IN1
data[0] => w_anode993w[1]~2.IN0
data[1] => w_anode1563w[2]~1.IN0
data[1] => w_anode1580w[2]~1.IN0
data[1] => w_anode1590w[2].IN1
data[1] => w_anode1600w[2].IN1
data[1] => w_anode1610w[2]~0.IN0
data[1] => w_anode1620w[2]~0.IN0
data[1] => w_anode1630w[2].IN1
data[1] => w_anode1640w[2].IN1
data[1] => w_anode1663w[2]~1.IN0
data[1] => w_anode1674w[2]~1.IN0
data[1] => w_anode1684w[2].IN1
data[1] => w_anode1694w[2].IN1
data[1] => w_anode1704w[2]~0.IN0
data[1] => w_anode1714w[2]~0.IN0
data[1] => w_anode1724w[2].IN1
data[1] => w_anode1734w[2].IN1
data[1] => w_anode1756w[2]~1.IN0
data[1] => w_anode1767w[2]~1.IN0
data[1] => w_anode1777w[2].IN1
data[1] => w_anode1787w[2].IN1
data[1] => w_anode1797w[2]~0.IN0
data[1] => w_anode1807w[2]~0.IN0
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1849w[2]~1.IN0
data[1] => w_anode1860w[2]~1.IN0
data[1] => w_anode1870w[2].IN1
data[1] => w_anode1880w[2].IN1
data[1] => w_anode1890w[2]~0.IN0
data[1] => w_anode1900w[2]~0.IN0
data[1] => w_anode1910w[2].IN1
data[1] => w_anode1920w[2].IN1
data[1] => w_anode1942w[2]~1.IN0
data[1] => w_anode1953w[2]~1.IN0
data[1] => w_anode1963w[2].IN1
data[1] => w_anode1973w[2].IN1
data[1] => w_anode1983w[2]~0.IN0
data[1] => w_anode1993w[2]~0.IN0
data[1] => w_anode2003w[2].IN1
data[1] => w_anode2013w[2].IN1
data[1] => w_anode2035w[2]~1.IN0
data[1] => w_anode2046w[2]~1.IN0
data[1] => w_anode2056w[2].IN1
data[1] => w_anode2066w[2].IN1
data[1] => w_anode2076w[2]~0.IN0
data[1] => w_anode2086w[2]~0.IN0
data[1] => w_anode2096w[2].IN1
data[1] => w_anode2106w[2].IN1
data[1] => w_anode2128w[2]~1.IN0
data[1] => w_anode2139w[2]~1.IN0
data[1] => w_anode2149w[2].IN1
data[1] => w_anode2159w[2].IN1
data[1] => w_anode2169w[2]~0.IN0
data[1] => w_anode2179w[2]~0.IN0
data[1] => w_anode2189w[2].IN1
data[1] => w_anode2199w[2].IN1
data[1] => w_anode2221w[2]~1.IN0
data[1] => w_anode2232w[2]~1.IN0
data[1] => w_anode2242w[2].IN1
data[1] => w_anode2252w[2].IN1
data[1] => w_anode2262w[2]~0.IN0
data[1] => w_anode2272w[2]~0.IN0
data[1] => w_anode2282w[2].IN1
data[1] => w_anode2292w[2].IN1
data[1] => w_anode103w[2].IN1
data[1] => w_anode113w[2].IN1
data[1] => w_anode136w[2]~1.IN0
data[1] => w_anode147w[2]~1.IN0
data[1] => w_anode157w[2].IN1
data[1] => w_anode167w[2].IN1
data[1] => w_anode177w[2]~0.IN0
data[1] => w_anode187w[2]~0.IN0
data[1] => w_anode197w[2].IN1
data[1] => w_anode207w[2].IN1
data[1] => w_anode229w[2]~1.IN0
data[1] => w_anode240w[2]~1.IN0
data[1] => w_anode250w[2].IN1
data[1] => w_anode260w[2].IN1
data[1] => w_anode270w[2]~0.IN0
data[1] => w_anode280w[2]~0.IN0
data[1] => w_anode290w[2].IN1
data[1] => w_anode300w[2].IN1
data[1] => w_anode322w[2]~1.IN0
data[1] => w_anode333w[2]~1.IN0
data[1] => w_anode343w[2].IN1
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2]~0.IN0
data[1] => w_anode36w[2]~1.IN0
data[1] => w_anode373w[2]~0.IN0
data[1] => w_anode383w[2].IN1
data[1] => w_anode393w[2].IN1
data[1] => w_anode415w[2]~1.IN0
data[1] => w_anode426w[2]~1.IN0
data[1] => w_anode436w[2].IN1
data[1] => w_anode446w[2].IN1
data[1] => w_anode456w[2]~0.IN0
data[1] => w_anode466w[2]~0.IN0
data[1] => w_anode476w[2].IN1
data[1] => w_anode486w[2].IN1
data[1] => w_anode508w[2]~1.IN0
data[1] => w_anode519w[2]~1.IN0
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode53w[2]~1.IN0
data[1] => w_anode549w[2]~0.IN0
data[1] => w_anode559w[2]~0.IN0
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode601w[2]~1.IN0
data[1] => w_anode612w[2]~1.IN0
data[1] => w_anode622w[2].IN1
data[1] => w_anode632w[2].IN1
data[1] => w_anode63w[2].IN1
data[1] => w_anode642w[2]~0.IN0
data[1] => w_anode652w[2]~0.IN0
data[1] => w_anode662w[2].IN1
data[1] => w_anode672w[2].IN1
data[1] => w_anode694w[2]~1.IN0
data[1] => w_anode705w[2]~1.IN0
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2]~0.IN0
data[1] => w_anode73w[2].IN1
data[1] => w_anode745w[2]~0.IN0
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode83w[2]~0.IN0
data[1] => w_anode93w[2]~0.IN0
data[1] => w_anode2326w[2]~1.IN0
data[1] => w_anode2343w[2]~1.IN0
data[1] => w_anode2353w[2].IN1
data[1] => w_anode2363w[2].IN1
data[1] => w_anode2373w[2]~0.IN0
data[1] => w_anode2383w[2]~0.IN0
data[1] => w_anode2393w[2].IN1
data[1] => w_anode2403w[2].IN1
data[1] => w_anode2426w[2]~1.IN0
data[1] => w_anode2437w[2]~1.IN0
data[1] => w_anode2447w[2].IN1
data[1] => w_anode2457w[2].IN1
data[1] => w_anode2467w[2]~0.IN0
data[1] => w_anode2477w[2]~0.IN0
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN1
data[1] => w_anode2519w[2]~1.IN0
data[1] => w_anode2530w[2]~1.IN0
data[1] => w_anode2540w[2].IN1
data[1] => w_anode2550w[2].IN1
data[1] => w_anode2560w[2]~0.IN0
data[1] => w_anode2570w[2]~0.IN0
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN1
data[1] => w_anode2612w[2]~1.IN0
data[1] => w_anode2623w[2]~1.IN0
data[1] => w_anode2633w[2].IN1
data[1] => w_anode2643w[2].IN1
data[1] => w_anode2653w[2]~0.IN0
data[1] => w_anode2663w[2]~0.IN0
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN1
data[1] => w_anode2705w[2]~1.IN0
data[1] => w_anode2716w[2]~1.IN0
data[1] => w_anode2726w[2].IN1
data[1] => w_anode2736w[2].IN1
data[1] => w_anode2746w[2]~0.IN0
data[1] => w_anode2756w[2]~0.IN0
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN1
data[1] => w_anode2798w[2]~1.IN0
data[1] => w_anode2809w[2]~1.IN0
data[1] => w_anode2819w[2].IN1
data[1] => w_anode2829w[2].IN1
data[1] => w_anode2839w[2]~0.IN0
data[1] => w_anode2849w[2]~0.IN0
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2891w[2]~1.IN0
data[1] => w_anode2902w[2]~1.IN0
data[1] => w_anode2912w[2].IN1
data[1] => w_anode2922w[2].IN1
data[1] => w_anode2932w[2]~0.IN0
data[1] => w_anode2942w[2]~0.IN0
data[1] => w_anode2952w[2].IN1
data[1] => w_anode2962w[2].IN1
data[1] => w_anode2984w[2]~1.IN0
data[1] => w_anode2995w[2]~1.IN0
data[1] => w_anode3005w[2].IN1
data[1] => w_anode3015w[2].IN1
data[1] => w_anode3025w[2]~0.IN0
data[1] => w_anode3035w[2]~0.IN0
data[1] => w_anode3045w[2].IN1
data[1] => w_anode3055w[2].IN1
data[1] => w_anode1004w[2]~1.IN0
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1024w[2].IN1
data[1] => w_anode1034w[2]~0.IN0
data[1] => w_anode1044w[2]~0.IN0
data[1] => w_anode1054w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1086w[2]~1.IN0
data[1] => w_anode1097w[2]~1.IN0
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1117w[2].IN1
data[1] => w_anode1127w[2]~0.IN0
data[1] => w_anode1137w[2]~0.IN0
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1157w[2].IN1
data[1] => w_anode1179w[2]~1.IN0
data[1] => w_anode1190w[2]~1.IN0
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1210w[2].IN1
data[1] => w_anode1220w[2]~0.IN0
data[1] => w_anode1230w[2]~0.IN0
data[1] => w_anode1240w[2].IN1
data[1] => w_anode1250w[2].IN1
data[1] => w_anode1272w[2]~1.IN0
data[1] => w_anode1283w[2]~1.IN0
data[1] => w_anode1293w[2].IN1
data[1] => w_anode1303w[2].IN1
data[1] => w_anode1313w[2]~0.IN0
data[1] => w_anode1323w[2]~0.IN0
data[1] => w_anode1333w[2].IN1
data[1] => w_anode1343w[2].IN1
data[1] => w_anode1365w[2]~1.IN0
data[1] => w_anode1376w[2]~1.IN0
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1406w[2]~0.IN0
data[1] => w_anode1416w[2]~0.IN0
data[1] => w_anode1426w[2].IN1
data[1] => w_anode1436w[2].IN1
data[1] => w_anode1458w[2]~1.IN0
data[1] => w_anode1469w[2]~1.IN0
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1489w[2].IN1
data[1] => w_anode1499w[2]~0.IN0
data[1] => w_anode1509w[2]~0.IN0
data[1] => w_anode1519w[2].IN1
data[1] => w_anode1529w[2].IN1
data[1] => w_anode800w[2]~1.IN0
data[1] => w_anode817w[2]~1.IN0
data[1] => w_anode827w[2].IN1
data[1] => w_anode837w[2].IN1
data[1] => w_anode847w[2]~0.IN0
data[1] => w_anode857w[2]~0.IN0
data[1] => w_anode867w[2].IN1
data[1] => w_anode877w[2].IN1
data[1] => w_anode900w[2]~1.IN0
data[1] => w_anode911w[2]~1.IN0
data[1] => w_anode921w[2].IN1
data[1] => w_anode931w[2].IN1
data[1] => w_anode941w[2]~0.IN0
data[1] => w_anode951w[2]~0.IN0
data[1] => w_anode961w[2].IN1
data[1] => w_anode971w[2].IN1
data[1] => w_anode993w[2]~1.IN0
data[2] => w_anode1563w[3]~0.IN0
data[2] => w_anode1580w[3]~0.IN0
data[2] => w_anode1590w[3]~0.IN0
data[2] => w_anode1600w[3]~0.IN0
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1630w[3].IN1
data[2] => w_anode1640w[3].IN1
data[2] => w_anode1663w[3]~0.IN0
data[2] => w_anode1674w[3]~0.IN0
data[2] => w_anode1684w[3]~0.IN0
data[2] => w_anode1694w[3]~0.IN0
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1724w[3].IN1
data[2] => w_anode1734w[3].IN1
data[2] => w_anode1756w[3]~0.IN0
data[2] => w_anode1767w[3]~0.IN0
data[2] => w_anode1777w[3]~0.IN0
data[2] => w_anode1787w[3]~0.IN0
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1817w[3].IN1
data[2] => w_anode1827w[3].IN1
data[2] => w_anode1849w[3]~0.IN0
data[2] => w_anode1860w[3]~0.IN0
data[2] => w_anode1870w[3]~0.IN0
data[2] => w_anode1880w[3]~0.IN0
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1910w[3].IN1
data[2] => w_anode1920w[3].IN1
data[2] => w_anode1942w[3]~0.IN0
data[2] => w_anode1953w[3]~0.IN0
data[2] => w_anode1963w[3]~0.IN0
data[2] => w_anode1973w[3]~0.IN0
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2003w[3].IN1
data[2] => w_anode2013w[3].IN1
data[2] => w_anode2035w[3]~0.IN0
data[2] => w_anode2046w[3]~0.IN0
data[2] => w_anode2056w[3]~0.IN0
data[2] => w_anode2066w[3]~0.IN0
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2096w[3].IN1
data[2] => w_anode2106w[3].IN1
data[2] => w_anode2128w[3]~0.IN0
data[2] => w_anode2139w[3]~0.IN0
data[2] => w_anode2149w[3]~0.IN0
data[2] => w_anode2159w[3]~0.IN0
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2189w[3].IN1
data[2] => w_anode2199w[3].IN1
data[2] => w_anode2221w[3]~0.IN0
data[2] => w_anode2232w[3]~0.IN0
data[2] => w_anode2242w[3]~0.IN0
data[2] => w_anode2252w[3]~0.IN0
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode2282w[3].IN1
data[2] => w_anode2292w[3].IN1
data[2] => w_anode103w[3].IN1
data[2] => w_anode113w[3].IN1
data[2] => w_anode136w[3]~0.IN0
data[2] => w_anode147w[3]~0.IN0
data[2] => w_anode157w[3]~0.IN0
data[2] => w_anode167w[3]~0.IN0
data[2] => w_anode177w[3].IN1
data[2] => w_anode187w[3].IN1
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode229w[3]~0.IN0
data[2] => w_anode240w[3]~0.IN0
data[2] => w_anode250w[3]~0.IN0
data[2] => w_anode260w[3]~0.IN0
data[2] => w_anode270w[3].IN1
data[2] => w_anode280w[3].IN1
data[2] => w_anode290w[3].IN1
data[2] => w_anode300w[3].IN1
data[2] => w_anode322w[3]~0.IN0
data[2] => w_anode333w[3]~0.IN0
data[2] => w_anode343w[3]~0.IN0
data[2] => w_anode353w[3]~0.IN0
data[2] => w_anode363w[3].IN1
data[2] => w_anode36w[3]~0.IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode415w[3]~0.IN0
data[2] => w_anode426w[3]~0.IN0
data[2] => w_anode436w[3]~0.IN0
data[2] => w_anode446w[3]~0.IN0
data[2] => w_anode456w[3].IN1
data[2] => w_anode466w[3].IN1
data[2] => w_anode476w[3].IN1
data[2] => w_anode486w[3].IN1
data[2] => w_anode508w[3]~0.IN0
data[2] => w_anode519w[3]~0.IN0
data[2] => w_anode529w[3]~0.IN0
data[2] => w_anode539w[3]~0.IN0
data[2] => w_anode53w[3]~0.IN0
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode601w[3]~0.IN0
data[2] => w_anode612w[3]~0.IN0
data[2] => w_anode622w[3]~0.IN0
data[2] => w_anode632w[3]~0.IN0
data[2] => w_anode63w[3]~0.IN0
data[2] => w_anode642w[3].IN1
data[2] => w_anode652w[3].IN1
data[2] => w_anode662w[3].IN1
data[2] => w_anode672w[3].IN1
data[2] => w_anode694w[3]~0.IN0
data[2] => w_anode705w[3]~0.IN0
data[2] => w_anode715w[3]~0.IN0
data[2] => w_anode725w[3]~0.IN0
data[2] => w_anode735w[3].IN1
data[2] => w_anode73w[3]~0.IN0
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[2] => w_anode2326w[3]~0.IN0
data[2] => w_anode2343w[3]~0.IN0
data[2] => w_anode2353w[3]~0.IN0
data[2] => w_anode2363w[3]~0.IN0
data[2] => w_anode2373w[3].IN1
data[2] => w_anode2383w[3].IN1
data[2] => w_anode2393w[3].IN1
data[2] => w_anode2403w[3].IN1
data[2] => w_anode2426w[3]~0.IN0
data[2] => w_anode2437w[3]~0.IN0
data[2] => w_anode2447w[3]~0.IN0
data[2] => w_anode2457w[3]~0.IN0
data[2] => w_anode2467w[3].IN1
data[2] => w_anode2477w[3].IN1
data[2] => w_anode2487w[3].IN1
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2519w[3]~0.IN0
data[2] => w_anode2530w[3]~0.IN0
data[2] => w_anode2540w[3]~0.IN0
data[2] => w_anode2550w[3]~0.IN0
data[2] => w_anode2560w[3].IN1
data[2] => w_anode2570w[3].IN1
data[2] => w_anode2580w[3].IN1
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2612w[3]~0.IN0
data[2] => w_anode2623w[3]~0.IN0
data[2] => w_anode2633w[3]~0.IN0
data[2] => w_anode2643w[3]~0.IN0
data[2] => w_anode2653w[3].IN1
data[2] => w_anode2663w[3].IN1
data[2] => w_anode2673w[3].IN1
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2705w[3]~0.IN0
data[2] => w_anode2716w[3]~0.IN0
data[2] => w_anode2726w[3]~0.IN0
data[2] => w_anode2736w[3]~0.IN0
data[2] => w_anode2746w[3].IN1
data[2] => w_anode2756w[3].IN1
data[2] => w_anode2766w[3].IN1
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2798w[3]~0.IN0
data[2] => w_anode2809w[3]~0.IN0
data[2] => w_anode2819w[3]~0.IN0
data[2] => w_anode2829w[3]~0.IN0
data[2] => w_anode2839w[3].IN1
data[2] => w_anode2849w[3].IN1
data[2] => w_anode2859w[3].IN1
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2891w[3]~0.IN0
data[2] => w_anode2902w[3]~0.IN0
data[2] => w_anode2912w[3]~0.IN0
data[2] => w_anode2922w[3]~0.IN0
data[2] => w_anode2932w[3].IN1
data[2] => w_anode2942w[3].IN1
data[2] => w_anode2952w[3].IN1
data[2] => w_anode2962w[3].IN1
data[2] => w_anode2984w[3]~0.IN0
data[2] => w_anode2995w[3]~0.IN0
data[2] => w_anode3005w[3]~0.IN0
data[2] => w_anode3015w[3]~0.IN0
data[2] => w_anode3025w[3].IN1
data[2] => w_anode3035w[3].IN1
data[2] => w_anode3045w[3].IN1
data[2] => w_anode3055w[3].IN1
data[2] => w_anode1004w[3]~0.IN0
data[2] => w_anode1014w[3]~0.IN0
data[2] => w_anode1024w[3]~0.IN0
data[2] => w_anode1034w[3].IN1
data[2] => w_anode1044w[3].IN1
data[2] => w_anode1054w[3].IN1
data[2] => w_anode1064w[3].IN1
data[2] => w_anode1086w[3]~0.IN0
data[2] => w_anode1097w[3]~0.IN0
data[2] => w_anode1107w[3]~0.IN0
data[2] => w_anode1117w[3]~0.IN0
data[2] => w_anode1127w[3].IN1
data[2] => w_anode1137w[3].IN1
data[2] => w_anode1147w[3].IN1
data[2] => w_anode1157w[3].IN1
data[2] => w_anode1179w[3]~0.IN0
data[2] => w_anode1190w[3]~0.IN0
data[2] => w_anode1200w[3]~0.IN0
data[2] => w_anode1210w[3]~0.IN0
data[2] => w_anode1220w[3].IN1
data[2] => w_anode1230w[3].IN1
data[2] => w_anode1240w[3].IN1
data[2] => w_anode1250w[3].IN1
data[2] => w_anode1272w[3]~0.IN0
data[2] => w_anode1283w[3]~0.IN0
data[2] => w_anode1293w[3]~0.IN0
data[2] => w_anode1303w[3]~0.IN0
data[2] => w_anode1313w[3].IN1
data[2] => w_anode1323w[3].IN1
data[2] => w_anode1333w[3].IN1
data[2] => w_anode1343w[3].IN1
data[2] => w_anode1365w[3]~0.IN0
data[2] => w_anode1376w[3]~0.IN0
data[2] => w_anode1386w[3]~0.IN0
data[2] => w_anode1396w[3]~0.IN0
data[2] => w_anode1406w[3].IN1
data[2] => w_anode1416w[3].IN1
data[2] => w_anode1426w[3].IN1
data[2] => w_anode1436w[3].IN1
data[2] => w_anode1458w[3]~0.IN0
data[2] => w_anode1469w[3]~0.IN0
data[2] => w_anode1479w[3]~0.IN0
data[2] => w_anode1489w[3]~0.IN0
data[2] => w_anode1499w[3].IN1
data[2] => w_anode1509w[3].IN1
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode800w[3]~0.IN0
data[2] => w_anode817w[3]~0.IN0
data[2] => w_anode827w[3]~0.IN0
data[2] => w_anode837w[3]~0.IN0
data[2] => w_anode847w[3].IN1
data[2] => w_anode857w[3].IN1
data[2] => w_anode867w[3].IN1
data[2] => w_anode877w[3].IN1
data[2] => w_anode900w[3]~0.IN0
data[2] => w_anode911w[3]~0.IN0
data[2] => w_anode921w[3]~0.IN0
data[2] => w_anode931w[3]~0.IN0
data[2] => w_anode941w[3].IN1
data[2] => w_anode951w[3].IN1
data[2] => w_anode961w[3].IN1
data[2] => w_anode971w[3].IN1
data[2] => w_anode993w[3]~0.IN0
data[3] => w_anode1075w[1].IN1
data[3] => w_anode1168w[1]~1.IN0
data[3] => w_anode125w[1].IN1
data[3] => w_anode1261w[1].IN1
data[3] => w_anode1354w[1]~0.IN0
data[3] => w_anode1447w[1].IN1
data[3] => w_anode1552w[1]~2.IN0
data[3] => w_anode1652w[1].IN1
data[3] => w_anode1745w[1]~1.IN0
data[3] => w_anode1838w[1].IN1
data[3] => w_anode1931w[1]~1.IN0
data[3] => w_anode19w[1]~2.IN0
data[3] => w_anode2024w[1].IN1
data[3] => w_anode2117w[1]~0.IN0
data[3] => w_anode218w[1]~1.IN0
data[3] => w_anode2210w[1].IN1
data[3] => w_anode2315w[1]~2.IN0
data[3] => w_anode2415w[1].IN1
data[3] => w_anode2508w[1]~1.IN0
data[3] => w_anode2601w[1].IN1
data[3] => w_anode2694w[1]~1.IN0
data[3] => w_anode2787w[1].IN1
data[3] => w_anode2880w[1]~0.IN0
data[3] => w_anode2973w[1].IN1
data[3] => w_anode311w[1].IN1
data[3] => w_anode404w[1]~1.IN0
data[3] => w_anode497w[1].IN1
data[3] => w_anode590w[1]~0.IN0
data[3] => w_anode683w[1].IN1
data[3] => w_anode789w[1]~2.IN0
data[3] => w_anode889w[1].IN1
data[3] => w_anode982w[1]~1.IN0
data[4] => w_anode1075w[2].IN1
data[4] => w_anode1168w[2]~0.IN0
data[4] => w_anode125w[2]~1.IN0
data[4] => w_anode1261w[2]~0.IN0
data[4] => w_anode1354w[2].IN1
data[4] => w_anode1447w[2].IN1
data[4] => w_anode1552w[2]~1.IN0
data[4] => w_anode1652w[2]~1.IN0
data[4] => w_anode1745w[2].IN1
data[4] => w_anode1838w[2].IN1
data[4] => w_anode1931w[2]~0.IN0
data[4] => w_anode19w[2]~1.IN0
data[4] => w_anode2024w[2]~0.IN0
data[4] => w_anode2117w[2].IN1
data[4] => w_anode218w[2].IN1
data[4] => w_anode2210w[2].IN1
data[4] => w_anode2315w[2]~1.IN0
data[4] => w_anode2415w[2]~1.IN0
data[4] => w_anode2508w[2].IN1
data[4] => w_anode2601w[2].IN1
data[4] => w_anode2694w[2]~0.IN0
data[4] => w_anode2787w[2]~0.IN0
data[4] => w_anode2880w[2].IN1
data[4] => w_anode2973w[2].IN1
data[4] => w_anode311w[2].IN1
data[4] => w_anode404w[2]~0.IN0
data[4] => w_anode497w[2]~0.IN0
data[4] => w_anode590w[2].IN1
data[4] => w_anode683w[2].IN1
data[4] => w_anode789w[2]~1.IN0
data[4] => w_anode889w[2]~1.IN0
data[4] => w_anode982w[2].IN1
data[5] => w_anode1075w[3]~0.IN0
data[5] => w_anode1168w[3].IN1
data[5] => w_anode125w[3]~0.IN0
data[5] => w_anode1261w[3].IN1
data[5] => w_anode1354w[3].IN1
data[5] => w_anode1447w[3].IN1
data[5] => w_anode1552w[3]~0.IN0
data[5] => w_anode1652w[3]~0.IN0
data[5] => w_anode1745w[3]~0.IN0
data[5] => w_anode1838w[3]~0.IN0
data[5] => w_anode1931w[3].IN1
data[5] => w_anode19w[3]~0.IN0
data[5] => w_anode2024w[3].IN1
data[5] => w_anode2117w[3].IN1
data[5] => w_anode218w[3]~0.IN0
data[5] => w_anode2210w[3].IN1
data[5] => w_anode2315w[3]~0.IN0
data[5] => w_anode2415w[3]~0.IN0
data[5] => w_anode2508w[3]~0.IN0
data[5] => w_anode2601w[3]~0.IN0
data[5] => w_anode2694w[3].IN1
data[5] => w_anode2787w[3].IN1
data[5] => w_anode2880w[3].IN1
data[5] => w_anode2973w[3].IN1
data[5] => w_anode311w[3]~0.IN0
data[5] => w_anode404w[3].IN1
data[5] => w_anode497w[3].IN1
data[5] => w_anode590w[3].IN1
data[5] => w_anode683w[3].IN1
data[5] => w_anode789w[3]~0.IN0
data[5] => w_anode889w[3]~0.IN0
data[5] => w_anode982w[3]~0.IN0
data[6] => w_anode1541w[1]~0.IN0
data[6] => w_anode2304w[1].IN1
data[6] => w_anode3w[1]~1.IN0
data[6] => w_anode778w[1].IN1
data[7] => w_anode1541w[2].IN1
data[7] => w_anode2304w[2].IN1
data[7] => w_anode3w[2]~0.IN0
data[7] => w_anode778w[2]~0.IN0
eq[0] <= w_anode36w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode260w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode290w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode446w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode466w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode476w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode486w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode632w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode652w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode662w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode672w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode837w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode847w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode857w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode867w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode877w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode1004w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1014w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1024w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1044w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1054w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1064w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1117w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1293w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1303w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1313w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1406w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1416w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1469w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1479w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[128] <= w_anode1563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[129] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[130] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[131] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[132] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[133] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[134] <= w_anode1630w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[135] <= w_anode1640w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[136] <= w_anode1663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[137] <= w_anode1674w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[138] <= w_anode1684w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[139] <= w_anode1694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[140] <= w_anode1704w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[141] <= w_anode1714w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[142] <= w_anode1724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[143] <= w_anode1734w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[144] <= w_anode1756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[145] <= w_anode1767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[146] <= w_anode1777w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[147] <= w_anode1787w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[148] <= w_anode1797w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[149] <= w_anode1807w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[150] <= w_anode1817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[151] <= w_anode1827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[152] <= w_anode1849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[153] <= w_anode1860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[154] <= w_anode1870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[155] <= w_anode1880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[156] <= w_anode1890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[157] <= w_anode1900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[158] <= w_anode1910w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[159] <= w_anode1920w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[160] <= w_anode1942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[161] <= w_anode1953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[162] <= w_anode1963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[163] <= w_anode1973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[164] <= w_anode1983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[165] <= w_anode1993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[166] <= w_anode2003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[167] <= w_anode2013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[168] <= w_anode2035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[169] <= w_anode2046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[170] <= w_anode2056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[171] <= w_anode2066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[172] <= w_anode2076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[173] <= w_anode2086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[174] <= w_anode2096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[175] <= w_anode2106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[176] <= w_anode2128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[177] <= w_anode2139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[178] <= w_anode2149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[179] <= w_anode2159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[180] <= w_anode2169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[181] <= w_anode2179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[182] <= w_anode2189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[183] <= w_anode2199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[184] <= w_anode2221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[185] <= w_anode2232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[186] <= w_anode2242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[187] <= w_anode2252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[188] <= w_anode2262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[189] <= w_anode2272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[190] <= w_anode2282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[191] <= w_anode2292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[192] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[193] <= w_anode2343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[194] <= w_anode2353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[195] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[196] <= w_anode2373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[197] <= w_anode2383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[198] <= w_anode2393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[199] <= w_anode2403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[200] <= w_anode2426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[201] <= w_anode2437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[202] <= w_anode2447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[203] <= w_anode2457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[204] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[205] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[206] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[207] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[208] <= w_anode2519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[209] <= w_anode2530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[210] <= w_anode2540w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[211] <= w_anode2550w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[212] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[213] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[214] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[215] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[216] <= w_anode2612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[217] <= w_anode2623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[218] <= w_anode2633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[219] <= w_anode2643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[220] <= w_anode2653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[221] <= w_anode2663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[222] <= w_anode2673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[223] <= w_anode2683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[224] <= w_anode2705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[225] <= w_anode2716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[226] <= w_anode2726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[227] <= w_anode2736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[228] <= w_anode2746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[229] <= w_anode2756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[230] <= w_anode2766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[231] <= w_anode2776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[232] <= w_anode2798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[233] <= w_anode2809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[234] <= w_anode2819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[235] <= w_anode2829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[236] <= w_anode2839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[237] <= w_anode2849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[238] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[239] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[240] <= w_anode2891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[241] <= w_anode2902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[242] <= w_anode2912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[243] <= w_anode2922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[244] <= w_anode2932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[245] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[246] <= w_anode2952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[247] <= w_anode2962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[248] <= w_anode2984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[249] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[250] <= w_anode3005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[251] <= w_anode3015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[252] <= w_anode3025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[253] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[254] <= w_anode3045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[255] <= w_anode3055w[3].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|RON:inst|lpm_dff0:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|LAB4_Start|RON:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|RON:inst|lpm_dff0:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|LAB4_Start|RON:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|RON:inst|lpm_dff0:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|LAB4_Start|RON:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|RON:inst|lpm_dff0:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|LAB4_Start|RON:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|RON:inst|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|LAB4_Start|RON:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|RON:inst|lpm_dff0:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|LAB4_Start|RON:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|RON:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|LAB4_Start|RON:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|lpm_bustri1:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|LAB4_Start|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|RAM:inst32
DataO[0] <= lpm_ram_dq0:inst.q[0]
DataO[1] <= lpm_ram_dq0:inst.q[1]
DataO[2] <= lpm_ram_dq0:inst.q[2]
DataO[3] <= lpm_ram_dq0:inst.q[3]
DataO[4] <= lpm_ram_dq0:inst.q[4]
DataO[5] <= lpm_ram_dq0:inst.q[5]
DataO[6] <= lpm_ram_dq0:inst.q[6]
DataO[7] <= lpm_ram_dq0:inst.q[7]
DataO[8] <= lpm_ram_dq0:inst.q[8]
CDData[0] => lpm_decode3:inst4.data[0]
CDData[1] => lpm_decode3:inst4.data[1]
CDData[2] => lpm_decode3:inst4.data[2]
Clk => inst1.IN0
Address[0] => lpm_ram_dq0:inst.address[0]
Address[1] => lpm_ram_dq0:inst.address[1]
Address[2] => lpm_ram_dq0:inst.address[2]
Address[3] => lpm_ram_dq0:inst.address[3]
Address[4] => lpm_ram_dq0:inst.address[4]
Address[5] => lpm_ram_dq0:inst.address[5]
Address[6] => lpm_ram_dq0:inst.address[6]
Address[7] => lpm_ram_dq0:inst.address[7]
Data[0] => lpm_ram_dq0:inst.data[0]
Data[1] => lpm_ram_dq0:inst.data[1]
Data[2] => lpm_ram_dq0:inst.data[2]
Data[3] => lpm_ram_dq0:inst.data[3]
Data[4] => lpm_ram_dq0:inst.data[4]
Data[5] => lpm_ram_dq0:inst.data[5]
Data[6] => lpm_ram_dq0:inst.data[6]
Data[7] => lpm_ram_dq0:inst.data[7]
Data[8] => lpm_ram_dq0:inst.data[8]


|LAB4_Start|RAM:inst32|lpm_ram_dq0:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|LAB4_Start|RAM:inst32|lpm_ram_dq0:inst|altsyncram:altsyncram_component
wren_a => altsyncram_l4d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l4d1:auto_generated.data_a[0]
data_a[1] => altsyncram_l4d1:auto_generated.data_a[1]
data_a[2] => altsyncram_l4d1:auto_generated.data_a[2]
data_a[3] => altsyncram_l4d1:auto_generated.data_a[3]
data_a[4] => altsyncram_l4d1:auto_generated.data_a[4]
data_a[5] => altsyncram_l4d1:auto_generated.data_a[5]
data_a[6] => altsyncram_l4d1:auto_generated.data_a[6]
data_a[7] => altsyncram_l4d1:auto_generated.data_a[7]
data_a[8] => altsyncram_l4d1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l4d1:auto_generated.address_a[0]
address_a[1] => altsyncram_l4d1:auto_generated.address_a[1]
address_a[2] => altsyncram_l4d1:auto_generated.address_a[2]
address_a[3] => altsyncram_l4d1:auto_generated.address_a[3]
address_a[4] => altsyncram_l4d1:auto_generated.address_a[4]
address_a[5] => altsyncram_l4d1:auto_generated.address_a[5]
address_a[6] => altsyncram_l4d1:auto_generated.address_a[6]
address_a[7] => altsyncram_l4d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l4d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l4d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l4d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l4d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l4d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_l4d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_l4d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_l4d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_l4d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_l4d1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LAB4_Start|RAM:inst32|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_l4d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|LAB4_Start|RAM:inst32|lpm_decode3:inst4
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq2 <= lpm_decode:lpm_decode_component.eq[2]


|LAB4_Start|RAM:inst32|lpm_decode3:inst4|lpm_decode:lpm_decode_component
data[0] => decode_70f:auto_generated.data[0]
data[1] => decode_70f:auto_generated.data[1]
data[2] => decode_70f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_70f:auto_generated.eq[0]
eq[1] <= decode_70f:auto_generated.eq[1]
eq[2] <= decode_70f:auto_generated.eq[2]
eq[3] <= decode_70f:auto_generated.eq[3]
eq[4] <= decode_70f:auto_generated.eq[4]
eq[5] <= decode_70f:auto_generated.eq[5]
eq[6] <= decode_70f:auto_generated.eq[6]
eq[7] <= decode_70f:auto_generated.eq[7]


|LAB4_Start|RAM:inst32|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_70f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|lpm_bustri7:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|LAB4_Start|lpm_bustri7:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|ROM:inst39
Data[0] <= lpm_rom1:inst1.q[0]
Data[1] <= lpm_rom1:inst1.q[1]
Data[2] <= lpm_rom1:inst1.q[2]
Data[3] <= lpm_rom1:inst1.q[3]
Data[4] <= lpm_rom1:inst1.q[4]
Data[5] <= lpm_rom1:inst1.q[5]
Data[6] <= lpm_rom1:inst1.q[6]
Data[7] <= lpm_rom1:inst1.q[7]
Data[8] <= lpm_rom1:inst1.q[8]
Clk => inst4.IN0
CDData[0] => lpm_decode2:inst2.data[0]
CDData[1] => lpm_decode2:inst2.data[1]
CDData[2] => lpm_decode2:inst2.data[2]
Address[0] => IPRegister:inst.New_Address[0]
Address[1] => IPRegister:inst.New_Address[1]
Address[2] => IPRegister:inst.New_Address[2]
Address[3] => IPRegister:inst.New_Address[3]
Address[4] => IPRegister:inst.New_Address[4]
Address[5] => IPRegister:inst.New_Address[5]
Address[6] => IPRegister:inst.New_Address[6]
Address[7] => IPRegister:inst.New_Address[7]


|LAB4_Start|ROM:inst39|lpm_rom1:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|LAB4_Start|ROM:inst39|lpm_rom1:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2u31:auto_generated.address_a[0]
address_a[1] => altsyncram_2u31:auto_generated.address_a[1]
address_a[2] => altsyncram_2u31:auto_generated.address_a[2]
address_a[3] => altsyncram_2u31:auto_generated.address_a[3]
address_a[4] => altsyncram_2u31:auto_generated.address_a[4]
address_a[5] => altsyncram_2u31:auto_generated.address_a[5]
address_a[6] => altsyncram_2u31:auto_generated.address_a[6]
address_a[7] => altsyncram_2u31:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2u31:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2u31:auto_generated.q_a[0]
q_a[1] <= altsyncram_2u31:auto_generated.q_a[1]
q_a[2] <= altsyncram_2u31:auto_generated.q_a[2]
q_a[3] <= altsyncram_2u31:auto_generated.q_a[3]
q_a[4] <= altsyncram_2u31:auto_generated.q_a[4]
q_a[5] <= altsyncram_2u31:auto_generated.q_a[5]
q_a[6] <= altsyncram_2u31:auto_generated.q_a[6]
q_a[7] <= altsyncram_2u31:auto_generated.q_a[7]
q_a[8] <= altsyncram_2u31:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LAB4_Start|ROM:inst39|lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_2u31:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|LAB4_Start|ROM:inst39|lpm_mux6:inst13
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|LAB4_Start|ROM:inst39|lpm_mux6:inst13|lpm_mux:lpm_mux_component
data[0][0] => mux_gsd:auto_generated.data[0]
data[1][0] => mux_gsd:auto_generated.data[1]
sel[0] => mux_gsd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_gsd:auto_generated.result[0]


|LAB4_Start|ROM:inst39|lpm_mux6:inst13|lpm_mux:lpm_mux_component|mux_gsd:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|LAB4_Start|ROM:inst39|lpm_mux5:inst5
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|LAB4_Start|ROM:inst39|lpm_mux5:inst5|lpm_mux:lpm_mux_component
data[0][0] => mux_gsd:auto_generated.data[0]
data[1][0] => mux_gsd:auto_generated.data[1]
sel[0] => mux_gsd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_gsd:auto_generated.result[0]


|LAB4_Start|ROM:inst39|lpm_mux5:inst5|lpm_mux:lpm_mux_component|mux_gsd:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|LAB4_Start|ROM:inst39|lpm_decode2:inst2
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq5 <= lpm_decode:lpm_decode_component.eq[5]


|LAB4_Start|ROM:inst39|lpm_decode2:inst2|lpm_decode:lpm_decode_component
data[0] => decode_70f:auto_generated.data[0]
data[1] => decode_70f:auto_generated.data[1]
data[2] => decode_70f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_70f:auto_generated.eq[0]
eq[1] <= decode_70f:auto_generated.eq[1]
eq[2] <= decode_70f:auto_generated.eq[2]
eq[3] <= decode_70f:auto_generated.eq[3]
eq[4] <= decode_70f:auto_generated.eq[4]
eq[5] <= decode_70f:auto_generated.eq[5]
eq[6] <= decode_70f:auto_generated.eq[6]
eq[7] <= decode_70f:auto_generated.eq[7]


|LAB4_Start|ROM:inst39|lpm_decode2:inst2|lpm_decode:lpm_decode_component|decode_70f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|ROM:inst39|IPRegister:inst
Address[0] <= lpm_dff1:inst.q[0]
Address[1] <= lpm_dff1:inst.q[1]
Address[2] <= lpm_dff1:inst.q[2]
Address[3] <= lpm_dff1:inst.q[3]
Address[4] <= lpm_dff1:inst.q[4]
Address[5] <= lpm_dff1:inst.q[5]
Address[6] <= lpm_dff1:inst.q[6]
Address[7] <= lpm_dff1:inst.q[7]
CLK_DIV => lpm_dff1:inst.clock
Jump => BUSMUX:inst2.sel
New_Address[0] => BUSMUX:inst2.datab[0]
New_Address[1] => BUSMUX:inst2.datab[1]
New_Address[2] => BUSMUX:inst2.datab[2]
New_Address[3] => BUSMUX:inst2.datab[3]
New_Address[4] => BUSMUX:inst2.datab[4]
New_Address[5] => BUSMUX:inst2.datab[5]
New_Address[6] => BUSMUX:inst2.datab[6]
New_Address[7] => BUSMUX:inst2.datab[7]


|LAB4_Start|ROM:inst39|IPRegister:inst|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|LAB4_Start|ROM:inst39|IPRegister:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|ROM:inst39|IPRegister:inst|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|LAB4_Start|ROM:inst39|IPRegister:inst|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_cgc:auto_generated.data[0]
data[0][1] => mux_cgc:auto_generated.data[1]
data[0][2] => mux_cgc:auto_generated.data[2]
data[0][3] => mux_cgc:auto_generated.data[3]
data[0][4] => mux_cgc:auto_generated.data[4]
data[0][5] => mux_cgc:auto_generated.data[5]
data[0][6] => mux_cgc:auto_generated.data[6]
data[0][7] => mux_cgc:auto_generated.data[7]
data[1][0] => mux_cgc:auto_generated.data[8]
data[1][1] => mux_cgc:auto_generated.data[9]
data[1][2] => mux_cgc:auto_generated.data[10]
data[1][3] => mux_cgc:auto_generated.data[11]
data[1][4] => mux_cgc:auto_generated.data[12]
data[1][5] => mux_cgc:auto_generated.data[13]
data[1][6] => mux_cgc:auto_generated.data[14]
data[1][7] => mux_cgc:auto_generated.data[15]
sel[0] => mux_cgc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cgc:auto_generated.result[0]
result[1] <= mux_cgc:auto_generated.result[1]
result[2] <= mux_cgc:auto_generated.result[2]
result[3] <= mux_cgc:auto_generated.result[3]
result[4] <= mux_cgc:auto_generated.result[4]
result[5] <= mux_cgc:auto_generated.result[5]
result[6] <= mux_cgc:auto_generated.result[6]
result[7] <= mux_cgc:auto_generated.result[7]


|LAB4_Start|ROM:inst39|IPRegister:inst|BUSMUX:inst2|lpm_mux:$00000|mux_cgc:auto_generated
data[0] => result_node[0]~15.IN1
data[1] => result_node[1]~13.IN1
data[2] => result_node[2]~11.IN1
data[3] => result_node[3]~9.IN1
data[4] => result_node[4]~7.IN1
data[5] => result_node[5]~5.IN1
data[6] => result_node[6]~3.IN1
data[7] => result_node[7]~1.IN1
data[8] => result_node[0]~14.IN1
data[9] => result_node[1]~12.IN1
data[10] => result_node[2]~10.IN1
data[11] => result_node[3]~8.IN1
data[12] => result_node[4]~6.IN1
data[13] => result_node[5]~4.IN1
data[14] => result_node[6]~2.IN1
data[15] => result_node[7]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[6]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[5]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[4]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[3]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[2]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[1]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[0]~14.IN0
sel[0] => _~7.IN0


|LAB4_Start|ROM:inst39|IPRegister:inst|lpm_add_sub0:inst1
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|LAB4_Start|ROM:inst39|IPRegister:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => addcore:adder.dataa[0]
dataa[1] => addcore:adder.dataa[1]
dataa[2] => addcore:adder.dataa[2]
dataa[3] => addcore:adder.dataa[3]
dataa[4] => addcore:adder.dataa[4]
dataa[5] => addcore:adder.dataa[5]
dataa[6] => addcore:adder.dataa[6]
dataa[7] => addcore:adder.dataa[7]
datab[0] => addcore:adder.datab[0]
datab[1] => addcore:adder.datab[1]
datab[2] => addcore:adder.datab[2]
datab[3] => addcore:adder.datab[3]
datab[4] => addcore:adder.datab[4]
datab[5] => addcore:adder.datab[5]
datab[6] => addcore:adder.datab[6]
datab[7] => addcore:adder.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:result_ext_latency_ffs.result[0]
result[1] <= altshift:result_ext_latency_ffs.result[1]
result[2] <= altshift:result_ext_latency_ffs.result[2]
result[3] <= altshift:result_ext_latency_ffs.result[3]
result[4] <= altshift:result_ext_latency_ffs.result[4]
result[5] <= altshift:result_ext_latency_ffs.result[5]
result[6] <= altshift:result_ext_latency_ffs.result[6]
result[7] <= altshift:result_ext_latency_ffs.result[7]
cout <= cout~0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|ROM:inst39|IPRegister:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder
dataa[0] => unreg_res_node[0]~0.IN0
dataa[0] => _~0.IN0
dataa[0] => _~1.IN0
dataa[0] => prop_node[0]~1.IN0
dataa[0] => _~35.IN0
dataa[1] => unreg_res_node[1]~7.IN0
dataa[1] => _~10.IN0
dataa[1] => _~17.IN0
dataa[1] => prop_node[0]~0.IN0
dataa[1] => genr_node[0]~0.IN0
dataa[1] => _~34.IN0
dataa[2] => unreg_res_node[2]~6.IN0
dataa[2] => _~9.IN0
dataa[2] => _~16.IN0
dataa[2] => prop_node[1]~3.IN0
dataa[2] => _~37.IN0
dataa[3] => unreg_res_node[3]~5.IN0
dataa[3] => _~8.IN0
dataa[3] => _~15.IN0
dataa[3] => prop_node[1]~2.IN0
dataa[3] => genr_node[1]~2.IN0
dataa[3] => _~36.IN0
dataa[4] => unreg_res_node[4]~4.IN0
dataa[4] => _~7.IN0
dataa[4] => _~14.IN0
dataa[4] => prop_node[2]~5.IN0
dataa[4] => _~39.IN0
dataa[5] => unreg_res_node[5]~3.IN0
dataa[5] => _~6.IN0
dataa[5] => _~13.IN0
dataa[5] => prop_node[2]~4.IN0
dataa[5] => genr_node[2]~4.IN0
dataa[5] => _~38.IN0
dataa[6] => unreg_res_node[6]~2.IN0
dataa[6] => _~5.IN0
dataa[6] => _~12.IN0
dataa[6] => prop_node[3]~7.IN0
dataa[6] => _~41.IN0
dataa[7] => unreg_res_node[7]~1.IN0
dataa[7] => _~4.IN0
dataa[7] => _~11.IN0
dataa[7] => prop_node[3]~6.IN0
dataa[7] => genr_node[3]~6.IN0
dataa[7] => _~40.IN0
datab[0] => datab_node[0].IN0
datab[0] => prop_node[0]~1.IN1
datab[0] => _~35.IN1
datab[1] => datab_node[1].IN0
datab[1] => prop_node[0]~0.IN1
datab[1] => genr_node[0]~0.IN1
datab[1] => _~34.IN1
datab[2] => datab_node[2].IN0
datab[2] => prop_node[1]~3.IN1
datab[2] => _~37.IN1
datab[3] => datab_node[3].IN0
datab[3] => prop_node[1]~2.IN1
datab[3] => genr_node[1]~2.IN1
datab[3] => _~36.IN1
datab[4] => datab_node[4].IN0
datab[4] => prop_node[2]~5.IN1
datab[4] => _~39.IN1
datab[5] => datab_node[5].IN0
datab[5] => prop_node[2]~4.IN1
datab[5] => genr_node[2]~4.IN1
datab[5] => _~38.IN1
datab[6] => datab_node[6].IN0
datab[6] => prop_node[3]~7.IN1
datab[6] => _~41.IN1
datab[7] => datab_node[7].IN0
datab[7] => prop_node[3]~6.IN1
datab[7] => genr_node[3]~6.IN1
datab[7] => _~40.IN1
cin => ~NO_FANOUT~
add_sub => _~32.IN0
add_sub => cin_node.IN0
add_sub => datab_node[0]~0.IN0
add_sub => datab_node[7]~1.IN0
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= a_csnbuffer:result_node.sout[0]
result[1] <= a_csnbuffer:result_node.sout[1]
result[2] <= a_csnbuffer:result_node.sout[2]
result[3] <= a_csnbuffer:result_node.sout[3]
result[4] <= a_csnbuffer:result_node.sout[4]
result[5] <= a_csnbuffer:result_node.sout[5]
result[6] <= a_csnbuffer:result_node.sout[6]
result[7] <= a_csnbuffer:result_node.sout[7]
cout <= a_csnbuffer:cout_node.sout[0]
unreg_result[0] <= unreg_res_node[0].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[1] <= unreg_res_node[1].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[2] <= unreg_res_node[2].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[3] <= unreg_res_node[3].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[4] <= unreg_res_node[4].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[5] <= unreg_res_node[5].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[6] <= unreg_res_node[6].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[7] <= unreg_res_node[7].DB_MAX_OUTPUT_PORT_TYPE
unreg_cout <= unreg_cout_node.DB_MAX_OUTPUT_PORT_TYPE
overflow <= a_csnbuffer:oflow_node.sout[0]
bg_out <= bg_out~0.DB_MAX_OUTPUT_PORT_TYPE
bp_out <= bp_out~0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|ROM:inst39|IPRegister:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
cin[0] => cout[0]~7.IN0
cin[1] => cout[1]~6.IN0
cin[2] => cout[2]~5.IN0
cin[3] => cout[3]~4.IN0
cin[4] => cout[4]~3.IN0
cin[5] => cout[5]~2.IN0
cin[6] => cout[6]~1.IN0
cin[7] => cout[7]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|ROM:inst39|IPRegister:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
sin[0] => cs_buffer[0].SUM_IN
sin[1] => cs_buffer[1].SUM_IN
sin[2] => cs_buffer[2].SUM_IN
sin[3] => cs_buffer[3].SUM_IN
sin[4] => cs_buffer[4].SUM_IN
sin[5] => cs_buffer[5].SUM_IN
sin[6] => cs_buffer[6].SUM_IN
sin[7] => cs_buffer[7].SUM_IN
cin[0] => cs_buffer[0].CIN
cin[1] => cs_buffer[1].CIN
cin[2] => cs_buffer[2].CIN
cin[3] => cs_buffer[3].CIN
cin[4] => cs_buffer[4].CIN
cin[5] => cs_buffer[5].CIN
cin[6] => cs_buffer[6].CIN
cin[7] => cs_buffer[7].CIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|ROM:inst39|IPRegister:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
cin[0] => cout[0]~7.IN0
cin[1] => cout[1]~6.IN0
cin[2] => cout[2]~5.IN0
cin[3] => cout[3]~4.IN0
cin[4] => cout[4]~3.IN0
cin[5] => cout[5]~2.IN0
cin[6] => cout[6]~1.IN0
cin[7] => cout[7]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|ROM:inst39|IPRegister:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|ROM:inst39|IPRegister:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|LAB4_Start|ROM:inst39|IPRegister:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


