<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス BaseConfigEntry</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceX86ISA.html">X86ISA</a>::<a class="el" href="namespaceX86ISA_1_1IntelMP.html">IntelMP</a>::<a class="el" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html">BaseConfigEntry</a>
  </div>
</div>
<div class="contents">
<h1>クラス BaseConfigEntry</h1><!-- doxytag: class="X86ISA::IntelMP::BaseConfigEntry" --><!-- doxytag: inherits="m5::SimObject::SimObject" -->
<p><code>#include &lt;<a class="el" href="intelmp_8hh_source.html">intelmp.hh</a>&gt;</code></p>
<div class="dynheader">
BaseConfigEntryに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.gif" usemap="#BaseConfigEntry_map" alt=""/>
  <map id="BaseConfigEntry_map" name="BaseConfigEntry_map">
<area href="classm5_1_1SimObject_1_1SimObject.html" alt="SimObject" shape="rect" coords="195,0,315,24"/>
<area href="classX86ISA_1_1IntelMP_1_1Bus.html" alt="Bus" shape="rect" coords="0,112,120,136"/>
<area href="classX86ISA_1_1IntelMP_1_1IntAssignment.html" alt="IntAssignment" shape="rect" coords="130,112,250,136"/>
<area href="classX86ISA_1_1IntelMP_1_1IOAPIC.html" alt="IOAPIC" shape="rect" coords="260,112,380,136"/>
<area href="classX86ISA_1_1IntelMP_1_1Processor.html" alt="Processor" shape="rect" coords="390,112,510,136"/>
<area href="classX86ISA_1_1IntelMP_1_1IOIntAssignment.html" alt="IOIntAssignment" shape="rect" coords="65,168,185,192"/>
<area href="classX86ISA_1_1IntelMP_1_1LocalIntAssignment.html" alt="LocalIntAssignment" shape="rect" coords="195,168,315,192"/>
</map>
 </div>
</div>

<p><a href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#a5fffc1006b1f28bd779d83ffbe213b4f">writeOut</a> (<a class="el" href="classPortProxy.html">PortProxy</a> &amp;proxy, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>, uint8_t &amp;checkSum)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#a94ebdf4167f2bdf065904a1f008add9a">BaseConfigEntry</a> (<a class="el" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#a94814126eb2e681fbf4837ed24d18616">Params</a> *<a class="el" href="namespaceX86ISA.html#af675c1d542a25b96e11164b80809a856">p</a>, uint8_t _type)</td></tr>
<tr><td colspan="2"><h2>Protected 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
X86IntelMPBaseConfigEntryParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#a94814126eb2e681fbf4837ed24d18616">Params</a></td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#a1d127017fb298b889f4ba24752d08b8e">type</a></td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="a94814126eb2e681fbf4837ed24d18616"></a><!-- doxytag: member="X86ISA::IntelMP::BaseConfigEntry::Params" ref="a94814126eb2e681fbf4837ed24d18616" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef X86IntelMPBaseConfigEntryParams <a class="el" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#a94814126eb2e681fbf4837ed24d18616">Params</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classX86ISA_1_1IntelMP_1_1Processor.html#a7e3febf745d41a8475b39c400cec69a8">Processor</a>, <a class="el" href="classX86ISA_1_1IntelMP_1_1Bus.html#a0c1ed39fdce2958466a8b166c2b32c27">Bus</a>, <a class="el" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#a438b479c81decb727ac32c221cdb909f">IOAPIC</a>, <a class="el" href="classX86ISA_1_1IntelMP_1_1IOIntAssignment.html#a1daa68f47cbaf83ea77c5f815d373bdf">IOIntAssignment</a>, と <a class="el" href="classX86ISA_1_1IntelMP_1_1LocalIntAssignment.html#a90695805b2535036d63fbf5101dc4849">LocalIntAssignment</a>で再定義されています。</p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a94ebdf4167f2bdf065904a1f008add9a"></a><!-- doxytag: member="X86ISA::IntelMP::BaseConfigEntry::BaseConfigEntry" ref="a94ebdf4167f2bdf065904a1f008add9a" args="(Params *p, uint8_t _type)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html">BaseConfigEntry</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#a94814126eb2e681fbf4837ed24d18616">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>_type</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00169"></a>00169                                                                        :
<a name="l00170"></a>00170     <a class="code" href="classSimObject.html">SimObject</a>(<a class="code" href="namespaceX86ISA.html#af675c1d542a25b96e11164b80809a856">p</a>), <a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#a1d127017fb298b889f4ba24752d08b8e">type</a>(_type)
<a name="l00171"></a>00171 {}

</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a5fffc1006b1f28bd779d83ffbe213b4f"></a><!-- doxytag: member="X86ISA::IntelMP::BaseConfigEntry::writeOut" ref="a5fffc1006b1f28bd779d83ffbe213b4f" args="(PortProxy &amp;proxy, Addr addr, uint8_t &amp;checkSum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> writeOut </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPortProxy.html">PortProxy</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>proxy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t &amp;&nbsp;</td>
          <td class="paramname"> <em>checkSum</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classX86ISA_1_1IntelMP_1_1Processor.html#a5fffc1006b1f28bd779d83ffbe213b4f">Processor</a>, <a class="el" href="classX86ISA_1_1IntelMP_1_1Bus.html#a5fffc1006b1f28bd779d83ffbe213b4f">Bus</a>, <a class="el" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#a5fffc1006b1f28bd779d83ffbe213b4f">IOAPIC</a>, と <a class="el" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a5fffc1006b1f28bd779d83ffbe213b4f">IntAssignment</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00163"></a>00163 {
<a name="l00164"></a>00164     proxy.<a class="code" href="classPortProxy.html#af68c0d93cdb9ff9c4df789c4c9029709">writeBlob</a>(<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>, &amp;<a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#a1d127017fb298b889f4ba24752d08b8e">type</a>, 1);
<a name="l00165"></a>00165     checkSum += <a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#a1d127017fb298b889f4ba24752d08b8e">type</a>;
<a name="l00166"></a>00166     <span class="keywordflow">return</span> 1;
<a name="l00167"></a>00167 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a1d127017fb298b889f4ba24752d08b8e"></a><!-- doxytag: member="X86ISA::IntelMP::BaseConfigEntry::type" ref="a1d127017fb298b889f4ba24752d08b8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#a1d127017fb298b889f4ba24752d08b8e">type</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classm5_1_1SimObject_1_1SimObject.html#acce15679d830831b0bbe8ebc2a60b2ca">SimObject</a>を再定義しています。</p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/x86/bios/<a class="el" href="intelmp_8hh_source.html">intelmp.hh</a></li>
<li>arch/x86/bios/<a class="el" href="intelmp_8cc.html">intelmp.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
