;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @121, 102
	CMP @121, 102
	SUB @121, 103
	JMZ <127, #506
	JMZ <127, #6
	JMZ <127, #6
	DJN -1, @-20
	SLT -130, 9
	JMN 0, <-902
	CMP -7, <420
	CMP -7, <-420
	CMP @127, @6
	CMP -7, <420
	SUB @121, 102
	SUB 12, -10
	SUB @121, 102
	CMP 17, <-20
	MOV -517, <20
	MOV -517, <-20
	MOV -517, <-20
	SUB @121, 102
	MOV -517, <-20
	CMP #12, @200
	MOV -517, <-20
	SUB -7, <420
	SUB @127, @-106
	SLT 843, <120
	SUB @127, @6
	SUB @121, 106
	CMP -7, <-420
	MOV 210, 331
	SLT -130, 9
	SPL <127, #6
	SPL <127, #6
	MOV @-210, 80
	SPL <127, #6
	MOV @-210, 80
	CMP -7, <-420
	CMP -7, <-420
	ADD -700, -10
	ADD 270, 0
	ADD 270, 0
	SPL 300, #90
	SPL 0, <-902
	SPL 0, <-902
