
demo_code_20230801.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008980  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c28  08008b30  08008b30  00018b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b758  0800b758  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b758  0800b758  0001b758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b760  0800b760  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b760  0800b760  0001b760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b764  0800b764  0001b764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800b768  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000624  200001e4  0800b94c  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000808  0800b94c  00020808  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013a30  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033f4  00000000  00000000  00033c87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001438  00000000  00000000  00037080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f84  00000000  00000000  000384b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026240  00000000  00000000  0003943c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000178b7  00000000  00000000  0005f67c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ddef2  00000000  00000000  00076f33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005960  00000000  00000000  00154e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  0015a788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008b18 	.word	0x08008b18

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	08008b18 	.word	0x08008b18

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <main>:
 * @brief  Main function
 * @return not used because main ends in an infinite loop
 *
 * Initialization and infinite while loop
 *****************************************************************************/
int main(void) {
 800058c:	b598      	push	{r3, r4, r7, lr}
 800058e:	af00      	add	r7, sp, #0
	HAL_Init();							// Initialize the system
 8000590:	f003 fc88 	bl	8003ea4 <HAL_Init>

	SystemClock_Config();				// Configure system clocks
 8000594:	f000 f8a0 	bl	80006d8 <SystemClock_Config>

#ifdef FLIPPED_LCD
	BSP_LCD_Init_Flipped();				// Initialize the LCD for flipped orientation
#else
	BSP_LCD_Init();						// Initialize the LCD display
 8000598:	f002 fbda 	bl	8002d50 <BSP_LCD_Init>
#endif
	BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER);
 800059c:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80005a0:	2001      	movs	r0, #1
 80005a2:	f002 fc57 	bl	8002e54 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 80005a6:	2001      	movs	r0, #1
 80005a8:	f002 fcb8 	bl	8002f1c <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 80005ac:	f002 ff88 	bl	80034c0 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 80005b0:	f04f 30ff 	mov.w	r0, #4294967295
 80005b4:	f002 fd0e 	bl	8002fd4 <BSP_LCD_Clear>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());	// Touchscreen
 80005b8:	f002 fc34 	bl	8002e24 <BSP_LCD_GetXSize>
 80005bc:	4603      	mov	r3, r0
 80005be:	b29c      	uxth	r4, r3
 80005c0:	f002 fc3c 	bl	8002e3c <BSP_LCD_GetYSize>
 80005c4:	4603      	mov	r3, r0
 80005c6:	b29b      	uxth	r3, r3
 80005c8:	4619      	mov	r1, r3
 80005ca:	4620      	mov	r0, r4
 80005cc:	f003 fb66 	bl	8003c9c <BSP_TS_Init>
	/* Uncomment next line to enable touchscreen interrupt */
	// BSP_TS_ITConfig();					// Enable Touchscreen interrupt

	PB_init();							// Initialize the user pushbutton
 80005d0:	f001 fa74 	bl	8001abc <PB_init>
	PB_enableIRQ();						// Enable interrupt on user pushbutton
 80005d4:	f001 fa92 	bl	8001afc <PB_enableIRQ>

	BSP_LED_Init(LED3);					// Toggles in while loop
 80005d8:	2000      	movs	r0, #0
 80005da:	f001 ffa1 	bl	8002520 <BSP_LED_Init>
	BSP_LED_Init(LED4);					// Is toggled by user button
 80005de:	2001      	movs	r0, #1
 80005e0:	f001 ff9e 	bl	8002520 <BSP_LED_Init>

	MENU_draw();						// Draw the menu
 80005e4:	f001 f896 	bl	8001714 <MENU_draw>
	MENU_hint();						// Show hint at startup
 80005e8:	f001 f942 	bl	8001870 <MENU_hint>

	gyro_disable();						// Disable gyro, use those analog inputs
 80005ec:	f000 f8f2 	bl	80007d4 <gyro_disable>

	MEAS_GPIO_analog_init();			// Configure GPIOs in analog mode
 80005f0:	f000 f9b0 	bl	8000954 <MEAS_GPIO_analog_init>
	MEAS_timer_init();					// Configure the timer
 80005f4:	f000 facc 	bl	8000b90 <MEAS_timer_init>

	/* Infinite while loop */
	while (1) {							// Infinitely loop in main function
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 80005f8:	2000      	movs	r0, #0
 80005fa:	f002 f819 	bl	8002630 <BSP_LED_Toggle>

		if (MEAS_data_ready) {			// Show data if new data available
 80005fe:	4b34      	ldr	r3, [pc, #208]	; (80006d0 <main+0x144>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d004      	beq.n	8000610 <main+0x84>
			MEAS_data_ready = false;
 8000606:	4b32      	ldr	r3, [pc, #200]	; (80006d0 <main+0x144>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]
			MEAS_show_data();
 800060c:	f000 ff92 	bl	8001534 <MEAS_show_data>
		}

		if (PB_pressed()) {				// Check if user pushbutton was pressed
 8000610:	f001 faa6 	bl	8001b60 <PB_pressed>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d01d      	beq.n	8000656 <main+0xca>
			DAC_active = !DAC_active;	// Toggle DAC on/off
 800061a:	4b2e      	ldr	r3, [pc, #184]	; (80006d4 <main+0x148>)
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	2b00      	cmp	r3, #0
 8000620:	bf14      	ite	ne
 8000622:	2301      	movne	r3, #1
 8000624:	2300      	moveq	r3, #0
 8000626:	b2db      	uxtb	r3, r3
 8000628:	f083 0301 	eor.w	r3, r3, #1
 800062c:	b2db      	uxtb	r3, r3
 800062e:	f003 0301 	and.w	r3, r3, #1
 8000632:	b2da      	uxtb	r2, r3
 8000634:	4b27      	ldr	r3, [pc, #156]	; (80006d4 <main+0x148>)
 8000636:	701a      	strb	r2, [r3, #0]
			if (DAC_active) {
 8000638:	4b26      	ldr	r3, [pc, #152]	; (80006d4 <main+0x148>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d005      	beq.n	800064c <main+0xc0>
				DAC_init();
 8000640:	f000 f9ec 	bl	8000a1c <DAC_init>
				BSP_LED_On(LED4);
 8000644:	2001      	movs	r0, #1
 8000646:	f001 ffbf 	bl	80025c8 <BSP_LED_On>
 800064a:	e004      	b.n	8000656 <main+0xca>
			} else {
				DAC_reset();
 800064c:	f000 f9d0 	bl	80009f0 <DAC_reset>
				BSP_LED_Off(LED4);
 8000650:	2001      	movs	r0, #1
 8000652:	f001 ffd3 	bl	80025fc <BSP_LED_Off>
			}
		}

		/* Comment next line if touchscreen interrupt is enabled */
		MENU_check_transition();
 8000656:	f001 f979 	bl	800194c <MENU_check_transition>

		switch (MENU_get_transition()) {	// Handle user menu choice
 800065a:	f001 f965 	bl	8001928 <MENU_get_transition>
 800065e:	4603      	mov	r3, r0
 8000660:	2b06      	cmp	r3, #6
 8000662:	d82f      	bhi.n	80006c4 <main+0x138>
 8000664:	a201      	add	r2, pc, #4	; (adr r2, 800066c <main+0xe0>)
 8000666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800066a:	bf00      	nop
 800066c:	08000689 	.word	0x08000689
 8000670:	08000693 	.word	0x08000693
 8000674:	0800069d 	.word	0x0800069d
 8000678:	080006a7 	.word	0x080006a7
 800067c:	080006b1 	.word	0x080006b1
 8000680:	080006bb 	.word	0x080006bb
 8000684:	080006c5 	.word	0x080006c5
		case MENU_NONE:					// No transition => do nothing
			break;
		case MENU_ZERO:
			ADC3_IN4_single_init();
 8000688:	f000 fa24 	bl	8000ad4 <ADC3_IN4_single_init>
			ADC3_IN4_single_read();
 800068c:	f000 fa48 	bl	8000b20 <ADC3_IN4_single_read>
			break;
 8000690:	e019      	b.n	80006c6 <main+0x13a>
		case MENU_ONE:
			ADC3_IN4_timer_init();
 8000692:	f000 fab3 	bl	8000bfc <ADC3_IN4_timer_init>
			ADC3_IN4_timer_start();
 8000696:	f000 fae9 	bl	8000c6c <ADC3_IN4_timer_start>
			break;
 800069a:	e014      	b.n	80006c6 <main+0x13a>
		case MENU_TWO:
			ADC3_IN4_DMA_init();
 800069c:	f000 fb00 	bl	8000ca0 <ADC3_IN4_DMA_init>
			ADC3_IN4_DMA_start();
 80006a0:	f000 fb8c 	bl	8000dbc <ADC3_IN4_DMA_start>
			break;
 80006a4:	e00f      	b.n	80006c6 <main+0x13a>
		case MENU_THREE:
			ADC1_IN13_ADC2_IN5_dual_init();
 80006a6:	f000 fbab 	bl	8000e00 <ADC1_IN13_ADC2_IN5_dual_init>
			ADC1_IN13_ADC2_IN5_dual_start();
 80006aa:	f000 fc53 	bl	8000f54 <ADC1_IN13_ADC2_IN5_dual_start>
			break;
 80006ae:	e00a      	b.n	80006c6 <main+0x13a>
		case MENU_FOUR:
			ADC2_IN13_IN5_scan_init();
 80006b0:	f000 fc7a 	bl	8000fa8 <ADC2_IN13_IN5_scan_init>
			ADC2_IN13_IN5_scan_start();
 80006b4:	f000 fd18 	bl	80010e8 <ADC2_IN13_IN5_scan_start>
			break;
 80006b8:	e005      	b.n	80006c6 <main+0x13a>
		case MENU_FIVE:
			ADC3_IN13_IN4_scan_init();
 80006ba:	f000 fd37 	bl	800112c <ADC3_IN13_IN4_scan_init>
			ADC3_IN13_IN4_scan_start();
 80006be:	f000 fdd5 	bl	800126c <ADC3_IN13_IN4_scan_start>
			break;
 80006c2:	e000      	b.n	80006c6 <main+0x13a>
		default:						// Should never occur
			break;
 80006c4:	bf00      	nop
		}

		HAL_Delay(200);					// Wait or sleep
 80006c6:	20c8      	movs	r0, #200	; 0xc8
 80006c8:	f003 fc66 	bl	8003f98 <HAL_Delay>
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 80006cc:	e794      	b.n	80005f8 <main+0x6c>
 80006ce:	bf00      	nop
 80006d0:	20000200 	.word	0x20000200
 80006d4:	20000201 	.word	0x20000201

080006d8 <SystemClock_Config>:

/** ***************************************************************************
 * @brief System Clock Configuration
 *
 *****************************************************************************/
static void SystemClock_Config(void){
 80006d8:	b580      	push	{r7, lr}
 80006da:	b0a0      	sub	sp, #128	; 0x80
 80006dc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006de:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80006e2:	2230      	movs	r2, #48	; 0x30
 80006e4:	2100      	movs	r1, #0
 80006e6:	4618      	mov	r0, r3
 80006e8:	f007 fd8a 	bl	8008200 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ec:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
 80006f4:	605a      	str	r2, [r3, #4]
 80006f6:	609a      	str	r2, [r3, #8]
 80006f8:	60da      	str	r2, [r3, #12]
 80006fa:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006fc:	f107 030c 	add.w	r3, r7, #12
 8000700:	2230      	movs	r2, #48	; 0x30
 8000702:	2100      	movs	r1, #0
 8000704:	4618      	mov	r0, r3
 8000706:	f007 fd7b 	bl	8008200 <memset>
	/* Configure the main internal regulator output voltage */
	__HAL_RCC_PWR_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	4b2e      	ldr	r3, [pc, #184]	; (80007c8 <SystemClock_Config+0xf0>)
 8000710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000712:	4a2d      	ldr	r2, [pc, #180]	; (80007c8 <SystemClock_Config+0xf0>)
 8000714:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000718:	6413      	str	r3, [r2, #64]	; 0x40
 800071a:	4b2b      	ldr	r3, [pc, #172]	; (80007c8 <SystemClock_Config+0xf0>)
 800071c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000722:	60bb      	str	r3, [r7, #8]
 8000724:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000726:	2300      	movs	r3, #0
 8000728:	607b      	str	r3, [r7, #4]
 800072a:	4b28      	ldr	r3, [pc, #160]	; (80007cc <SystemClock_Config+0xf4>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4a27      	ldr	r2, [pc, #156]	; (80007cc <SystemClock_Config+0xf4>)
 8000730:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000734:	6013      	str	r3, [r2, #0]
 8000736:	4b25      	ldr	r3, [pc, #148]	; (80007cc <SystemClock_Config+0xf4>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
	/* Initialize High Speed External Oscillator and PLL circuits */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000742:	2301      	movs	r3, #1
 8000744:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000746:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800074a:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800074c:	2302      	movs	r3, #2
 800074e:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000750:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000754:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000756:	2308      	movs	r3, #8
 8000758:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLN = 336;
 800075a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800075e:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000760:	2302      	movs	r3, #2
 8000762:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8000764:	2307      	movs	r3, #7
 8000766:	67fb      	str	r3, [r7, #124]	; 0x7c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000768:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800076c:	4618      	mov	r0, r3
 800076e:	f005 fe65 	bl	800643c <HAL_RCC_OscConfig>
	/* Initialize gates and clock dividers for CPU, AHB and APB busses */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000772:	230f      	movs	r3, #15
 8000774:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000776:	2302      	movs	r3, #2
 8000778:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077a:	2300      	movs	r3, #0
 800077c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800077e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000782:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000784:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000788:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 800078a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800078e:	2105      	movs	r1, #5
 8000790:	4618      	mov	r0, r3
 8000792:	f006 f8c1 	bl	8006918 <HAL_RCC_ClockConfig>
	/* Initialize PLL and clock divider for the LCD */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000796:	2308      	movs	r3, #8
 8000798:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800079a:	23c0      	movs	r3, #192	; 0xc0
 800079c:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800079e:	2304      	movs	r3, #4
 80007a0:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80007a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007a6:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80007a8:	f107 030c 	add.w	r3, r7, #12
 80007ac:	4618      	mov	r0, r3
 80007ae:	f006 fabf 	bl	8006d30 <HAL_RCCEx_PeriphCLKConfig>
	/* Set clock prescaler for ADCs */
	ADC->CCR |= ADC_CCR_ADCPRE_0;
 80007b2:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <SystemClock_Config+0xf8>)
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	4a06      	ldr	r2, [pc, #24]	; (80007d0 <SystemClock_Config+0xf8>)
 80007b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007bc:	6053      	str	r3, [r2, #4]
}
 80007be:	bf00      	nop
 80007c0:	3780      	adds	r7, #128	; 0x80
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40023800 	.word	0x40023800
 80007cc:	40007000 	.word	0x40007000
 80007d0:	40012300 	.word	0x40012300

080007d4 <gyro_disable>:
 * @n PF8 is also reconfigured.
 * @n An other solution would be to remove the GYRO
 * from the microcontroller board by unsoldering it.
 *****************************************************************************/
static void gyro_disable(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b2a      	ldr	r3, [pc, #168]	; (8000888 <gyro_disable+0xb4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a29      	ldr	r2, [pc, #164]	; (8000888 <gyro_disable+0xb4>)
 80007e4:	f043 0304 	orr.w	r3, r3, #4
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b27      	ldr	r3, [pc, #156]	; (8000888 <gyro_disable+0xb4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0304 	and.w	r3, r3, #4
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
	/* Disable PC1 and PF8 first */
	GPIOC->MODER &= ~GPIO_MODER_MODER1_Msk;	// Reset mode for PC1
 80007f6:	4b25      	ldr	r3, [pc, #148]	; (800088c <gyro_disable+0xb8>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a24      	ldr	r2, [pc, #144]	; (800088c <gyro_disable+0xb8>)
 80007fc:	f023 030c 	bic.w	r3, r3, #12
 8000800:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= 1UL << GPIO_MODER_MODER1_Pos;	// Set PC1 as output
 8000802:	4b22      	ldr	r3, [pc, #136]	; (800088c <gyro_disable+0xb8>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4a21      	ldr	r2, [pc, #132]	; (800088c <gyro_disable+0xb8>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6013      	str	r3, [r2, #0]
	GPIOC->BSRR |= GPIO_BSRR_BR1;		// Set GYRO (CS) to 0 for a short time
 800080e:	4b1f      	ldr	r3, [pc, #124]	; (800088c <gyro_disable+0xb8>)
 8000810:	699b      	ldr	r3, [r3, #24]
 8000812:	4a1e      	ldr	r2, [pc, #120]	; (800088c <gyro_disable+0xb8>)
 8000814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000818:	6193      	str	r3, [r2, #24]
	HAL_Delay(10);						// Wait some time
 800081a:	200a      	movs	r0, #10
 800081c:	f003 fbbc 	bl	8003f98 <HAL_Delay>
	GPIOC->MODER |= 3UL << GPIO_MODER_MODER1_Pos;	// Analog PC1 = ADC123_IN11
 8000820:	4b1a      	ldr	r3, [pc, #104]	; (800088c <gyro_disable+0xb8>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a19      	ldr	r2, [pc, #100]	; (800088c <gyro_disable+0xb8>)
 8000826:	f043 030c 	orr.w	r3, r3, #12
 800082a:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 800082c:	2300      	movs	r3, #0
 800082e:	603b      	str	r3, [r7, #0]
 8000830:	4b15      	ldr	r3, [pc, #84]	; (8000888 <gyro_disable+0xb4>)
 8000832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000834:	4a14      	ldr	r2, [pc, #80]	; (8000888 <gyro_disable+0xb4>)
 8000836:	f043 0320 	orr.w	r3, r3, #32
 800083a:	6313      	str	r3, [r2, #48]	; 0x30
 800083c:	4b12      	ldr	r3, [pc, #72]	; (8000888 <gyro_disable+0xb4>)
 800083e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000840:	f003 0320 	and.w	r3, r3, #32
 8000844:	603b      	str	r3, [r7, #0]
 8000846:	683b      	ldr	r3, [r7, #0]
	GPIOF->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED8_Msk;	// Reset speed of PF8
 8000848:	4b11      	ldr	r3, [pc, #68]	; (8000890 <gyro_disable+0xbc>)
 800084a:	689b      	ldr	r3, [r3, #8]
 800084c:	4a10      	ldr	r2, [pc, #64]	; (8000890 <gyro_disable+0xbc>)
 800084e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000852:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] &= ~GPIO_AFRH_AFSEL8_Msk;	// Reset alternate function of PF8
 8000854:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <gyro_disable+0xbc>)
 8000856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000858:	4a0d      	ldr	r2, [pc, #52]	; (8000890 <gyro_disable+0xbc>)
 800085a:	f023 030f 	bic.w	r3, r3, #15
 800085e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOF->PUPDR &= ~GPIO_PUPDR_PUPD8_Msk;	// Reset pulup/down of PF8
 8000860:	4b0b      	ldr	r3, [pc, #44]	; (8000890 <gyro_disable+0xbc>)
 8000862:	68db      	ldr	r3, [r3, #12]
 8000864:	4a0a      	ldr	r2, [pc, #40]	; (8000890 <gyro_disable+0xbc>)
 8000866:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800086a:	60d3      	str	r3, [r2, #12]
	HAL_Delay(10);						// Wait some time
 800086c:	200a      	movs	r0, #10
 800086e:	f003 fb93 	bl	8003f98 <HAL_Delay>
	GPIOF->MODER |= 3UL << GPIO_MODER_MODER8_Pos; // Analog mode PF8 = ADC3_IN4
 8000872:	4b07      	ldr	r3, [pc, #28]	; (8000890 <gyro_disable+0xbc>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a06      	ldr	r2, [pc, #24]	; (8000890 <gyro_disable+0xbc>)
 8000878:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800087c:	6013      	str	r3, [r2, #0]
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	40023800 	.word	0x40023800
 800088c:	40020800 	.word	0x40020800
 8000890:	40021400 	.word	0x40021400

08000894 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000894:	b480      	push	{r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800089e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	db0b      	blt.n	80008be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	f003 021f 	and.w	r2, r3, #31
 80008ac:	4907      	ldr	r1, [pc, #28]	; (80008cc <__NVIC_EnableIRQ+0x38>)
 80008ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b2:	095b      	lsrs	r3, r3, #5
 80008b4:	2001      	movs	r0, #1
 80008b6:	fa00 f202 	lsl.w	r2, r0, r2
 80008ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008be:	bf00      	nop
 80008c0:	370c      	adds	r7, #12
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	e000e100 	.word	0xe000e100

080008d0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4603      	mov	r3, r0
 80008d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	db12      	blt.n	8000908 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	f003 021f 	and.w	r2, r3, #31
 80008e8:	490a      	ldr	r1, [pc, #40]	; (8000914 <__NVIC_DisableIRQ+0x44>)
 80008ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ee:	095b      	lsrs	r3, r3, #5
 80008f0:	2001      	movs	r0, #1
 80008f2:	fa00 f202 	lsl.w	r2, r0, r2
 80008f6:	3320      	adds	r3, #32
 80008f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80008fc:	f3bf 8f4f 	dsb	sy
}
 8000900:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000902:	f3bf 8f6f 	isb	sy
}
 8000906:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000908:	bf00      	nop
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr
 8000914:	e000e100 	.word	0xe000e100

08000918 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	4603      	mov	r3, r0
 8000920:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000926:	2b00      	cmp	r3, #0
 8000928:	db0c      	blt.n	8000944 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800092a:	79fb      	ldrb	r3, [r7, #7]
 800092c:	f003 021f 	and.w	r2, r3, #31
 8000930:	4907      	ldr	r1, [pc, #28]	; (8000950 <__NVIC_ClearPendingIRQ+0x38>)
 8000932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000936:	095b      	lsrs	r3, r3, #5
 8000938:	2001      	movs	r0, #1
 800093a:	fa00 f202 	lsl.w	r2, r0, r2
 800093e:	3360      	adds	r3, #96	; 0x60
 8000940:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000944:	bf00      	nop
 8000946:	370c      	adds	r7, #12
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr
 8000950:	e000e100 	.word	0xe000e100

08000954 <MEAS_GPIO_analog_init>:
 * - ADC123_IN13 = GPIO PC3
 * - ADC12_IN5 = GPIO PA5
 * - DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 *****************************************************************************/
void MEAS_GPIO_analog_init(void)
{
 8000954:	b480      	push	{r7}
 8000956:	b085      	sub	sp, #20
 8000958:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 800095a:	2300      	movs	r3, #0
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	4b20      	ldr	r3, [pc, #128]	; (80009e0 <MEAS_GPIO_analog_init+0x8c>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000962:	4a1f      	ldr	r2, [pc, #124]	; (80009e0 <MEAS_GPIO_analog_init+0x8c>)
 8000964:	f043 0320 	orr.w	r3, r3, #32
 8000968:	6313      	str	r3, [r2, #48]	; 0x30
 800096a:	4b1d      	ldr	r3, [pc, #116]	; (80009e0 <MEAS_GPIO_analog_init+0x8c>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096e:	f003 0320 	and.w	r3, r3, #32
 8000972:	60fb      	str	r3, [r7, #12]
 8000974:	68fb      	ldr	r3, [r7, #12]
	GPIOF->MODER |= (3UL << GPIO_MODER_MODER6_Pos);	// Analog PF6 = ADC3_IN4
 8000976:	4b1b      	ldr	r3, [pc, #108]	; (80009e4 <MEAS_GPIO_analog_init+0x90>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4a1a      	ldr	r2, [pc, #104]	; (80009e4 <MEAS_GPIO_analog_init+0x90>)
 800097c:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000980:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 8000982:	2300      	movs	r3, #0
 8000984:	60bb      	str	r3, [r7, #8]
 8000986:	4b16      	ldr	r3, [pc, #88]	; (80009e0 <MEAS_GPIO_analog_init+0x8c>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098a:	4a15      	ldr	r2, [pc, #84]	; (80009e0 <MEAS_GPIO_analog_init+0x8c>)
 800098c:	f043 0304 	orr.w	r3, r3, #4
 8000990:	6313      	str	r3, [r2, #48]	; 0x30
 8000992:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <MEAS_GPIO_analog_init+0x8c>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	f003 0304 	and.w	r3, r3, #4
 800099a:	60bb      	str	r3, [r7, #8]
 800099c:	68bb      	ldr	r3, [r7, #8]
	GPIOC->MODER |= (3UL << GPIO_MODER_MODER3_Pos);	// Analog PC3 = ADC123_IN13
 800099e:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <MEAS_GPIO_analog_init+0x94>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a11      	ldr	r2, [pc, #68]	; (80009e8 <MEAS_GPIO_analog_init+0x94>)
 80009a4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80009a8:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 80009aa:	2300      	movs	r3, #0
 80009ac:	607b      	str	r3, [r7, #4]
 80009ae:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <MEAS_GPIO_analog_init+0x8c>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a0b      	ldr	r2, [pc, #44]	; (80009e0 <MEAS_GPIO_analog_init+0x8c>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b09      	ldr	r3, [pc, #36]	; (80009e0 <MEAS_GPIO_analog_init+0x8c>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (3UL << GPIO_MODER_MODER5_Pos);	// Analog PA5 ADC12_IN5
 80009c6:	4b09      	ldr	r3, [pc, #36]	; (80009ec <MEAS_GPIO_analog_init+0x98>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a08      	ldr	r2, [pc, #32]	; (80009ec <MEAS_GPIO_analog_init+0x98>)
 80009cc:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80009d0:	6013      	str	r3, [r2, #0]
}
 80009d2:	bf00      	nop
 80009d4:	3714      	adds	r7, #20
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40021400 	.word	0x40021400
 80009e8:	40020800 	.word	0x40020800
 80009ec:	40020000 	.word	0x40020000

080009f0 <DAC_reset>:
/** ***************************************************************************
 * @brief Resets the DAC
 *
 * when it is no longer used.
 *****************************************************************************/
void DAC_reset(void) {
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
	RCC->APB1RSTR |= RCC_APB1RSTR_DACRST;	// Reset the DAC
 80009f4:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <DAC_reset+0x28>)
 80009f6:	6a1b      	ldr	r3, [r3, #32]
 80009f8:	4a07      	ldr	r2, [pc, #28]	; (8000a18 <DAC_reset+0x28>)
 80009fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80009fe:	6213      	str	r3, [r2, #32]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_DACRST;	// Release reset of the DAC
 8000a00:	4b05      	ldr	r3, [pc, #20]	; (8000a18 <DAC_reset+0x28>)
 8000a02:	6a1b      	ldr	r3, [r3, #32]
 8000a04:	4a04      	ldr	r2, [pc, #16]	; (8000a18 <DAC_reset+0x28>)
 8000a06:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000a0a:	6213      	str	r3, [r2, #32]
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800

08000a1c <DAC_init>:
 * The output used is DAC_OUT2 = GPIO PA5
 * @n As DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 * it is possible to monitor the output voltage DAC_OUT2 by the input ADC12_IN5.
 *****************************************************************************/
void DAC_init(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
	__HAL_RCC_DAC_CLK_ENABLE();			// Enable Clock for DAC
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	4b0c      	ldr	r3, [pc, #48]	; (8000a58 <DAC_init+0x3c>)
 8000a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2a:	4a0b      	ldr	r2, [pc, #44]	; (8000a58 <DAC_init+0x3c>)
 8000a2c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000a30:	6413      	str	r3, [r2, #64]	; 0x40
 8000a32:	4b09      	ldr	r3, [pc, #36]	; (8000a58 <DAC_init+0x3c>)
 8000a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]
	DAC->CR |= DAC_CR_EN2;				// Enable DAC output 2
 8000a3e:	4b07      	ldr	r3, [pc, #28]	; (8000a5c <DAC_init+0x40>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a06      	ldr	r2, [pc, #24]	; (8000a5c <DAC_init+0x40>)
 8000a44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a48:	6013      	str	r3, [r2, #0]
}
 8000a4a:	bf00      	nop
 8000a4c:	370c      	adds	r7, #12
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	40023800 	.word	0x40023800
 8000a5c:	40007400 	.word	0x40007400

08000a60 <DAC_increment>:

/** ***************************************************************************
 * @brief Increment the DAC value and write it to the output
 *
 *****************************************************************************/
void DAC_increment(void) {
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
	DAC_sample += 20;				// Increment DAC output
 8000a64:	4b0a      	ldr	r3, [pc, #40]	; (8000a90 <DAC_increment+0x30>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	3314      	adds	r3, #20
 8000a6a:	4a09      	ldr	r2, [pc, #36]	; (8000a90 <DAC_increment+0x30>)
 8000a6c:	6013      	str	r3, [r2, #0]
	if (DAC_sample >= (1UL << ADC_DAC_RES)) { DAC_sample = 0; }	// Go to 0
 8000a6e:	4b08      	ldr	r3, [pc, #32]	; (8000a90 <DAC_increment+0x30>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000a76:	d302      	bcc.n	8000a7e <DAC_increment+0x1e>
 8000a78:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <DAC_increment+0x30>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	601a      	str	r2, [r3, #0]
	DAC->DHR12R2 = DAC_sample;		// Write new DAC output value
 8000a7e:	4a05      	ldr	r2, [pc, #20]	; (8000a94 <DAC_increment+0x34>)
 8000a80:	4b03      	ldr	r3, [pc, #12]	; (8000a90 <DAC_increment+0x30>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	6153      	str	r3, [r2, #20]
}
 8000a86:	bf00      	nop
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr
 8000a90:	200003e8 	.word	0x200003e8
 8000a94:	40007400 	.word	0x40007400

08000a98 <ADC_reset>:
/** ***************************************************************************
 * @brief Resets the ADCs and the timer
 *
 * to make sure the different demos do not interfere.
 *****************************************************************************/
void ADC_reset(void) {
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
	RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST;	// Reset ADCs
 8000a9c:	4b0c      	ldr	r3, [pc, #48]	; (8000ad0 <ADC_reset+0x38>)
 8000a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aa0:	4a0b      	ldr	r2, [pc, #44]	; (8000ad0 <ADC_reset+0x38>)
 8000aa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aa6:	6253      	str	r3, [r2, #36]	; 0x24
	RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST;	// Release reset of ADCs
 8000aa8:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <ADC_reset+0x38>)
 8000aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aac:	4a08      	ldr	r2, [pc, #32]	; (8000ad0 <ADC_reset+0x38>)
 8000aae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ab2:	6253      	str	r3, [r2, #36]	; 0x24
	TIM2->CR1 &= ~TIM_CR1_CEN;				// Disable timer
 8000ab4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000abe:	f023 0301 	bic.w	r3, r3, #1
 8000ac2:	6013      	str	r3, [r2, #0]
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	40023800 	.word	0x40023800

08000ad4 <ADC3_IN4_single_init>:
 * @brief Initialize the ADC in single conversion mode
 *
 * The input is ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN4_single_init(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
	MEAS_input_count = 1;				// Only 1 input is converted
 8000ada:	4b0e      	ldr	r3, [pc, #56]	; (8000b14 <ADC3_IN4_single_init+0x40>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <ADC3_IN4_single_init+0x44>)
 8000ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae8:	4a0b      	ldr	r2, [pc, #44]	; (8000b18 <ADC3_IN4_single_init+0x44>)
 8000aea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000aee:	6453      	str	r3, [r2, #68]	; 0x44
 8000af0:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <ADC3_IN4_single_init+0x44>)
 8000af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ1_Pos);	// Input 4 = first conversion
 8000afc:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <ADC3_IN4_single_init+0x48>)
 8000afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b00:	4a06      	ldr	r2, [pc, #24]	; (8000b1c <ADC3_IN4_single_init+0x48>)
 8000b02:	f043 0304 	orr.w	r3, r3, #4
 8000b06:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000b08:	bf00      	nop
 8000b0a:	370c      	adds	r7, #12
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	20000000 	.word	0x20000000
 8000b18:	40023800 	.word	0x40023800
 8000b1c:	40012200 	.word	0x40012200

08000b20 <ADC3_IN4_single_read>:
 * @brief Read one single value of the ADC in single conversion mode
 *
 * Start the conversion, wait in a while loop for end of conversion, read data.
 *****************************************************************************/
void ADC3_IN4_single_read(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 8000b24:	4b16      	ldr	r3, [pc, #88]	; (8000b80 <ADC3_IN4_single_read+0x60>)
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	4a15      	ldr	r2, [pc, #84]	; (8000b80 <ADC3_IN4_single_read+0x60>)
 8000b2a:	f043 0301 	orr.w	r3, r3, #1
 8000b2e:	6093      	str	r3, [r2, #8]
	HAL_Delay(1);						// ADC needs some time to stabilize
 8000b30:	2001      	movs	r0, #1
 8000b32:	f003 fa31 	bl	8003f98 <HAL_Delay>
	ADC3->CR2 |= ADC_CR2_SWSTART;
 8000b36:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <ADC3_IN4_single_read+0x60>)
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	4a11      	ldr	r2, [pc, #68]	; (8000b80 <ADC3_IN4_single_read+0x60>)
 8000b3c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000b40:	6093      	str	r3, [r2, #8]
	while (!(ADC3->SR & ADC_SR_EOC)) { ; }	// Wait for end of conversion
 8000b42:	bf00      	nop
 8000b44:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <ADC3_IN4_single_read+0x60>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f003 0302 	and.w	r3, r3, #2
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d0f9      	beq.n	8000b44 <ADC3_IN4_single_read+0x24>
	ADC_samples[0] = ADC3->DR;			// Read the converted value
 8000b50:	4b0b      	ldr	r3, [pc, #44]	; (8000b80 <ADC3_IN4_single_read+0x60>)
 8000b52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b54:	4a0b      	ldr	r2, [pc, #44]	; (8000b84 <ADC3_IN4_single_read+0x64>)
 8000b56:	6013      	str	r3, [r2, #0]
	ADC3->CR2 &= ~ADC_CR2_ADON;			// Disable ADC3
 8000b58:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <ADC3_IN4_single_read+0x60>)
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	4a08      	ldr	r2, [pc, #32]	; (8000b80 <ADC3_IN4_single_read+0x60>)
 8000b5e:	f023 0301 	bic.w	r3, r3, #1
 8000b62:	6093      	str	r3, [r2, #8]
	if (DAC_active) {
 8000b64:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <ADC3_IN4_single_read+0x68>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <ADC3_IN4_single_read+0x50>
		DAC_increment();
 8000b6c:	f7ff ff78 	bl	8000a60 <DAC_increment>
	}
	ADC_reset();
 8000b70:	f7ff ff92 	bl	8000a98 <ADC_reset>
	MEAS_data_ready = true;
 8000b74:	4b05      	ldr	r3, [pc, #20]	; (8000b8c <ADC3_IN4_single_read+0x6c>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	701a      	strb	r2, [r3, #0]
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40012200 	.word	0x40012200
 8000b84:	20000208 	.word	0x20000208
 8000b88:	20000201 	.word	0x20000201
 8000b8c:	20000200 	.word	0x20000200

08000b90 <MEAS_timer_init>:
 * @brief Configure the timer to trigger the ADC(s)
 *
 * @note For debugging purposes the timer interrupt might be useful.
 *****************************************************************************/
void MEAS_timer_init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM2_CLK_ENABLE();		// Enable Clock for TIM2
 8000b96:	2300      	movs	r3, #0
 8000b98:	607b      	str	r3, [r7, #4]
 8000b9a:	4b17      	ldr	r3, [pc, #92]	; (8000bf8 <MEAS_timer_init+0x68>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b9e:	4a16      	ldr	r2, [pc, #88]	; (8000bf8 <MEAS_timer_init+0x68>)
 8000ba0:	f043 0301 	orr.w	r3, r3, #1
 8000ba4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ba6:	4b14      	ldr	r3, [pc, #80]	; (8000bf8 <MEAS_timer_init+0x68>)
 8000ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	607b      	str	r3, [r7, #4]
 8000bb0:	687b      	ldr	r3, [r7, #4]
	TIM2->PSC = TIM_PRESCALE;			// Prescaler for clock freq. = 1MHz
 8000bb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000bb6:	f243 62af 	movw	r2, #13999	; 0x36af
 8000bba:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = TIM_TOP;				// Auto reload = counter top value
 8000bbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000bc0:	2209      	movs	r2, #9
 8000bc2:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR2 |= TIM_CR2_MMS_1; 		// TRGO on update
 8000bc4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bce:	f043 0320 	orr.w	r3, r3, #32
 8000bd2:	6053      	str	r3, [r2, #4]
	/* If timer interrupt is not needed, comment the following lines */
	TIM2->DIER |= TIM_DIER_UIE;			// Enable update interrupt
 8000bd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000bd8:	68db      	ldr	r3, [r3, #12]
 8000bda:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bde:	f043 0301 	orr.w	r3, r3, #1
 8000be2:	60d3      	str	r3, [r2, #12]
	NVIC_ClearPendingIRQ(TIM2_IRQn);	// Clear pending interrupt on line 0
 8000be4:	201c      	movs	r0, #28
 8000be6:	f7ff fe97 	bl	8000918 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(TIM2_IRQn);			// Enable interrupt line 0 in the NVIC
 8000bea:	201c      	movs	r0, #28
 8000bec:	f7ff fe52 	bl	8000894 <__NVIC_EnableIRQ>
}
 8000bf0:	bf00      	nop
 8000bf2:	3708      	adds	r7, #8
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	40023800 	.word	0x40023800

08000bfc <ADC3_IN4_timer_init>:
 * and the timer starts the ADC directly without CPU intervention.
 * @n The ADC is configured for end of conversion interrupt.
 * @n The input is ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN4_timer_init(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
	MEAS_input_count = 1;				// Only 1 input is converted
 8000c02:	4b17      	ldr	r3, [pc, #92]	; (8000c60 <ADC3_IN4_timer_init+0x64>)
 8000c04:	2201      	movs	r2, #1
 8000c06:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 8000c08:	2300      	movs	r3, #0
 8000c0a:	607b      	str	r3, [r7, #4]
 8000c0c:	4b15      	ldr	r3, [pc, #84]	; (8000c64 <ADC3_IN4_timer_init+0x68>)
 8000c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c10:	4a14      	ldr	r2, [pc, #80]	; (8000c64 <ADC3_IN4_timer_init+0x68>)
 8000c12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c16:	6453      	str	r3, [r2, #68]	; 0x44
 8000c18:	4b12      	ldr	r3, [pc, #72]	; (8000c64 <ADC3_IN4_timer_init+0x68>)
 8000c1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ1_Pos);	// Input 4 = first conversion
 8000c24:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <ADC3_IN4_timer_init+0x6c>)
 8000c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c28:	4a0f      	ldr	r2, [pc, #60]	; (8000c68 <ADC3_IN4_timer_init+0x6c>)
 8000c2a:	f043 0304 	orr.w	r3, r3, #4
 8000c2e:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->CR1 |= ADC_CR1_EOCIE;			// Enable end of conversion interrupt
 8000c30:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <ADC3_IN4_timer_init+0x6c>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	4a0c      	ldr	r2, [pc, #48]	; (8000c68 <ADC3_IN4_timer_init+0x6c>)
 8000c36:	f043 0320 	orr.w	r3, r3, #32
 8000c3a:	6053      	str	r3, [r2, #4]
	ADC3->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8000c3c:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <ADC3_IN4_timer_init+0x6c>)
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	4a09      	ldr	r2, [pc, #36]	; (8000c68 <ADC3_IN4_timer_init+0x6c>)
 8000c42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c46:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8000c48:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <ADC3_IN4_timer_init+0x6c>)
 8000c4a:	689b      	ldr	r3, [r3, #8]
 8000c4c:	4a06      	ldr	r2, [pc, #24]	; (8000c68 <ADC3_IN4_timer_init+0x6c>)
 8000c4e:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000c52:	6093      	str	r3, [r2, #8]

}
 8000c54:	bf00      	nop
 8000c56:	370c      	adds	r7, #12
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr
 8000c60:	20000000 	.word	0x20000000
 8000c64:	40023800 	.word	0x40023800
 8000c68:	40012200 	.word	0x40012200

08000c6c <ADC3_IN4_timer_start>:
 *
 * The ADC isues an end of conversion interrupt.
 * The converted value can be read in the associated interrupt handler.
 *****************************************************************************/
void ADC3_IN4_timer_start(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
	NVIC_ClearPendingIRQ(ADC_IRQn);		// Clear pending interrupt on line 0
 8000c70:	2012      	movs	r0, #18
 8000c72:	f7ff fe51 	bl	8000918 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(ADC_IRQn);			// Enable interrupt line 0 in the NVIC
 8000c76:	2012      	movs	r0, #18
 8000c78:	f7ff fe0c 	bl	8000894 <__NVIC_EnableIRQ>
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 8000c7c:	4b07      	ldr	r3, [pc, #28]	; (8000c9c <ADC3_IN4_timer_start+0x30>)
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	4a06      	ldr	r2, [pc, #24]	; (8000c9c <ADC3_IN4_timer_start+0x30>)
 8000c82:	f043 0301 	orr.w	r3, r3, #1
 8000c86:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8000c88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c92:	f043 0301 	orr.w	r3, r3, #1
 8000c96:	6013      	str	r3, [r2, #0]
}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	40012200 	.word	0x40012200

08000ca0 <ADC3_IN4_DMA_init>:
 * to memory without CPU intervention.
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The input is ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN4_DMA_init(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
	MEAS_input_count = 1;				// Only 1 input is converted
 8000ca6:	4b3e      	ldr	r3, [pc, #248]	; (8000da0 <ADC3_IN4_DMA_init+0x100>)
 8000ca8:	2201      	movs	r2, #1
 8000caa:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 8000cac:	2300      	movs	r3, #0
 8000cae:	607b      	str	r3, [r7, #4]
 8000cb0:	4b3c      	ldr	r3, [pc, #240]	; (8000da4 <ADC3_IN4_DMA_init+0x104>)
 8000cb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb4:	4a3b      	ldr	r2, [pc, #236]	; (8000da4 <ADC3_IN4_DMA_init+0x104>)
 8000cb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cba:	6453      	str	r3, [r2, #68]	; 0x44
 8000cbc:	4b39      	ldr	r3, [pc, #228]	; (8000da4 <ADC3_IN4_DMA_init+0x104>)
 8000cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cc4:	607b      	str	r3, [r7, #4]
 8000cc6:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ1_Pos);	// Input 4 = first conversion
 8000cc8:	4b37      	ldr	r3, [pc, #220]	; (8000da8 <ADC3_IN4_DMA_init+0x108>)
 8000cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ccc:	4a36      	ldr	r2, [pc, #216]	; (8000da8 <ADC3_IN4_DMA_init+0x108>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8000cd4:	4b34      	ldr	r3, [pc, #208]	; (8000da8 <ADC3_IN4_DMA_init+0x108>)
 8000cd6:	689b      	ldr	r3, [r3, #8]
 8000cd8:	4a33      	ldr	r2, [pc, #204]	; (8000da8 <ADC3_IN4_DMA_init+0x108>)
 8000cda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cde:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8000ce0:	4b31      	ldr	r3, [pc, #196]	; (8000da8 <ADC3_IN4_DMA_init+0x108>)
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	4a30      	ldr	r2, [pc, #192]	; (8000da8 <ADC3_IN4_DMA_init+0x108>)
 8000ce6:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000cea:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= ADC_CR2_DMA;			// Enable DMA mode
 8000cec:	4b2e      	ldr	r3, [pc, #184]	; (8000da8 <ADC3_IN4_DMA_init+0x108>)
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	4a2d      	ldr	r2, [pc, #180]	; (8000da8 <ADC3_IN4_DMA_init+0x108>)
 8000cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cf6:	6093      	str	r3, [r2, #8]
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	603b      	str	r3, [r7, #0]
 8000cfc:	4b29      	ldr	r3, [pc, #164]	; (8000da4 <ADC3_IN4_DMA_init+0x104>)
 8000cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d00:	4a28      	ldr	r2, [pc, #160]	; (8000da4 <ADC3_IN4_DMA_init+0x104>)
 8000d02:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d06:	6313      	str	r3, [r2, #48]	; 0x30
 8000d08:	4b26      	ldr	r3, [pc, #152]	; (8000da4 <ADC3_IN4_DMA_init+0x104>)
 8000d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d10:	603b      	str	r3, [r7, #0]
 8000d12:	683b      	ldr	r3, [r7, #0]
	DMA2_Stream1->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 1
 8000d14:	4b25      	ldr	r3, [pc, #148]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a24      	ldr	r2, [pc, #144]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d1a:	f023 0301 	bic.w	r3, r3, #1
 8000d1e:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream1->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8000d20:	bf00      	nop
 8000d22:	4b22      	ldr	r3, [pc, #136]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f003 0301 	and.w	r3, r3, #1
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d1f9      	bne.n	8000d22 <ADC3_IN4_DMA_init+0x82>
	DMA2->LIFCR |= DMA_LIFCR_CTCIF1;	// Clear transfer complete interrupt fl.
 8000d2e:	4b20      	ldr	r3, [pc, #128]	; (8000db0 <ADC3_IN4_DMA_init+0x110>)
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	4a1f      	ldr	r2, [pc, #124]	; (8000db0 <ADC3_IN4_DMA_init+0x110>)
 8000d34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d38:	6093      	str	r3, [r2, #8]
	DMA2_Stream1->CR |= (2UL << DMA_SxCR_CHSEL_Pos);	// Select channel 2
 8000d3a:	4b1c      	ldr	r3, [pc, #112]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a1b      	ldr	r2, [pc, #108]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d40:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d44:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PL_1;		// Priority high
 8000d46:	4b19      	ldr	r3, [pc, #100]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a18      	ldr	r2, [pc, #96]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d50:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8000d52:	4b16      	ldr	r3, [pc, #88]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a15      	ldr	r2, [pc, #84]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d5c:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 8000d5e:	4b13      	ldr	r3, [pc, #76]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a12      	ldr	r2, [pc, #72]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d64:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d68:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 8000d6a:	4b10      	ldr	r3, [pc, #64]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a0f      	ldr	r2, [pc, #60]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d70:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d74:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 8000d76:	4b0d      	ldr	r3, [pc, #52]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a0c      	ldr	r2, [pc, #48]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d7c:	f043 0310 	orr.w	r3, r3, #16
 8000d80:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->NDTR = ADC_NUMS;		// Number of data items to transfer
 8000d82:	4b0a      	ldr	r3, [pc, #40]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d84:	223c      	movs	r2, #60	; 0x3c
 8000d86:	605a      	str	r2, [r3, #4]
	DMA2_Stream1->PAR = (uint32_t)&ADC3->DR;	// Peripheral register address
 8000d88:	4b08      	ldr	r3, [pc, #32]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d8a:	4a0a      	ldr	r2, [pc, #40]	; (8000db4 <ADC3_IN4_DMA_init+0x114>)
 8000d8c:	609a      	str	r2, [r3, #8]
	DMA2_Stream1->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 8000d8e:	4b07      	ldr	r3, [pc, #28]	; (8000dac <ADC3_IN4_DMA_init+0x10c>)
 8000d90:	4a09      	ldr	r2, [pc, #36]	; (8000db8 <ADC3_IN4_DMA_init+0x118>)
 8000d92:	60da      	str	r2, [r3, #12]
}
 8000d94:	bf00      	nop
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	20000000 	.word	0x20000000
 8000da4:	40023800 	.word	0x40023800
 8000da8:	40012200 	.word	0x40012200
 8000dac:	40026428 	.word	0x40026428
 8000db0:	40026400 	.word	0x40026400
 8000db4:	4001224c 	.word	0x4001224c
 8000db8:	20000208 	.word	0x20000208

08000dbc <ADC3_IN4_DMA_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC3_IN4_DMA_start(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
	DMA2_Stream1->CR |= DMA_SxCR_EN;	// Enable DMA
 8000dc0:	4b0d      	ldr	r3, [pc, #52]	; (8000df8 <ADC3_IN4_DMA_start+0x3c>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a0c      	ldr	r2, [pc, #48]	; (8000df8 <ADC3_IN4_DMA_start+0x3c>)
 8000dc6:	f043 0301 	orr.w	r3, r3, #1
 8000dca:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);	// Clear pending DMA interrupt
 8000dcc:	2039      	movs	r0, #57	; 0x39
 8000dce:	f7ff fda3 	bl	8000918 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream1_IRQn);	// Enable DMA interrupt in the NVIC
 8000dd2:	2039      	movs	r0, #57	; 0x39
 8000dd4:	f7ff fd5e 	bl	8000894 <__NVIC_EnableIRQ>
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 8000dd8:	4b08      	ldr	r3, [pc, #32]	; (8000dfc <ADC3_IN4_DMA_start+0x40>)
 8000dda:	689b      	ldr	r3, [r3, #8]
 8000ddc:	4a07      	ldr	r2, [pc, #28]	; (8000dfc <ADC3_IN4_DMA_start+0x40>)
 8000dde:	f043 0301 	orr.w	r3, r3, #1
 8000de2:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8000de4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000dee:	f043 0301 	orr.w	r3, r3, #1
 8000df2:	6013      	str	r3, [r2, #0]
}
 8000df4:	bf00      	nop
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40026428 	.word	0x40026428
 8000dfc:	40012200 	.word	0x40012200

08000e00 <ADC1_IN13_ADC2_IN5_dual_init>:
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The input used with ADC1 is ADC123_IN13 = GPIO PC3
 * @n The input used with ADC2 is ADC12_IN5 = GPIO PA5
 *****************************************************************************/
void ADC1_IN13_ADC2_IN5_dual_init(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// 2 inputs are converted
 8000e06:	4b4a      	ldr	r3, [pc, #296]	; (8000f30 <ADC1_IN13_ADC2_IN5_dual_init+0x130>)
 8000e08:	2202      	movs	r2, #2
 8000e0a:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC1_CLK_ENABLE();		// Enable Clock for ADC1
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	4b48      	ldr	r3, [pc, #288]	; (8000f34 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e14:	4a47      	ldr	r2, [pc, #284]	; (8000f34 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e1a:	6453      	str	r3, [r2, #68]	; 0x44
 8000e1c:	4b45      	ldr	r3, [pc, #276]	; (8000f34 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_ADC2_CLK_ENABLE();		// Enable Clock for ADC2
 8000e28:	2300      	movs	r3, #0
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	4b41      	ldr	r3, [pc, #260]	; (8000f34 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e30:	4a40      	ldr	r2, [pc, #256]	; (8000f34 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e36:	6453      	str	r3, [r2, #68]	; 0x44
 8000e38:	4b3e      	ldr	r3, [pc, #248]	; (8000f34 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e40:	60bb      	str	r3, [r7, #8]
 8000e42:	68bb      	ldr	r3, [r7, #8]
	ADC->CCR |= ADC_CCR_DMA_1;			// Enable DMA mode 2 = dual DMA
 8000e44:	4b3c      	ldr	r3, [pc, #240]	; (8000f38 <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	4a3b      	ldr	r2, [pc, #236]	; (8000f38 <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000e4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e4e:	6053      	str	r3, [r2, #4]
	ADC->CCR |= ADC_CCR_MULTI_1 | ADC_CCR_MULTI_2; // ADC1 and ADC2 simultan.
 8000e50:	4b39      	ldr	r3, [pc, #228]	; (8000f38 <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	4a38      	ldr	r2, [pc, #224]	; (8000f38 <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000e56:	f043 0306 	orr.w	r3, r3, #6
 8000e5a:	6053      	str	r3, [r2, #4]
	ADC1->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8000e5c:	4b37      	ldr	r3, [pc, #220]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e5e:	689b      	ldr	r3, [r3, #8]
 8000e60:	4a36      	ldr	r2, [pc, #216]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e66:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8000e68:	4b34      	ldr	r3, [pc, #208]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	4a33      	ldr	r2, [pc, #204]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e6e:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000e72:	6093      	str	r3, [r2, #8]
	ADC1->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 8000e74:	4b31      	ldr	r3, [pc, #196]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e78:	4a30      	ldr	r2, [pc, #192]	; (8000f3c <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000e7a:	f043 030d 	orr.w	r3, r3, #13
 8000e7e:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= (5UL << ADC_SQR3_SQ1_Pos);	// Input 5 = first conversion
 8000e80:	4b2f      	ldr	r3, [pc, #188]	; (8000f40 <ADC1_IN13_ADC2_IN5_dual_init+0x140>)
 8000e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e84:	4a2e      	ldr	r2, [pc, #184]	; (8000f40 <ADC1_IN13_ADC2_IN5_dual_init+0x140>)
 8000e86:	f043 0305 	orr.w	r3, r3, #5
 8000e8a:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	607b      	str	r3, [r7, #4]
 8000e90:	4b28      	ldr	r3, [pc, #160]	; (8000f34 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e94:	4a27      	ldr	r2, [pc, #156]	; (8000f34 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e96:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e9a:	6313      	str	r3, [r2, #48]	; 0x30
 8000e9c:	4b25      	ldr	r3, [pc, #148]	; (8000f34 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ea4:	607b      	str	r3, [r7, #4]
 8000ea6:	687b      	ldr	r3, [r7, #4]
	DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 4
 8000ea8:	4b26      	ldr	r3, [pc, #152]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a25      	ldr	r2, [pc, #148]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000eae:	f023 0301 	bic.w	r3, r3, #1
 8000eb2:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8000eb4:	bf00      	nop
 8000eb6:	4b23      	ldr	r3, [pc, #140]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d1f9      	bne.n	8000eb6 <ADC1_IN13_ADC2_IN5_dual_init+0xb6>
	DMA2->HIFCR |= DMA_HIFCR_CTCIF4;	// Clear transfer complete interrupt fl.
 8000ec2:	4b21      	ldr	r3, [pc, #132]	; (8000f48 <ADC1_IN13_ADC2_IN5_dual_init+0x148>)
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	4a20      	ldr	r2, [pc, #128]	; (8000f48 <ADC1_IN13_ADC2_IN5_dual_init+0x148>)
 8000ec8:	f043 0320 	orr.w	r3, r3, #32
 8000ecc:	60d3      	str	r3, [r2, #12]
	DMA2_Stream4->CR |= (0UL << DMA_SxCR_CHSEL_Pos);	// Select channel 0
 8000ece:	4b1d      	ldr	r3, [pc, #116]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ed0:	4a1c      	ldr	r2, [pc, #112]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PL_1;		// Priority high
 8000ed6:	4b1b      	ldr	r3, [pc, #108]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a1a      	ldr	r2, [pc, #104]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000edc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ee0:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8000ee2:	4b18      	ldr	r3, [pc, #96]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a17      	ldr	r2, [pc, #92]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ee8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eec:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4a14      	ldr	r2, [pc, #80]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000ef4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ef8:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 8000efa:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a11      	ldr	r2, [pc, #68]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f04:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 8000f06:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a0e      	ldr	r2, [pc, #56]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f0c:	f043 0310 	orr.w	r3, r3, #16
 8000f10:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->NDTR = ADC_NUMS;		// Number of data items to transfer
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f14:	223c      	movs	r2, #60	; 0x3c
 8000f16:	605a      	str	r2, [r3, #4]
	DMA2_Stream4->PAR = (uint32_t)&ADC->CDR;	// Peripheral register address
 8000f18:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f1a:	4a0c      	ldr	r2, [pc, #48]	; (8000f4c <ADC1_IN13_ADC2_IN5_dual_init+0x14c>)
 8000f1c:	609a      	str	r2, [r3, #8]
	DMA2_Stream4->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 8000f1e:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f20:	4a0b      	ldr	r2, [pc, #44]	; (8000f50 <ADC1_IN13_ADC2_IN5_dual_init+0x150>)
 8000f22:	60da      	str	r2, [r3, #12]
}
 8000f24:	bf00      	nop
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	20000000 	.word	0x20000000
 8000f34:	40023800 	.word	0x40023800
 8000f38:	40012300 	.word	0x40012300
 8000f3c:	40012000 	.word	0x40012000
 8000f40:	40012100 	.word	0x40012100
 8000f44:	40026470 	.word	0x40026470
 8000f48:	40026400 	.word	0x40026400
 8000f4c:	40012308 	.word	0x40012308
 8000f50:	20000208 	.word	0x20000208

08000f54 <ADC1_IN13_ADC2_IN5_dual_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC1_IN13_ADC2_IN5_dual_start(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
	DMA2_Stream4->CR |= DMA_SxCR_EN;	// Enable DMA
 8000f58:	4b10      	ldr	r3, [pc, #64]	; (8000f9c <ADC1_IN13_ADC2_IN5_dual_start+0x48>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a0f      	ldr	r2, [pc, #60]	; (8000f9c <ADC1_IN13_ADC2_IN5_dual_start+0x48>)
 8000f5e:	f043 0301 	orr.w	r3, r3, #1
 8000f62:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);	// Clear pending DMA interrupt
 8000f64:	203c      	movs	r0, #60	; 0x3c
 8000f66:	f7ff fcd7 	bl	8000918 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream4_IRQn);	// Enable DMA interrupt in the NVIC
 8000f6a:	203c      	movs	r0, #60	; 0x3c
 8000f6c:	f7ff fc92 	bl	8000894 <__NVIC_EnableIRQ>
	ADC1->CR2 |= ADC_CR2_ADON;			// Enable ADC1
 8000f70:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <ADC1_IN13_ADC2_IN5_dual_start+0x4c>)
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	4a0a      	ldr	r2, [pc, #40]	; (8000fa0 <ADC1_IN13_ADC2_IN5_dual_start+0x4c>)
 8000f76:	f043 0301 	orr.w	r3, r3, #1
 8000f7a:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_ADON;			// Enable ADC2
 8000f7c:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <ADC1_IN13_ADC2_IN5_dual_start+0x50>)
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	4a08      	ldr	r2, [pc, #32]	; (8000fa4 <ADC1_IN13_ADC2_IN5_dual_start+0x50>)
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8000f88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f92:	f043 0301 	orr.w	r3, r3, #1
 8000f96:	6013      	str	r3, [r2, #0]
}
 8000f98:	bf00      	nop
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	40026470 	.word	0x40026470
 8000fa0:	40012000 	.word	0x40012000
 8000fa4:	40012100 	.word	0x40012100

08000fa8 <ADC2_IN13_IN5_scan_init>:
 * @n As each conversion triggers the DMA, the number of transfers is doubled.
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The inputs used are ADC123_IN13 = GPIO PC3 and ADC12_IN5 = GPIO PA5
 *****************************************************************************/
void ADC2_IN13_IN5_scan_init(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// 2 inputs are converted
 8000fae:	4b47      	ldr	r3, [pc, #284]	; (80010cc <ADC2_IN13_IN5_scan_init+0x124>)
 8000fb0:	2202      	movs	r2, #2
 8000fb2:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC2_CLK_ENABLE();		// Enable Clock for ADC2
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	607b      	str	r3, [r7, #4]
 8000fb8:	4b45      	ldr	r3, [pc, #276]	; (80010d0 <ADC2_IN13_IN5_scan_init+0x128>)
 8000fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fbc:	4a44      	ldr	r2, [pc, #272]	; (80010d0 <ADC2_IN13_IN5_scan_init+0x128>)
 8000fbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fc2:	6453      	str	r3, [r2, #68]	; 0x44
 8000fc4:	4b42      	ldr	r3, [pc, #264]	; (80010d0 <ADC2_IN13_IN5_scan_init+0x128>)
 8000fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fcc:	607b      	str	r3, [r7, #4]
 8000fce:	687b      	ldr	r3, [r7, #4]
	ADC2->SQR1 |= (1UL << ADC_SQR1_L_Pos);			// Convert 2 inputs
 8000fd0:	4b40      	ldr	r3, [pc, #256]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 8000fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fd4:	4a3f      	ldr	r2, [pc, #252]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 8000fd6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000fda:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC2->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 8000fdc:	4b3d      	ldr	r3, [pc, #244]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 8000fde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fe0:	4a3c      	ldr	r2, [pc, #240]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 8000fe2:	f043 030d 	orr.w	r3, r3, #13
 8000fe6:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= (5UL << ADC_SQR3_SQ2_Pos);	// Input 5 = second conversion
 8000fe8:	4b3a      	ldr	r3, [pc, #232]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 8000fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fec:	4a39      	ldr	r2, [pc, #228]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 8000fee:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000ff2:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->CR1 |= ADC_CR1_SCAN;			// Enable scan mode
 8000ff4:	4b37      	ldr	r3, [pc, #220]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	4a36      	ldr	r2, [pc, #216]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 8000ffa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ffe:	6053      	str	r3, [r2, #4]
	ADC2->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8001000:	4b34      	ldr	r3, [pc, #208]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	4a33      	ldr	r2, [pc, #204]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 8001006:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100a:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 800100c:	4b31      	ldr	r3, [pc, #196]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 800100e:	689b      	ldr	r3, [r3, #8]
 8001010:	4a30      	ldr	r2, [pc, #192]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 8001012:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8001016:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_DMA;			// Enable DMA mode
 8001018:	4b2e      	ldr	r3, [pc, #184]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	4a2d      	ldr	r2, [pc, #180]	; (80010d4 <ADC2_IN13_IN5_scan_init+0x12c>)
 800101e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001022:	6093      	str	r3, [r2, #8]
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 8001024:	2300      	movs	r3, #0
 8001026:	603b      	str	r3, [r7, #0]
 8001028:	4b29      	ldr	r3, [pc, #164]	; (80010d0 <ADC2_IN13_IN5_scan_init+0x128>)
 800102a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102c:	4a28      	ldr	r2, [pc, #160]	; (80010d0 <ADC2_IN13_IN5_scan_init+0x128>)
 800102e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001032:	6313      	str	r3, [r2, #48]	; 0x30
 8001034:	4b26      	ldr	r3, [pc, #152]	; (80010d0 <ADC2_IN13_IN5_scan_init+0x128>)
 8001036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001038:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800103c:	603b      	str	r3, [r7, #0]
 800103e:	683b      	ldr	r3, [r7, #0]
	DMA2_Stream3->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 3
 8001040:	4b25      	ldr	r3, [pc, #148]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a24      	ldr	r2, [pc, #144]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 8001046:	f023 0301 	bic.w	r3, r3, #1
 800104a:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream3->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 800104c:	bf00      	nop
 800104e:	4b22      	ldr	r3, [pc, #136]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	2b00      	cmp	r3, #0
 8001058:	d1f9      	bne.n	800104e <ADC2_IN13_IN5_scan_init+0xa6>
	DMA2->LIFCR |= DMA_LIFCR_CTCIF3;	// Clear transfer complete interrupt fl.
 800105a:	4b20      	ldr	r3, [pc, #128]	; (80010dc <ADC2_IN13_IN5_scan_init+0x134>)
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	4a1f      	ldr	r2, [pc, #124]	; (80010dc <ADC2_IN13_IN5_scan_init+0x134>)
 8001060:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001064:	6093      	str	r3, [r2, #8]
	DMA2_Stream3->CR |= (1UL << DMA_SxCR_CHSEL_Pos);	// Select channel 1
 8001066:	4b1c      	ldr	r3, [pc, #112]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a1b      	ldr	r2, [pc, #108]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 800106c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001070:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_PL_1;		// Priority high
 8001072:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a18      	ldr	r2, [pc, #96]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 8001078:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800107c:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 800107e:	4b16      	ldr	r3, [pc, #88]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a15      	ldr	r2, [pc, #84]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 8001084:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001088:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 800108a:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a12      	ldr	r2, [pc, #72]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 8001090:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001094:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 8001096:	4b10      	ldr	r3, [pc, #64]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a0f      	ldr	r2, [pc, #60]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 800109c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010a0:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 80010a2:	4b0d      	ldr	r3, [pc, #52]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a0c      	ldr	r2, [pc, #48]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 80010a8:	f043 0310 	orr.w	r3, r3, #16
 80010ac:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->NDTR = 2*ADC_NUMS;	// Number of data items to transfer
 80010ae:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 80010b0:	2278      	movs	r2, #120	; 0x78
 80010b2:	605a      	str	r2, [r3, #4]
	DMA2_Stream3->PAR = (uint32_t)&ADC2->DR;	// Peripheral register address
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 80010b6:	4a0a      	ldr	r2, [pc, #40]	; (80010e0 <ADC2_IN13_IN5_scan_init+0x138>)
 80010b8:	609a      	str	r2, [r3, #8]
	DMA2_Stream3->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 80010ba:	4b07      	ldr	r3, [pc, #28]	; (80010d8 <ADC2_IN13_IN5_scan_init+0x130>)
 80010bc:	4a09      	ldr	r2, [pc, #36]	; (80010e4 <ADC2_IN13_IN5_scan_init+0x13c>)
 80010be:	60da      	str	r2, [r3, #12]
}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	20000000 	.word	0x20000000
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40012100 	.word	0x40012100
 80010d8:	40026458 	.word	0x40026458
 80010dc:	40026400 	.word	0x40026400
 80010e0:	4001214c 	.word	0x4001214c
 80010e4:	20000208 	.word	0x20000208

080010e8 <ADC2_IN13_IN5_scan_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC2_IN13_IN5_scan_start(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
	DMA2_Stream3->CR |= DMA_SxCR_EN;	// Enable DMA
 80010ec:	4b0d      	ldr	r3, [pc, #52]	; (8001124 <ADC2_IN13_IN5_scan_start+0x3c>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a0c      	ldr	r2, [pc, #48]	; (8001124 <ADC2_IN13_IN5_scan_start+0x3c>)
 80010f2:	f043 0301 	orr.w	r3, r3, #1
 80010f6:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream3_IRQn);	// Clear pending DMA interrupt
 80010f8:	203b      	movs	r0, #59	; 0x3b
 80010fa:	f7ff fc0d 	bl	8000918 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream3_IRQn);	// Enable DMA interrupt in the NVIC
 80010fe:	203b      	movs	r0, #59	; 0x3b
 8001100:	f7ff fbc8 	bl	8000894 <__NVIC_EnableIRQ>
	ADC2->CR2 |= ADC_CR2_ADON;			// Enable ADC2
 8001104:	4b08      	ldr	r3, [pc, #32]	; (8001128 <ADC2_IN13_IN5_scan_start+0x40>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	4a07      	ldr	r2, [pc, #28]	; (8001128 <ADC2_IN13_IN5_scan_start+0x40>)
 800110a:	f043 0301 	orr.w	r3, r3, #1
 800110e:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8001110:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800111a:	f043 0301 	orr.w	r3, r3, #1
 800111e:	6013      	str	r3, [r2, #0]
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}
 8001124:	40026458 	.word	0x40026458
 8001128:	40012100 	.word	0x40012100

0800112c <ADC3_IN13_IN4_scan_init>:
 * @n As each conversion triggers the DMA, the number of transfers is doubled.
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The inputs used are ADC123_IN13 = GPIO PC3 and ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN13_IN4_scan_init(void)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// 2 inputs are converted
 8001132:	4b47      	ldr	r3, [pc, #284]	; (8001250 <ADC3_IN13_IN4_scan_init+0x124>)
 8001134:	2202      	movs	r2, #2
 8001136:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	4b45      	ldr	r3, [pc, #276]	; (8001254 <ADC3_IN13_IN4_scan_init+0x128>)
 800113e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001140:	4a44      	ldr	r2, [pc, #272]	; (8001254 <ADC3_IN13_IN4_scan_init+0x128>)
 8001142:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001146:	6453      	str	r3, [r2, #68]	; 0x44
 8001148:	4b42      	ldr	r3, [pc, #264]	; (8001254 <ADC3_IN13_IN4_scan_init+0x128>)
 800114a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR1 |= (1UL << ADC_SQR1_L_Pos);		// Convert 2 inputs
 8001154:	4b40      	ldr	r3, [pc, #256]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001158:	4a3f      	ldr	r2, [pc, #252]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 800115a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800115e:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC3->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 8001160:	4b3d      	ldr	r3, [pc, #244]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001162:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001164:	4a3c      	ldr	r2, [pc, #240]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001166:	f043 030d 	orr.w	r3, r3, #13
 800116a:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ2_Pos);	// Input 4 = second conversion
 800116c:	4b3a      	ldr	r3, [pc, #232]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 800116e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001170:	4a39      	ldr	r2, [pc, #228]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001172:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001176:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->CR1 |= ADC_CR1_SCAN;			// Enable scan mode
 8001178:	4b37      	ldr	r3, [pc, #220]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	4a36      	ldr	r2, [pc, #216]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 800117e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001182:	6053      	str	r3, [r2, #4]
	ADC3->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8001184:	4b34      	ldr	r3, [pc, #208]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	4a33      	ldr	r2, [pc, #204]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 800118a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800118e:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8001190:	4b31      	ldr	r3, [pc, #196]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	4a30      	ldr	r2, [pc, #192]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 8001196:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 800119a:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= ADC_CR2_DMA;			// Enable DMA mode
 800119c:	4b2e      	ldr	r3, [pc, #184]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	4a2d      	ldr	r2, [pc, #180]	; (8001258 <ADC3_IN13_IN4_scan_init+0x12c>)
 80011a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011a6:	6093      	str	r3, [r2, #8]
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 80011a8:	2300      	movs	r3, #0
 80011aa:	603b      	str	r3, [r7, #0]
 80011ac:	4b29      	ldr	r3, [pc, #164]	; (8001254 <ADC3_IN13_IN4_scan_init+0x128>)
 80011ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b0:	4a28      	ldr	r2, [pc, #160]	; (8001254 <ADC3_IN13_IN4_scan_init+0x128>)
 80011b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011b6:	6313      	str	r3, [r2, #48]	; 0x30
 80011b8:	4b26      	ldr	r3, [pc, #152]	; (8001254 <ADC3_IN13_IN4_scan_init+0x128>)
 80011ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011c0:	603b      	str	r3, [r7, #0]
 80011c2:	683b      	ldr	r3, [r7, #0]
	DMA2_Stream1->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 1
 80011c4:	4b25      	ldr	r3, [pc, #148]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a24      	ldr	r2, [pc, #144]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 80011ca:	f023 0301 	bic.w	r3, r3, #1
 80011ce:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream1->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 80011d0:	bf00      	nop
 80011d2:	4b22      	ldr	r3, [pc, #136]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d1f9      	bne.n	80011d2 <ADC3_IN13_IN4_scan_init+0xa6>
	DMA2->LIFCR |= DMA_LIFCR_CTCIF1;	// Clear transfer complete interrupt fl.
 80011de:	4b20      	ldr	r3, [pc, #128]	; (8001260 <ADC3_IN13_IN4_scan_init+0x134>)
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	4a1f      	ldr	r2, [pc, #124]	; (8001260 <ADC3_IN13_IN4_scan_init+0x134>)
 80011e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80011e8:	6093      	str	r3, [r2, #8]
	DMA2_Stream1->CR |= (2UL << DMA_SxCR_CHSEL_Pos);	// Select channel 2
 80011ea:	4b1c      	ldr	r3, [pc, #112]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a1b      	ldr	r2, [pc, #108]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 80011f0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80011f4:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PL_1;		// Priority high
 80011f6:	4b19      	ldr	r3, [pc, #100]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a18      	ldr	r2, [pc, #96]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 80011fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001200:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8001202:	4b16      	ldr	r3, [pc, #88]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a15      	ldr	r2, [pc, #84]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 8001208:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800120c:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 800120e:	4b13      	ldr	r3, [pc, #76]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a12      	ldr	r2, [pc, #72]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 8001214:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001218:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 800121a:	4b10      	ldr	r3, [pc, #64]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a0f      	ldr	r2, [pc, #60]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 8001220:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001224:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 8001226:	4b0d      	ldr	r3, [pc, #52]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a0c      	ldr	r2, [pc, #48]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 800122c:	f043 0310 	orr.w	r3, r3, #16
 8001230:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->NDTR = 2*ADC_NUMS;	// Number of data items to transfer
 8001232:	4b0a      	ldr	r3, [pc, #40]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 8001234:	2278      	movs	r2, #120	; 0x78
 8001236:	605a      	str	r2, [r3, #4]
	DMA2_Stream1->PAR = (uint32_t)&ADC3->DR;	// Peripheral register address
 8001238:	4b08      	ldr	r3, [pc, #32]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 800123a:	4a0a      	ldr	r2, [pc, #40]	; (8001264 <ADC3_IN13_IN4_scan_init+0x138>)
 800123c:	609a      	str	r2, [r3, #8]
	DMA2_Stream1->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 800123e:	4b07      	ldr	r3, [pc, #28]	; (800125c <ADC3_IN13_IN4_scan_init+0x130>)
 8001240:	4a09      	ldr	r2, [pc, #36]	; (8001268 <ADC3_IN13_IN4_scan_init+0x13c>)
 8001242:	60da      	str	r2, [r3, #12]

}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	20000000 	.word	0x20000000
 8001254:	40023800 	.word	0x40023800
 8001258:	40012200 	.word	0x40012200
 800125c:	40026428 	.word	0x40026428
 8001260:	40026400 	.word	0x40026400
 8001264:	4001224c 	.word	0x4001224c
 8001268:	20000208 	.word	0x20000208

0800126c <ADC3_IN13_IN4_scan_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC3_IN13_IN4_scan_start(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
	DMA2_Stream1->CR |= DMA_SxCR_EN;	// Enable DMA
 8001270:	4b0d      	ldr	r3, [pc, #52]	; (80012a8 <ADC3_IN13_IN4_scan_start+0x3c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a0c      	ldr	r2, [pc, #48]	; (80012a8 <ADC3_IN13_IN4_scan_start+0x3c>)
 8001276:	f043 0301 	orr.w	r3, r3, #1
 800127a:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);	// Clear pending DMA interrupt
 800127c:	2039      	movs	r0, #57	; 0x39
 800127e:	f7ff fb4b 	bl	8000918 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream1_IRQn);	// Enable DMA interrupt in the NVIC
 8001282:	2039      	movs	r0, #57	; 0x39
 8001284:	f7ff fb06 	bl	8000894 <__NVIC_EnableIRQ>
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 8001288:	4b08      	ldr	r3, [pc, #32]	; (80012ac <ADC3_IN13_IN4_scan_start+0x40>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	4a07      	ldr	r2, [pc, #28]	; (80012ac <ADC3_IN13_IN4_scan_start+0x40>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8001294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800129e:	f043 0301 	orr.w	r3, r3, #1
 80012a2:	6013      	str	r3, [r2, #0]
}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40026428 	.word	0x40026428
 80012ac:	40012200 	.word	0x40012200

080012b0 <TIM2_IRQHandler>:
 *
 * @note This interrupt handler was only used for debugging purposes
 * and to increment the DAC value.
 *****************************************************************************/
void TIM2_IRQHandler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;			// Clear pending interrupt flag
 80012b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012b8:	691b      	ldr	r3, [r3, #16]
 80012ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012be:	f023 0301 	bic.w	r3, r3, #1
 80012c2:	6113      	str	r3, [r2, #16]
	if (DAC_active) {
 80012c4:	4b03      	ldr	r3, [pc, #12]	; (80012d4 <TIM2_IRQHandler+0x24>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <TIM2_IRQHandler+0x20>
		DAC_increment();
 80012cc:	f7ff fbc8 	bl	8000a60 <DAC_increment>
	}
}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20000201 	.word	0x20000201

080012d8 <ADC_IRQHandler>:
 *
 * Reads one sample from the ADC3 DataRegister and transfers it to a buffer.
 * @n Stops when ADC_NUMS samples have been read.
 *****************************************************************************/
void ADC_IRQHandler(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
	if (ADC3->SR & ADC_SR_EOC) {		// Check if ADC3 end of conversion
 80012dc:	4b14      	ldr	r3, [pc, #80]	; (8001330 <ADC_IRQHandler+0x58>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d020      	beq.n	800132a <ADC_IRQHandler+0x52>
		ADC_samples[ADC_sample_count++] = ADC3->DR;	// Read input channel 1 only
 80012e8:	4911      	ldr	r1, [pc, #68]	; (8001330 <ADC_IRQHandler+0x58>)
 80012ea:	4b12      	ldr	r3, [pc, #72]	; (8001334 <ADC_IRQHandler+0x5c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	1c5a      	adds	r2, r3, #1
 80012f0:	4810      	ldr	r0, [pc, #64]	; (8001334 <ADC_IRQHandler+0x5c>)
 80012f2:	6002      	str	r2, [r0, #0]
 80012f4:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80012f6:	4910      	ldr	r1, [pc, #64]	; (8001338 <ADC_IRQHandler+0x60>)
 80012f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (ADC_sample_count >= ADC_NUMS) {		// Buffer full
 80012fc:	4b0d      	ldr	r3, [pc, #52]	; (8001334 <ADC_IRQHandler+0x5c>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b3b      	cmp	r3, #59	; 0x3b
 8001302:	d912      	bls.n	800132a <ADC_IRQHandler+0x52>
			TIM2->CR1 &= ~TIM_CR1_CEN;	// Disable timer
 8001304:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800130e:	f023 0301 	bic.w	r3, r3, #1
 8001312:	6013      	str	r3, [r2, #0]
			ADC3->CR2 &= ~ADC_CR2_ADON;	// Disable ADC3
 8001314:	4b06      	ldr	r3, [pc, #24]	; (8001330 <ADC_IRQHandler+0x58>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	4a05      	ldr	r2, [pc, #20]	; (8001330 <ADC_IRQHandler+0x58>)
 800131a:	f023 0301 	bic.w	r3, r3, #1
 800131e:	6093      	str	r3, [r2, #8]
			ADC_reset();
 8001320:	f7ff fbba 	bl	8000a98 <ADC_reset>
			MEAS_data_ready = true;
 8001324:	4b05      	ldr	r3, [pc, #20]	; (800133c <ADC_IRQHandler+0x64>)
 8001326:	2201      	movs	r2, #1
 8001328:	701a      	strb	r2, [r3, #0]
		}

	}
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40012200 	.word	0x40012200
 8001334:	20000204 	.word	0x20000204
 8001338:	20000208 	.word	0x20000208
 800133c:	20000200 	.word	0x20000200

08001340 <DMA2_Stream1_IRQHandler>:
 *
 * The samples from the ADC3 have been transfered to memory by the DMA2 Stream1
 * and are ready for processing.
 *****************************************************************************/
void DMA2_Stream1_IRQHandler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
	if (DMA2->LISR & DMA_LISR_TCIF1) {	// Stream1 transfer compl. interrupt f.
 8001344:	4b1c      	ldr	r3, [pc, #112]	; (80013b8 <DMA2_Stream1_IRQHandler+0x78>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800134c:	2b00      	cmp	r3, #0
 800134e:	d031      	beq.n	80013b4 <DMA2_Stream1_IRQHandler+0x74>
		NVIC_DisableIRQ(DMA2_Stream1_IRQn);	// Disable DMA interrupt in the NVIC
 8001350:	2039      	movs	r0, #57	; 0x39
 8001352:	f7ff fabd 	bl	80008d0 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);// Clear pending DMA interrupt
 8001356:	2039      	movs	r0, #57	; 0x39
 8001358:	f7ff fade 	bl	8000918 <__NVIC_ClearPendingIRQ>
		DMA2_Stream1->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 800135c:	4b17      	ldr	r3, [pc, #92]	; (80013bc <DMA2_Stream1_IRQHandler+0x7c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a16      	ldr	r2, [pc, #88]	; (80013bc <DMA2_Stream1_IRQHandler+0x7c>)
 8001362:	f023 0301 	bic.w	r3, r3, #1
 8001366:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream1->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001368:	bf00      	nop
 800136a:	4b14      	ldr	r3, [pc, #80]	; (80013bc <DMA2_Stream1_IRQHandler+0x7c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1f9      	bne.n	800136a <DMA2_Stream1_IRQHandler+0x2a>
		DMA2->LIFCR |= DMA_LIFCR_CTCIF1;// Clear transfer complete interrupt fl.
 8001376:	4b10      	ldr	r3, [pc, #64]	; (80013b8 <DMA2_Stream1_IRQHandler+0x78>)
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	4a0f      	ldr	r2, [pc, #60]	; (80013b8 <DMA2_Stream1_IRQHandler+0x78>)
 800137c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001380:	6093      	str	r3, [r2, #8]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8001382:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800138c:	f023 0301 	bic.w	r3, r3, #1
 8001390:	6013      	str	r3, [r2, #0]
		ADC3->CR2 &= ~ADC_CR2_ADON;		// Disable ADC3
 8001392:	4b0b      	ldr	r3, [pc, #44]	; (80013c0 <DMA2_Stream1_IRQHandler+0x80>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	4a0a      	ldr	r2, [pc, #40]	; (80013c0 <DMA2_Stream1_IRQHandler+0x80>)
 8001398:	f023 0301 	bic.w	r3, r3, #1
 800139c:	6093      	str	r3, [r2, #8]
		ADC3->CR2 &= ~ADC_CR2_DMA;		// Disable DMA mode
 800139e:	4b08      	ldr	r3, [pc, #32]	; (80013c0 <DMA2_Stream1_IRQHandler+0x80>)
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	4a07      	ldr	r2, [pc, #28]	; (80013c0 <DMA2_Stream1_IRQHandler+0x80>)
 80013a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013a8:	6093      	str	r3, [r2, #8]
		ADC_reset();
 80013aa:	f7ff fb75 	bl	8000a98 <ADC_reset>
		MEAS_data_ready = true;
 80013ae:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <DMA2_Stream1_IRQHandler+0x84>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	701a      	strb	r2, [r3, #0]
	}
}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40026400 	.word	0x40026400
 80013bc:	40026428 	.word	0x40026428
 80013c0:	40012200 	.word	0x40012200
 80013c4:	20000200 	.word	0x20000200

080013c8 <DMA2_Stream3_IRQHandler>:
 *
 * The samples from the ADC3 have been transfered to memory by the DMA2 Stream1
 * and are ready for processing.
 *****************************************************************************/
void DMA2_Stream3_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	if (DMA2->LISR & DMA_LISR_TCIF3) {	// Stream3 transfer compl. interrupt f.
 80013cc:	4b1c      	ldr	r3, [pc, #112]	; (8001440 <DMA2_Stream3_IRQHandler+0x78>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d031      	beq.n	800143c <DMA2_Stream3_IRQHandler+0x74>
		NVIC_DisableIRQ(DMA2_Stream3_IRQn);	// Disable DMA interrupt in the NVIC
 80013d8:	203b      	movs	r0, #59	; 0x3b
 80013da:	f7ff fa79 	bl	80008d0 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream3_IRQn);// Clear pending DMA interrupt
 80013de:	203b      	movs	r0, #59	; 0x3b
 80013e0:	f7ff fa9a 	bl	8000918 <__NVIC_ClearPendingIRQ>
		DMA2_Stream3->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 80013e4:	4b17      	ldr	r3, [pc, #92]	; (8001444 <DMA2_Stream3_IRQHandler+0x7c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a16      	ldr	r2, [pc, #88]	; (8001444 <DMA2_Stream3_IRQHandler+0x7c>)
 80013ea:	f023 0301 	bic.w	r3, r3, #1
 80013ee:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream3->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 80013f0:	bf00      	nop
 80013f2:	4b14      	ldr	r3, [pc, #80]	; (8001444 <DMA2_Stream3_IRQHandler+0x7c>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d1f9      	bne.n	80013f2 <DMA2_Stream3_IRQHandler+0x2a>
		DMA2->LIFCR |= DMA_LIFCR_CTCIF3;// Clear transfer complete interrupt fl.
 80013fe:	4b10      	ldr	r3, [pc, #64]	; (8001440 <DMA2_Stream3_IRQHandler+0x78>)
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	4a0f      	ldr	r2, [pc, #60]	; (8001440 <DMA2_Stream3_IRQHandler+0x78>)
 8001404:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001408:	6093      	str	r3, [r2, #8]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 800140a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001414:	f023 0301 	bic.w	r3, r3, #1
 8001418:	6013      	str	r3, [r2, #0]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 800141a:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <DMA2_Stream3_IRQHandler+0x80>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	4a0a      	ldr	r2, [pc, #40]	; (8001448 <DMA2_Stream3_IRQHandler+0x80>)
 8001420:	f023 0301 	bic.w	r3, r3, #1
 8001424:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_DMA;		// Disable DMA mode
 8001426:	4b08      	ldr	r3, [pc, #32]	; (8001448 <DMA2_Stream3_IRQHandler+0x80>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	4a07      	ldr	r2, [pc, #28]	; (8001448 <DMA2_Stream3_IRQHandler+0x80>)
 800142c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001430:	6093      	str	r3, [r2, #8]
		ADC_reset();
 8001432:	f7ff fb31 	bl	8000a98 <ADC_reset>
		MEAS_data_ready = true;
 8001436:	4b05      	ldr	r3, [pc, #20]	; (800144c <DMA2_Stream3_IRQHandler+0x84>)
 8001438:	2201      	movs	r2, #1
 800143a:	701a      	strb	r2, [r3, #0]
	}
}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40026400 	.word	0x40026400
 8001444:	40026458 	.word	0x40026458
 8001448:	40012100 	.word	0x40012100
 800144c:	20000200 	.word	0x20000200

08001450 <DMA2_Stream4_IRQHandler>:
 * @note In dual ADC mode two values are combined (packed) in a single uint32_t
 * ADC_CDR[31:0] = ADC2_DR[15:0] | ADC1_DR[15:0]
 * and are therefore extracted before further processing.
 *****************************************************************************/
void DMA2_Stream4_IRQHandler(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
	if (DMA2->HISR & DMA_HISR_TCIF4) {	// Stream4 transfer compl. interrupt f.
 8001456:	4b30      	ldr	r3, [pc, #192]	; (8001518 <DMA2_Stream4_IRQHandler+0xc8>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f003 0320 	and.w	r3, r3, #32
 800145e:	2b00      	cmp	r3, #0
 8001460:	d055      	beq.n	800150e <DMA2_Stream4_IRQHandler+0xbe>
		NVIC_DisableIRQ(DMA2_Stream4_IRQn);	// Disable DMA interrupt in the NVIC
 8001462:	203c      	movs	r0, #60	; 0x3c
 8001464:	f7ff fa34 	bl	80008d0 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);// Clear pending DMA interrupt
 8001468:	203c      	movs	r0, #60	; 0x3c
 800146a:	f7ff fa55 	bl	8000918 <__NVIC_ClearPendingIRQ>
		DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 800146e:	4b2b      	ldr	r3, [pc, #172]	; (800151c <DMA2_Stream4_IRQHandler+0xcc>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a2a      	ldr	r2, [pc, #168]	; (800151c <DMA2_Stream4_IRQHandler+0xcc>)
 8001474:	f023 0301 	bic.w	r3, r3, #1
 8001478:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 800147a:	bf00      	nop
 800147c:	4b27      	ldr	r3, [pc, #156]	; (800151c <DMA2_Stream4_IRQHandler+0xcc>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0301 	and.w	r3, r3, #1
 8001484:	2b00      	cmp	r3, #0
 8001486:	d1f9      	bne.n	800147c <DMA2_Stream4_IRQHandler+0x2c>
		DMA2->HIFCR |= DMA_HIFCR_CTCIF4;// Clear transfer complete interrupt fl.
 8001488:	4b23      	ldr	r3, [pc, #140]	; (8001518 <DMA2_Stream4_IRQHandler+0xc8>)
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	4a22      	ldr	r2, [pc, #136]	; (8001518 <DMA2_Stream4_IRQHandler+0xc8>)
 800148e:	f043 0320 	orr.w	r3, r3, #32
 8001492:	60d3      	str	r3, [r2, #12]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8001494:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800149e:	f023 0301 	bic.w	r3, r3, #1
 80014a2:	6013      	str	r3, [r2, #0]
		ADC1->CR2 &= ~ADC_CR2_ADON;		// Disable ADC1
 80014a4:	4b1e      	ldr	r3, [pc, #120]	; (8001520 <DMA2_Stream4_IRQHandler+0xd0>)
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	4a1d      	ldr	r2, [pc, #116]	; (8001520 <DMA2_Stream4_IRQHandler+0xd0>)
 80014aa:	f023 0301 	bic.w	r3, r3, #1
 80014ae:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 80014b0:	4b1c      	ldr	r3, [pc, #112]	; (8001524 <DMA2_Stream4_IRQHandler+0xd4>)
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	4a1b      	ldr	r2, [pc, #108]	; (8001524 <DMA2_Stream4_IRQHandler+0xd4>)
 80014b6:	f023 0301 	bic.w	r3, r3, #1
 80014ba:	6093      	str	r3, [r2, #8]
		ADC->CCR &= ~ADC_CCR_DMA_1;		// Disable DMA mode
 80014bc:	4b1a      	ldr	r3, [pc, #104]	; (8001528 <DMA2_Stream4_IRQHandler+0xd8>)
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	4a19      	ldr	r2, [pc, #100]	; (8001528 <DMA2_Stream4_IRQHandler+0xd8>)
 80014c2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80014c6:	6053      	str	r3, [r2, #4]
		/* Extract combined samples */
		for (int32_t i = ADC_NUMS-1; i >= 0; i--){
 80014c8:	233b      	movs	r3, #59	; 0x3b
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	e017      	b.n	80014fe <DMA2_Stream4_IRQHandler+0xae>
			ADC_samples[2*i+1] = (ADC_samples[i] >> 16);
 80014ce:	4a17      	ldr	r2, [pc, #92]	; (800152c <DMA2_Stream4_IRQHandler+0xdc>)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	3301      	adds	r3, #1
 80014dc:	0c12      	lsrs	r2, r2, #16
 80014de:	4913      	ldr	r1, [pc, #76]	; (800152c <DMA2_Stream4_IRQHandler+0xdc>)
 80014e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			ADC_samples[2*i]   = (ADC_samples[i] & 0xffff);
 80014e4:	4a11      	ldr	r2, [pc, #68]	; (800152c <DMA2_Stream4_IRQHandler+0xdc>)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	b292      	uxth	r2, r2
 80014f2:	490e      	ldr	r1, [pc, #56]	; (800152c <DMA2_Stream4_IRQHandler+0xdc>)
 80014f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int32_t i = ADC_NUMS-1; i >= 0; i--){
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3b01      	subs	r3, #1
 80014fc:	607b      	str	r3, [r7, #4]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2b00      	cmp	r3, #0
 8001502:	dae4      	bge.n	80014ce <DMA2_Stream4_IRQHandler+0x7e>
		}
		ADC_reset();
 8001504:	f7ff fac8 	bl	8000a98 <ADC_reset>
		MEAS_data_ready = true;
 8001508:	4b09      	ldr	r3, [pc, #36]	; (8001530 <DMA2_Stream4_IRQHandler+0xe0>)
 800150a:	2201      	movs	r2, #1
 800150c:	701a      	strb	r2, [r3, #0]
	}
}
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	40026400 	.word	0x40026400
 800151c:	40026470 	.word	0x40026470
 8001520:	40012000 	.word	0x40012000
 8001524:	40012100 	.word	0x40012100
 8001528:	40012300 	.word	0x40012300
 800152c:	20000208 	.word	0x20000208
 8001530:	20000200 	.word	0x20000200

08001534 <MEAS_show_data>:
 * The code of this function was put into the same file for debugging purposes
 * and should be moved to a separate file in the final version
 * because displaying is not related to measuring.
 *****************************************************************************/
void MEAS_show_data(void)
{
 8001534:	b590      	push	{r4, r7, lr}
 8001536:	b08d      	sub	sp, #52	; 0x34
 8001538:	af00      	add	r7, sp, #0
	const uint32_t Y_OFFSET = 260;
 800153a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800153e:	61fb      	str	r3, [r7, #28]
	const uint32_t X_SIZE = 240;
 8001540:	23f0      	movs	r3, #240	; 0xf0
 8001542:	61bb      	str	r3, [r7, #24]
	const uint32_t f = (1 << ADC_DAC_RES) / Y_OFFSET + 1;	// Scaling factor
 8001544:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	fbb2 f3f3 	udiv	r3, r2, r3
 800154e:	3301      	adds	r3, #1
 8001550:	617b      	str	r3, [r7, #20]
	uint32_t data;
	uint32_t data_last;
	/* Clear the display */
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001552:	f04f 30ff 	mov.w	r0, #4294967295
 8001556:	f001 fcf1 	bl	8002f3c <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 0, X_SIZE, Y_OFFSET+1);
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	b29a      	uxth	r2, r3
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	b29b      	uxth	r3, r3
 8001562:	3301      	adds	r3, #1
 8001564:	b29b      	uxth	r3, r3
 8001566:	2100      	movs	r1, #0
 8001568:	2000      	movs	r0, #0
 800156a:	f001 ff27 	bl	80033bc <BSP_LCD_FillRect>
	/* Write first 2 samples as numbers */
	BSP_LCD_SetFont(&Font24);
 800156e:	4861      	ldr	r0, [pc, #388]	; (80016f4 <MEAS_show_data+0x1c0>)
 8001570:	f001 fd16 	bl	8002fa0 <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001574:	f04f 30ff 	mov.w	r0, #4294967295
 8001578:	f001 fcf8 	bl	8002f6c <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800157c:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001580:	f001 fcdc 	bl	8002f3c <BSP_LCD_SetTextColor>
	char text[16];
	snprintf(text, 15, "1. sample %4d", (int)(ADC_samples[0]));
 8001584:	4b5c      	ldr	r3, [pc, #368]	; (80016f8 <MEAS_show_data+0x1c4>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4638      	mov	r0, r7
 800158a:	4a5c      	ldr	r2, [pc, #368]	; (80016fc <MEAS_show_data+0x1c8>)
 800158c:	210f      	movs	r1, #15
 800158e:	f006 fe03 	bl	8008198 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 50, (uint8_t *)text, LEFT_MODE);
 8001592:	463a      	mov	r2, r7
 8001594:	2303      	movs	r3, #3
 8001596:	2132      	movs	r1, #50	; 0x32
 8001598:	2000      	movs	r0, #0
 800159a:	f001 fd87 	bl	80030ac <BSP_LCD_DisplayStringAt>
	snprintf(text, 15, "2. sample %4d", (int)(ADC_samples[1]));
 800159e:	4b56      	ldr	r3, [pc, #344]	; (80016f8 <MEAS_show_data+0x1c4>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	4638      	mov	r0, r7
 80015a4:	4a56      	ldr	r2, [pc, #344]	; (8001700 <MEAS_show_data+0x1cc>)
 80015a6:	210f      	movs	r1, #15
 80015a8:	f006 fdf6 	bl	8008198 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 80, (uint8_t *)text, LEFT_MODE);
 80015ac:	463a      	mov	r2, r7
 80015ae:	2303      	movs	r3, #3
 80015b0:	2150      	movs	r1, #80	; 0x50
 80015b2:	2000      	movs	r0, #0
 80015b4:	f001 fd7a 	bl	80030ac <BSP_LCD_DisplayStringAt>
	/* Draw the  values of input channel 1 as a curve */
	BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 80015b8:	4852      	ldr	r0, [pc, #328]	; (8001704 <MEAS_show_data+0x1d0>)
 80015ba:	f001 fcbf 	bl	8002f3c <BSP_LCD_SetTextColor>
	data = ADC_samples[MEAS_input_count*0] / f;
 80015be:	4b4e      	ldr	r3, [pc, #312]	; (80016f8 <MEAS_show_data+0x1c4>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c8:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 80015ca:	2301      	movs	r3, #1
 80015cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80015ce:	e02e      	b.n	800162e <MEAS_show_data+0xfa>
		data_last = data;
 80015d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015d2:	613b      	str	r3, [r7, #16]
		data = (ADC_samples[MEAS_input_count*i]) / f;
 80015d4:	4b4c      	ldr	r3, [pc, #304]	; (8001708 <MEAS_show_data+0x1d4>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015da:	fb02 f303 	mul.w	r3, r2, r3
 80015de:	4a46      	ldr	r2, [pc, #280]	; (80016f8 <MEAS_show_data+0x1c4>)
 80015e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ea:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (data > Y_OFFSET) { data = Y_OFFSET; }// Limit value, prevent crash
 80015ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d901      	bls.n	80015f8 <MEAS_show_data+0xc4>
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
		BSP_LCD_DrawLine(4*(i-1), Y_OFFSET-data_last, 4*i, Y_OFFSET-data);
 80015f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015fa:	3b01      	subs	r3, #1
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	b298      	uxth	r0, r3
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	b29a      	uxth	r2, r3
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	b29b      	uxth	r3, r3
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	b299      	uxth	r1, r3
 800160e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001610:	b29b      	uxth	r3, r3
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	b29c      	uxth	r4, r3
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	b29a      	uxth	r2, r3
 800161a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800161c:	b29b      	uxth	r3, r3
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	b29b      	uxth	r3, r3
 8001622:	4622      	mov	r2, r4
 8001624:	f001 fe00 	bl	8003228 <BSP_LCD_DrawLine>
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 8001628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800162a:	3301      	adds	r3, #1
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
 800162e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001630:	2b3b      	cmp	r3, #59	; 0x3b
 8001632:	d9cd      	bls.n	80015d0 <MEAS_show_data+0x9c>
	}
	/* Draw the  values of input channel 2 (if present) as a curve */
	if (MEAS_input_count == 2) {
 8001634:	4b34      	ldr	r3, [pc, #208]	; (8001708 <MEAS_show_data+0x1d4>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2b02      	cmp	r3, #2
 800163a:	d13e      	bne.n	80016ba <MEAS_show_data+0x186>
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800163c:	4833      	ldr	r0, [pc, #204]	; (800170c <MEAS_show_data+0x1d8>)
 800163e:	f001 fc7d 	bl	8002f3c <BSP_LCD_SetTextColor>
		data = ADC_samples[MEAS_input_count*0+1] / f;
 8001642:	4b2d      	ldr	r3, [pc, #180]	; (80016f8 <MEAS_show_data+0x1c4>)
 8001644:	685a      	ldr	r2, [r3, #4]
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	fbb2 f3f3 	udiv	r3, r2, r3
 800164c:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (uint32_t i = 1; i < ADC_NUMS; i++){
 800164e:	2301      	movs	r3, #1
 8001650:	627b      	str	r3, [r7, #36]	; 0x24
 8001652:	e02f      	b.n	80016b4 <MEAS_show_data+0x180>
			data_last = data;
 8001654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001656:	613b      	str	r3, [r7, #16]
			data = (ADC_samples[MEAS_input_count*i+1]) / f;
 8001658:	4b2b      	ldr	r3, [pc, #172]	; (8001708 <MEAS_show_data+0x1d4>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800165e:	fb02 f303 	mul.w	r3, r2, r3
 8001662:	3301      	adds	r3, #1
 8001664:	4a24      	ldr	r2, [pc, #144]	; (80016f8 <MEAS_show_data+0x1c4>)
 8001666:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001670:	62fb      	str	r3, [r7, #44]	; 0x2c
			if (data > Y_OFFSET) { data = Y_OFFSET; }// Limit value, prevent crash
 8001672:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	429a      	cmp	r2, r3
 8001678:	d901      	bls.n	800167e <MEAS_show_data+0x14a>
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	62fb      	str	r3, [r7, #44]	; 0x2c
			BSP_LCD_DrawLine(4*(i-1), Y_OFFSET-data_last, 4*i, Y_OFFSET-data);
 800167e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001680:	3b01      	subs	r3, #1
 8001682:	b29b      	uxth	r3, r3
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	b298      	uxth	r0, r3
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	b29a      	uxth	r2, r3
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	b29b      	uxth	r3, r3
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	b299      	uxth	r1, r3
 8001694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001696:	b29b      	uxth	r3, r3
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	b29c      	uxth	r4, r3
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	b29a      	uxth	r2, r3
 80016a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	4622      	mov	r2, r4
 80016aa:	f001 fdbd 	bl	8003228 <BSP_LCD_DrawLine>
		for (uint32_t i = 1; i < ADC_NUMS; i++){
 80016ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b0:	3301      	adds	r3, #1
 80016b2:	627b      	str	r3, [r7, #36]	; 0x24
 80016b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b6:	2b3b      	cmp	r3, #59	; 0x3b
 80016b8:	d9cc      	bls.n	8001654 <MEAS_show_data+0x120>
		}
	}
	/* Clear buffer and flag */
	for (uint32_t i = 0; i < ADC_NUMS; i++){
 80016ba:	2300      	movs	r3, #0
 80016bc:	623b      	str	r3, [r7, #32]
 80016be:	e00f      	b.n	80016e0 <MEAS_show_data+0x1ac>
		ADC_samples[2*i] = 0;
 80016c0:	6a3b      	ldr	r3, [r7, #32]
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	4a0c      	ldr	r2, [pc, #48]	; (80016f8 <MEAS_show_data+0x1c4>)
 80016c6:	2100      	movs	r1, #0
 80016c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		ADC_samples[2*i+1] = 0;
 80016cc:	6a3b      	ldr	r3, [r7, #32]
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	3301      	adds	r3, #1
 80016d2:	4a09      	ldr	r2, [pc, #36]	; (80016f8 <MEAS_show_data+0x1c4>)
 80016d4:	2100      	movs	r1, #0
 80016d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < ADC_NUMS; i++){
 80016da:	6a3b      	ldr	r3, [r7, #32]
 80016dc:	3301      	adds	r3, #1
 80016de:	623b      	str	r3, [r7, #32]
 80016e0:	6a3b      	ldr	r3, [r7, #32]
 80016e2:	2b3b      	cmp	r3, #59	; 0x3b
 80016e4:	d9ec      	bls.n	80016c0 <MEAS_show_data+0x18c>
	}
	ADC_sample_count = 0;
 80016e6:	4b0a      	ldr	r3, [pc, #40]	; (8001710 <MEAS_show_data+0x1dc>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
}
 80016ec:	bf00      	nop
 80016ee:	3734      	adds	r7, #52	; 0x34
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd90      	pop	{r4, r7, pc}
 80016f4:	20000170 	.word	0x20000170
 80016f8:	20000208 	.word	0x20000208
 80016fc:	08008b30 	.word	0x08008b30
 8001700:	08008b40 	.word	0x08008b40
 8001704:	ff0000ff 	.word	0xff0000ff
 8001708:	20000000 	.word	0x20000000
 800170c:	ffff0000 	.word	0xffff0000
 8001710:	20000204 	.word	0x20000204

08001714 <MENU_draw>:
 * Each menu entry has two lines.
 * Text and background colors are applied.
 * @n These attributes are defined in the variable MENU_draw[].
 *****************************************************************************/
void MENU_draw(void)
{
 8001714:	b590      	push	{r4, r7, lr}
 8001716:	b087      	sub	sp, #28
 8001718:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(MENU_FONT);
 800171a:	4852      	ldr	r0, [pc, #328]	; (8001864 <MENU_draw+0x150>)
 800171c:	f001 fc40 	bl	8002fa0 <BSP_LCD_SetFont>
	uint32_t x, y, m, w, h;
	y = MENU_Y;
 8001720:	f001 fb8c 	bl	8002e3c <BSP_LCD_GetYSize>
 8001724:	4603      	mov	r3, r0
 8001726:	3b28      	subs	r3, #40	; 0x28
 8001728:	613b      	str	r3, [r7, #16]
	m = MENU_MARGIN;
 800172a:	2302      	movs	r3, #2
 800172c:	60fb      	str	r3, [r7, #12]
	w = BSP_LCD_GetXSize()/MENU_ENTRY_COUNT;
 800172e:	f001 fb79 	bl	8002e24 <BSP_LCD_GetXSize>
 8001732:	4603      	mov	r3, r0
 8001734:	4a4c      	ldr	r2, [pc, #304]	; (8001868 <MENU_draw+0x154>)
 8001736:	fba2 2303 	umull	r2, r3, r2, r3
 800173a:	089b      	lsrs	r3, r3, #2
 800173c:	60bb      	str	r3, [r7, #8]
	h = MENU_HEIGHT;
 800173e:	2328      	movs	r3, #40	; 0x28
 8001740:	607b      	str	r3, [r7, #4]
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	e084      	b.n	8001852 <MENU_draw+0x13e>
		x = i*w;
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	68ba      	ldr	r2, [r7, #8]
 800174c:	fb02 f303 	mul.w	r3, r2, r3
 8001750:	603b      	str	r3, [r7, #0]
		BSP_LCD_SetTextColor(MENU_entry[i].back_color);
 8001752:	4946      	ldr	r1, [pc, #280]	; (800186c <MENU_draw+0x158>)
 8001754:	697a      	ldr	r2, [r7, #20]
 8001756:	4613      	mov	r3, r2
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	4413      	add	r3, r2
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	440b      	add	r3, r1
 8001760:	3324      	adds	r3, #36	; 0x24
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f001 fbe9 	bl	8002f3c <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x+m, y+m, w-2*m, h-2*m);
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	b29a      	uxth	r2, r3
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	b29b      	uxth	r3, r3
 8001772:	4413      	add	r3, r2
 8001774:	b298      	uxth	r0, r3
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	b29a      	uxth	r2, r3
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	b29b      	uxth	r3, r3
 800177e:	4413      	add	r3, r2
 8001780:	b299      	uxth	r1, r3
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	b29a      	uxth	r2, r3
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	b29b      	uxth	r3, r3
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	b29b      	uxth	r3, r3
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	b29c      	uxth	r4, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	b29a      	uxth	r2, r3
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	b29b      	uxth	r3, r3
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	b29b      	uxth	r3, r3
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	4622      	mov	r2, r4
 80017a4:	f001 fe0a 	bl	80033bc <BSP_LCD_FillRect>
		BSP_LCD_SetBackColor(MENU_entry[i].back_color);
 80017a8:	4930      	ldr	r1, [pc, #192]	; (800186c <MENU_draw+0x158>)
 80017aa:	697a      	ldr	r2, [r7, #20]
 80017ac:	4613      	mov	r3, r2
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	440b      	add	r3, r1
 80017b6:	3324      	adds	r3, #36	; 0x24
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f001 fbd6 	bl	8002f6c <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(MENU_entry[i].text_color);
 80017c0:	492a      	ldr	r1, [pc, #168]	; (800186c <MENU_draw+0x158>)
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	4613      	mov	r3, r2
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	4413      	add	r3, r2
 80017ca:	00db      	lsls	r3, r3, #3
 80017cc:	440b      	add	r3, r1
 80017ce:	3320      	adds	r3, #32
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f001 fbb2 	bl	8002f3c <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	b29b      	uxth	r3, r3
 80017dc:	461a      	mov	r2, r3
 80017de:	0052      	lsls	r2, r2, #1
 80017e0:	4413      	add	r3, r2
 80017e2:	b29a      	uxth	r2, r3
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	4413      	add	r3, r2
 80017ea:	b298      	uxth	r0, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	461a      	mov	r2, r3
 80017f2:	0052      	lsls	r2, r2, #1
 80017f4:	4413      	add	r3, r2
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	4413      	add	r3, r2
 80017fe:	b299      	uxth	r1, r3
				(uint8_t *)MENU_entry[i].line1, LEFT_MODE);
 8001800:	697a      	ldr	r2, [r7, #20]
 8001802:	4613      	mov	r3, r2
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	4413      	add	r3, r2
 8001808:	00db      	lsls	r3, r3, #3
 800180a:	4a18      	ldr	r2, [pc, #96]	; (800186c <MENU_draw+0x158>)
 800180c:	441a      	add	r2, r3
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,
 800180e:	2303      	movs	r3, #3
 8001810:	f001 fc4c 	bl	80030ac <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	b29b      	uxth	r3, r3
 8001818:	461a      	mov	r2, r3
 800181a:	0052      	lsls	r2, r2, #1
 800181c:	4413      	add	r3, r2
 800181e:	b29a      	uxth	r2, r3
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	b29b      	uxth	r3, r3
 8001824:	4413      	add	r3, r2
 8001826:	b298      	uxth	r0, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	085b      	lsrs	r3, r3, #1
 800182c:	b29a      	uxth	r2, r3
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	b29b      	uxth	r3, r3
 8001832:	4413      	add	r3, r2
 8001834:	b299      	uxth	r1, r3
				(uint8_t *)MENU_entry[i].line2, LEFT_MODE);
 8001836:	697a      	ldr	r2, [r7, #20]
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	3310      	adds	r3, #16
 8001842:	4a0a      	ldr	r2, [pc, #40]	; (800186c <MENU_draw+0x158>)
 8001844:	441a      	add	r2, r3
		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,
 8001846:	2303      	movs	r3, #3
 8001848:	f001 fc30 	bl	80030ac <BSP_LCD_DisplayStringAt>
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	3301      	adds	r3, #1
 8001850:	617b      	str	r3, [r7, #20]
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	2b05      	cmp	r3, #5
 8001856:	f67f af77 	bls.w	8001748 <MENU_draw+0x34>
	}
}
 800185a:	bf00      	nop
 800185c:	bf00      	nop
 800185e:	371c      	adds	r7, #28
 8001860:	46bd      	mov	sp, r7
 8001862:	bd90      	pop	{r4, r7, pc}
 8001864:	20000180 	.word	0x20000180
 8001868:	aaaaaaab 	.word	0xaaaaaaab
 800186c:	20000008 	.word	0x20000008

08001870 <MENU_hint>:
/** ***************************************************************************
 * @brief Shows a hint at startup.
 *
 *****************************************************************************/
void MENU_hint(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001874:	f04f 30ff 	mov.w	r0, #4294967295
 8001878:	f001 fb78 	bl	8002f6c <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800187c:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001880:	f001 fb5c 	bl	8002f3c <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font24);
 8001884:	481d      	ldr	r0, [pc, #116]	; (80018fc <MENU_hint+0x8c>)
 8001886:	f001 fb8b 	bl	8002fa0 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0,10, (uint8_t *)"Cable-Monitor", CENTER_MODE);
 800188a:	2301      	movs	r3, #1
 800188c:	4a1c      	ldr	r2, [pc, #112]	; (8001900 <MENU_hint+0x90>)
 800188e:	210a      	movs	r1, #10
 8001890:	2000      	movs	r0, #0
 8001892:	f001 fc0b 	bl	80030ac <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font12);
 8001896:	481b      	ldr	r0, [pc, #108]	; (8001904 <MENU_hint+0x94>)
 8001898:	f001 fb82 	bl	8002fa0 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0,30, (uint8_t *) "by Alejandro & Timo", CENTER_MODE);
 800189c:	2301      	movs	r3, #1
 800189e:	4a1a      	ldr	r2, [pc, #104]	; (8001908 <MENU_hint+0x98>)
 80018a0:	211e      	movs	r1, #30
 80018a2:	2000      	movs	r0, #0
 80018a4:	f001 fc02 	bl	80030ac <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font16);
 80018a8:	4818      	ldr	r0, [pc, #96]	; (800190c <MENU_hint+0x9c>)
 80018aa:	f001 fb79 	bl	8002fa0 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Touch a menu item", LEFT_MODE);
 80018ae:	2303      	movs	r3, #3
 80018b0:	4a17      	ldr	r2, [pc, #92]	; (8001910 <MENU_hint+0xa0>)
 80018b2:	213c      	movs	r1, #60	; 0x3c
 80018b4:	2005      	movs	r0, #5
 80018b6:	f001 fbf9 	bl	80030ac <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 80, (uint8_t *)"to start an ADC demo", LEFT_MODE);
 80018ba:	2303      	movs	r3, #3
 80018bc:	4a15      	ldr	r2, [pc, #84]	; (8001914 <MENU_hint+0xa4>)
 80018be:	2150      	movs	r1, #80	; 0x50
 80018c0:	2005      	movs	r0, #5
 80018c2:	f001 fbf3 	bl	80030ac <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 110, (uint8_t *)"Switch DAC on/off", LEFT_MODE);
 80018c6:	2303      	movs	r3, #3
 80018c8:	4a13      	ldr	r2, [pc, #76]	; (8001918 <MENU_hint+0xa8>)
 80018ca:	216e      	movs	r1, #110	; 0x6e
 80018cc:	2005      	movs	r0, #5
 80018ce:	f001 fbed 	bl	80030ac <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 130, (uint8_t *)"with blue pushbutton", LEFT_MODE);
 80018d2:	2303      	movs	r3, #3
 80018d4:	4a11      	ldr	r2, [pc, #68]	; (800191c <MENU_hint+0xac>)
 80018d6:	2182      	movs	r1, #130	; 0x82
 80018d8:	2005      	movs	r0, #5
 80018da:	f001 fbe7 	bl	80030ac <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"(c) hhrt@zhaw.ch", LEFT_MODE);
 80018de:	2303      	movs	r3, #3
 80018e0:	4a0f      	ldr	r2, [pc, #60]	; (8001920 <MENU_hint+0xb0>)
 80018e2:	21a0      	movs	r1, #160	; 0xa0
 80018e4:	2005      	movs	r0, #5
 80018e6:	f001 fbe1 	bl	80030ac <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"Version 27.09.2022", LEFT_MODE);
 80018ea:	2303      	movs	r3, #3
 80018ec:	4a0d      	ldr	r2, [pc, #52]	; (8001924 <MENU_hint+0xb4>)
 80018ee:	21a0      	movs	r1, #160	; 0xa0
 80018f0:	2005      	movs	r0, #5
 80018f2:	f001 fbdb 	bl	80030ac <BSP_LCD_DisplayStringAt>
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000170 	.word	0x20000170
 8001900:	08008b50 	.word	0x08008b50
 8001904:	20000180 	.word	0x20000180
 8001908:	08008b60 	.word	0x08008b60
 800190c:	20000178 	.word	0x20000178
 8001910:	08008b74 	.word	0x08008b74
 8001914:	08008b88 	.word	0x08008b88
 8001918:	08008ba0 	.word	0x08008ba0
 800191c:	08008bb4 	.word	0x08008bb4
 8001920:	08008bcc 	.word	0x08008bcc
 8001924:	08008be0 	.word	0x08008be0

08001928 <MENU_get_transition>:
 * MENU_transition is used as a flag.
 * When the value is read by calling MENU_get_transition()
 * this flag is cleared, respectively set to MENU_NONE.
 *****************************************************************************/
MENU_item_t MENU_get_transition(void)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
	MENU_item_t item = MENU_transition;
 800192e:	4b06      	ldr	r3, [pc, #24]	; (8001948 <MENU_get_transition+0x20>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	71fb      	strb	r3, [r7, #7]
	MENU_transition = MENU_NONE;
 8001934:	4b04      	ldr	r3, [pc, #16]	; (8001948 <MENU_get_transition+0x20>)
 8001936:	2206      	movs	r2, #6
 8001938:	701a      	strb	r2, [r3, #0]
	return item;
 800193a:	79fb      	ldrb	r3, [r7, #7]
}
 800193c:	4618      	mov	r0, r3
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	20000004 	.word	0x20000004

0800194c <MENU_check_transition>:
 * @note  Evalboard revision E (blue PCB) has an inverted y-axis
 * in the touch controller compared to the display.
 * Uncomment or comment the <b>\#define EVAL_REV_E</b> in main.h accordingly.
 *****************************************************************************/
void MENU_check_transition(void)
{
 800194c:	b598      	push	{r3, r4, r7, lr}
 800194e:	af00      	add	r7, sp, #0
	static MENU_item_t item_old = MENU_NONE;
	static MENU_item_t item_new = MENU_NONE;
	static TS_StateTypeDef  TS_State;	// State of the touch controller
	BSP_TS_GetState(&TS_State);			// Get the state
 8001950:	4826      	ldr	r0, [pc, #152]	; (80019ec <MENU_check_transition+0xa0>)
 8001952:	f002 f9e9 	bl	8003d28 <BSP_TS_GetState>


// Evalboard revision E (blue) has an inverted y-axis in the touch controller
#ifdef EVAL_REV_E
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 8001956:	f001 fa71 	bl	8002e3c <BSP_LCD_GetYSize>
 800195a:	4603      	mov	r3, r0
 800195c:	b29a      	uxth	r2, r3
 800195e:	4b23      	ldr	r3, [pc, #140]	; (80019ec <MENU_check_transition+0xa0>)
 8001960:	889b      	ldrh	r3, [r3, #4]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	b29a      	uxth	r2, r3
 8001966:	4b21      	ldr	r3, [pc, #132]	; (80019ec <MENU_check_transition+0xa0>)
 8001968:	809a      	strh	r2, [r3, #4]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
#endif
#ifdef EVAL_REV_E
#endif
*/
	if (TS_State.TouchDetected) {		// If a touch was detected
 800196a:	4b20      	ldr	r3, [pc, #128]	; (80019ec <MENU_check_transition+0xa0>)
 800196c:	881b      	ldrh	r3, [r3, #0]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d039      	beq.n	80019e6 <MENU_check_transition+0x9a>
		/* Do only if last transition not pending anymore */
		if (MENU_NONE == MENU_transition) {
 8001972:	4b1f      	ldr	r3, [pc, #124]	; (80019f0 <MENU_check_transition+0xa4>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b06      	cmp	r3, #6
 8001978:	d135      	bne.n	80019e6 <MENU_check_transition+0x9a>
			item_old = item_new;		// Store old item
 800197a:	4b1e      	ldr	r3, [pc, #120]	; (80019f4 <MENU_check_transition+0xa8>)
 800197c:	781a      	ldrb	r2, [r3, #0]
 800197e:	4b1e      	ldr	r3, [pc, #120]	; (80019f8 <MENU_check_transition+0xac>)
 8001980:	701a      	strb	r2, [r3, #0]
			/* If touched within the menu bar? */
			if ((MENU_Y < TS_State.Y) && (MENU_Y+MENU_HEIGHT > TS_State.Y)) {
 8001982:	f001 fa5b 	bl	8002e3c <BSP_LCD_GetYSize>
 8001986:	4603      	mov	r3, r0
 8001988:	3b28      	subs	r3, #40	; 0x28
 800198a:	4a18      	ldr	r2, [pc, #96]	; (80019ec <MENU_check_transition+0xa0>)
 800198c:	8892      	ldrh	r2, [r2, #4]
 800198e:	4293      	cmp	r3, r2
 8001990:	d229      	bcs.n	80019e6 <MENU_check_transition+0x9a>
 8001992:	f001 fa53 	bl	8002e3c <BSP_LCD_GetYSize>
 8001996:	4603      	mov	r3, r0
 8001998:	4a14      	ldr	r2, [pc, #80]	; (80019ec <MENU_check_transition+0xa0>)
 800199a:	8892      	ldrh	r2, [r2, #4]
 800199c:	4293      	cmp	r3, r2
 800199e:	d922      	bls.n	80019e6 <MENU_check_transition+0x9a>
				item_new = TS_State.X	// Calculate new item
 80019a0:	4b12      	ldr	r3, [pc, #72]	; (80019ec <MENU_check_transition+0xa0>)
 80019a2:	885b      	ldrh	r3, [r3, #2]
 80019a4:	461c      	mov	r4, r3
						/ (BSP_LCD_GetXSize()/MENU_ENTRY_COUNT);
 80019a6:	f001 fa3d 	bl	8002e24 <BSP_LCD_GetXSize>
 80019aa:	4603      	mov	r3, r0
 80019ac:	4a13      	ldr	r2, [pc, #76]	; (80019fc <MENU_check_transition+0xb0>)
 80019ae:	fba2 2303 	umull	r2, r3, r2, r3
 80019b2:	089b      	lsrs	r3, r3, #2
 80019b4:	fbb4 f3f3 	udiv	r3, r4, r3
 80019b8:	b2da      	uxtb	r2, r3
				item_new = TS_State.X	// Calculate new item
 80019ba:	4b0e      	ldr	r3, [pc, #56]	; (80019f4 <MENU_check_transition+0xa8>)
 80019bc:	701a      	strb	r2, [r3, #0]
				if ((0 > item_new) || (MENU_ENTRY_COUNT <= item_new)) {
 80019be:	4b0d      	ldr	r3, [pc, #52]	; (80019f4 <MENU_check_transition+0xa8>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b05      	cmp	r3, #5
 80019c4:	d902      	bls.n	80019cc <MENU_check_transition+0x80>
					item_new = MENU_NONE;	// Out of bounds
 80019c6:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <MENU_check_transition+0xa8>)
 80019c8:	2206      	movs	r2, #6
 80019ca:	701a      	strb	r2, [r3, #0]
				}
				if (item_new == item_old) {	// 2 times the same menu item
 80019cc:	4b09      	ldr	r3, [pc, #36]	; (80019f4 <MENU_check_transition+0xa8>)
 80019ce:	781a      	ldrb	r2, [r3, #0]
 80019d0:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <MENU_check_transition+0xac>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d106      	bne.n	80019e6 <MENU_check_transition+0x9a>
					item_new = MENU_NONE;
 80019d8:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <MENU_check_transition+0xa8>)
 80019da:	2206      	movs	r2, #6
 80019dc:	701a      	strb	r2, [r3, #0]
					MENU_transition = item_old;
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <MENU_check_transition+0xac>)
 80019e0:	781a      	ldrb	r2, [r3, #0]
 80019e2:	4b03      	ldr	r3, [pc, #12]	; (80019f0 <MENU_check_transition+0xa4>)
 80019e4:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
}
 80019e6:	bf00      	nop
 80019e8:	bd98      	pop	{r3, r4, r7, pc}
 80019ea:	bf00      	nop
 80019ec:	200003ec 	.word	0x200003ec
 80019f0:	20000004 	.word	0x20000004
 80019f4:	200000f8 	.word	0x200000f8
 80019f8:	200000f9 	.word	0x200000f9
 80019fc:	aaaaaaab 	.word	0xaaaaaaab

08001a00 <EXTI15_10_IRQHandler>:
 *
 * The touchscreen interrupt is connected to PA15.
 * @n The interrupt handler for external line 15 to 10 is called.
 *****************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR15) {		// Check if interrupt on touchscreen
 8001a04:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <EXTI15_10_IRQHandler+0x40>)
 8001a06:	695b      	ldr	r3, [r3, #20]
 8001a08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d014      	beq.n	8001a3a <EXTI15_10_IRQHandler+0x3a>
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001a10:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <EXTI15_10_IRQHandler+0x40>)
 8001a12:	695b      	ldr	r3, [r3, #20]
 8001a14:	4a0a      	ldr	r2, [pc, #40]	; (8001a40 <EXTI15_10_IRQHandler+0x40>)
 8001a16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a1a:	6153      	str	r3, [r2, #20]
		if (BSP_TS_ITGetStatus()) {		// Get interrupt status
 8001a1c:	f002 f978 	bl	8003d10 <BSP_TS_ITGetStatus>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <EXTI15_10_IRQHandler+0x2e>
			BSP_TS_ITClear();				// Clear touchscreen controller int.
 8001a26:	f002 fa31 	bl	8003e8c <BSP_TS_ITClear>
			MENU_check_transition();
 8001a2a:	f7ff ff8f 	bl	800194c <MENU_check_transition>
		}
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001a2e:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <EXTI15_10_IRQHandler+0x40>)
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	4a03      	ldr	r2, [pc, #12]	; (8001a40 <EXTI15_10_IRQHandler+0x40>)
 8001a34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a38:	6153      	str	r3, [r2, #20]
	}
}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40013c00 	.word	0x40013c00

08001a44 <__NVIC_EnableIRQ>:
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	db0b      	blt.n	8001a6e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	f003 021f 	and.w	r2, r3, #31
 8001a5c:	4907      	ldr	r1, [pc, #28]	; (8001a7c <__NVIC_EnableIRQ+0x38>)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	095b      	lsrs	r3, r3, #5
 8001a64:	2001      	movs	r0, #1
 8001a66:	fa00 f202 	lsl.w	r2, r0, r2
 8001a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	e000e100 	.word	0xe000e100

08001a80 <__NVIC_ClearPendingIRQ>:
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	db0c      	blt.n	8001aac <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	f003 021f 	and.w	r2, r3, #31
 8001a98:	4907      	ldr	r1, [pc, #28]	; (8001ab8 <__NVIC_ClearPendingIRQ+0x38>)
 8001a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9e:	095b      	lsrs	r3, r3, #5
 8001aa0:	2001      	movs	r0, #1
 8001aa2:	fa00 f202 	lsl.w	r2, r0, r2
 8001aa6:	3360      	adds	r3, #96	; 0x60
 8001aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000e100 	.word	0xe000e100

08001abc <PB_init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_init(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
 8001ac6:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <PB_init+0x38>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	4a0a      	ldr	r2, [pc, #40]	; (8001af4 <PB_init+0x38>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad2:	4b08      	ldr	r3, [pc, #32]	; (8001af4 <PB_init+0x38>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (0u << GPIO_MODER_MODER0_Pos);	// Pin 0 of port A = input
 8001ade:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <PB_init+0x3c>)
 8001ae0:	4a05      	ldr	r2, [pc, #20]	; (8001af8 <PB_init+0x3c>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6013      	str	r3, [r2, #0]
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40020000 	.word	0x40020000

08001afc <PB_enableIRQ>:
 * @brief Configure interrupt on rising edge for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_enableIRQ(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
	__HAL_RCC_SYSCFG_CLK_ENABLE();		// Enable Clock for system config
 8001b02:	2300      	movs	r3, #0
 8001b04:	607b      	str	r3, [r7, #4]
 8001b06:	4b13      	ldr	r3, [pc, #76]	; (8001b54 <PB_enableIRQ+0x58>)
 8001b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0a:	4a12      	ldr	r2, [pc, #72]	; (8001b54 <PB_enableIRQ+0x58>)
 8001b0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b10:	6453      	str	r3, [r2, #68]	; 0x44
 8001b12:	4b10      	ldr	r3, [pc, #64]	; (8001b54 <PB_enableIRQ+0x58>)
 8001b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b1a:	607b      	str	r3, [r7, #4]
 8001b1c:	687b      	ldr	r3, [r7, #4]
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PA;	// EXTI multiplexer
 8001b1e:	4b0e      	ldr	r3, [pc, #56]	; (8001b58 <PB_enableIRQ+0x5c>)
 8001b20:	4a0d      	ldr	r2, [pc, #52]	; (8001b58 <PB_enableIRQ+0x5c>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	6093      	str	r3, [r2, #8]
	EXTI->RTSR |= EXTI_RTSR_TR0;		// Rising Trigger Select on int. line 0
 8001b26:	4b0d      	ldr	r3, [pc, #52]	; (8001b5c <PB_enableIRQ+0x60>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	4a0c      	ldr	r2, [pc, #48]	; (8001b5c <PB_enableIRQ+0x60>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6093      	str	r3, [r2, #8]
	EXTI->IMR |= EXTI_IMR_MR0;			// Interrupt Mask enable on int. line 0
 8001b32:	4b0a      	ldr	r3, [pc, #40]	; (8001b5c <PB_enableIRQ+0x60>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a09      	ldr	r2, [pc, #36]	; (8001b5c <PB_enableIRQ+0x60>)
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(EXTI0_IRQn);	// Clear pending interrupt on line 0
 8001b3e:	2006      	movs	r0, #6
 8001b40:	f7ff ff9e 	bl	8001a80 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(EXTI0_IRQn);			// Enable interrupt line 0 in the NVIC
 8001b44:	2006      	movs	r0, #6
 8001b46:	f7ff ff7d 	bl	8001a44 <__NVIC_EnableIRQ>
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40013800 	.word	0x40013800
 8001b5c:	40013c00 	.word	0x40013c00

08001b60 <PB_pressed>:
 * @brief Was the pushbutton pressed?
 *
 * @return true if pushbutton was pressed
 *****************************************************************************/
bool PB_pressed(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
	bool pressed = PB_pressed_flag;		// Read/store value of flag
 8001b66:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <PB_pressed+0x20>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	71fb      	strb	r3, [r7, #7]
	PB_pressed_flag = false;			// Reset flag
 8001b6c:	4b04      	ldr	r3, [pc, #16]	; (8001b80 <PB_pressed+0x20>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	701a      	strb	r2, [r3, #0]
	return pressed;
 8001b72:	79fb      	ldrb	r3, [r7, #7]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr
 8001b80:	200003f4 	.word	0x200003f4

08001b84 <EXTI0_IRQHandler>:
 *
 * The interrupt handler for external line 0 is called.
 * @n The USER pushbutton is connected to PA0.
 *****************************************************************************/
void EXTI0_IRQHandler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0) {		// Check if interrupt on line 0
 8001b88:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <EXTI0_IRQHandler+0x2c>)
 8001b8a:	695b      	ldr	r3, [r3, #20]
 8001b8c:	f003 0301 	and.w	r3, r3, #1
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d008      	beq.n	8001ba6 <EXTI0_IRQHandler+0x22>
		EXTI->PR |= EXTI_PR_PR0;		// Clear pending interrupt on line 0
 8001b94:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <EXTI0_IRQHandler+0x2c>)
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	4a05      	ldr	r2, [pc, #20]	; (8001bb0 <EXTI0_IRQHandler+0x2c>)
 8001b9a:	f043 0301 	orr.w	r3, r3, #1
 8001b9e:	6153      	str	r3, [r2, #20]
		PB_pressed_flag = true;			// Set flag
 8001ba0:	4b04      	ldr	r3, [pc, #16]	; (8001bb4 <EXTI0_IRQHandler+0x30>)
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	701a      	strb	r2, [r3, #0]
	}
}
 8001ba6:	bf00      	nop
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr
 8001bb0:	40013c00 	.word	0x40013c00
 8001bb4:	200003f4 	.word	0x200003f4

08001bb8 <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr

08001bc6 <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1)
 8001bca:	e7fe      	b.n	8001bca <HardFault_Handler+0x4>

08001bcc <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 8001bd0:	e7fe      	b.n	8001bd0 <MemManage_Handler+0x4>

08001bd2 <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 8001bd6:	e7fe      	b.n	8001bd6 <BusFault_Handler+0x4>

08001bd8 <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 8001bdc:	e7fe      	b.n	8001bdc <UsageFault_Handler+0x4>

08001bde <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 8001bde:	b480      	push	{r7}
 8001be0:	af00      	add	r7, sp, #0
}
 8001be2:	bf00      	nop
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	af00      	add	r7, sp, #0
}
 8001bfe:	bf00      	nop
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8001c0c:	f002 f9a4 	bl	8003f58 <HAL_IncTick>
}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c18:	4b16      	ldr	r3, [pc, #88]	; (8001c74 <SystemInit+0x60>)
 8001c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c1e:	4a15      	ldr	r2, [pc, #84]	; (8001c74 <SystemInit+0x60>)
 8001c20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001c28:	4b13      	ldr	r3, [pc, #76]	; (8001c78 <SystemInit+0x64>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a12      	ldr	r2, [pc, #72]	; (8001c78 <SystemInit+0x64>)
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001c34:	4b10      	ldr	r3, [pc, #64]	; (8001c78 <SystemInit+0x64>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001c3a:	4b0f      	ldr	r3, [pc, #60]	; (8001c78 <SystemInit+0x64>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a0e      	ldr	r2, [pc, #56]	; (8001c78 <SystemInit+0x64>)
 8001c40:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001c44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c48:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001c4a:	4b0b      	ldr	r3, [pc, #44]	; (8001c78 <SystemInit+0x64>)
 8001c4c:	4a0b      	ldr	r2, [pc, #44]	; (8001c7c <SystemInit+0x68>)
 8001c4e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001c50:	4b09      	ldr	r3, [pc, #36]	; (8001c78 <SystemInit+0x64>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a08      	ldr	r2, [pc, #32]	; (8001c78 <SystemInit+0x64>)
 8001c56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c5a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001c5c:	4b06      	ldr	r3, [pc, #24]	; (8001c78 <SystemInit+0x64>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c62:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <SystemInit+0x60>)
 8001c64:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c68:	609a      	str	r2, [r3, #8]
#endif
}
 8001c6a:	bf00      	nop
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	e000ed00 	.word	0xe000ed00
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	24003010 	.word	0x24003010

08001c80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001c80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cb8 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c84:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c86:	e003      	b.n	8001c90 <LoopCopyDataInit>

08001c88 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c8a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c8c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c8e:	3104      	adds	r1, #4

08001c90 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c90:	480b      	ldr	r0, [pc, #44]	; (8001cc0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c92:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c94:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c96:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c98:	d3f6      	bcc.n	8001c88 <CopyDataInit>
  ldr  r2, =_sbss
 8001c9a:	4a0b      	ldr	r2, [pc, #44]	; (8001cc8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c9c:	e002      	b.n	8001ca4 <LoopFillZerobss>

08001c9e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c9e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001ca0:	f842 3b04 	str.w	r3, [r2], #4

08001ca4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001ca4:	4b09      	ldr	r3, [pc, #36]	; (8001ccc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001ca6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001ca8:	d3f9      	bcc.n	8001c9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001caa:	f7ff ffb3 	bl	8001c14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cae:	f006 faaf 	bl	8008210 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cb2:	f7fe fc6b 	bl	800058c <main>
  bx  lr    
 8001cb6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001cb8:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001cbc:	0800b768 	.word	0x0800b768
  ldr  r0, =_sdata
 8001cc0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001cc4:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8001cc8:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8001ccc:	20000808 	.word	0x20000808

08001cd0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cd0:	e7fe      	b.n	8001cd0 <CAN1_RX0_IRQHandler>

08001cd2 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001cd6:	f000 feed 	bl	8002ab4 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001cda:	20ca      	movs	r0, #202	; 0xca
 8001cdc:	f000 f95d 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001ce0:	20c3      	movs	r0, #195	; 0xc3
 8001ce2:	f000 f967 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001ce6:	2008      	movs	r0, #8
 8001ce8:	f000 f964 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001cec:	2050      	movs	r0, #80	; 0x50
 8001cee:	f000 f961 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001cf2:	20cf      	movs	r0, #207	; 0xcf
 8001cf4:	f000 f951 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	f000 f95b 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001cfe:	20c1      	movs	r0, #193	; 0xc1
 8001d00:	f000 f958 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001d04:	2030      	movs	r0, #48	; 0x30
 8001d06:	f000 f955 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001d0a:	20ed      	movs	r0, #237	; 0xed
 8001d0c:	f000 f945 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001d10:	2064      	movs	r0, #100	; 0x64
 8001d12:	f000 f94f 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001d16:	2003      	movs	r0, #3
 8001d18:	f000 f94c 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001d1c:	2012      	movs	r0, #18
 8001d1e:	f000 f949 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001d22:	2081      	movs	r0, #129	; 0x81
 8001d24:	f000 f946 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001d28:	20e8      	movs	r0, #232	; 0xe8
 8001d2a:	f000 f936 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001d2e:	2085      	movs	r0, #133	; 0x85
 8001d30:	f000 f940 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d34:	2000      	movs	r0, #0
 8001d36:	f000 f93d 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001d3a:	2078      	movs	r0, #120	; 0x78
 8001d3c:	f000 f93a 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001d40:	20cb      	movs	r0, #203	; 0xcb
 8001d42:	f000 f92a 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001d46:	2039      	movs	r0, #57	; 0x39
 8001d48:	f000 f934 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001d4c:	202c      	movs	r0, #44	; 0x2c
 8001d4e:	f000 f931 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d52:	2000      	movs	r0, #0
 8001d54:	f000 f92e 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001d58:	2034      	movs	r0, #52	; 0x34
 8001d5a:	f000 f92b 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001d5e:	2002      	movs	r0, #2
 8001d60:	f000 f928 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001d64:	20f7      	movs	r0, #247	; 0xf7
 8001d66:	f000 f918 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001d6a:	2020      	movs	r0, #32
 8001d6c:	f000 f922 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001d70:	20ea      	movs	r0, #234	; 0xea
 8001d72:	f000 f912 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001d76:	2000      	movs	r0, #0
 8001d78:	f000 f91c 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001d7c:	2000      	movs	r0, #0
 8001d7e:	f000 f919 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001d82:	20b1      	movs	r0, #177	; 0xb1
 8001d84:	f000 f909 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001d88:	2000      	movs	r0, #0
 8001d8a:	f000 f913 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001d8e:	201b      	movs	r0, #27
 8001d90:	f000 f910 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001d94:	20b6      	movs	r0, #182	; 0xb6
 8001d96:	f000 f900 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001d9a:	200a      	movs	r0, #10
 8001d9c:	f000 f90a 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001da0:	20a2      	movs	r0, #162	; 0xa2
 8001da2:	f000 f907 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001da6:	20c0      	movs	r0, #192	; 0xc0
 8001da8:	f000 f8f7 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001dac:	2010      	movs	r0, #16
 8001dae:	f000 f901 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001db2:	20c1      	movs	r0, #193	; 0xc1
 8001db4:	f000 f8f1 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001db8:	2010      	movs	r0, #16
 8001dba:	f000 f8fb 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001dbe:	20c5      	movs	r0, #197	; 0xc5
 8001dc0:	f000 f8eb 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001dc4:	2045      	movs	r0, #69	; 0x45
 8001dc6:	f000 f8f5 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001dca:	2015      	movs	r0, #21
 8001dcc:	f000 f8f2 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001dd0:	20c7      	movs	r0, #199	; 0xc7
 8001dd2:	f000 f8e2 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001dd6:	2090      	movs	r0, #144	; 0x90
 8001dd8:	f000 f8ec 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001ddc:	2036      	movs	r0, #54	; 0x36
 8001dde:	f000 f8dc 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001de2:	20c8      	movs	r0, #200	; 0xc8
 8001de4:	f000 f8e6 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001de8:	20f2      	movs	r0, #242	; 0xf2
 8001dea:	f000 f8d6 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001dee:	2000      	movs	r0, #0
 8001df0:	f000 f8e0 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001df4:	20b0      	movs	r0, #176	; 0xb0
 8001df6:	f000 f8d0 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001dfa:	20c2      	movs	r0, #194	; 0xc2
 8001dfc:	f000 f8da 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001e00:	20b6      	movs	r0, #182	; 0xb6
 8001e02:	f000 f8ca 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001e06:	200a      	movs	r0, #10
 8001e08:	f000 f8d4 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001e0c:	20a7      	movs	r0, #167	; 0xa7
 8001e0e:	f000 f8d1 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001e12:	2027      	movs	r0, #39	; 0x27
 8001e14:	f000 f8ce 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001e18:	2004      	movs	r0, #4
 8001e1a:	f000 f8cb 	bl	8001fb4 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001e1e:	202a      	movs	r0, #42	; 0x2a
 8001e20:	f000 f8bb 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e24:	2000      	movs	r0, #0
 8001e26:	f000 f8c5 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	f000 f8c2 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e30:	2000      	movs	r0, #0
 8001e32:	f000 f8bf 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001e36:	20ef      	movs	r0, #239	; 0xef
 8001e38:	f000 f8bc 	bl	8001fb4 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001e3c:	202b      	movs	r0, #43	; 0x2b
 8001e3e:	f000 f8ac 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e42:	2000      	movs	r0, #0
 8001e44:	f000 f8b6 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e48:	2000      	movs	r0, #0
 8001e4a:	f000 f8b3 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001e4e:	2001      	movs	r0, #1
 8001e50:	f000 f8b0 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001e54:	203f      	movs	r0, #63	; 0x3f
 8001e56:	f000 f8ad 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001e5a:	20f6      	movs	r0, #246	; 0xf6
 8001e5c:	f000 f89d 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001e60:	2001      	movs	r0, #1
 8001e62:	f000 f8a7 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e66:	2000      	movs	r0, #0
 8001e68:	f000 f8a4 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001e6c:	2006      	movs	r0, #6
 8001e6e:	f000 f8a1 	bl	8001fb4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001e72:	202c      	movs	r0, #44	; 0x2c
 8001e74:	f000 f891 	bl	8001f9a <ili9341_WriteReg>
  LCD_Delay(200);
 8001e78:	20c8      	movs	r0, #200	; 0xc8
 8001e7a:	f000 ff09 	bl	8002c90 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001e7e:	2026      	movs	r0, #38	; 0x26
 8001e80:	f000 f88b 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001e84:	2001      	movs	r0, #1
 8001e86:	f000 f895 	bl	8001fb4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001e8a:	20e0      	movs	r0, #224	; 0xe0
 8001e8c:	f000 f885 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001e90:	200f      	movs	r0, #15
 8001e92:	f000 f88f 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001e96:	2029      	movs	r0, #41	; 0x29
 8001e98:	f000 f88c 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001e9c:	2024      	movs	r0, #36	; 0x24
 8001e9e:	f000 f889 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001ea2:	200c      	movs	r0, #12
 8001ea4:	f000 f886 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001ea8:	200e      	movs	r0, #14
 8001eaa:	f000 f883 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001eae:	2009      	movs	r0, #9
 8001eb0:	f000 f880 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001eb4:	204e      	movs	r0, #78	; 0x4e
 8001eb6:	f000 f87d 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001eba:	2078      	movs	r0, #120	; 0x78
 8001ebc:	f000 f87a 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001ec0:	203c      	movs	r0, #60	; 0x3c
 8001ec2:	f000 f877 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001ec6:	2009      	movs	r0, #9
 8001ec8:	f000 f874 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001ecc:	2013      	movs	r0, #19
 8001ece:	f000 f871 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001ed2:	2005      	movs	r0, #5
 8001ed4:	f000 f86e 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001ed8:	2017      	movs	r0, #23
 8001eda:	f000 f86b 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001ede:	2011      	movs	r0, #17
 8001ee0:	f000 f868 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	f000 f865 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001eea:	20e1      	movs	r0, #225	; 0xe1
 8001eec:	f000 f855 	bl	8001f9a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001ef0:	2000      	movs	r0, #0
 8001ef2:	f000 f85f 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001ef6:	2016      	movs	r0, #22
 8001ef8:	f000 f85c 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001efc:	201b      	movs	r0, #27
 8001efe:	f000 f859 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001f02:	2004      	movs	r0, #4
 8001f04:	f000 f856 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001f08:	2011      	movs	r0, #17
 8001f0a:	f000 f853 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001f0e:	2007      	movs	r0, #7
 8001f10:	f000 f850 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001f14:	2031      	movs	r0, #49	; 0x31
 8001f16:	f000 f84d 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001f1a:	2033      	movs	r0, #51	; 0x33
 8001f1c:	f000 f84a 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001f20:	2042      	movs	r0, #66	; 0x42
 8001f22:	f000 f847 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001f26:	2005      	movs	r0, #5
 8001f28:	f000 f844 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001f2c:	200c      	movs	r0, #12
 8001f2e:	f000 f841 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001f32:	200a      	movs	r0, #10
 8001f34:	f000 f83e 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001f38:	2028      	movs	r0, #40	; 0x28
 8001f3a:	f000 f83b 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001f3e:	202f      	movs	r0, #47	; 0x2f
 8001f40:	f000 f838 	bl	8001fb4 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001f44:	200f      	movs	r0, #15
 8001f46:	f000 f835 	bl	8001fb4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001f4a:	2011      	movs	r0, #17
 8001f4c:	f000 f825 	bl	8001f9a <ili9341_WriteReg>
  LCD_Delay(200);
 8001f50:	20c8      	movs	r0, #200	; 0xc8
 8001f52:	f000 fe9d 	bl	8002c90 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001f56:	2029      	movs	r0, #41	; 0x29
 8001f58:	f000 f81f 	bl	8001f9a <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001f5c:	202c      	movs	r0, #44	; 0x2c
 8001f5e:	f000 f81c 	bl	8001f9a <ili9341_WriteReg>
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001f6a:	f000 fda3 	bl	8002ab4 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001f6e:	2103      	movs	r1, #3
 8001f70:	20d3      	movs	r0, #211	; 0xd3
 8001f72:	f000 f82c 	bl	8001fce <ili9341_ReadData>
 8001f76:	4603      	mov	r3, r0
 8001f78:	b29b      	uxth	r3, r3
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001f82:	2029      	movs	r0, #41	; 0x29
 8001f84:	f000 f809 	bl	8001f9a <ili9341_WriteReg>
}
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001f90:	2028      	movs	r0, #40	; 0x28
 8001f92:	f000 f802 	bl	8001f9a <ili9341_WriteReg>
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b082      	sub	sp, #8
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f000 fe1e 	bl	8002be8 <LCD_IO_WriteReg>
}
 8001fac:	bf00      	nop
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001fbe:	88fb      	ldrh	r3, [r7, #6]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f000 fdef 	bl	8002ba4 <LCD_IO_WriteData>
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b082      	sub	sp, #8
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	460a      	mov	r2, r1
 8001fd8:	80fb      	strh	r3, [r7, #6]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001fde:	797a      	ldrb	r2, [r7, #5]
 8001fe0:	88fb      	ldrh	r3, [r7, #6]
 8001fe2:	4611      	mov	r1, r2
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f000 fe21 	bl	8002c2c <LCD_IO_ReadData>
 8001fea:	4603      	mov	r3, r0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001ff8:	23f0      	movs	r3, #240	; 0xf0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8002008:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 800200c:	4618      	mov	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
	...

08002018 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 8002022:	88fb      	ldrh	r3, [r7, #6]
 8002024:	4618      	mov	r0, r3
 8002026:	f000 fa59 	bl	80024dc <stmpe811_GetInstance>
 800202a:	4603      	mov	r3, r0
 800202c:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 800202e:	7bfb      	ldrb	r3, [r7, #15]
 8002030:	2bff      	cmp	r3, #255	; 0xff
 8002032:	d112      	bne.n	800205a <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 8002034:	2000      	movs	r0, #0
 8002036:	f000 fa51 	bl	80024dc <stmpe811_GetInstance>
 800203a:	4603      	mov	r3, r0
 800203c:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 800203e:	7bbb      	ldrb	r3, [r7, #14]
 8002040:	2b01      	cmp	r3, #1
 8002042:	d80a      	bhi.n	800205a <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 8002044:	7bbb      	ldrb	r3, [r7, #14]
 8002046:	88fa      	ldrh	r2, [r7, #6]
 8002048:	b2d1      	uxtb	r1, r2
 800204a:	4a06      	ldr	r2, [pc, #24]	; (8002064 <stmpe811_Init+0x4c>)
 800204c:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 800204e:	f000 fe2a 	bl	8002ca6 <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 8002052:	88fb      	ldrh	r3, [r7, #6]
 8002054:	4618      	mov	r0, r3
 8002056:	f000 f807 	bl	8002068 <stmpe811_Reset>
    }
  }
}
 800205a:	bf00      	nop
 800205c:	3710      	adds	r7, #16
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	200003f8 	.word	0x200003f8

08002068 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2202      	movs	r2, #2
 8002078:	2103      	movs	r1, #3
 800207a:	4618      	mov	r0, r3
 800207c:	f000 fe1f 	bl	8002cbe <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 8002080:	200a      	movs	r0, #10
 8002082:	f000 fe59 	bl	8002d38 <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 8002086:	88fb      	ldrh	r3, [r7, #6]
 8002088:	b2db      	uxtb	r3, r3
 800208a:	2200      	movs	r2, #0
 800208c:	2103      	movs	r1, #3
 800208e:	4618      	mov	r0, r3
 8002090:	f000 fe15 	bl	8002cbe <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 8002094:	2002      	movs	r0, #2
 8002096:	f000 fe4f 	bl	8002d38 <IOE_Delay>
}
 800209a:	bf00      	nop
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 80020a2:	b590      	push	{r4, r7, lr}
 80020a4:	b083      	sub	sp, #12
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	4603      	mov	r3, r0
 80020aa:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 80020ac:	f000 fdfb 	bl	8002ca6 <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 80020b0:	88fb      	ldrh	r3, [r7, #6]
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2100      	movs	r1, #0
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 fe14 	bl	8002ce4 <IOE_Read>
 80020bc:	4603      	mov	r3, r0
 80020be:	021b      	lsls	r3, r3, #8
 80020c0:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 80020c2:	88fb      	ldrh	r3, [r7, #6]
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	2101      	movs	r1, #1
 80020c8:	4618      	mov	r0, r3
 80020ca:	f000 fe0b 	bl	8002ce4 <IOE_Read>
 80020ce:	4603      	mov	r3, r0
 80020d0:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 80020d2:	4323      	orrs	r3, r4
 80020d4:	b21b      	sxth	r3, r3
 80020d6:	b29b      	uxth	r3, r3
}
 80020d8:	4618      	mov	r0, r3
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd90      	pop	{r4, r7, pc}

080020e0 <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80020ea:	2300      	movs	r3, #0
 80020ec:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 80020ee:	88fb      	ldrh	r3, [r7, #6]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2109      	movs	r1, #9
 80020f4:	4618      	mov	r0, r3
 80020f6:	f000 fdf5 	bl	8002ce4 <IOE_Read>
 80020fa:	4603      	mov	r3, r0
 80020fc:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	f043 0301 	orr.w	r3, r3, #1
 8002104:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 8002106:	88fb      	ldrh	r3, [r7, #6]
 8002108:	b2db      	uxtb	r3, r3
 800210a:	7bfa      	ldrb	r2, [r7, #15]
 800210c:	2109      	movs	r1, #9
 800210e:	4618      	mov	r0, r3
 8002110:	f000 fdd5 	bl	8002cbe <IOE_Write>
}
 8002114:	bf00      	nop
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002126:	2300      	movs	r3, #0
 8002128:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 800212a:	88fb      	ldrh	r3, [r7, #6]
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2109      	movs	r1, #9
 8002130:	4618      	mov	r0, r3
 8002132:	f000 fdd7 	bl	8002ce4 <IOE_Read>
 8002136:	4603      	mov	r3, r0
 8002138:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 800213a:	7bfb      	ldrb	r3, [r7, #15]
 800213c:	f023 0301 	bic.w	r3, r3, #1
 8002140:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 8002142:	88fb      	ldrh	r3, [r7, #6]
 8002144:	b2db      	uxtb	r3, r3
 8002146:	7bfa      	ldrb	r2, [r7, #15]
 8002148:	2109      	movs	r1, #9
 800214a:	4618      	mov	r0, r3
 800214c:	f000 fdb7 	bl	8002cbe <IOE_Write>
    
}
 8002150:	bf00      	nop
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	4603      	mov	r3, r0
 8002160:	460a      	mov	r2, r1
 8002162:	80fb      	strh	r3, [r7, #6]
 8002164:	4613      	mov	r3, r2
 8002166:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002168:	2300      	movs	r3, #0
 800216a:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 800216c:	88fb      	ldrh	r3, [r7, #6]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	210a      	movs	r1, #10
 8002172:	4618      	mov	r0, r3
 8002174:	f000 fdb6 	bl	8002ce4 <IOE_Read>
 8002178:	4603      	mov	r3, r0
 800217a:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 800217c:	7bfa      	ldrb	r2, [r7, #15]
 800217e:	797b      	ldrb	r3, [r7, #5]
 8002180:	4313      	orrs	r3, r2
 8002182:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8002184:	88fb      	ldrh	r3, [r7, #6]
 8002186:	b2db      	uxtb	r3, r3
 8002188:	7bfa      	ldrb	r2, [r7, #15]
 800218a:	210a      	movs	r1, #10
 800218c:	4618      	mov	r0, r3
 800218e:	f000 fd96 	bl	8002cbe <IOE_Write>
}
 8002192:	bf00      	nop
 8002194:	3710      	adds	r7, #16
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b084      	sub	sp, #16
 800219e:	af00      	add	r7, sp, #0
 80021a0:	4603      	mov	r3, r0
 80021a2:	460a      	mov	r2, r1
 80021a4:	80fb      	strh	r3, [r7, #6]
 80021a6:	4613      	mov	r3, r2
 80021a8:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 80021ae:	88fb      	ldrh	r3, [r7, #6]
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	210a      	movs	r1, #10
 80021b4:	4618      	mov	r0, r3
 80021b6:	f000 fd95 	bl	8002ce4 <IOE_Read>
 80021ba:	4603      	mov	r3, r0
 80021bc:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 80021be:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80021c2:	43db      	mvns	r3, r3
 80021c4:	b25a      	sxtb	r2, r3
 80021c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ca:	4013      	ands	r3, r2
 80021cc:	b25b      	sxtb	r3, r3
 80021ce:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 80021d0:	88fb      	ldrh	r3, [r7, #6]
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	7bfa      	ldrb	r2, [r7, #15]
 80021d6:	210a      	movs	r1, #10
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 fd70 	bl	8002cbe <IOE_Write>
}
 80021de:	bf00      	nop
 80021e0:	3710      	adds	r7, #16
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b082      	sub	sp, #8
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	4603      	mov	r3, r0
 80021ee:	460a      	mov	r2, r1
 80021f0:	80fb      	strh	r3, [r7, #6]
 80021f2:	4613      	mov	r3, r2
 80021f4:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 80021f6:	88fb      	ldrh	r3, [r7, #6]
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	210b      	movs	r1, #11
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 fd71 	bl	8002ce4 <IOE_Read>
 8002202:	4603      	mov	r3, r0
 8002204:	461a      	mov	r2, r3
 8002206:	797b      	ldrb	r3, [r7, #5]
 8002208:	4013      	ands	r3, r2
 800220a:	b2db      	uxtb	r3, r3
}
 800220c:	4618      	mov	r0, r3
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	460a      	mov	r2, r1
 800221e:	80fb      	strh	r3, [r7, #6]
 8002220:	4613      	mov	r3, r2
 8002222:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	b2db      	uxtb	r3, r3
 8002228:	797a      	ldrb	r2, [r7, #5]
 800222a:	210b      	movs	r1, #11
 800222c:	4618      	mov	r0, r3
 800222e:	f000 fd46 	bl	8002cbe <IOE_Write>
}
 8002232:	bf00      	nop
 8002234:	3708      	adds	r7, #8
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b084      	sub	sp, #16
 800223e:	af00      	add	r7, sp, #0
 8002240:	4603      	mov	r3, r0
 8002242:	6039      	str	r1, [r7, #0]
 8002244:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002246:	2300      	movs	r3, #0
 8002248:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 800224a:	88fb      	ldrh	r3, [r7, #6]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2117      	movs	r1, #23
 8002250:	4618      	mov	r0, r3
 8002252:	f000 fd47 	bl	8002ce4 <IOE_Read>
 8002256:	4603      	mov	r3, r0
 8002258:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	b25b      	sxtb	r3, r3
 800225e:	43db      	mvns	r3, r3
 8002260:	b25a      	sxtb	r2, r3
 8002262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002266:	4013      	ands	r3, r2
 8002268:	b25b      	sxtb	r3, r3
 800226a:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 800226c:	88fb      	ldrh	r3, [r7, #6]
 800226e:	b2db      	uxtb	r3, r3
 8002270:	7bfa      	ldrb	r2, [r7, #15]
 8002272:	2117      	movs	r1, #23
 8002274:	4618      	mov	r0, r3
 8002276:	f000 fd22 	bl	8002cbe <IOE_Write>
}
 800227a:	bf00      	nop
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b084      	sub	sp, #16
 8002286:	af00      	add	r7, sp, #0
 8002288:	4603      	mov	r3, r0
 800228a:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 800228c:	88fb      	ldrh	r3, [r7, #6]
 800228e:	b2db      	uxtb	r3, r3
 8002290:	2104      	movs	r1, #4
 8002292:	4618      	mov	r0, r3
 8002294:	f000 fd26 	bl	8002ce4 <IOE_Read>
 8002298:	4603      	mov	r3, r0
 800229a:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	f023 0304 	bic.w	r3, r3, #4
 80022a2:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 80022a4:	88fb      	ldrh	r3, [r7, #6]
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	7bfa      	ldrb	r2, [r7, #15]
 80022aa:	2104      	movs	r1, #4
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 fd06 	bl	8002cbe <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 80022b2:	88fb      	ldrh	r3, [r7, #6]
 80022b4:	21f0      	movs	r1, #240	; 0xf0
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff ffbf 	bl	800223a <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 80022bc:	7bfb      	ldrb	r3, [r7, #15]
 80022be:	f023 0303 	bic.w	r3, r3, #3
 80022c2:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 80022c4:	88fb      	ldrh	r3, [r7, #6]
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	7bfa      	ldrb	r2, [r7, #15]
 80022ca:	2104      	movs	r1, #4
 80022cc:	4618      	mov	r0, r3
 80022ce:	f000 fcf6 	bl	8002cbe <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 80022d2:	88fb      	ldrh	r3, [r7, #6]
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	2249      	movs	r2, #73	; 0x49
 80022d8:	2120      	movs	r1, #32
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 fcef 	bl	8002cbe <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 80022e0:	2002      	movs	r0, #2
 80022e2:	f000 fd29 	bl	8002d38 <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 80022e6:	88fb      	ldrh	r3, [r7, #6]
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2201      	movs	r2, #1
 80022ec:	2121      	movs	r1, #33	; 0x21
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 fce5 	bl	8002cbe <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 80022f4:	88fb      	ldrh	r3, [r7, #6]
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	229a      	movs	r2, #154	; 0x9a
 80022fa:	2141      	movs	r1, #65	; 0x41
 80022fc:	4618      	mov	r0, r3
 80022fe:	f000 fcde 	bl	8002cbe <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 8002302:	88fb      	ldrh	r3, [r7, #6]
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2201      	movs	r2, #1
 8002308:	214a      	movs	r1, #74	; 0x4a
 800230a:	4618      	mov	r0, r3
 800230c:	f000 fcd7 	bl	8002cbe <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002310:	88fb      	ldrh	r3, [r7, #6]
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2201      	movs	r2, #1
 8002316:	214b      	movs	r1, #75	; 0x4b
 8002318:	4618      	mov	r0, r3
 800231a:	f000 fcd0 	bl	8002cbe <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 800231e:	88fb      	ldrh	r3, [r7, #6]
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2200      	movs	r2, #0
 8002324:	214b      	movs	r1, #75	; 0x4b
 8002326:	4618      	mov	r0, r3
 8002328:	f000 fcc9 	bl	8002cbe <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 800232c:	88fb      	ldrh	r3, [r7, #6]
 800232e:	b2db      	uxtb	r3, r3
 8002330:	2201      	movs	r2, #1
 8002332:	2156      	movs	r1, #86	; 0x56
 8002334:	4618      	mov	r0, r3
 8002336:	f000 fcc2 	bl	8002cbe <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 800233a:	88fb      	ldrh	r3, [r7, #6]
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2201      	movs	r2, #1
 8002340:	2158      	movs	r1, #88	; 0x58
 8002342:	4618      	mov	r0, r3
 8002344:	f000 fcbb 	bl	8002cbe <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8002348:	88fb      	ldrh	r3, [r7, #6]
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2201      	movs	r2, #1
 800234e:	2140      	movs	r1, #64	; 0x40
 8002350:	4618      	mov	r0, r3
 8002352:	f000 fcb4 	bl	8002cbe <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 8002356:	88fb      	ldrh	r3, [r7, #6]
 8002358:	b2db      	uxtb	r3, r3
 800235a:	22ff      	movs	r2, #255	; 0xff
 800235c:	210b      	movs	r1, #11
 800235e:	4618      	mov	r0, r3
 8002360:	f000 fcad 	bl	8002cbe <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 8002364:	2002      	movs	r0, #2
 8002366:	f000 fce7 	bl	8002d38 <IOE_Delay>
}
 800236a:	bf00      	nop
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b084      	sub	sp, #16
 8002376:	af00      	add	r7, sp, #0
 8002378:	4603      	mov	r3, r0
 800237a:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 800237c:	2300      	movs	r3, #0
 800237e:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 8002380:	88fb      	ldrh	r3, [r7, #6]
 8002382:	b2db      	uxtb	r3, r3
 8002384:	2140      	movs	r1, #64	; 0x40
 8002386:	4618      	mov	r0, r3
 8002388:	f000 fcac 	bl	8002ce4 <IOE_Read>
 800238c:	4603      	mov	r3, r0
 800238e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002392:	2b80      	cmp	r3, #128	; 0x80
 8002394:	bf0c      	ite	eq
 8002396:	2301      	moveq	r3, #1
 8002398:	2300      	movne	r3, #0
 800239a:	b2db      	uxtb	r3, r3
 800239c:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 800239e:	7bbb      	ldrb	r3, [r7, #14]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00b      	beq.n	80023bc <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 80023a4:	88fb      	ldrh	r3, [r7, #6]
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	214c      	movs	r1, #76	; 0x4c
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 fc9a 	bl	8002ce4 <IOE_Read>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d010      	beq.n	80023d8 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 80023b6:	2301      	movs	r3, #1
 80023b8:	73fb      	strb	r3, [r7, #15]
 80023ba:	e00d      	b.n	80023d8 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80023bc:	88fb      	ldrh	r3, [r7, #6]
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2201      	movs	r2, #1
 80023c2:	214b      	movs	r1, #75	; 0x4b
 80023c4:	4618      	mov	r0, r3
 80023c6:	f000 fc7a 	bl	8002cbe <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80023ca:	88fb      	ldrh	r3, [r7, #6]
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2200      	movs	r2, #0
 80023d0:	214b      	movs	r1, #75	; 0x4b
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 fc73 	bl	8002cbe <IOE_Write>
  }
  
  return ret;
 80023d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b086      	sub	sp, #24
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	4603      	mov	r3, r0
 80023ea:	60b9      	str	r1, [r7, #8]
 80023ec:	607a      	str	r2, [r7, #4]
 80023ee:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 80023f0:	89fb      	ldrh	r3, [r7, #14]
 80023f2:	b2d8      	uxtb	r0, r3
 80023f4:	f107 0210 	add.w	r2, r7, #16
 80023f8:	2304      	movs	r3, #4
 80023fa:	21d7      	movs	r1, #215	; 0xd7
 80023fc:	f000 fc85 	bl	8002d0a <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 8002400:	7c3b      	ldrb	r3, [r7, #16]
 8002402:	061a      	lsls	r2, r3, #24
 8002404:	7c7b      	ldrb	r3, [r7, #17]
 8002406:	041b      	lsls	r3, r3, #16
 8002408:	431a      	orrs	r2, r3
 800240a:	7cbb      	ldrb	r3, [r7, #18]
 800240c:	021b      	lsls	r3, r3, #8
 800240e:	4313      	orrs	r3, r2
 8002410:	7cfa      	ldrb	r2, [r7, #19]
 8002412:	4313      	orrs	r3, r2
 8002414:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	0d1b      	lsrs	r3, r3, #20
 800241a:	b29a      	uxth	r2, r3
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	0a1b      	lsrs	r3, r3, #8
 8002424:	b29b      	uxth	r3, r3
 8002426:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800242a:	b29a      	uxth	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002430:	89fb      	ldrh	r3, [r7, #14]
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2201      	movs	r2, #1
 8002436:	214b      	movs	r1, #75	; 0x4b
 8002438:	4618      	mov	r0, r3
 800243a:	f000 fc40 	bl	8002cbe <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 800243e:	89fb      	ldrh	r3, [r7, #14]
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2200      	movs	r2, #0
 8002444:	214b      	movs	r1, #75	; 0x4b
 8002446:	4618      	mov	r0, r3
 8002448:	f000 fc39 	bl	8002cbe <IOE_Write>
}
 800244c:	bf00      	nop
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 800245e:	f000 fc28 	bl	8002cb2 <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002462:	88fb      	ldrh	r3, [r7, #6]
 8002464:	211f      	movs	r1, #31
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff fe76 	bl	8002158 <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 800246c:	88fb      	ldrh	r3, [r7, #6]
 800246e:	4618      	mov	r0, r3
 8002470:	f7ff fe36 	bl	80020e0 <stmpe811_EnableGlobalIT>
}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 8002486:	88fb      	ldrh	r3, [r7, #6]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fe47 	bl	800211c <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 800248e:	88fb      	ldrh	r3, [r7, #6]
 8002490:	211f      	movs	r1, #31
 8002492:	4618      	mov	r0, r3
 8002494:	f7ff fe81 	bl	800219a <stmpe811_DisableITSource>
}
 8002498:	bf00      	nop
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 80024aa:	88fb      	ldrh	r3, [r7, #6]
 80024ac:	211f      	movs	r1, #31
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff fe99 	bl	80021e6 <stmpe811_ReadGITStatus>
 80024b4:	4603      	mov	r3, r0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b082      	sub	sp, #8
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	4603      	mov	r3, r0
 80024c6:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 80024c8:	88fb      	ldrh	r3, [r7, #6]
 80024ca:	211f      	movs	r1, #31
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff fea1 	bl	8002214 <stmpe811_ClearGlobalIT>
}
 80024d2:	bf00      	nop
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
	...

080024dc <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 80024e6:	2300      	movs	r3, #0
 80024e8:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 80024ea:	2300      	movs	r3, #0
 80024ec:	73fb      	strb	r3, [r7, #15]
 80024ee:	e00b      	b.n	8002508 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 80024f0:	7bfb      	ldrb	r3, [r7, #15]
 80024f2:	4a0a      	ldr	r2, [pc, #40]	; (800251c <stmpe811_GetInstance+0x40>)
 80024f4:	5cd3      	ldrb	r3, [r2, r3]
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	88fa      	ldrh	r2, [r7, #6]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d101      	bne.n	8002502 <stmpe811_GetInstance+0x26>
    {
      return idx; 
 80024fe:	7bfb      	ldrb	r3, [r7, #15]
 8002500:	e006      	b.n	8002510 <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002502:	7bfb      	ldrb	r3, [r7, #15]
 8002504:	3301      	adds	r3, #1
 8002506:	73fb      	strb	r3, [r7, #15]
 8002508:	7bfb      	ldrb	r3, [r7, #15]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d9f0      	bls.n	80024f0 <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 800250e:	23ff      	movs	r3, #255	; 0xff
}
 8002510:	4618      	mov	r0, r3
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr
 800251c:	200003f8 	.word	0x200003f8

08002520 <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b08a      	sub	sp, #40	; 0x28
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d10e      	bne.n	800254e <BSP_LED_Init+0x2e>
 8002530:	2300      	movs	r3, #0
 8002532:	613b      	str	r3, [r7, #16]
 8002534:	4b21      	ldr	r3, [pc, #132]	; (80025bc <BSP_LED_Init+0x9c>)
 8002536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002538:	4a20      	ldr	r2, [pc, #128]	; (80025bc <BSP_LED_Init+0x9c>)
 800253a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800253e:	6313      	str	r3, [r2, #48]	; 0x30
 8002540:	4b1e      	ldr	r3, [pc, #120]	; (80025bc <BSP_LED_Init+0x9c>)
 8002542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002548:	613b      	str	r3, [r7, #16]
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	e010      	b.n	8002570 <BSP_LED_Init+0x50>
 800254e:	79fb      	ldrb	r3, [r7, #7]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d10d      	bne.n	8002570 <BSP_LED_Init+0x50>
 8002554:	2300      	movs	r3, #0
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	4b18      	ldr	r3, [pc, #96]	; (80025bc <BSP_LED_Init+0x9c>)
 800255a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255c:	4a17      	ldr	r2, [pc, #92]	; (80025bc <BSP_LED_Init+0x9c>)
 800255e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002562:	6313      	str	r3, [r2, #48]	; 0x30
 8002564:	4b15      	ldr	r3, [pc, #84]	; (80025bc <BSP_LED_Init+0x9c>)
 8002566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	4a13      	ldr	r2, [pc, #76]	; (80025c0 <BSP_LED_Init+0xa0>)
 8002574:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002578:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800257a:	2301      	movs	r3, #1
 800257c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800257e:	2301      	movs	r3, #1
 8002580:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002582:	2302      	movs	r3, #2
 8002584:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	4a0e      	ldr	r2, [pc, #56]	; (80025c4 <BSP_LED_Init+0xa4>)
 800258a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258e:	f107 0214 	add.w	r2, r7, #20
 8002592:	4611      	mov	r1, r2
 8002594:	4618      	mov	r0, r3
 8002596:	f002 fa89 	bl	8004aac <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	4a09      	ldr	r2, [pc, #36]	; (80025c4 <BSP_LED_Init+0xa4>)
 800259e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80025a2:	79fb      	ldrb	r3, [r7, #7]
 80025a4:	4a06      	ldr	r2, [pc, #24]	; (80025c0 <BSP_LED_Init+0xa0>)
 80025a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025aa:	2200      	movs	r2, #0
 80025ac:	4619      	mov	r1, r3
 80025ae:	f002 fc29 	bl	8004e04 <HAL_GPIO_WritePin>
}
 80025b2:	bf00      	nop
 80025b4:	3728      	adds	r7, #40	; 0x28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	40023800 	.word	0x40023800
 80025c0:	08008c0c 	.word	0x08008c0c
 80025c4:	20000160 	.word	0x20000160

080025c8 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4 
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80025d2:	79fb      	ldrb	r3, [r7, #7]
 80025d4:	4a07      	ldr	r2, [pc, #28]	; (80025f4 <BSP_LED_On+0x2c>)
 80025d6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	4a06      	ldr	r2, [pc, #24]	; (80025f8 <BSP_LED_On+0x30>)
 80025de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025e2:	2201      	movs	r2, #1
 80025e4:	4619      	mov	r1, r3
 80025e6:	f002 fc0d 	bl	8004e04 <HAL_GPIO_WritePin>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000160 	.word	0x20000160
 80025f8:	08008c0c 	.word	0x08008c0c

080025fc <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	4a07      	ldr	r2, [pc, #28]	; (8002628 <BSP_LED_Off+0x2c>)
 800260a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800260e:	79fb      	ldrb	r3, [r7, #7]
 8002610:	4a06      	ldr	r2, [pc, #24]	; (800262c <BSP_LED_Off+0x30>)
 8002612:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002616:	2200      	movs	r2, #0
 8002618:	4619      	mov	r1, r3
 800261a:	f002 fbf3 	bl	8004e04 <HAL_GPIO_WritePin>
}
 800261e:	bf00      	nop
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20000160 	.word	0x20000160
 800262c:	08008c0c 	.word	0x08008c0c

08002630 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800263a:	79fb      	ldrb	r3, [r7, #7]
 800263c:	4a07      	ldr	r2, [pc, #28]	; (800265c <BSP_LED_Toggle+0x2c>)
 800263e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002642:	79fb      	ldrb	r3, [r7, #7]
 8002644:	4906      	ldr	r1, [pc, #24]	; (8002660 <BSP_LED_Toggle+0x30>)
 8002646:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800264a:	4619      	mov	r1, r3
 800264c:	4610      	mov	r0, r2
 800264e:	f002 fbf2 	bl	8004e36 <HAL_GPIO_TogglePin>
}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20000160 	.word	0x20000160
 8002660:	08008c0c 	.word	0x08008c0c

08002664 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b08a      	sub	sp, #40	; 0x28
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a33      	ldr	r2, [pc, #204]	; (8002740 <I2Cx_MspInit+0xdc>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d15f      	bne.n	8002736 <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	613b      	str	r3, [r7, #16]
 800267a:	4b32      	ldr	r3, [pc, #200]	; (8002744 <I2Cx_MspInit+0xe0>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	4a31      	ldr	r2, [pc, #196]	; (8002744 <I2Cx_MspInit+0xe0>)
 8002680:	f043 0304 	orr.w	r3, r3, #4
 8002684:	6313      	str	r3, [r2, #48]	; 0x30
 8002686:	4b2f      	ldr	r3, [pc, #188]	; (8002744 <I2Cx_MspInit+0xe0>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	613b      	str	r3, [r7, #16]
 8002690:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	60fb      	str	r3, [r7, #12]
 8002696:	4b2b      	ldr	r3, [pc, #172]	; (8002744 <I2Cx_MspInit+0xe0>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	4a2a      	ldr	r2, [pc, #168]	; (8002744 <I2Cx_MspInit+0xe0>)
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	6313      	str	r3, [r2, #48]	; 0x30
 80026a2:	4b28      	ldr	r3, [pc, #160]	; (8002744 <I2Cx_MspInit+0xe0>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 80026ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80026b4:	2312      	movs	r3, #18
 80026b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80026b8:	2300      	movs	r3, #0
 80026ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 80026bc:	2302      	movs	r3, #2
 80026be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80026c0:	2304      	movs	r3, #4
 80026c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80026c4:	f107 0314 	add.w	r3, r7, #20
 80026c8:	4619      	mov	r1, r3
 80026ca:	481f      	ldr	r0, [pc, #124]	; (8002748 <I2Cx_MspInit+0xe4>)
 80026cc:	f002 f9ee 	bl	8004aac <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 80026d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026d4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 80026d6:	f107 0314 	add.w	r3, r7, #20
 80026da:	4619      	mov	r1, r3
 80026dc:	481b      	ldr	r0, [pc, #108]	; (800274c <I2Cx_MspInit+0xe8>)
 80026de:	f002 f9e5 	bl	8004aac <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	60bb      	str	r3, [r7, #8]
 80026e6:	4b17      	ldr	r3, [pc, #92]	; (8002744 <I2Cx_MspInit+0xe0>)
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	4a16      	ldr	r2, [pc, #88]	; (8002744 <I2Cx_MspInit+0xe0>)
 80026ec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80026f0:	6413      	str	r3, [r2, #64]	; 0x40
 80026f2:	4b14      	ldr	r3, [pc, #80]	; (8002744 <I2Cx_MspInit+0xe0>)
 80026f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80026fa:	60bb      	str	r3, [r7, #8]
 80026fc:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 80026fe:	4b11      	ldr	r3, [pc, #68]	; (8002744 <I2Cx_MspInit+0xe0>)
 8002700:	6a1b      	ldr	r3, [r3, #32]
 8002702:	4a10      	ldr	r2, [pc, #64]	; (8002744 <I2Cx_MspInit+0xe0>)
 8002704:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002708:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 800270a:	4b0e      	ldr	r3, [pc, #56]	; (8002744 <I2Cx_MspInit+0xe0>)
 800270c:	6a1b      	ldr	r3, [r3, #32]
 800270e:	4a0d      	ldr	r2, [pc, #52]	; (8002744 <I2Cx_MspInit+0xe0>)
 8002710:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002714:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002716:	2200      	movs	r2, #0
 8002718:	210f      	movs	r1, #15
 800271a:	2048      	movs	r0, #72	; 0x48
 800271c:	f001 fd3b 	bl	8004196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002720:	2048      	movs	r0, #72	; 0x48
 8002722:	f001 fd54 	bl	80041ce <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002726:	2200      	movs	r2, #0
 8002728:	210f      	movs	r1, #15
 800272a:	2049      	movs	r0, #73	; 0x49
 800272c:	f001 fd33 	bl	8004196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8002730:	2049      	movs	r0, #73	; 0x49
 8002732:	f001 fd4c 	bl	80041ce <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 8002736:	bf00      	nop
 8002738:	3728      	adds	r7, #40	; 0x28
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	40005c00 	.word	0x40005c00
 8002744:	40023800 	.word	0x40023800
 8002748:	40020000 	.word	0x40020000
 800274c:	40020800 	.word	0x40020800

08002750 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8002754:	4814      	ldr	r0, [pc, #80]	; (80027a8 <I2Cx_Init+0x58>)
 8002756:	f003 f831 	bl	80057bc <HAL_I2C_GetState>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d121      	bne.n	80027a4 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8002760:	4b11      	ldr	r3, [pc, #68]	; (80027a8 <I2Cx_Init+0x58>)
 8002762:	4a12      	ldr	r2, [pc, #72]	; (80027ac <I2Cx_Init+0x5c>)
 8002764:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 8002766:	4b10      	ldr	r3, [pc, #64]	; (80027a8 <I2Cx_Init+0x58>)
 8002768:	4a11      	ldr	r2, [pc, #68]	; (80027b0 <I2Cx_Init+0x60>)
 800276a:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 800276c:	4b0e      	ldr	r3, [pc, #56]	; (80027a8 <I2Cx_Init+0x58>)
 800276e:	2200      	movs	r2, #0
 8002770:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8002772:	4b0d      	ldr	r3, [pc, #52]	; (80027a8 <I2Cx_Init+0x58>)
 8002774:	2200      	movs	r2, #0
 8002776:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002778:	4b0b      	ldr	r3, [pc, #44]	; (80027a8 <I2Cx_Init+0x58>)
 800277a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800277e:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8002780:	4b09      	ldr	r3, [pc, #36]	; (80027a8 <I2Cx_Init+0x58>)
 8002782:	2200      	movs	r2, #0
 8002784:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 8002786:	4b08      	ldr	r3, [pc, #32]	; (80027a8 <I2Cx_Init+0x58>)
 8002788:	2200      	movs	r2, #0
 800278a:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 800278c:	4b06      	ldr	r3, [pc, #24]	; (80027a8 <I2Cx_Init+0x58>)
 800278e:	2200      	movs	r2, #0
 8002790:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 8002792:	4b05      	ldr	r3, [pc, #20]	; (80027a8 <I2Cx_Init+0x58>)
 8002794:	2200      	movs	r2, #0
 8002796:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8002798:	4803      	ldr	r0, [pc, #12]	; (80027a8 <I2Cx_Init+0x58>)
 800279a:	f7ff ff63 	bl	8002664 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 800279e:	4802      	ldr	r0, [pc, #8]	; (80027a8 <I2Cx_Init+0x58>)
 80027a0:	f002 fb64 	bl	8004e6c <HAL_I2C_Init>
  }
}
 80027a4:	bf00      	nop
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	200003fc 	.word	0x200003fc
 80027ac:	40005c00 	.word	0x40005c00
 80027b0:	000186a0 	.word	0x000186a0

080027b4 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	603b      	str	r3, [r7, #0]
 80027be:	4b13      	ldr	r3, [pc, #76]	; (800280c <I2Cx_ITConfig+0x58>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c2:	4a12      	ldr	r2, [pc, #72]	; (800280c <I2Cx_ITConfig+0x58>)
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ca:	4b10      	ldr	r3, [pc, #64]	; (800280c <I2Cx_ITConfig+0x58>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	603b      	str	r3, [r7, #0]
 80027d4:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 80027d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 80027dc:	2301      	movs	r3, #1
 80027de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80027e0:	2300      	movs	r3, #0
 80027e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 80027e4:	4b0a      	ldr	r3, [pc, #40]	; (8002810 <I2Cx_ITConfig+0x5c>)
 80027e6:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 80027e8:	1d3b      	adds	r3, r7, #4
 80027ea:	4619      	mov	r1, r3
 80027ec:	4809      	ldr	r0, [pc, #36]	; (8002814 <I2Cx_ITConfig+0x60>)
 80027ee:	f002 f95d 	bl	8004aac <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 80027f2:	2200      	movs	r2, #0
 80027f4:	210f      	movs	r1, #15
 80027f6:	2028      	movs	r0, #40	; 0x28
 80027f8:	f001 fccd 	bl	8004196 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 80027fc:	2028      	movs	r0, #40	; 0x28
 80027fe:	f001 fce6 	bl	80041ce <HAL_NVIC_EnableIRQ>
}
 8002802:	bf00      	nop
 8002804:	3718      	adds	r7, #24
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	40023800 	.word	0x40023800
 8002810:	10210000 	.word	0x10210000
 8002814:	40020000 	.word	0x40020000

08002818 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af04      	add	r7, sp, #16
 800281e:	4603      	mov	r3, r0
 8002820:	71fb      	strb	r3, [r7, #7]
 8002822:	460b      	mov	r3, r1
 8002824:	71bb      	strb	r3, [r7, #6]
 8002826:	4613      	mov	r3, r2
 8002828:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800282a:	2300      	movs	r3, #0
 800282c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	b299      	uxth	r1, r3
 8002832:	79bb      	ldrb	r3, [r7, #6]
 8002834:	b29a      	uxth	r2, r3
 8002836:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <I2Cx_WriteData+0x4c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	9302      	str	r3, [sp, #8]
 800283c:	2301      	movs	r3, #1
 800283e:	9301      	str	r3, [sp, #4]
 8002840:	1d7b      	adds	r3, r7, #5
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	2301      	movs	r3, #1
 8002846:	4808      	ldr	r0, [pc, #32]	; (8002868 <I2Cx_WriteData+0x50>)
 8002848:	f002 fc98 	bl	800517c <HAL_I2C_Mem_Write>
 800284c:	4603      	mov	r3, r0
 800284e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002850:	7bfb      	ldrb	r3, [r7, #15]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002856:	f000 f863 	bl	8002920 <I2Cx_Error>
  }        
}
 800285a:	bf00      	nop
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	20000168 	.word	0x20000168
 8002868:	200003fc 	.word	0x200003fc

0800286c <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b088      	sub	sp, #32
 8002870:	af04      	add	r7, sp, #16
 8002872:	4603      	mov	r3, r0
 8002874:	460a      	mov	r2, r1
 8002876:	71fb      	strb	r3, [r7, #7]
 8002878:	4613      	mov	r3, r2
 800287a:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800287c:	2300      	movs	r3, #0
 800287e:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002880:	2300      	movs	r3, #0
 8002882:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8002884:	79fb      	ldrb	r3, [r7, #7]
 8002886:	b299      	uxth	r1, r3
 8002888:	79bb      	ldrb	r3, [r7, #6]
 800288a:	b29a      	uxth	r2, r3
 800288c:	4b0b      	ldr	r3, [pc, #44]	; (80028bc <I2Cx_ReadData+0x50>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	9302      	str	r3, [sp, #8]
 8002892:	2301      	movs	r3, #1
 8002894:	9301      	str	r3, [sp, #4]
 8002896:	f107 030e 	add.w	r3, r7, #14
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	2301      	movs	r3, #1
 800289e:	4808      	ldr	r0, [pc, #32]	; (80028c0 <I2Cx_ReadData+0x54>)
 80028a0:	f002 fd66 	bl	8005370 <HAL_I2C_Mem_Read>
 80028a4:	4603      	mov	r3, r0
 80028a6:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 80028ae:	f000 f837 	bl	8002920 <I2Cx_Error>
  
  }
  return value;
 80028b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	20000168 	.word	0x20000168
 80028c0:	200003fc 	.word	0x200003fc

080028c4 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b088      	sub	sp, #32
 80028c8:	af04      	add	r7, sp, #16
 80028ca:	603a      	str	r2, [r7, #0]
 80028cc:	461a      	mov	r2, r3
 80028ce:	4603      	mov	r3, r0
 80028d0:	71fb      	strb	r3, [r7, #7]
 80028d2:	460b      	mov	r3, r1
 80028d4:	71bb      	strb	r3, [r7, #6]
 80028d6:	4613      	mov	r3, r2
 80028d8:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028da:	2300      	movs	r3, #0
 80028dc:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 80028de:	79fb      	ldrb	r3, [r7, #7]
 80028e0:	b299      	uxth	r1, r3
 80028e2:	79bb      	ldrb	r3, [r7, #6]
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	4b0c      	ldr	r3, [pc, #48]	; (8002918 <I2Cx_ReadBuffer+0x54>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	9302      	str	r3, [sp, #8]
 80028ec:	88bb      	ldrh	r3, [r7, #4]
 80028ee:	9301      	str	r3, [sp, #4]
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	2301      	movs	r3, #1
 80028f6:	4809      	ldr	r0, [pc, #36]	; (800291c <I2Cx_ReadBuffer+0x58>)
 80028f8:	f002 fd3a 	bl	8005370 <HAL_I2C_Mem_Read>
 80028fc:	4603      	mov	r3, r0
 80028fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 8002906:	2300      	movs	r3, #0
 8002908:	e002      	b.n	8002910 <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 800290a:	f000 f809 	bl	8002920 <I2Cx_Error>

    return 1;
 800290e:	2301      	movs	r3, #1
  }
}
 8002910:	4618      	mov	r0, r3
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	20000168 	.word	0x20000168
 800291c:	200003fc 	.word	0x200003fc

08002920 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8002924:	4803      	ldr	r0, [pc, #12]	; (8002934 <I2Cx_Error+0x14>)
 8002926:	f002 fbe5 	bl	80050f4 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 800292a:	f7ff ff11 	bl	8002750 <I2Cx_Init>
}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	200003fc 	.word	0x200003fc

08002938 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 800293c:	4819      	ldr	r0, [pc, #100]	; (80029a4 <SPIx_Init+0x6c>)
 800293e:	f005 f9ca 	bl	8007cd6 <HAL_SPI_GetState>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d12b      	bne.n	80029a0 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002948:	4b16      	ldr	r3, [pc, #88]	; (80029a4 <SPIx_Init+0x6c>)
 800294a:	4a17      	ldr	r2, [pc, #92]	; (80029a8 <SPIx_Init+0x70>)
 800294c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800294e:	4b15      	ldr	r3, [pc, #84]	; (80029a4 <SPIx_Init+0x6c>)
 8002950:	2218      	movs	r2, #24
 8002952:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002954:	4b13      	ldr	r3, [pc, #76]	; (80029a4 <SPIx_Init+0x6c>)
 8002956:	2200      	movs	r2, #0
 8002958:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800295a:	4b12      	ldr	r3, [pc, #72]	; (80029a4 <SPIx_Init+0x6c>)
 800295c:	2200      	movs	r2, #0
 800295e:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002960:	4b10      	ldr	r3, [pc, #64]	; (80029a4 <SPIx_Init+0x6c>)
 8002962:	2200      	movs	r2, #0
 8002964:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002966:	4b0f      	ldr	r3, [pc, #60]	; (80029a4 <SPIx_Init+0x6c>)
 8002968:	2200      	movs	r2, #0
 800296a:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 800296c:	4b0d      	ldr	r3, [pc, #52]	; (80029a4 <SPIx_Init+0x6c>)
 800296e:	2207      	movs	r2, #7
 8002970:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002972:	4b0c      	ldr	r3, [pc, #48]	; (80029a4 <SPIx_Init+0x6c>)
 8002974:	2200      	movs	r2, #0
 8002976:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002978:	4b0a      	ldr	r3, [pc, #40]	; (80029a4 <SPIx_Init+0x6c>)
 800297a:	2200      	movs	r2, #0
 800297c:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800297e:	4b09      	ldr	r3, [pc, #36]	; (80029a4 <SPIx_Init+0x6c>)
 8002980:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002984:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002986:	4b07      	ldr	r3, [pc, #28]	; (80029a4 <SPIx_Init+0x6c>)
 8002988:	2200      	movs	r2, #0
 800298a:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 800298c:	4b05      	ldr	r3, [pc, #20]	; (80029a4 <SPIx_Init+0x6c>)
 800298e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002992:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8002994:	4803      	ldr	r0, [pc, #12]	; (80029a4 <SPIx_Init+0x6c>)
 8002996:	f000 f853 	bl	8002a40 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800299a:	4802      	ldr	r0, [pc, #8]	; (80029a4 <SPIx_Init+0x6c>)
 800299c:	f004 fc11 	bl	80071c2 <HAL_SPI_Init>
  } 
}
 80029a0:	bf00      	nop
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	20000450 	.word	0x20000450
 80029a8:	40015000 	.word	0x40015000

080029ac <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80029b6:	2300      	movs	r3, #0
 80029b8:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 80029ba:	79fb      	ldrb	r3, [r7, #7]
 80029bc:	b29a      	uxth	r2, r3
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <SPIx_Read+0x38>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f107 0108 	add.w	r1, r7, #8
 80029c6:	4808      	ldr	r0, [pc, #32]	; (80029e8 <SPIx_Read+0x3c>)
 80029c8:	f004 fdf8 	bl	80075bc <HAL_SPI_Receive>
 80029cc:	4603      	mov	r3, r0
 80029ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80029d6:	f000 f827 	bl	8002a28 <SPIx_Error>
  }
  
  return readvalue;
 80029da:	68bb      	ldr	r3, [r7, #8]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3710      	adds	r7, #16
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	2000016c 	.word	0x2000016c
 80029e8:	20000450 	.word	0x20000450

080029ec <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	4603      	mov	r3, r0
 80029f4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80029f6:	2300      	movs	r3, #0
 80029f8:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 80029fa:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <SPIx_Write+0x34>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	1db9      	adds	r1, r7, #6
 8002a00:	2201      	movs	r2, #1
 8002a02:	4808      	ldr	r0, [pc, #32]	; (8002a24 <SPIx_Write+0x38>)
 8002a04:	f004 fc84 	bl	8007310 <HAL_SPI_Transmit>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002a12:	f000 f809 	bl	8002a28 <SPIx_Error>
  }
}
 8002a16:	bf00      	nop
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	2000016c 	.word	0x2000016c
 8002a24:	20000450 	.word	0x20000450

08002a28 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002a2c:	4803      	ldr	r0, [pc, #12]	; (8002a3c <SPIx_Error+0x14>)
 8002a2e:	f004 fc33 	bl	8007298 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8002a32:	f7ff ff81 	bl	8002938 <SPIx_Init>
}
 8002a36:	bf00      	nop
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	20000450 	.word	0x20000450

08002a40 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08a      	sub	sp, #40	; 0x28
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002a48:	2300      	movs	r3, #0
 8002a4a:	613b      	str	r3, [r7, #16]
 8002a4c:	4b17      	ldr	r3, [pc, #92]	; (8002aac <SPIx_MspInit+0x6c>)
 8002a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a50:	4a16      	ldr	r2, [pc, #88]	; (8002aac <SPIx_MspInit+0x6c>)
 8002a52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a56:	6453      	str	r3, [r2, #68]	; 0x44
 8002a58:	4b14      	ldr	r3, [pc, #80]	; (8002aac <SPIx_MspInit+0x6c>)
 8002a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a60:	613b      	str	r3, [r7, #16]
 8002a62:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002a64:	2300      	movs	r3, #0
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	4b10      	ldr	r3, [pc, #64]	; (8002aac <SPIx_MspInit+0x6c>)
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6c:	4a0f      	ldr	r2, [pc, #60]	; (8002aac <SPIx_MspInit+0x6c>)
 8002a6e:	f043 0320 	orr.w	r3, r3, #32
 8002a72:	6313      	str	r3, [r2, #48]	; 0x30
 8002a74:	4b0d      	ldr	r3, [pc, #52]	; (8002aac <SPIx_MspInit+0x6c>)
 8002a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a78:	f003 0320 	and.w	r3, r3, #32
 8002a7c:	60fb      	str	r3, [r7, #12]
 8002a7e:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002a80:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002a84:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002a86:	2302      	movs	r3, #2
 8002a88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002a92:	2305      	movs	r3, #5
 8002a94:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8002a96:	f107 0314 	add.w	r3, r7, #20
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4804      	ldr	r0, [pc, #16]	; (8002ab0 <SPIx_MspInit+0x70>)
 8002a9e:	f002 f805 	bl	8004aac <HAL_GPIO_Init>
}
 8002aa2:	bf00      	nop
 8002aa4:	3728      	adds	r7, #40	; 0x28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	40021400 	.word	0x40021400

08002ab4 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b088      	sub	sp, #32
 8002ab8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8002aba:	4b36      	ldr	r3, [pc, #216]	; (8002b94 <LCD_IO_Init+0xe0>)
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d164      	bne.n	8002b8c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8002ac2:	4b34      	ldr	r3, [pc, #208]	; (8002b94 <LCD_IO_Init+0xe0>)
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002ac8:	2300      	movs	r3, #0
 8002aca:	60bb      	str	r3, [r7, #8]
 8002acc:	4b32      	ldr	r3, [pc, #200]	; (8002b98 <LCD_IO_Init+0xe4>)
 8002ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad0:	4a31      	ldr	r2, [pc, #196]	; (8002b98 <LCD_IO_Init+0xe4>)
 8002ad2:	f043 0308 	orr.w	r3, r3, #8
 8002ad6:	6313      	str	r3, [r2, #48]	; 0x30
 8002ad8:	4b2f      	ldr	r3, [pc, #188]	; (8002b98 <LCD_IO_Init+0xe4>)
 8002ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002adc:	f003 0308 	and.w	r3, r3, #8
 8002ae0:	60bb      	str	r3, [r7, #8]
 8002ae2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002ae4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ae8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002aea:	2301      	movs	r3, #1
 8002aec:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002aee:	2300      	movs	r3, #0
 8002af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002af2:	2302      	movs	r3, #2
 8002af4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002af6:	f107 030c 	add.w	r3, r7, #12
 8002afa:	4619      	mov	r1, r3
 8002afc:	4827      	ldr	r0, [pc, #156]	; (8002b9c <LCD_IO_Init+0xe8>)
 8002afe:	f001 ffd5 	bl	8004aac <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8002b02:	2300      	movs	r3, #0
 8002b04:	607b      	str	r3, [r7, #4]
 8002b06:	4b24      	ldr	r3, [pc, #144]	; (8002b98 <LCD_IO_Init+0xe4>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0a:	4a23      	ldr	r2, [pc, #140]	; (8002b98 <LCD_IO_Init+0xe4>)
 8002b0c:	f043 0308 	orr.w	r3, r3, #8
 8002b10:	6313      	str	r3, [r2, #48]	; 0x30
 8002b12:	4b21      	ldr	r3, [pc, #132]	; (8002b98 <LCD_IO_Init+0xe4>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b16:	f003 0308 	and.w	r3, r3, #8
 8002b1a:	607b      	str	r3, [r7, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8002b1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b22:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002b24:	2301      	movs	r3, #1
 8002b26:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002b30:	f107 030c 	add.w	r3, r7, #12
 8002b34:	4619      	mov	r1, r3
 8002b36:	4819      	ldr	r0, [pc, #100]	; (8002b9c <LCD_IO_Init+0xe8>)
 8002b38:	f001 ffb8 	bl	8004aac <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	603b      	str	r3, [r7, #0]
 8002b40:	4b15      	ldr	r3, [pc, #84]	; (8002b98 <LCD_IO_Init+0xe4>)
 8002b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b44:	4a14      	ldr	r2, [pc, #80]	; (8002b98 <LCD_IO_Init+0xe4>)
 8002b46:	f043 0304 	orr.w	r3, r3, #4
 8002b4a:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4c:	4b12      	ldr	r3, [pc, #72]	; (8002b98 <LCD_IO_Init+0xe4>)
 8002b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	603b      	str	r3, [r7, #0]
 8002b56:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002b58:	2304      	movs	r3, #4
 8002b5a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002b60:	2300      	movs	r3, #0
 8002b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002b64:	2302      	movs	r3, #2
 8002b66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002b68:	f107 030c 	add.w	r3, r7, #12
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	480c      	ldr	r0, [pc, #48]	; (8002ba0 <LCD_IO_Init+0xec>)
 8002b70:	f001 ff9c 	bl	8004aac <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002b74:	2200      	movs	r2, #0
 8002b76:	2104      	movs	r1, #4
 8002b78:	4809      	ldr	r0, [pc, #36]	; (8002ba0 <LCD_IO_Init+0xec>)
 8002b7a:	f002 f943 	bl	8004e04 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002b7e:	2201      	movs	r2, #1
 8002b80:	2104      	movs	r1, #4
 8002b82:	4807      	ldr	r0, [pc, #28]	; (8002ba0 <LCD_IO_Init+0xec>)
 8002b84:	f002 f93e 	bl	8004e04 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8002b88:	f7ff fed6 	bl	8002938 <SPIx_Init>
  }
}
 8002b8c:	bf00      	nop
 8002b8e:	3720      	adds	r7, #32
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	200004a8 	.word	0x200004a8
 8002b98:	40023800 	.word	0x40023800
 8002b9c:	40020c00 	.word	0x40020c00
 8002ba0:	40020800 	.word	0x40020800

08002ba4 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002bb4:	480a      	ldr	r0, [pc, #40]	; (8002be0 <LCD_IO_WriteData+0x3c>)
 8002bb6:	f002 f925 	bl	8004e04 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8002bba:	2200      	movs	r2, #0
 8002bbc:	2104      	movs	r1, #4
 8002bbe:	4809      	ldr	r0, [pc, #36]	; (8002be4 <LCD_IO_WriteData+0x40>)
 8002bc0:	f002 f920 	bl	8004e04 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8002bc4:	88fb      	ldrh	r3, [r7, #6]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff ff10 	bl	80029ec <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002bcc:	2201      	movs	r2, #1
 8002bce:	2104      	movs	r1, #4
 8002bd0:	4804      	ldr	r0, [pc, #16]	; (8002be4 <LCD_IO_WriteData+0x40>)
 8002bd2:	f002 f917 	bl	8004e04 <HAL_GPIO_WritePin>
}
 8002bd6:	bf00      	nop
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40020c00 	.word	0x40020c00
 8002be4:	40020800 	.word	0x40020800

08002be8 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002bf8:	480a      	ldr	r0, [pc, #40]	; (8002c24 <LCD_IO_WriteReg+0x3c>)
 8002bfa:	f002 f903 	bl	8004e04 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2104      	movs	r1, #4
 8002c02:	4809      	ldr	r0, [pc, #36]	; (8002c28 <LCD_IO_WriteReg+0x40>)
 8002c04:	f002 f8fe 	bl	8004e04 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002c08:	79fb      	ldrb	r3, [r7, #7]
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff feed 	bl	80029ec <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002c12:	2201      	movs	r2, #1
 8002c14:	2104      	movs	r1, #4
 8002c16:	4804      	ldr	r0, [pc, #16]	; (8002c28 <LCD_IO_WriteReg+0x40>)
 8002c18:	f002 f8f4 	bl	8004e04 <HAL_GPIO_WritePin>
}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40020c00 	.word	0x40020c00
 8002c28:	40020800 	.word	0x40020800

08002c2c <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	460a      	mov	r2, r1
 8002c36:	80fb      	strh	r3, [r7, #6]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002c40:	2200      	movs	r2, #0
 8002c42:	2104      	movs	r1, #4
 8002c44:	4810      	ldr	r0, [pc, #64]	; (8002c88 <LCD_IO_ReadData+0x5c>)
 8002c46:	f002 f8dd 	bl	8004e04 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c50:	480e      	ldr	r0, [pc, #56]	; (8002c8c <LCD_IO_ReadData+0x60>)
 8002c52:	f002 f8d7 	bl	8004e04 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8002c56:	88fb      	ldrh	r3, [r7, #6]
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff fec7 	bl	80029ec <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8002c5e:	797b      	ldrb	r3, [r7, #5]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff fea3 	bl	80029ac <SPIx_Read>
 8002c66:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c6e:	4807      	ldr	r0, [pc, #28]	; (8002c8c <LCD_IO_ReadData+0x60>)
 8002c70:	f002 f8c8 	bl	8004e04 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002c74:	2201      	movs	r2, #1
 8002c76:	2104      	movs	r1, #4
 8002c78:	4803      	ldr	r0, [pc, #12]	; (8002c88 <LCD_IO_ReadData+0x5c>)
 8002c7a:	f002 f8c3 	bl	8004e04 <HAL_GPIO_WritePin>
  
  return readvalue;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40020800 	.word	0x40020800
 8002c8c:	40020c00 	.word	0x40020c00

08002c90 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f001 f97d 	bl	8003f98 <HAL_Delay>
}
 8002c9e:	bf00      	nop
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	af00      	add	r7, sp, #0
  I2Cx_Init();
 8002caa:	f7ff fd51 	bl	8002750 <I2Cx_Init>
}
 8002cae:	bf00      	nop
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 8002cb6:	f7ff fd7d 	bl	80027b4 <I2Cx_ITConfig>
}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b082      	sub	sp, #8
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	71fb      	strb	r3, [r7, #7]
 8002cc8:	460b      	mov	r3, r1
 8002cca:	71bb      	strb	r3, [r7, #6]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8002cd0:	797a      	ldrb	r2, [r7, #5]
 8002cd2:	79b9      	ldrb	r1, [r7, #6]
 8002cd4:	79fb      	ldrb	r3, [r7, #7]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff fd9e 	bl	8002818 <I2Cx_WriteData>
}
 8002cdc:	bf00      	nop
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4603      	mov	r3, r0
 8002cec:	460a      	mov	r2, r1
 8002cee:	71fb      	strb	r3, [r7, #7]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8002cf4:	79ba      	ldrb	r2, [r7, #6]
 8002cf6:	79fb      	ldrb	r3, [r7, #7]
 8002cf8:	4611      	mov	r1, r2
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7ff fdb6 	bl	800286c <I2Cx_ReadData>
 8002d00:	4603      	mov	r3, r0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	603a      	str	r2, [r7, #0]
 8002d12:	461a      	mov	r2, r3
 8002d14:	4603      	mov	r3, r0
 8002d16:	71fb      	strb	r3, [r7, #7]
 8002d18:	460b      	mov	r3, r1
 8002d1a:	71bb      	strb	r3, [r7, #6]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 8002d20:	88bb      	ldrh	r3, [r7, #4]
 8002d22:	79b9      	ldrb	r1, [r7, #6]
 8002d24:	79f8      	ldrb	r0, [r7, #7]
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	f7ff fdcc 	bl	80028c4 <I2Cx_ReadBuffer>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	b29b      	uxth	r3, r3
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f001 f929 	bl	8003f98 <HAL_Delay>
}
 8002d46:	bf00      	nop
 8002d48:	3708      	adds	r7, #8
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
	...

08002d50 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8002d54:	4b2d      	ldr	r3, [pc, #180]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002d56:	4a2e      	ldr	r2, [pc, #184]	; (8002e10 <BSP_LCD_Init+0xc0>)
 8002d58:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8002d5a:	4b2c      	ldr	r3, [pc, #176]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002d5c:	2209      	movs	r2, #9
 8002d5e:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002d60:	4b2a      	ldr	r3, [pc, #168]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002d62:	2201      	movs	r2, #1
 8002d64:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8002d66:	4b29      	ldr	r3, [pc, #164]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002d68:	221d      	movs	r2, #29
 8002d6a:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002d6c:	4b27      	ldr	r3, [pc, #156]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002d6e:	2203      	movs	r2, #3
 8002d70:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8002d72:	4b26      	ldr	r3, [pc, #152]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002d74:	f240 120d 	movw	r2, #269	; 0x10d
 8002d78:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8002d7a:	4b24      	ldr	r3, [pc, #144]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002d7c:	f240 1243 	movw	r2, #323	; 0x143
 8002d80:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8002d82:	4b22      	ldr	r3, [pc, #136]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002d84:	f240 1217 	movw	r2, #279	; 0x117
 8002d88:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8002d8a:	4b20      	ldr	r3, [pc, #128]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002d8c:	f240 1247 	movw	r2, #327	; 0x147
 8002d90:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8002d92:	4b1e      	ldr	r3, [pc, #120]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8002d9a:	4b1c      	ldr	r3, [pc, #112]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8002da2:	4b1a      	ldr	r3, [pc, #104]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002daa:	4b1a      	ldr	r3, [pc, #104]	; (8002e14 <BSP_LCD_Init+0xc4>)
 8002dac:	2208      	movs	r2, #8
 8002dae:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002db0:	4b18      	ldr	r3, [pc, #96]	; (8002e14 <BSP_LCD_Init+0xc4>)
 8002db2:	22c0      	movs	r2, #192	; 0xc0
 8002db4:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8002db6:	4b17      	ldr	r3, [pc, #92]	; (8002e14 <BSP_LCD_Init+0xc4>)
 8002db8:	2204      	movs	r2, #4
 8002dba:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002dbc:	4b15      	ldr	r3, [pc, #84]	; (8002e14 <BSP_LCD_Init+0xc4>)
 8002dbe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002dc2:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002dc4:	4813      	ldr	r0, [pc, #76]	; (8002e14 <BSP_LCD_Init+0xc4>)
 8002dc6:	f003 ffb3 	bl	8006d30 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002dca:	4b10      	ldr	r3, [pc, #64]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002dd0:	4b0e      	ldr	r3, [pc, #56]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002dd6:	4b0d      	ldr	r3, [pc, #52]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002ddc:	4b0b      	ldr	r3, [pc, #44]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8002de2:	f000 fb7d 	bl	80034e0 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8002de6:	4809      	ldr	r0, [pc, #36]	; (8002e0c <BSP_LCD_Init+0xbc>)
 8002de8:	f003 f84e 	bl	8005e88 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8002dec:	4b0a      	ldr	r3, [pc, #40]	; (8002e18 <BSP_LCD_Init+0xc8>)
 8002dee:	4a0b      	ldr	r2, [pc, #44]	; (8002e1c <BSP_LCD_Init+0xcc>)
 8002df0:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8002df2:	4b09      	ldr	r3, [pc, #36]	; (8002e18 <BSP_LCD_Init+0xc8>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8002dfa:	f000 fd85 	bl	8003908 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002dfe:	4808      	ldr	r0, [pc, #32]	; (8002e20 <BSP_LCD_Init+0xd0>)
 8002e00:	f000 f8ce 	bl	8002fa0 <BSP_LCD_SetFont>

  return LCD_OK;
 8002e04:	2300      	movs	r3, #0
}  
 8002e06:	4618      	mov	r0, r3
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	200004ac 	.word	0x200004ac
 8002e10:	40016800 	.word	0x40016800
 8002e14:	20000594 	.word	0x20000594
 8002e18:	200005e0 	.word	0x200005e0
 8002e1c:	20000100 	.word	0x20000100
 8002e20:	20000170 	.word	0x20000170

08002e24 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002e28:	4b03      	ldr	r3, [pc, #12]	; (8002e38 <BSP_LCD_GetXSize+0x14>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2e:	4798      	blx	r3
 8002e30:	4603      	mov	r3, r0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	200005e0 	.word	0x200005e0

08002e3c <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002e40:	4b03      	ldr	r3, [pc, #12]	; (8002e50 <BSP_LCD_GetYSize+0x14>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e46:	4798      	blx	r3
 8002e48:	4603      	mov	r3, r0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	200005e0 	.word	0x200005e0

08002e54 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b090      	sub	sp, #64	; 0x40
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	6039      	str	r1, [r7, #0]
 8002e5e:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002e60:	2300      	movs	r3, #0
 8002e62:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002e64:	f7ff ffde 	bl	8002e24 <BSP_LCD_GetXSize>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002e70:	f7ff ffe4 	bl	8002e3c <BSP_LCD_GetYSize>
 8002e74:	4603      	mov	r3, r0
 8002e76:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002e80:	23ff      	movs	r3, #255	; 0xff
 8002e82:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002e84:	2300      	movs	r3, #0
 8002e86:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002e94:	2300      	movs	r3, #0
 8002e96:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002e9a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e9e:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002ea0:	2307      	movs	r3, #7
 8002ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002ea4:	f7ff ffbe 	bl	8002e24 <BSP_LCD_GetXSize>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002eac:	f7ff ffc6 	bl	8002e3c <BSP_LCD_GetYSize>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002eb4:	88fa      	ldrh	r2, [r7, #6]
 8002eb6:	f107 030c 	add.w	r3, r7, #12
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4814      	ldr	r0, [pc, #80]	; (8002f10 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002ebe:	f003 f8bd 	bl	800603c <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002ec2:	88fa      	ldrh	r2, [r7, #6]
 8002ec4:	4913      	ldr	r1, [pc, #76]	; (8002f14 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	4413      	add	r3, r2
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	440b      	add	r3, r1
 8002ed0:	3304      	adds	r3, #4
 8002ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8002ed6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002ed8:	88fa      	ldrh	r2, [r7, #6]
 8002eda:	490e      	ldr	r1, [pc, #56]	; (8002f14 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002edc:	4613      	mov	r3, r2
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	4413      	add	r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	3308      	adds	r3, #8
 8002ee8:	4a0b      	ldr	r2, [pc, #44]	; (8002f18 <BSP_LCD_LayerDefaultInit+0xc4>)
 8002eea:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002eec:	88fa      	ldrh	r2, [r7, #6]
 8002eee:	4909      	ldr	r1, [pc, #36]	; (8002f14 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	4413      	add	r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002efe:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8002f00:	4803      	ldr	r0, [pc, #12]	; (8002f10 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002f02:	f003 f8d9 	bl	80060b8 <HAL_LTDC_EnableDither>
}
 8002f06:	bf00      	nop
 8002f08:	3740      	adds	r7, #64	; 0x40
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	200004ac 	.word	0x200004ac
 8002f14:	200005c8 	.word	0x200005c8
 8002f18:	20000170 	.word	0x20000170

08002f1c <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002f24:	4a04      	ldr	r2, [pc, #16]	; (8002f38 <BSP_LCD_SelectLayer+0x1c>)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6013      	str	r3, [r2, #0]
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	200005c4 	.word	0x200005c4

08002f3c <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002f44:	4b07      	ldr	r3, [pc, #28]	; (8002f64 <BSP_LCD_SetTextColor+0x28>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	4907      	ldr	r1, [pc, #28]	; (8002f68 <BSP_LCD_SetTextColor+0x2c>)
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	4413      	add	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	440b      	add	r3, r1
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	601a      	str	r2, [r3, #0]
}
 8002f58:	bf00      	nop
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	200005c4 	.word	0x200005c4
 8002f68:	200005c8 	.word	0x200005c8

08002f6c <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002f74:	4b08      	ldr	r3, [pc, #32]	; (8002f98 <BSP_LCD_SetBackColor+0x2c>)
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	4908      	ldr	r1, [pc, #32]	; (8002f9c <BSP_LCD_SetBackColor+0x30>)
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	4413      	add	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	440b      	add	r3, r1
 8002f84:	3304      	adds	r3, #4
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	601a      	str	r2, [r3, #0]
}
 8002f8a:	bf00      	nop
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	200005c4 	.word	0x200005c4
 8002f9c:	200005c8 	.word	0x200005c8

08002fa0 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8002fa8:	4b08      	ldr	r3, [pc, #32]	; (8002fcc <BSP_LCD_SetFont+0x2c>)
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	4908      	ldr	r1, [pc, #32]	; (8002fd0 <BSP_LCD_SetFont+0x30>)
 8002fae:	4613      	mov	r3, r2
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	4413      	add	r3, r2
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	440b      	add	r3, r1
 8002fb8:	3308      	adds	r3, #8
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	601a      	str	r2, [r3, #0]
}
 8002fbe:	bf00      	nop
 8002fc0:	370c      	adds	r7, #12
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	200005c4 	.word	0x200005c4
 8002fd0:	200005c8 	.word	0x200005c8

08002fd4 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af02      	add	r7, sp, #8
 8002fda:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002fdc:	4b0f      	ldr	r3, [pc, #60]	; (800301c <BSP_LCD_Clear+0x48>)
 8002fde:	681c      	ldr	r4, [r3, #0]
 8002fe0:	4b0e      	ldr	r3, [pc, #56]	; (800301c <BSP_LCD_Clear+0x48>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a0e      	ldr	r2, [pc, #56]	; (8003020 <BSP_LCD_Clear+0x4c>)
 8002fe6:	2134      	movs	r1, #52	; 0x34
 8002fe8:	fb01 f303 	mul.w	r3, r1, r3
 8002fec:	4413      	add	r3, r2
 8002fee:	335c      	adds	r3, #92	; 0x5c
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	461e      	mov	r6, r3
 8002ff4:	f7ff ff16 	bl	8002e24 <BSP_LCD_GetXSize>
 8002ff8:	4605      	mov	r5, r0
 8002ffa:	f7ff ff1f 	bl	8002e3c <BSP_LCD_GetYSize>
 8002ffe:	4602      	mov	r2, r0
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	9301      	str	r3, [sp, #4]
 8003004:	2300      	movs	r3, #0
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	4613      	mov	r3, r2
 800300a:	462a      	mov	r2, r5
 800300c:	4631      	mov	r1, r6
 800300e:	4620      	mov	r0, r4
 8003010:	f000 fc42 	bl	8003898 <FillBuffer>
}
 8003014:	bf00      	nop
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800301c:	200005c4 	.word	0x200005c4
 8003020:	200004ac 	.word	0x200004ac

08003024 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8003024:	b590      	push	{r4, r7, lr}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	4603      	mov	r3, r0
 800302c:	80fb      	strh	r3, [r7, #6]
 800302e:	460b      	mov	r3, r1
 8003030:	80bb      	strh	r3, [r7, #4]
 8003032:	4613      	mov	r3, r2
 8003034:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003036:	4b1b      	ldr	r3, [pc, #108]	; (80030a4 <BSP_LCD_DisplayChar+0x80>)
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	491b      	ldr	r1, [pc, #108]	; (80030a8 <BSP_LCD_DisplayChar+0x84>)
 800303c:	4613      	mov	r3, r2
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	4413      	add	r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	3308      	adds	r3, #8
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	6819      	ldr	r1, [r3, #0]
 800304c:	78fb      	ldrb	r3, [r7, #3]
 800304e:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003052:	4b14      	ldr	r3, [pc, #80]	; (80030a4 <BSP_LCD_DisplayChar+0x80>)
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	4c14      	ldr	r4, [pc, #80]	; (80030a8 <BSP_LCD_DisplayChar+0x84>)
 8003058:	4613      	mov	r3, r2
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	4413      	add	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	4423      	add	r3, r4
 8003062:	3308      	adds	r3, #8
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003068:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800306c:	4b0d      	ldr	r3, [pc, #52]	; (80030a4 <BSP_LCD_DisplayChar+0x80>)
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	4c0d      	ldr	r4, [pc, #52]	; (80030a8 <BSP_LCD_DisplayChar+0x84>)
 8003072:	4613      	mov	r3, r2
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	4413      	add	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	4423      	add	r3, r4
 800307c:	3308      	adds	r3, #8
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	889b      	ldrh	r3, [r3, #4]
 8003082:	3307      	adds	r3, #7
 8003084:	2b00      	cmp	r3, #0
 8003086:	da00      	bge.n	800308a <BSP_LCD_DisplayChar+0x66>
 8003088:	3307      	adds	r3, #7
 800308a:	10db      	asrs	r3, r3, #3
 800308c:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003090:	18ca      	adds	r2, r1, r3
 8003092:	88b9      	ldrh	r1, [r7, #4]
 8003094:	88fb      	ldrh	r3, [r7, #6]
 8003096:	4618      	mov	r0, r3
 8003098:	f000 fb44 	bl	8003724 <DrawChar>
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd90      	pop	{r4, r7, pc}
 80030a4:	200005c4 	.word	0x200005c4
 80030a8:	200005c8 	.word	0x200005c8

080030ac <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 80030ac:	b5b0      	push	{r4, r5, r7, lr}
 80030ae:	b088      	sub	sp, #32
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60ba      	str	r2, [r7, #8]
 80030b4:	461a      	mov	r2, r3
 80030b6:	4603      	mov	r3, r0
 80030b8:	81fb      	strh	r3, [r7, #14]
 80030ba:	460b      	mov	r3, r1
 80030bc:	81bb      	strh	r3, [r7, #12]
 80030be:	4613      	mov	r3, r2
 80030c0:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80030c2:	2301      	movs	r3, #1
 80030c4:	83fb      	strh	r3, [r7, #30]
 80030c6:	2300      	movs	r3, #0
 80030c8:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 80030ca:	2300      	movs	r3, #0
 80030cc:	61bb      	str	r3, [r7, #24]
 80030ce:	2300      	movs	r3, #0
 80030d0:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80030d6:	e002      	b.n	80030de <BSP_LCD_DisplayStringAt+0x32>
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	3301      	adds	r3, #1
 80030dc:	61bb      	str	r3, [r7, #24]
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	1c5a      	adds	r2, r3, #1
 80030e2:	617a      	str	r2, [r7, #20]
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1f6      	bne.n	80030d8 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80030ea:	f7ff fe9b 	bl	8002e24 <BSP_LCD_GetXSize>
 80030ee:	4601      	mov	r1, r0
 80030f0:	4b4b      	ldr	r3, [pc, #300]	; (8003220 <BSP_LCD_DisplayStringAt+0x174>)
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	484b      	ldr	r0, [pc, #300]	; (8003224 <BSP_LCD_DisplayStringAt+0x178>)
 80030f6:	4613      	mov	r3, r2
 80030f8:	005b      	lsls	r3, r3, #1
 80030fa:	4413      	add	r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	4403      	add	r3, r0
 8003100:	3308      	adds	r3, #8
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	889b      	ldrh	r3, [r3, #4]
 8003106:	fbb1 f3f3 	udiv	r3, r1, r3
 800310a:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 800310c:	79fb      	ldrb	r3, [r7, #7]
 800310e:	2b03      	cmp	r3, #3
 8003110:	d01c      	beq.n	800314c <BSP_LCD_DisplayStringAt+0xa0>
 8003112:	2b03      	cmp	r3, #3
 8003114:	dc33      	bgt.n	800317e <BSP_LCD_DisplayStringAt+0xd2>
 8003116:	2b01      	cmp	r3, #1
 8003118:	d002      	beq.n	8003120 <BSP_LCD_DisplayStringAt+0x74>
 800311a:	2b02      	cmp	r3, #2
 800311c:	d019      	beq.n	8003152 <BSP_LCD_DisplayStringAt+0xa6>
 800311e:	e02e      	b.n	800317e <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	1ad1      	subs	r1, r2, r3
 8003126:	4b3e      	ldr	r3, [pc, #248]	; (8003220 <BSP_LCD_DisplayStringAt+0x174>)
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	483e      	ldr	r0, [pc, #248]	; (8003224 <BSP_LCD_DisplayStringAt+0x178>)
 800312c:	4613      	mov	r3, r2
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	4413      	add	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4403      	add	r3, r0
 8003136:	3308      	adds	r3, #8
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	889b      	ldrh	r3, [r3, #4]
 800313c:	fb01 f303 	mul.w	r3, r1, r3
 8003140:	085b      	lsrs	r3, r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	89fb      	ldrh	r3, [r7, #14]
 8003146:	4413      	add	r3, r2
 8003148:	83fb      	strh	r3, [r7, #30]
      break;
 800314a:	e01b      	b.n	8003184 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 800314c:	89fb      	ldrh	r3, [r7, #14]
 800314e:	83fb      	strh	r3, [r7, #30]
      break;
 8003150:	e018      	b.n	8003184 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	b299      	uxth	r1, r3
 800315a:	4b31      	ldr	r3, [pc, #196]	; (8003220 <BSP_LCD_DisplayStringAt+0x174>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	4831      	ldr	r0, [pc, #196]	; (8003224 <BSP_LCD_DisplayStringAt+0x178>)
 8003160:	4613      	mov	r3, r2
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	4413      	add	r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	4403      	add	r3, r0
 800316a:	3308      	adds	r3, #8
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	889b      	ldrh	r3, [r3, #4]
 8003170:	fb11 f303 	smulbb	r3, r1, r3
 8003174:	b29a      	uxth	r2, r3
 8003176:	89fb      	ldrh	r3, [r7, #14]
 8003178:	4413      	add	r3, r2
 800317a:	83fb      	strh	r3, [r7, #30]
      break;
 800317c:	e002      	b.n	8003184 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 800317e:	89fb      	ldrh	r3, [r7, #14]
 8003180:	83fb      	strh	r3, [r7, #30]
      break;
 8003182:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003184:	e01a      	b.n	80031bc <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	781a      	ldrb	r2, [r3, #0]
 800318a:	89b9      	ldrh	r1, [r7, #12]
 800318c:	8bfb      	ldrh	r3, [r7, #30]
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff ff48 	bl	8003024 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8003194:	4b22      	ldr	r3, [pc, #136]	; (8003220 <BSP_LCD_DisplayStringAt+0x174>)
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	4922      	ldr	r1, [pc, #136]	; (8003224 <BSP_LCD_DisplayStringAt+0x178>)
 800319a:	4613      	mov	r3, r2
 800319c:	005b      	lsls	r3, r3, #1
 800319e:	4413      	add	r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	3308      	adds	r3, #8
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	889a      	ldrh	r2, [r3, #4]
 80031aa:	8bfb      	ldrh	r3, [r7, #30]
 80031ac:	4413      	add	r3, r2
 80031ae:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	3301      	adds	r3, #1
 80031b4:	60bb      	str	r3, [r7, #8]
    i++;
 80031b6:	8bbb      	ldrh	r3, [r7, #28]
 80031b8:	3301      	adds	r3, #1
 80031ba:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	bf14      	ite	ne
 80031c4:	2301      	movne	r3, #1
 80031c6:	2300      	moveq	r3, #0
 80031c8:	b2dc      	uxtb	r4, r3
 80031ca:	f7ff fe2b 	bl	8002e24 <BSP_LCD_GetXSize>
 80031ce:	8bb9      	ldrh	r1, [r7, #28]
 80031d0:	4b13      	ldr	r3, [pc, #76]	; (8003220 <BSP_LCD_DisplayStringAt+0x174>)
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	4d13      	ldr	r5, [pc, #76]	; (8003224 <BSP_LCD_DisplayStringAt+0x178>)
 80031d6:	4613      	mov	r3, r2
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	4413      	add	r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	442b      	add	r3, r5
 80031e0:	3308      	adds	r3, #8
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	889b      	ldrh	r3, [r3, #4]
 80031e6:	fb01 f303 	mul.w	r3, r1, r3
 80031ea:	1ac3      	subs	r3, r0, r3
 80031ec:	b299      	uxth	r1, r3
 80031ee:	4b0c      	ldr	r3, [pc, #48]	; (8003220 <BSP_LCD_DisplayStringAt+0x174>)
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	480c      	ldr	r0, [pc, #48]	; (8003224 <BSP_LCD_DisplayStringAt+0x178>)
 80031f4:	4613      	mov	r3, r2
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	4413      	add	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	4403      	add	r3, r0
 80031fe:	3308      	adds	r3, #8
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	889b      	ldrh	r3, [r3, #4]
 8003204:	4299      	cmp	r1, r3
 8003206:	bf2c      	ite	cs
 8003208:	2301      	movcs	r3, #1
 800320a:	2300      	movcc	r3, #0
 800320c:	b2db      	uxtb	r3, r3
 800320e:	4023      	ands	r3, r4
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1b7      	bne.n	8003186 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 8003216:	bf00      	nop
 8003218:	bf00      	nop
 800321a:	3720      	adds	r7, #32
 800321c:	46bd      	mov	sp, r7
 800321e:	bdb0      	pop	{r4, r5, r7, pc}
 8003220:	200005c4 	.word	0x200005c4
 8003224:	200005c8 	.word	0x200005c8

08003228 <BSP_LCD_DrawLine>:
  * @param  Y1: the point 1 Y position
  * @param  X2: the point 2 X position
  * @param  Y2: the point 2 Y position
  */
void BSP_LCD_DrawLine(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8003228:	b590      	push	{r4, r7, lr}
 800322a:	b08b      	sub	sp, #44	; 0x2c
 800322c:	af00      	add	r7, sp, #0
 800322e:	4604      	mov	r4, r0
 8003230:	4608      	mov	r0, r1
 8003232:	4611      	mov	r1, r2
 8003234:	461a      	mov	r2, r3
 8003236:	4623      	mov	r3, r4
 8003238:	80fb      	strh	r3, [r7, #6]
 800323a:	4603      	mov	r3, r0
 800323c:	80bb      	strh	r3, [r7, #4]
 800323e:	460b      	mov	r3, r1
 8003240:	807b      	strh	r3, [r7, #2]
 8003242:	4613      	mov	r3, r2
 8003244:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8003246:	2300      	movs	r3, #0
 8003248:	823b      	strh	r3, [r7, #16]
 800324a:	2300      	movs	r3, #0
 800324c:	81fb      	strh	r3, [r7, #14]
 800324e:	2300      	movs	r3, #0
 8003250:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003252:	2300      	movs	r3, #0
 8003254:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003256:	2300      	movs	r3, #0
 8003258:	847b      	strh	r3, [r7, #34]	; 0x22
 800325a:	2300      	movs	r3, #0
 800325c:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 800325e:	2300      	movs	r3, #0
 8003260:	83fb      	strh	r3, [r7, #30]
 8003262:	2300      	movs	r3, #0
 8003264:	83bb      	strh	r3, [r7, #28]
 8003266:	2300      	movs	r3, #0
 8003268:	837b      	strh	r3, [r7, #26]
 800326a:	2300      	movs	r3, #0
 800326c:	833b      	strh	r3, [r7, #24]
 800326e:	2300      	movs	r3, #0
 8003270:	82fb      	strh	r3, [r7, #22]
 8003272:	2300      	movs	r3, #0
 8003274:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8003276:	2300      	movs	r3, #0
 8003278:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 800327a:	887a      	ldrh	r2, [r7, #2]
 800327c:	88fb      	ldrh	r3, [r7, #6]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b00      	cmp	r3, #0
 8003282:	bfb8      	it	lt
 8003284:	425b      	neglt	r3, r3
 8003286:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8003288:	883a      	ldrh	r2, [r7, #0]
 800328a:	88bb      	ldrh	r3, [r7, #4]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	bfb8      	it	lt
 8003292:	425b      	neglt	r3, r3
 8003294:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 8003296:	88fb      	ldrh	r3, [r7, #6]
 8003298:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = Y1;                       /* Start y off at the first pixel */
 800329a:	88bb      	ldrh	r3, [r7, #4]
 800329c:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 800329e:	887a      	ldrh	r2, [r7, #2]
 80032a0:	88fb      	ldrh	r3, [r7, #6]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d304      	bcc.n	80032b0 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 80032a6:	2301      	movs	r3, #1
 80032a8:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 80032aa:	2301      	movs	r3, #1
 80032ac:	843b      	strh	r3, [r7, #32]
 80032ae:	e005      	b.n	80032bc <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 80032b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032b4:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 80032b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032ba:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 80032bc:	883a      	ldrh	r2, [r7, #0]
 80032be:	88bb      	ldrh	r3, [r7, #4]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d304      	bcc.n	80032ce <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 80032c4:	2301      	movs	r3, #1
 80032c6:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 80032c8:	2301      	movs	r3, #1
 80032ca:	83bb      	strh	r3, [r7, #28]
 80032cc:	e005      	b.n	80032da <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 80032ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032d2:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 80032d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032d8:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 80032da:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80032de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	db10      	blt.n	8003308 <BSP_LCD_DrawLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 80032e6:	2300      	movs	r3, #0
 80032e8:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 80032ea:	2300      	movs	r3, #0
 80032ec:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 80032ee:	8a3b      	ldrh	r3, [r7, #16]
 80032f0:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 80032f2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80032f6:	0fda      	lsrs	r2, r3, #31
 80032f8:	4413      	add	r3, r2
 80032fa:	105b      	asrs	r3, r3, #1
 80032fc:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 80032fe:	89fb      	ldrh	r3, [r7, #14]
 8003300:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 8003302:	8a3b      	ldrh	r3, [r7, #16]
 8003304:	82bb      	strh	r3, [r7, #20]
 8003306:	e00f      	b.n	8003328 <BSP_LCD_DrawLine+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8003308:	2300      	movs	r3, #0
 800330a:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 800330c:	2300      	movs	r3, #0
 800330e:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8003310:	89fb      	ldrh	r3, [r7, #14]
 8003312:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8003314:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003318:	0fda      	lsrs	r2, r3, #31
 800331a:	4413      	add	r3, r2
 800331c:	105b      	asrs	r3, r3, #1
 800331e:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 8003320:	8a3b      	ldrh	r3, [r7, #16]
 8003322:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 8003324:	89fb      	ldrh	r3, [r7, #14]
 8003326:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8003328:	2300      	movs	r3, #0
 800332a:	827b      	strh	r3, [r7, #18]
 800332c:	e037      	b.n	800339e <BSP_LCD_DrawLine+0x176>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 800332e:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8003330:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8003332:	4b20      	ldr	r3, [pc, #128]	; (80033b4 <BSP_LCD_DrawLine+0x18c>)
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	4c20      	ldr	r4, [pc, #128]	; (80033b8 <BSP_LCD_DrawLine+0x190>)
 8003338:	4613      	mov	r3, r2
 800333a:	005b      	lsls	r3, r3, #1
 800333c:	4413      	add	r3, r2
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	4423      	add	r3, r4
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	461a      	mov	r2, r3
 8003346:	f000 f9a1 	bl	800368c <BSP_LCD_DrawPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 800334a:	8b3a      	ldrh	r2, [r7, #24]
 800334c:	8afb      	ldrh	r3, [r7, #22]
 800334e:	4413      	add	r3, r2
 8003350:	b29b      	uxth	r3, r3
 8003352:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8003354:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003358:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800335c:	429a      	cmp	r2, r3
 800335e:	db0e      	blt.n	800337e <BSP_LCD_DrawLine+0x156>
    {
      num -= den;                             /* Calculate the new numerator value */
 8003360:	8b3a      	ldrh	r2, [r7, #24]
 8003362:	8b7b      	ldrh	r3, [r7, #26]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	b29b      	uxth	r3, r3
 8003368:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 800336a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800336c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800336e:	4413      	add	r3, r2
 8003370:	b29b      	uxth	r3, r3
 8003372:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 8003374:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003376:	8bfb      	ldrh	r3, [r7, #30]
 8003378:	4413      	add	r3, r2
 800337a:	b29b      	uxth	r3, r3
 800337c:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 800337e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003380:	8c3b      	ldrh	r3, [r7, #32]
 8003382:	4413      	add	r3, r2
 8003384:	b29b      	uxth	r3, r3
 8003386:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8003388:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800338a:	8bbb      	ldrh	r3, [r7, #28]
 800338c:	4413      	add	r3, r2
 800338e:	b29b      	uxth	r3, r3
 8003390:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8003392:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003396:	b29b      	uxth	r3, r3
 8003398:	3301      	adds	r3, #1
 800339a:	b29b      	uxth	r3, r3
 800339c:	827b      	strh	r3, [r7, #18]
 800339e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80033a2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	ddc1      	ble.n	800332e <BSP_LCD_DrawLine+0x106>
  }
}
 80033aa:	bf00      	nop
 80033ac:	bf00      	nop
 80033ae:	372c      	adds	r7, #44	; 0x2c
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd90      	pop	{r4, r7, pc}
 80033b4:	200005c4 	.word	0x200005c4
 80033b8:	200005c8 	.word	0x200005c8

080033bc <BSP_LCD_FillRect>:
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80033bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033c0:	b086      	sub	sp, #24
 80033c2:	af02      	add	r7, sp, #8
 80033c4:	4604      	mov	r4, r0
 80033c6:	4608      	mov	r0, r1
 80033c8:	4611      	mov	r1, r2
 80033ca:	461a      	mov	r2, r3
 80033cc:	4623      	mov	r3, r4
 80033ce:	80fb      	strh	r3, [r7, #6]
 80033d0:	4603      	mov	r3, r0
 80033d2:	80bb      	strh	r3, [r7, #4]
 80033d4:	460b      	mov	r3, r1
 80033d6:	807b      	strh	r3, [r7, #2]
 80033d8:	4613      	mov	r3, r2
 80033da:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 80033dc:	2300      	movs	r3, #0
 80033de:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 80033e0:	4b33      	ldr	r3, [pc, #204]	; (80034b0 <BSP_LCD_FillRect+0xf4>)
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	4933      	ldr	r1, [pc, #204]	; (80034b4 <BSP_LCD_FillRect+0xf8>)
 80033e6:	4613      	mov	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	440b      	add	r3, r1
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff fda2 	bl	8002f3c <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */

  if (flippedLcd)
 80033f8:	4b2f      	ldr	r3, [pc, #188]	; (80034b8 <BSP_LCD_FillRect+0xfc>)
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d022      	beq.n	8003446 <BSP_LCD_FillRect+0x8a>
  {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (-BSP_LCD_GetXSize()*(Ypos+Height) - (Xpos+Width) +BSP_LCD_GetXSize()*BSP_LCD_GetYSize()); //Rotate by 180
 8003400:	4b2b      	ldr	r3, [pc, #172]	; (80034b0 <BSP_LCD_FillRect+0xf4>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a2d      	ldr	r2, [pc, #180]	; (80034bc <BSP_LCD_FillRect+0x100>)
 8003406:	2134      	movs	r1, #52	; 0x34
 8003408:	fb01 f303 	mul.w	r3, r1, r3
 800340c:	4413      	add	r3, r2
 800340e:	335c      	adds	r3, #92	; 0x5c
 8003410:	681c      	ldr	r4, [r3, #0]
 8003412:	f7ff fd07 	bl	8002e24 <BSP_LCD_GetXSize>
 8003416:	4603      	mov	r3, r0
 8003418:	425b      	negs	r3, r3
 800341a:	88b9      	ldrh	r1, [r7, #4]
 800341c:	883a      	ldrh	r2, [r7, #0]
 800341e:	440a      	add	r2, r1
 8003420:	fb02 f503 	mul.w	r5, r2, r3
 8003424:	f7ff fcfe 	bl	8002e24 <BSP_LCD_GetXSize>
 8003428:	4606      	mov	r6, r0
 800342a:	f7ff fd07 	bl	8002e3c <BSP_LCD_GetYSize>
 800342e:	4603      	mov	r3, r0
 8003430:	fb06 f303 	mul.w	r3, r6, r3
 8003434:	442b      	add	r3, r5
 8003436:	88f9      	ldrh	r1, [r7, #6]
 8003438:	887a      	ldrh	r2, [r7, #2]
 800343a:	440a      	add	r2, r1
 800343c:	1a9b      	subs	r3, r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	4423      	add	r3, r4
 8003442:	60fb      	str	r3, [r7, #12]
 8003444:	e013      	b.n	800346e <BSP_LCD_FillRect+0xb2>
   }
  else {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003446:	4b1a      	ldr	r3, [pc, #104]	; (80034b0 <BSP_LCD_FillRect+0xf4>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a1c      	ldr	r2, [pc, #112]	; (80034bc <BSP_LCD_FillRect+0x100>)
 800344c:	2134      	movs	r1, #52	; 0x34
 800344e:	fb01 f303 	mul.w	r3, r1, r3
 8003452:	4413      	add	r3, r2
 8003454:	335c      	adds	r3, #92	; 0x5c
 8003456:	681c      	ldr	r4, [r3, #0]
 8003458:	f7ff fce4 	bl	8002e24 <BSP_LCD_GetXSize>
 800345c:	4602      	mov	r2, r0
 800345e:	88bb      	ldrh	r3, [r7, #4]
 8003460:	fb03 f202 	mul.w	r2, r3, r2
 8003464:	88fb      	ldrh	r3, [r7, #6]
 8003466:	4413      	add	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4423      	add	r3, r4
 800346c:	60fb      	str	r3, [r7, #12]
  }

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 800346e:	4b10      	ldr	r3, [pc, #64]	; (80034b0 <BSP_LCD_FillRect+0xf4>)
 8003470:	681c      	ldr	r4, [r3, #0]
 8003472:	68fd      	ldr	r5, [r7, #12]
 8003474:	887e      	ldrh	r6, [r7, #2]
 8003476:	f8b7 8000 	ldrh.w	r8, [r7]
 800347a:	f7ff fcd3 	bl	8002e24 <BSP_LCD_GetXSize>
 800347e:	4602      	mov	r2, r0
 8003480:	887b      	ldrh	r3, [r7, #2]
 8003482:	1ad1      	subs	r1, r2, r3
 8003484:	4b0a      	ldr	r3, [pc, #40]	; (80034b0 <BSP_LCD_FillRect+0xf4>)
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	480a      	ldr	r0, [pc, #40]	; (80034b4 <BSP_LCD_FillRect+0xf8>)
 800348a:	4613      	mov	r3, r2
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	4413      	add	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4403      	add	r3, r0
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	9301      	str	r3, [sp, #4]
 8003498:	9100      	str	r1, [sp, #0]
 800349a:	4643      	mov	r3, r8
 800349c:	4632      	mov	r2, r6
 800349e:	4629      	mov	r1, r5
 80034a0:	4620      	mov	r0, r4
 80034a2:	f000 f9f9 	bl	8003898 <FillBuffer>
}
 80034a6:	bf00      	nop
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80034b0:	200005c4 	.word	0x200005c4
 80034b4:	200005c8 	.word	0x200005c8
 80034b8:	200005e4 	.word	0x200005e4
 80034bc:	200004ac 	.word	0x200004ac

080034c0 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 80034c4:	4b05      	ldr	r3, [pc, #20]	; (80034dc <BSP_LCD_DisplayOn+0x1c>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 80034ce:	4b03      	ldr	r3, [pc, #12]	; (80034dc <BSP_LCD_DisplayOn+0x1c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	4798      	blx	r3
  }
}
 80034d6:	bf00      	nop
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	200005e0 	.word	0x200005e0

080034e0 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08e      	sub	sp, #56	; 0x38
 80034e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80034e6:	2300      	movs	r3, #0
 80034e8:	623b      	str	r3, [r7, #32]
 80034ea:	4b61      	ldr	r3, [pc, #388]	; (8003670 <BSP_LCD_MspInit+0x190>)
 80034ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ee:	4a60      	ldr	r2, [pc, #384]	; (8003670 <BSP_LCD_MspInit+0x190>)
 80034f0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80034f4:	6453      	str	r3, [r2, #68]	; 0x44
 80034f6:	4b5e      	ldr	r3, [pc, #376]	; (8003670 <BSP_LCD_MspInit+0x190>)
 80034f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80034fe:	623b      	str	r3, [r7, #32]
 8003500:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8003502:	2300      	movs	r3, #0
 8003504:	61fb      	str	r3, [r7, #28]
 8003506:	4b5a      	ldr	r3, [pc, #360]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350a:	4a59      	ldr	r2, [pc, #356]	; (8003670 <BSP_LCD_MspInit+0x190>)
 800350c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003510:	6313      	str	r3, [r2, #48]	; 0x30
 8003512:	4b57      	ldr	r3, [pc, #348]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003516:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800351a:	61fb      	str	r3, [r7, #28]
 800351c:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800351e:	2300      	movs	r3, #0
 8003520:	61bb      	str	r3, [r7, #24]
 8003522:	4b53      	ldr	r3, [pc, #332]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003526:	4a52      	ldr	r2, [pc, #328]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	6313      	str	r3, [r2, #48]	; 0x30
 800352e:	4b50      	ldr	r3, [pc, #320]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	61bb      	str	r3, [r7, #24]
 8003538:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]
 800353e:	4b4c      	ldr	r3, [pc, #304]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003542:	4a4b      	ldr	r2, [pc, #300]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003544:	f043 0302 	orr.w	r3, r3, #2
 8003548:	6313      	str	r3, [r2, #48]	; 0x30
 800354a:	4b49      	ldr	r3, [pc, #292]	; (8003670 <BSP_LCD_MspInit+0x190>)
 800354c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	617b      	str	r3, [r7, #20]
 8003554:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003556:	2300      	movs	r3, #0
 8003558:	613b      	str	r3, [r7, #16]
 800355a:	4b45      	ldr	r3, [pc, #276]	; (8003670 <BSP_LCD_MspInit+0x190>)
 800355c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355e:	4a44      	ldr	r2, [pc, #272]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003560:	f043 0304 	orr.w	r3, r3, #4
 8003564:	6313      	str	r3, [r2, #48]	; 0x30
 8003566:	4b42      	ldr	r3, [pc, #264]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356a:	f003 0304 	and.w	r3, r3, #4
 800356e:	613b      	str	r3, [r7, #16]
 8003570:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003572:	2300      	movs	r3, #0
 8003574:	60fb      	str	r3, [r7, #12]
 8003576:	4b3e      	ldr	r3, [pc, #248]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357a:	4a3d      	ldr	r2, [pc, #244]	; (8003670 <BSP_LCD_MspInit+0x190>)
 800357c:	f043 0308 	orr.w	r3, r3, #8
 8003580:	6313      	str	r3, [r2, #48]	; 0x30
 8003582:	4b3b      	ldr	r3, [pc, #236]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	60fb      	str	r3, [r7, #12]
 800358c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800358e:	2300      	movs	r3, #0
 8003590:	60bb      	str	r3, [r7, #8]
 8003592:	4b37      	ldr	r3, [pc, #220]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003596:	4a36      	ldr	r2, [pc, #216]	; (8003670 <BSP_LCD_MspInit+0x190>)
 8003598:	f043 0320 	orr.w	r3, r3, #32
 800359c:	6313      	str	r3, [r2, #48]	; 0x30
 800359e:	4b34      	ldr	r3, [pc, #208]	; (8003670 <BSP_LCD_MspInit+0x190>)
 80035a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a2:	f003 0320 	and.w	r3, r3, #32
 80035a6:	60bb      	str	r3, [r7, #8]
 80035a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80035aa:	2300      	movs	r3, #0
 80035ac:	607b      	str	r3, [r7, #4]
 80035ae:	4b30      	ldr	r3, [pc, #192]	; (8003670 <BSP_LCD_MspInit+0x190>)
 80035b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b2:	4a2f      	ldr	r2, [pc, #188]	; (8003670 <BSP_LCD_MspInit+0x190>)
 80035b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035b8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ba:	4b2d      	ldr	r3, [pc, #180]	; (8003670 <BSP_LCD_MspInit+0x190>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035c2:	607b      	str	r3, [r7, #4]
 80035c4:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80035c6:	f641 0358 	movw	r3, #6232	; 0x1858
 80035ca:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80035cc:	2302      	movs	r3, #2
 80035ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80035d0:	2300      	movs	r3, #0
 80035d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80035d4:	2302      	movs	r3, #2
 80035d6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80035d8:	230e      	movs	r3, #14
 80035da:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80035dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035e0:	4619      	mov	r1, r3
 80035e2:	4824      	ldr	r0, [pc, #144]	; (8003674 <BSP_LCD_MspInit+0x194>)
 80035e4:	f001 fa62 	bl	8004aac <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80035e8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80035ec:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80035ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035f2:	4619      	mov	r1, r3
 80035f4:	4820      	ldr	r0, [pc, #128]	; (8003678 <BSP_LCD_MspInit+0x198>)
 80035f6:	f001 fa59 	bl	8004aac <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80035fa:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80035fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003600:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003604:	4619      	mov	r1, r3
 8003606:	481d      	ldr	r0, [pc, #116]	; (800367c <BSP_LCD_MspInit+0x19c>)
 8003608:	f001 fa50 	bl	8004aac <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 800360c:	2348      	movs	r3, #72	; 0x48
 800360e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003610:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003614:	4619      	mov	r1, r3
 8003616:	481a      	ldr	r0, [pc, #104]	; (8003680 <BSP_LCD_MspInit+0x1a0>)
 8003618:	f001 fa48 	bl	8004aac <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 800361c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003620:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8003622:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003626:	4619      	mov	r1, r3
 8003628:	4816      	ldr	r0, [pc, #88]	; (8003684 <BSP_LCD_MspInit+0x1a4>)
 800362a:	f001 fa3f 	bl	8004aac <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800362e:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8003632:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003634:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003638:	4619      	mov	r1, r3
 800363a:	4813      	ldr	r0, [pc, #76]	; (8003688 <BSP_LCD_MspInit+0x1a8>)
 800363c:	f001 fa36 	bl	8004aac <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003640:	2303      	movs	r3, #3
 8003642:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8003644:	2309      	movs	r3, #9
 8003646:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003648:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800364c:	4619      	mov	r1, r3
 800364e:	480a      	ldr	r0, [pc, #40]	; (8003678 <BSP_LCD_MspInit+0x198>)
 8003650:	f001 fa2c 	bl	8004aac <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8003654:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003658:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800365a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800365e:	4619      	mov	r1, r3
 8003660:	4809      	ldr	r0, [pc, #36]	; (8003688 <BSP_LCD_MspInit+0x1a8>)
 8003662:	f001 fa23 	bl	8004aac <HAL_GPIO_Init>
}
 8003666:	bf00      	nop
 8003668:	3738      	adds	r7, #56	; 0x38
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	40023800 	.word	0x40023800
 8003674:	40020000 	.word	0x40020000
 8003678:	40020400 	.word	0x40020400
 800367c:	40020800 	.word	0x40020800
 8003680:	40020c00 	.word	0x40020c00
 8003684:	40021400 	.word	0x40021400
 8003688:	40021800 	.word	0x40021800

0800368c <BSP_LCD_DrawPixel>:
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800368c:	b5b0      	push	{r4, r5, r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	4603      	mov	r3, r0
 8003694:	603a      	str	r2, [r7, #0]
 8003696:	80fb      	strh	r3, [r7, #6]
 8003698:	460b      	mov	r3, r1
 800369a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if (flippedLcd){
 800369c:	4b1e      	ldr	r3, [pc, #120]	; (8003718 <BSP_LCD_DrawPixel+0x8c>)
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d01f      	beq.n	80036e4 <BSP_LCD_DrawPixel+0x58>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + 4 * (BSP_LCD_GetXSize()*BSP_LCD_GetYSize() - Xpos - BSP_LCD_GetXSize() * Ypos)) = RGB_Code; //Rotate all Pixels by 180
 80036a4:	4b1d      	ldr	r3, [pc, #116]	; (800371c <BSP_LCD_DrawPixel+0x90>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a1d      	ldr	r2, [pc, #116]	; (8003720 <BSP_LCD_DrawPixel+0x94>)
 80036aa:	2134      	movs	r1, #52	; 0x34
 80036ac:	fb01 f303 	mul.w	r3, r1, r3
 80036b0:	4413      	add	r3, r2
 80036b2:	335c      	adds	r3, #92	; 0x5c
 80036b4:	681c      	ldr	r4, [r3, #0]
 80036b6:	f7ff fbb5 	bl	8002e24 <BSP_LCD_GetXSize>
 80036ba:	4605      	mov	r5, r0
 80036bc:	f7ff fbbe 	bl	8002e3c <BSP_LCD_GetYSize>
 80036c0:	4603      	mov	r3, r0
 80036c2:	fb03 f205 	mul.w	r2, r3, r5
 80036c6:	88fb      	ldrh	r3, [r7, #6]
 80036c8:	1ad5      	subs	r5, r2, r3
 80036ca:	f7ff fbab 	bl	8002e24 <BSP_LCD_GetXSize>
 80036ce:	4602      	mov	r2, r0
 80036d0:	88bb      	ldrh	r3, [r7, #4]
 80036d2:	fb02 f303 	mul.w	r3, r2, r3
 80036d6:	1aeb      	subs	r3, r5, r3
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	4423      	add	r3, r4
 80036dc:	461a      	mov	r2, r3
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	6013      	str	r3, [r2, #0]
  }
  else {
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80036e2:	e015      	b.n	8003710 <BSP_LCD_DrawPixel+0x84>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80036e4:	4b0d      	ldr	r3, [pc, #52]	; (800371c <BSP_LCD_DrawPixel+0x90>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a0d      	ldr	r2, [pc, #52]	; (8003720 <BSP_LCD_DrawPixel+0x94>)
 80036ea:	2134      	movs	r1, #52	; 0x34
 80036ec:	fb01 f303 	mul.w	r3, r1, r3
 80036f0:	4413      	add	r3, r2
 80036f2:	335c      	adds	r3, #92	; 0x5c
 80036f4:	681c      	ldr	r4, [r3, #0]
 80036f6:	88bd      	ldrh	r5, [r7, #4]
 80036f8:	f7ff fb94 	bl	8002e24 <BSP_LCD_GetXSize>
 80036fc:	4603      	mov	r3, r0
 80036fe:	fb03 f205 	mul.w	r2, r3, r5
 8003702:	88fb      	ldrh	r3, [r7, #6]
 8003704:	4413      	add	r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	4423      	add	r3, r4
 800370a:	461a      	mov	r2, r3
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	6013      	str	r3, [r2, #0]
}
 8003710:	bf00      	nop
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bdb0      	pop	{r4, r5, r7, pc}
 8003718:	200005e4 	.word	0x200005e4
 800371c:	200005c4 	.word	0x200005c4
 8003720:	200004ac 	.word	0x200004ac

08003724 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b088      	sub	sp, #32
 8003728:	af00      	add	r7, sp, #0
 800372a:	4603      	mov	r3, r0
 800372c:	603a      	str	r2, [r7, #0]
 800372e:	80fb      	strh	r3, [r7, #6]
 8003730:	460b      	mov	r3, r1
 8003732:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	61fb      	str	r3, [r7, #28]
 8003738:	2300      	movs	r3, #0
 800373a:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 800373c:	2300      	movs	r3, #0
 800373e:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8003740:	4b53      	ldr	r3, [pc, #332]	; (8003890 <DrawChar+0x16c>)
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	4953      	ldr	r1, [pc, #332]	; (8003894 <DrawChar+0x170>)
 8003746:	4613      	mov	r3, r2
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	4413      	add	r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	3308      	adds	r3, #8
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	88db      	ldrh	r3, [r3, #6]
 8003756:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003758:	4b4d      	ldr	r3, [pc, #308]	; (8003890 <DrawChar+0x16c>)
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	494d      	ldr	r1, [pc, #308]	; (8003894 <DrawChar+0x170>)
 800375e:	4613      	mov	r3, r2
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	4413      	add	r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	3308      	adds	r3, #8
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	889b      	ldrh	r3, [r3, #4]
 800376e:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8003770:	8a3b      	ldrh	r3, [r7, #16]
 8003772:	3307      	adds	r3, #7
 8003774:	2b00      	cmp	r3, #0
 8003776:	da00      	bge.n	800377a <DrawChar+0x56>
 8003778:	3307      	adds	r3, #7
 800377a:	10db      	asrs	r3, r3, #3
 800377c:	b2db      	uxtb	r3, r3
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	b2da      	uxtb	r2, r3
 8003782:	8a3b      	ldrh	r3, [r7, #16]
 8003784:	b2db      	uxtb	r3, r3
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 800378a:	2300      	movs	r3, #0
 800378c:	61fb      	str	r3, [r7, #28]
 800378e:	e076      	b.n	800387e <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003790:	8a3b      	ldrh	r3, [r7, #16]
 8003792:	3307      	adds	r3, #7
 8003794:	2b00      	cmp	r3, #0
 8003796:	da00      	bge.n	800379a <DrawChar+0x76>
 8003798:	3307      	adds	r3, #7
 800379a:	10db      	asrs	r3, r3, #3
 800379c:	461a      	mov	r2, r3
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	fb02 f303 	mul.w	r3, r2, r3
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	4413      	add	r3, r2
 80037a8:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80037aa:	8a3b      	ldrh	r3, [r7, #16]
 80037ac:	3307      	adds	r3, #7
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	da00      	bge.n	80037b4 <DrawChar+0x90>
 80037b2:	3307      	adds	r3, #7
 80037b4:	10db      	asrs	r3, r3, #3
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d002      	beq.n	80037c0 <DrawChar+0x9c>
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d004      	beq.n	80037c8 <DrawChar+0xa4>
 80037be:	e00c      	b.n	80037da <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	617b      	str	r3, [r7, #20]
      break;
 80037c6:	e016      	b.n	80037f6 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	021b      	lsls	r3, r3, #8
 80037ce:	68ba      	ldr	r2, [r7, #8]
 80037d0:	3201      	adds	r2, #1
 80037d2:	7812      	ldrb	r2, [r2, #0]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	617b      	str	r3, [r7, #20]
      break;
 80037d8:	e00d      	b.n	80037f6 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	041a      	lsls	r2, r3, #16
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	3301      	adds	r3, #1
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	021b      	lsls	r3, r3, #8
 80037e8:	4313      	orrs	r3, r2
 80037ea:	68ba      	ldr	r2, [r7, #8]
 80037ec:	3202      	adds	r2, #2
 80037ee:	7812      	ldrb	r2, [r2, #0]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	617b      	str	r3, [r7, #20]
      break;
 80037f4:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80037f6:	2300      	movs	r3, #0
 80037f8:	61bb      	str	r3, [r7, #24]
 80037fa:	e036      	b.n	800386a <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 80037fc:	8a3a      	ldrh	r2, [r7, #16]
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	1ad2      	subs	r2, r2, r3
 8003802:	7bfb      	ldrb	r3, [r7, #15]
 8003804:	4413      	add	r3, r2
 8003806:	3b01      	subs	r3, #1
 8003808:	2201      	movs	r2, #1
 800380a:	fa02 f303 	lsl.w	r3, r2, r3
 800380e:	461a      	mov	r2, r3
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	4013      	ands	r3, r2
 8003814:	2b00      	cmp	r3, #0
 8003816:	d012      	beq.n	800383e <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	b29a      	uxth	r2, r3
 800381c:	88fb      	ldrh	r3, [r7, #6]
 800381e:	4413      	add	r3, r2
 8003820:	b298      	uxth	r0, r3
 8003822:	4b1b      	ldr	r3, [pc, #108]	; (8003890 <DrawChar+0x16c>)
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	491b      	ldr	r1, [pc, #108]	; (8003894 <DrawChar+0x170>)
 8003828:	4613      	mov	r3, r2
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	4413      	add	r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	440b      	add	r3, r1
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	88bb      	ldrh	r3, [r7, #4]
 8003836:	4619      	mov	r1, r3
 8003838:	f7ff ff28 	bl	800368c <BSP_LCD_DrawPixel>
 800383c:	e012      	b.n	8003864 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	b29a      	uxth	r2, r3
 8003842:	88fb      	ldrh	r3, [r7, #6]
 8003844:	4413      	add	r3, r2
 8003846:	b298      	uxth	r0, r3
 8003848:	4b11      	ldr	r3, [pc, #68]	; (8003890 <DrawChar+0x16c>)
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	4911      	ldr	r1, [pc, #68]	; (8003894 <DrawChar+0x170>)
 800384e:	4613      	mov	r3, r2
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	4413      	add	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	440b      	add	r3, r1
 8003858:	3304      	adds	r3, #4
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	88bb      	ldrh	r3, [r7, #4]
 800385e:	4619      	mov	r1, r3
 8003860:	f7ff ff14 	bl	800368c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	3301      	adds	r3, #1
 8003868:	61bb      	str	r3, [r7, #24]
 800386a:	8a3b      	ldrh	r3, [r7, #16]
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	429a      	cmp	r2, r3
 8003870:	d3c4      	bcc.n	80037fc <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8003872:	88bb      	ldrh	r3, [r7, #4]
 8003874:	3301      	adds	r3, #1
 8003876:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	3301      	adds	r3, #1
 800387c:	61fb      	str	r3, [r7, #28]
 800387e:	8a7b      	ldrh	r3, [r7, #18]
 8003880:	69fa      	ldr	r2, [r7, #28]
 8003882:	429a      	cmp	r2, r3
 8003884:	d384      	bcc.n	8003790 <DrawChar+0x6c>
  }
}
 8003886:	bf00      	nop
 8003888:	bf00      	nop
 800388a:	3720      	adds	r7, #32
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	200005c4 	.word	0x200005c4
 8003894:	200005c8 	.word	0x200005c8

08003898 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af02      	add	r7, sp, #8
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
 80038a4:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80038a6:	4b16      	ldr	r3, [pc, #88]	; (8003900 <FillBuffer+0x68>)
 80038a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80038ac:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80038ae:	4b14      	ldr	r3, [pc, #80]	; (8003900 <FillBuffer+0x68>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80038b4:	4a12      	ldr	r2, [pc, #72]	; (8003900 <FillBuffer+0x68>)
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 80038ba:	4b11      	ldr	r3, [pc, #68]	; (8003900 <FillBuffer+0x68>)
 80038bc:	4a11      	ldr	r2, [pc, #68]	; (8003904 <FillBuffer+0x6c>)
 80038be:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80038c0:	480f      	ldr	r0, [pc, #60]	; (8003900 <FillBuffer+0x68>)
 80038c2:	f000 fe5d 	bl	8004580 <HAL_DMA2D_Init>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d115      	bne.n	80038f8 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 80038cc:	68f9      	ldr	r1, [r7, #12]
 80038ce:	480c      	ldr	r0, [pc, #48]	; (8003900 <FillBuffer+0x68>)
 80038d0:	f000 ffbe 	bl	8004850 <HAL_DMA2D_ConfigLayer>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10e      	bne.n	80038f8 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80038da:	68ba      	ldr	r2, [r7, #8]
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	69f9      	ldr	r1, [r7, #28]
 80038e4:	4806      	ldr	r0, [pc, #24]	; (8003900 <FillBuffer+0x68>)
 80038e6:	f000 fe9e 	bl	8004626 <HAL_DMA2D_Start>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d103      	bne.n	80038f8 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80038f0:	210a      	movs	r1, #10
 80038f2:	4803      	ldr	r0, [pc, #12]	; (8003900 <FillBuffer+0x68>)
 80038f4:	f000 fec2 	bl	800467c <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80038f8:	bf00      	nop
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	20000554 	.word	0x20000554
 8003904:	4002b000 	.word	0x4002b000

08003908 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 800390c:	4b29      	ldr	r3, [pc, #164]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 800390e:	4a2a      	ldr	r2, [pc, #168]	; (80039b8 <BSP_SDRAM_Init+0xb0>)
 8003910:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003912:	4b2a      	ldr	r3, [pc, #168]	; (80039bc <BSP_SDRAM_Init+0xb4>)
 8003914:	2202      	movs	r2, #2
 8003916:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003918:	4b28      	ldr	r3, [pc, #160]	; (80039bc <BSP_SDRAM_Init+0xb4>)
 800391a:	2207      	movs	r2, #7
 800391c:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800391e:	4b27      	ldr	r3, [pc, #156]	; (80039bc <BSP_SDRAM_Init+0xb4>)
 8003920:	2204      	movs	r2, #4
 8003922:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003924:	4b25      	ldr	r3, [pc, #148]	; (80039bc <BSP_SDRAM_Init+0xb4>)
 8003926:	2207      	movs	r2, #7
 8003928:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 800392a:	4b24      	ldr	r3, [pc, #144]	; (80039bc <BSP_SDRAM_Init+0xb4>)
 800392c:	2202      	movs	r2, #2
 800392e:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8003930:	4b22      	ldr	r3, [pc, #136]	; (80039bc <BSP_SDRAM_Init+0xb4>)
 8003932:	2202      	movs	r2, #2
 8003934:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8003936:	4b21      	ldr	r3, [pc, #132]	; (80039bc <BSP_SDRAM_Init+0xb4>)
 8003938:	2202      	movs	r2, #2
 800393a:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 800393c:	4b1d      	ldr	r3, [pc, #116]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 800393e:	2201      	movs	r2, #1
 8003940:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003942:	4b1c      	ldr	r3, [pc, #112]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 8003944:	2200      	movs	r2, #0
 8003946:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003948:	4b1a      	ldr	r3, [pc, #104]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 800394a:	2204      	movs	r2, #4
 800394c:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800394e:	4b19      	ldr	r3, [pc, #100]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 8003950:	2210      	movs	r2, #16
 8003952:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003954:	4b17      	ldr	r3, [pc, #92]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 8003956:	2240      	movs	r2, #64	; 0x40
 8003958:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800395a:	4b16      	ldr	r3, [pc, #88]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 800395c:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003960:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003962:	4b14      	ldr	r3, [pc, #80]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 8003964:	2200      	movs	r2, #0
 8003966:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003968:	4b12      	ldr	r3, [pc, #72]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 800396a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800396e:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8003970:	4b10      	ldr	r3, [pc, #64]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 8003972:	2200      	movs	r2, #0
 8003974:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8003976:	4b0f      	ldr	r3, [pc, #60]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 8003978:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800397c:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 800397e:	2100      	movs	r1, #0
 8003980:	480c      	ldr	r0, [pc, #48]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 8003982:	f000 f87f 	bl	8003a84 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8003986:	490d      	ldr	r1, [pc, #52]	; (80039bc <BSP_SDRAM_Init+0xb4>)
 8003988:	480a      	ldr	r0, [pc, #40]	; (80039b4 <BSP_SDRAM_Init+0xac>)
 800398a:	f003 fb91 	bl	80070b0 <HAL_SDRAM_Init>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d003      	beq.n	800399c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003994:	4b0a      	ldr	r3, [pc, #40]	; (80039c0 <BSP_SDRAM_Init+0xb8>)
 8003996:	2201      	movs	r2, #1
 8003998:	701a      	strb	r2, [r3, #0]
 800399a:	e002      	b.n	80039a2 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800399c:	4b08      	ldr	r3, [pc, #32]	; (80039c0 <BSP_SDRAM_Init+0xb8>)
 800399e:	2200      	movs	r2, #0
 80039a0:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80039a2:	f240 506a 	movw	r0, #1386	; 0x56a
 80039a6:	f000 f80d 	bl	80039c4 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80039aa:	4b05      	ldr	r3, [pc, #20]	; (80039c0 <BSP_SDRAM_Init+0xb8>)
 80039ac:	781b      	ldrb	r3, [r3, #0]
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	200005e8 	.word	0x200005e8
 80039b8:	a0000140 	.word	0xa0000140
 80039bc:	2000061c 	.word	0x2000061c
 80039c0:	20000188 	.word	0x20000188

080039c4 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 80039cc:	2300      	movs	r3, #0
 80039ce:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80039d0:	4b2a      	ldr	r3, [pc, #168]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039d2:	2201      	movs	r2, #1
 80039d4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80039d6:	4b29      	ldr	r3, [pc, #164]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039d8:	2208      	movs	r2, #8
 80039da:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80039dc:	4b27      	ldr	r3, [pc, #156]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039de:	2201      	movs	r2, #1
 80039e0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80039e2:	4b26      	ldr	r3, [pc, #152]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80039e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039ec:	4923      	ldr	r1, [pc, #140]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039ee:	4824      	ldr	r0, [pc, #144]	; (8003a80 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80039f0:	f003 fb9c 	bl	800712c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80039f4:	2001      	movs	r0, #1
 80039f6:	f000 facf 	bl	8003f98 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80039fa:	4b20      	ldr	r3, [pc, #128]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039fc:	2202      	movs	r2, #2
 80039fe:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003a00:	4b1e      	ldr	r3, [pc, #120]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a02:	2208      	movs	r2, #8
 8003a04:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003a06:	4b1d      	ldr	r3, [pc, #116]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a08:	2201      	movs	r2, #1
 8003a0a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003a0c:	4b1b      	ldr	r3, [pc, #108]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8003a12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a16:	4919      	ldr	r1, [pc, #100]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a18:	4819      	ldr	r0, [pc, #100]	; (8003a80 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a1a:	f003 fb87 	bl	800712c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003a1e:	4b17      	ldr	r3, [pc, #92]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a20:	2203      	movs	r2, #3
 8003a22:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003a24:	4b15      	ldr	r3, [pc, #84]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a26:	2208      	movs	r2, #8
 8003a28:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003a2a:	4b14      	ldr	r3, [pc, #80]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a2c:	2204      	movs	r2, #4
 8003a2e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003a30:	4b12      	ldr	r3, [pc, #72]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003a36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a3a:	4910      	ldr	r1, [pc, #64]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a3c:	4810      	ldr	r0, [pc, #64]	; (8003a80 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a3e:	f003 fb75 	bl	800712c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003a42:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003a46:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003a48:	4b0c      	ldr	r3, [pc, #48]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a4a:	2204      	movs	r2, #4
 8003a4c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003a4e:	4b0b      	ldr	r3, [pc, #44]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a50:	2208      	movs	r2, #8
 8003a52:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003a54:	4b09      	ldr	r3, [pc, #36]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a56:	2201      	movs	r2, #1
 8003a58:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	4a07      	ldr	r2, [pc, #28]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a5e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003a60:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a64:	4905      	ldr	r1, [pc, #20]	; (8003a7c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a66:	4806      	ldr	r0, [pc, #24]	; (8003a80 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a68:	f003 fb60 	bl	800712c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	4804      	ldr	r0, [pc, #16]	; (8003a80 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a70:	f003 fb87 	bl	8007182 <HAL_SDRAM_ProgramRefreshRate>
}
 8003a74:	bf00      	nop
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	20000638 	.word	0x20000638
 8003a80:	200005e8 	.word	0x200005e8

08003a84 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b090      	sub	sp, #64	; 0x40
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f000 80ec 	beq.w	8003c6e <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003a96:	2300      	movs	r3, #0
 8003a98:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a9a:	4b77      	ldr	r3, [pc, #476]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9e:	4a76      	ldr	r2, [pc, #472]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003aa0:	f043 0301 	orr.w	r3, r3, #1
 8003aa4:	6393      	str	r3, [r2, #56]	; 0x38
 8003aa6:	4b74      	ldr	r3, [pc, #464]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ab6:	4b70      	ldr	r3, [pc, #448]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aba:	4a6f      	ldr	r2, [pc, #444]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003abc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ac2:	4b6d      	ldr	r3, [pc, #436]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aca:	627b      	str	r3, [r7, #36]	; 0x24
 8003acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ace:	2300      	movs	r3, #0
 8003ad0:	623b      	str	r3, [r7, #32]
 8003ad2:	4b69      	ldr	r3, [pc, #420]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad6:	4a68      	ldr	r2, [pc, #416]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003ad8:	f043 0302 	orr.w	r3, r3, #2
 8003adc:	6313      	str	r3, [r2, #48]	; 0x30
 8003ade:	4b66      	ldr	r3, [pc, #408]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	623b      	str	r3, [r7, #32]
 8003ae8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aea:	2300      	movs	r3, #0
 8003aec:	61fb      	str	r3, [r7, #28]
 8003aee:	4b62      	ldr	r3, [pc, #392]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af2:	4a61      	ldr	r2, [pc, #388]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003af4:	f043 0304 	orr.w	r3, r3, #4
 8003af8:	6313      	str	r3, [r2, #48]	; 0x30
 8003afa:	4b5f      	ldr	r3, [pc, #380]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	f003 0304 	and.w	r3, r3, #4
 8003b02:	61fb      	str	r3, [r7, #28]
 8003b04:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b06:	2300      	movs	r3, #0
 8003b08:	61bb      	str	r3, [r7, #24]
 8003b0a:	4b5b      	ldr	r3, [pc, #364]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0e:	4a5a      	ldr	r2, [pc, #360]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b10:	f043 0308 	orr.w	r3, r3, #8
 8003b14:	6313      	str	r3, [r2, #48]	; 0x30
 8003b16:	4b58      	ldr	r3, [pc, #352]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1a:	f003 0308 	and.w	r3, r3, #8
 8003b1e:	61bb      	str	r3, [r7, #24]
 8003b20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b22:	2300      	movs	r3, #0
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	4b54      	ldr	r3, [pc, #336]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2a:	4a53      	ldr	r2, [pc, #332]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b2c:	f043 0310 	orr.w	r3, r3, #16
 8003b30:	6313      	str	r3, [r2, #48]	; 0x30
 8003b32:	4b51      	ldr	r3, [pc, #324]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b36:	f003 0310 	and.w	r3, r3, #16
 8003b3a:	617b      	str	r3, [r7, #20]
 8003b3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003b3e:	2300      	movs	r3, #0
 8003b40:	613b      	str	r3, [r7, #16]
 8003b42:	4b4d      	ldr	r3, [pc, #308]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b46:	4a4c      	ldr	r2, [pc, #304]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b48:	f043 0320 	orr.w	r3, r3, #32
 8003b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b4e:	4b4a      	ldr	r3, [pc, #296]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b52:	f003 0320 	and.w	r3, r3, #32
 8003b56:	613b      	str	r3, [r7, #16]
 8003b58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60fb      	str	r3, [r7, #12]
 8003b5e:	4b46      	ldr	r3, [pc, #280]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b62:	4a45      	ldr	r2, [pc, #276]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b68:	6313      	str	r3, [r2, #48]	; 0x30
 8003b6a:	4b43      	ldr	r3, [pc, #268]	; (8003c78 <BSP_SDRAM_MspInit+0x1f4>)
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b72:	60fb      	str	r3, [r7, #12]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8003b76:	2302      	movs	r3, #2
 8003b78:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003b7a:	2302      	movs	r3, #2
 8003b7c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8003b82:	230c      	movs	r3, #12
 8003b84:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8003b86:	2360      	movs	r3, #96	; 0x60
 8003b88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8003b8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b8e:	4619      	mov	r1, r3
 8003b90:	483a      	ldr	r0, [pc, #232]	; (8003c7c <BSP_SDRAM_MspInit+0x1f8>)
 8003b92:	f000 ff8b 	bl	8004aac <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8003b96:	2301      	movs	r3, #1
 8003b98:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8003b9a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	4837      	ldr	r0, [pc, #220]	; (8003c80 <BSP_SDRAM_MspInit+0x1fc>)
 8003ba2:	f000 ff83 	bl	8004aac <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8003ba6:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003baa:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003bac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	4834      	ldr	r0, [pc, #208]	; (8003c84 <BSP_SDRAM_MspInit+0x200>)
 8003bb4:	f000 ff7a 	bl	8004aac <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8003bb8:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003bbe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	4830      	ldr	r0, [pc, #192]	; (8003c88 <BSP_SDRAM_MspInit+0x204>)
 8003bc6:	f000 ff71 	bl	8004aac <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8003bca:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003bce:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003bd0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	482d      	ldr	r0, [pc, #180]	; (8003c8c <BSP_SDRAM_MspInit+0x208>)
 8003bd8:	f000 ff68 	bl	8004aac <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003bdc:	f248 1333 	movw	r3, #33075	; 0x8133
 8003be0:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003be2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003be6:	4619      	mov	r1, r3
 8003be8:	4829      	ldr	r0, [pc, #164]	; (8003c90 <BSP_SDRAM_MspInit+0x20c>)
 8003bea:	f000 ff5f 	bl	8004aac <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003bee:	4b29      	ldr	r3, [pc, #164]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003bf4:	4b27      	ldr	r3, [pc, #156]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003bf6:	2280      	movs	r2, #128	; 0x80
 8003bf8:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003bfa:	4b26      	ldr	r3, [pc, #152]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003bfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c00:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003c02:	4b24      	ldr	r3, [pc, #144]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c08:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003c0a:	4b22      	ldr	r3, [pc, #136]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c10:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003c12:	4b20      	ldr	r3, [pc, #128]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c14:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003c18:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8003c1a:	4b1e      	ldr	r3, [pc, #120]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003c20:	4b1c      	ldr	r3, [pc, #112]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c22:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003c26:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003c28:	4b1a      	ldr	r3, [pc, #104]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003c2e:	4b19      	ldr	r3, [pc, #100]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c30:	2203      	movs	r2, #3
 8003c32:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003c34:	4b17      	ldr	r3, [pc, #92]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003c3a:	4b16      	ldr	r3, [pc, #88]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003c40:	4b14      	ldr	r3, [pc, #80]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c42:	4a15      	ldr	r2, [pc, #84]	; (8003c98 <BSP_SDRAM_MspInit+0x214>)
 8003c44:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a12      	ldr	r2, [pc, #72]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c4a:	631a      	str	r2, [r3, #48]	; 0x30
 8003c4c:	4a11      	ldr	r2, [pc, #68]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8003c52:	4810      	ldr	r0, [pc, #64]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c54:	f000 fb84 	bl	8004360 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003c58:	480e      	ldr	r0, [pc, #56]	; (8003c94 <BSP_SDRAM_MspInit+0x210>)
 8003c5a:	f000 fad3 	bl	8004204 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003c5e:	2200      	movs	r2, #0
 8003c60:	210f      	movs	r1, #15
 8003c62:	2038      	movs	r0, #56	; 0x38
 8003c64:	f000 fa97 	bl	8004196 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003c68:	2038      	movs	r0, #56	; 0x38
 8003c6a:	f000 fab0 	bl	80041ce <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003c6e:	bf00      	nop
 8003c70:	3740      	adds	r7, #64	; 0x40
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40023800 	.word	0x40023800
 8003c7c:	40020400 	.word	0x40020400
 8003c80:	40020800 	.word	0x40020800
 8003c84:	40020c00 	.word	0x40020c00
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	40021400 	.word	0x40021400
 8003c90:	40021800 	.word	0x40021800
 8003c94:	20000648 	.word	0x20000648
 8003c98:	40026410 	.word	0x40026410

08003c9c <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	460a      	mov	r2, r1
 8003ca6:	80fb      	strh	r3, [r7, #6]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 8003cb0:	4a13      	ldr	r2, [pc, #76]	; (8003d00 <BSP_TS_Init+0x64>)
 8003cb2:	88fb      	ldrh	r3, [r7, #6]
 8003cb4:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 8003cb6:	4a13      	ldr	r2, [pc, #76]	; (8003d04 <BSP_TS_Init+0x68>)
 8003cb8:	88bb      	ldrh	r3, [r7, #4]
 8003cba:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 8003cbc:	4b12      	ldr	r3, [pc, #72]	; (8003d08 <BSP_TS_Init+0x6c>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	2082      	movs	r0, #130	; 0x82
 8003cc2:	4798      	blx	r3
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	f640 0311 	movw	r3, #2065	; 0x811
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d104      	bne.n	8003cda <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8003cd0:	4b0e      	ldr	r3, [pc, #56]	; (8003d0c <BSP_TS_Init+0x70>)
 8003cd2:	4a0d      	ldr	r2, [pc, #52]	; (8003d08 <BSP_TS_Init+0x6c>)
 8003cd4:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 8003cda:	7bfb      	ldrb	r3, [r7, #15]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d109      	bne.n	8003cf4 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8003ce0:	4b0a      	ldr	r3, [pc, #40]	; (8003d0c <BSP_TS_Init+0x70>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2082      	movs	r0, #130	; 0x82
 8003ce8:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 8003cea:	4b08      	ldr	r3, [pc, #32]	; (8003d0c <BSP_TS_Init+0x70>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	2082      	movs	r0, #130	; 0x82
 8003cf2:	4798      	blx	r3
  }

  return ret;
 8003cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	200006ac 	.word	0x200006ac
 8003d04:	200006ae 	.word	0x200006ae
 8003d08:	20000138 	.word	0x20000138
 8003d0c:	200006a8 	.word	0x200006a8

08003d10 <BSP_TS_ITGetStatus>:
/**
  * @brief  Gets the TS IT status.
  * @retval Interrupt status.
  */  
uint8_t BSP_TS_ITGetStatus(void)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	af00      	add	r7, sp, #0
  /* Return the TS IT status */
  return (TsDrv->GetITStatus(TS_I2C_ADDRESS));
 8003d14:	4b03      	ldr	r3, [pc, #12]	; (8003d24 <BSP_TS_ITGetStatus+0x14>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	6a1b      	ldr	r3, [r3, #32]
 8003d1a:	2082      	movs	r0, #130	; 0x82
 8003d1c:	4798      	blx	r3
 8003d1e:	4603      	mov	r3, r0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	200006a8 	.word	0x200006a8

08003d28 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b086      	sub	sp, #24
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8003d30:	4b4f      	ldr	r3, [pc, #316]	; (8003e70 <BSP_TS_GetState+0x148>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	2082      	movs	r0, #130	; 0x82
 8003d38:	4798      	blx	r3
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	881b      	ldrh	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	f000 808d 	beq.w	8003e66 <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8003d4c:	4b48      	ldr	r3, [pc, #288]	; (8003e70 <BSP_TS_GetState+0x148>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	f107 020c 	add.w	r2, r7, #12
 8003d56:	f107 010e 	add.w	r1, r7, #14
 8003d5a:	2082      	movs	r0, #130	; 0x82
 8003d5c:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8003d5e:	89bb      	ldrh	r3, [r7, #12]
 8003d60:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 8003d68:	89bb      	ldrh	r3, [r7, #12]
 8003d6a:	4a42      	ldr	r2, [pc, #264]	; (8003e74 <BSP_TS_GetState+0x14c>)
 8003d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d70:	08db      	lsrs	r3, r3, #3
 8003d72:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 8003d74:	8abb      	ldrh	r3, [r7, #20]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d102      	bne.n	8003d80 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	82bb      	strh	r3, [r7, #20]
 8003d7e:	e008      	b.n	8003d92 <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 8003d80:	4b3d      	ldr	r3, [pc, #244]	; (8003e78 <BSP_TS_GetState+0x150>)
 8003d82:	881b      	ldrh	r3, [r3, #0]
 8003d84:	8aba      	ldrh	r2, [r7, #20]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d903      	bls.n	8003d92 <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 8003d8a:	4b3b      	ldr	r3, [pc, #236]	; (8003e78 <BSP_TS_GetState+0x150>)
 8003d8c:	881b      	ldrh	r3, [r3, #0]
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 8003d92:	8abb      	ldrh	r3, [r7, #20]
 8003d94:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 8003d96:	89fb      	ldrh	r3, [r7, #14]
 8003d98:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d806      	bhi.n	8003dae <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 8003da0:	89fb      	ldrh	r3, [r7, #14]
 8003da2:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 8003da6:	330e      	adds	r3, #14
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	81fb      	strh	r3, [r7, #14]
 8003dac:	e005      	b.n	8003dba <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 8003dae:	89fb      	ldrh	r3, [r7, #14]
 8003db0:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 8003db4:	3308      	adds	r3, #8
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 8003dba:	89fb      	ldrh	r3, [r7, #14]
 8003dbc:	4a2f      	ldr	r2, [pc, #188]	; (8003e7c <BSP_TS_GetState+0x154>)
 8003dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc2:	08db      	lsrs	r3, r3, #3
 8003dc4:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 8003dc6:	8afb      	ldrh	r3, [r7, #22]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d102      	bne.n	8003dd2 <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	82fb      	strh	r3, [r7, #22]
 8003dd0:	e008      	b.n	8003de4 <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 8003dd2:	4b2b      	ldr	r3, [pc, #172]	; (8003e80 <BSP_TS_GetState+0x158>)
 8003dd4:	881b      	ldrh	r3, [r3, #0]
 8003dd6:	8afa      	ldrh	r2, [r7, #22]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d903      	bls.n	8003de4 <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 8003ddc:	4b28      	ldr	r3, [pc, #160]	; (8003e80 <BSP_TS_GetState+0x158>)
 8003dde:	881b      	ldrh	r3, [r3, #0]
 8003de0:	3b01      	subs	r3, #1
 8003de2:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 8003de4:	8afb      	ldrh	r3, [r7, #22]
 8003de6:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 8003de8:	89fb      	ldrh	r3, [r7, #14]
 8003dea:	461a      	mov	r2, r3
 8003dec:	4b25      	ldr	r3, [pc, #148]	; (8003e84 <BSP_TS_GetState+0x15c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d906      	bls.n	8003e02 <BSP_TS_GetState+0xda>
 8003df4:	89fa      	ldrh	r2, [r7, #14]
 8003df6:	4b23      	ldr	r3, [pc, #140]	; (8003e84 <BSP_TS_GetState+0x15c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	e005      	b.n	8003e0e <BSP_TS_GetState+0xe6>
 8003e02:	4b20      	ldr	r3, [pc, #128]	; (8003e84 <BSP_TS_GetState+0x15c>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	b29a      	uxth	r2, r3
 8003e08:	89fb      	ldrh	r3, [r7, #14]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 8003e10:	89bb      	ldrh	r3, [r7, #12]
 8003e12:	461a      	mov	r2, r3
 8003e14:	4b1c      	ldr	r3, [pc, #112]	; (8003e88 <BSP_TS_GetState+0x160>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d906      	bls.n	8003e2a <BSP_TS_GetState+0x102>
 8003e1c:	89ba      	ldrh	r2, [r7, #12]
 8003e1e:	4b1a      	ldr	r3, [pc, #104]	; (8003e88 <BSP_TS_GetState+0x160>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	e005      	b.n	8003e36 <BSP_TS_GetState+0x10e>
 8003e2a:	4b17      	ldr	r3, [pc, #92]	; (8003e88 <BSP_TS_GetState+0x160>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	89bb      	ldrh	r3, [r7, #12]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 8003e38:	8a7a      	ldrh	r2, [r7, #18]
 8003e3a:	8a3b      	ldrh	r3, [r7, #16]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	2b05      	cmp	r3, #5
 8003e40:	dd07      	ble.n	8003e52 <BSP_TS_GetState+0x12a>
    {
      _x = x;
 8003e42:	89fb      	ldrh	r3, [r7, #14]
 8003e44:	461a      	mov	r2, r3
 8003e46:	4b0f      	ldr	r3, [pc, #60]	; (8003e84 <BSP_TS_GetState+0x15c>)
 8003e48:	601a      	str	r2, [r3, #0]
      _y = y; 
 8003e4a:	89bb      	ldrh	r3, [r7, #12]
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	4b0e      	ldr	r3, [pc, #56]	; (8003e88 <BSP_TS_GetState+0x160>)
 8003e50:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 8003e52:	4b0c      	ldr	r3, [pc, #48]	; (8003e84 <BSP_TS_GetState+0x15c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8003e5c:	4b0a      	ldr	r3, [pc, #40]	; (8003e88 <BSP_TS_GetState+0x160>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	809a      	strh	r2, [r3, #4]
  }
}
 8003e66:	bf00      	nop
 8003e68:	3718      	adds	r7, #24
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	200006a8 	.word	0x200006a8
 8003e74:	ba2e8ba3 	.word	0xba2e8ba3
 8003e78:	200006ae 	.word	0x200006ae
 8003e7c:	88888889 	.word	0x88888889
 8003e80:	200006ac 	.word	0x200006ac
 8003e84:	200006b0 	.word	0x200006b0
 8003e88:	200006b4 	.word	0x200006b4

08003e8c <BSP_TS_ITClear>:

/**
  * @brief  Clears all touch screen interrupts.
  */  
void BSP_TS_ITClear(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  /* Clear TS IT pending bits */
  TsDrv->ClearIT(TS_I2C_ADDRESS); 
 8003e90:	4b03      	ldr	r3, [pc, #12]	; (8003ea0 <BSP_TS_ITClear+0x14>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	69db      	ldr	r3, [r3, #28]
 8003e96:	2082      	movs	r0, #130	; 0x82
 8003e98:	4798      	blx	r3
}
 8003e9a:	bf00      	nop
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	200006a8 	.word	0x200006a8

08003ea4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ea8:	4b0e      	ldr	r3, [pc, #56]	; (8003ee4 <HAL_Init+0x40>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a0d      	ldr	r2, [pc, #52]	; (8003ee4 <HAL_Init+0x40>)
 8003eae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003eb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003eb4:	4b0b      	ldr	r3, [pc, #44]	; (8003ee4 <HAL_Init+0x40>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a0a      	ldr	r2, [pc, #40]	; (8003ee4 <HAL_Init+0x40>)
 8003eba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ebe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ec0:	4b08      	ldr	r3, [pc, #32]	; (8003ee4 <HAL_Init+0x40>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a07      	ldr	r2, [pc, #28]	; (8003ee4 <HAL_Init+0x40>)
 8003ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003eca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ecc:	2003      	movs	r0, #3
 8003ece:	f000 f957 	bl	8004180 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ed2:	200f      	movs	r0, #15
 8003ed4:	f000 f810 	bl	8003ef8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ed8:	f000 f806 	bl	8003ee8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	40023c00 	.word	0x40023c00

08003ee8 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8003eec:	bf00      	nop
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
	...

08003ef8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f00:	4b12      	ldr	r3, [pc, #72]	; (8003f4c <HAL_InitTick+0x54>)
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	4b12      	ldr	r3, [pc, #72]	; (8003f50 <HAL_InitTick+0x58>)
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	4619      	mov	r1, r3
 8003f0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f16:	4618      	mov	r0, r3
 8003f18:	f000 f967 	bl	80041ea <HAL_SYSTICK_Config>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d001      	beq.n	8003f26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e00e      	b.n	8003f44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2b0f      	cmp	r3, #15
 8003f2a:	d80a      	bhi.n	8003f42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	f04f 30ff 	mov.w	r0, #4294967295
 8003f34:	f000 f92f 	bl	8004196 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f38:	4a06      	ldr	r2, [pc, #24]	; (8003f54 <HAL_InitTick+0x5c>)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	e000      	b.n	8003f44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3708      	adds	r7, #8
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	200000fc 	.word	0x200000fc
 8003f50:	20000190 	.word	0x20000190
 8003f54:	2000018c 	.word	0x2000018c

08003f58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f5c:	4b06      	ldr	r3, [pc, #24]	; (8003f78 <HAL_IncTick+0x20>)
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	461a      	mov	r2, r3
 8003f62:	4b06      	ldr	r3, [pc, #24]	; (8003f7c <HAL_IncTick+0x24>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4413      	add	r3, r2
 8003f68:	4a04      	ldr	r2, [pc, #16]	; (8003f7c <HAL_IncTick+0x24>)
 8003f6a:	6013      	str	r3, [r2, #0]
}
 8003f6c:	bf00      	nop
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	20000190 	.word	0x20000190
 8003f7c:	200006b8 	.word	0x200006b8

08003f80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  return uwTick;
 8003f84:	4b03      	ldr	r3, [pc, #12]	; (8003f94 <HAL_GetTick+0x14>)
 8003f86:	681b      	ldr	r3, [r3, #0]
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	200006b8 	.word	0x200006b8

08003f98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003fa0:	f7ff ffee 	bl	8003f80 <HAL_GetTick>
 8003fa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb0:	d005      	beq.n	8003fbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003fb2:	4b0a      	ldr	r3, [pc, #40]	; (8003fdc <HAL_Delay+0x44>)
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4413      	add	r3, r2
 8003fbc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003fbe:	bf00      	nop
 8003fc0:	f7ff ffde 	bl	8003f80 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d8f7      	bhi.n	8003fc0 <HAL_Delay+0x28>
  {
  }
}
 8003fd0:	bf00      	nop
 8003fd2:	bf00      	nop
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	20000190 	.word	0x20000190

08003fe0 <__NVIC_SetPriorityGrouping>:
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ff0:	4b0c      	ldr	r3, [pc, #48]	; (8004024 <__NVIC_SetPriorityGrouping+0x44>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004008:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800400c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004012:	4a04      	ldr	r2, [pc, #16]	; (8004024 <__NVIC_SetPriorityGrouping+0x44>)
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	60d3      	str	r3, [r2, #12]
}
 8004018:	bf00      	nop
 800401a:	3714      	adds	r7, #20
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr
 8004024:	e000ed00 	.word	0xe000ed00

08004028 <__NVIC_GetPriorityGrouping>:
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800402c:	4b04      	ldr	r3, [pc, #16]	; (8004040 <__NVIC_GetPriorityGrouping+0x18>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	0a1b      	lsrs	r3, r3, #8
 8004032:	f003 0307 	and.w	r3, r3, #7
}
 8004036:	4618      	mov	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr
 8004040:	e000ed00 	.word	0xe000ed00

08004044 <__NVIC_EnableIRQ>:
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	4603      	mov	r3, r0
 800404c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800404e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004052:	2b00      	cmp	r3, #0
 8004054:	db0b      	blt.n	800406e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004056:	79fb      	ldrb	r3, [r7, #7]
 8004058:	f003 021f 	and.w	r2, r3, #31
 800405c:	4907      	ldr	r1, [pc, #28]	; (800407c <__NVIC_EnableIRQ+0x38>)
 800405e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004062:	095b      	lsrs	r3, r3, #5
 8004064:	2001      	movs	r0, #1
 8004066:	fa00 f202 	lsl.w	r2, r0, r2
 800406a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	e000e100 	.word	0xe000e100

08004080 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	4603      	mov	r3, r0
 8004088:	6039      	str	r1, [r7, #0]
 800408a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800408c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004090:	2b00      	cmp	r3, #0
 8004092:	db0a      	blt.n	80040aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	b2da      	uxtb	r2, r3
 8004098:	490c      	ldr	r1, [pc, #48]	; (80040cc <__NVIC_SetPriority+0x4c>)
 800409a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800409e:	0112      	lsls	r2, r2, #4
 80040a0:	b2d2      	uxtb	r2, r2
 80040a2:	440b      	add	r3, r1
 80040a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040a8:	e00a      	b.n	80040c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	b2da      	uxtb	r2, r3
 80040ae:	4908      	ldr	r1, [pc, #32]	; (80040d0 <__NVIC_SetPriority+0x50>)
 80040b0:	79fb      	ldrb	r3, [r7, #7]
 80040b2:	f003 030f 	and.w	r3, r3, #15
 80040b6:	3b04      	subs	r3, #4
 80040b8:	0112      	lsls	r2, r2, #4
 80040ba:	b2d2      	uxtb	r2, r2
 80040bc:	440b      	add	r3, r1
 80040be:	761a      	strb	r2, [r3, #24]
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr
 80040cc:	e000e100 	.word	0xe000e100
 80040d0:	e000ed00 	.word	0xe000ed00

080040d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b089      	sub	sp, #36	; 0x24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f003 0307 	and.w	r3, r3, #7
 80040e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	f1c3 0307 	rsb	r3, r3, #7
 80040ee:	2b04      	cmp	r3, #4
 80040f0:	bf28      	it	cs
 80040f2:	2304      	movcs	r3, #4
 80040f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	3304      	adds	r3, #4
 80040fa:	2b06      	cmp	r3, #6
 80040fc:	d902      	bls.n	8004104 <NVIC_EncodePriority+0x30>
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	3b03      	subs	r3, #3
 8004102:	e000      	b.n	8004106 <NVIC_EncodePriority+0x32>
 8004104:	2300      	movs	r3, #0
 8004106:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004108:	f04f 32ff 	mov.w	r2, #4294967295
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	fa02 f303 	lsl.w	r3, r2, r3
 8004112:	43da      	mvns	r2, r3
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	401a      	ands	r2, r3
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800411c:	f04f 31ff 	mov.w	r1, #4294967295
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	fa01 f303 	lsl.w	r3, r1, r3
 8004126:	43d9      	mvns	r1, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800412c:	4313      	orrs	r3, r2
         );
}
 800412e:	4618      	mov	r0, r3
 8004130:	3724      	adds	r7, #36	; 0x24
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
	...

0800413c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	3b01      	subs	r3, #1
 8004148:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800414c:	d301      	bcc.n	8004152 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800414e:	2301      	movs	r3, #1
 8004150:	e00f      	b.n	8004172 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004152:	4a0a      	ldr	r2, [pc, #40]	; (800417c <SysTick_Config+0x40>)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	3b01      	subs	r3, #1
 8004158:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800415a:	210f      	movs	r1, #15
 800415c:	f04f 30ff 	mov.w	r0, #4294967295
 8004160:	f7ff ff8e 	bl	8004080 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004164:	4b05      	ldr	r3, [pc, #20]	; (800417c <SysTick_Config+0x40>)
 8004166:	2200      	movs	r2, #0
 8004168:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800416a:	4b04      	ldr	r3, [pc, #16]	; (800417c <SysTick_Config+0x40>)
 800416c:	2207      	movs	r2, #7
 800416e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	3708      	adds	r7, #8
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	e000e010 	.word	0xe000e010

08004180 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f7ff ff29 	bl	8003fe0 <__NVIC_SetPriorityGrouping>
}
 800418e:	bf00      	nop
 8004190:	3708      	adds	r7, #8
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004196:	b580      	push	{r7, lr}
 8004198:	b086      	sub	sp, #24
 800419a:	af00      	add	r7, sp, #0
 800419c:	4603      	mov	r3, r0
 800419e:	60b9      	str	r1, [r7, #8]
 80041a0:	607a      	str	r2, [r7, #4]
 80041a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80041a8:	f7ff ff3e 	bl	8004028 <__NVIC_GetPriorityGrouping>
 80041ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	68b9      	ldr	r1, [r7, #8]
 80041b2:	6978      	ldr	r0, [r7, #20]
 80041b4:	f7ff ff8e 	bl	80040d4 <NVIC_EncodePriority>
 80041b8:	4602      	mov	r2, r0
 80041ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041be:	4611      	mov	r1, r2
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7ff ff5d 	bl	8004080 <__NVIC_SetPriority>
}
 80041c6:	bf00      	nop
 80041c8:	3718      	adds	r7, #24
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041ce:	b580      	push	{r7, lr}
 80041d0:	b082      	sub	sp, #8
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	4603      	mov	r3, r0
 80041d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041dc:	4618      	mov	r0, r3
 80041de:	f7ff ff31 	bl	8004044 <__NVIC_EnableIRQ>
}
 80041e2:	bf00      	nop
 80041e4:	3708      	adds	r7, #8
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b082      	sub	sp, #8
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7ff ffa2 	bl	800413c <SysTick_Config>
 80041f8:	4603      	mov	r3, r0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3708      	adds	r7, #8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
	...

08004204 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800420c:	2300      	movs	r3, #0
 800420e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004210:	f7ff feb6 	bl	8003f80 <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d101      	bne.n	8004220 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e099      	b.n	8004354 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2202      	movs	r2, #2
 800422c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0201 	bic.w	r2, r2, #1
 800423e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004240:	e00f      	b.n	8004262 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004242:	f7ff fe9d 	bl	8003f80 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b05      	cmp	r3, #5
 800424e:	d908      	bls.n	8004262 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2220      	movs	r2, #32
 8004254:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2203      	movs	r2, #3
 800425a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e078      	b.n	8004354 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0301 	and.w	r3, r3, #1
 800426c:	2b00      	cmp	r3, #0
 800426e:	d1e8      	bne.n	8004242 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004278:	697a      	ldr	r2, [r7, #20]
 800427a:	4b38      	ldr	r3, [pc, #224]	; (800435c <HAL_DMA_Init+0x158>)
 800427c:	4013      	ands	r3, r2
 800427e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800428e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800429a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a1b      	ldr	r3, [r3, #32]
 80042ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b8:	2b04      	cmp	r3, #4
 80042ba:	d107      	bne.n	80042cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c4:	4313      	orrs	r3, r2
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	f023 0307 	bic.w	r3, r3, #7
 80042e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e8:	697a      	ldr	r2, [r7, #20]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f2:	2b04      	cmp	r3, #4
 80042f4:	d117      	bne.n	8004326 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fa:	697a      	ldr	r2, [r7, #20]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00e      	beq.n	8004326 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 f8bd 	bl	8004488 <DMA_CheckFifoParam>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d008      	beq.n	8004326 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2240      	movs	r2, #64	; 0x40
 8004318:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2201      	movs	r2, #1
 800431e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004322:	2301      	movs	r3, #1
 8004324:	e016      	b.n	8004354 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	697a      	ldr	r2, [r7, #20]
 800432c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f000 f874 	bl	800441c <DMA_CalcBaseAndBitshift>
 8004334:	4603      	mov	r3, r0
 8004336:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800433c:	223f      	movs	r2, #63	; 0x3f
 800433e:	409a      	lsls	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2201      	movs	r2, #1
 800434e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3718      	adds	r7, #24
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	f010803f 	.word	0xf010803f

08004360 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e050      	b.n	8004414 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004378:	b2db      	uxtb	r3, r3
 800437a:	2b02      	cmp	r3, #2
 800437c:	d101      	bne.n	8004382 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800437e:	2302      	movs	r3, #2
 8004380:	e048      	b.n	8004414 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f022 0201 	bic.w	r2, r2, #1
 8004390:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2200      	movs	r2, #0
 8004398:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2200      	movs	r2, #0
 80043a0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2200      	movs	r2, #0
 80043a8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2200      	movs	r2, #0
 80043b0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2200      	movs	r2, #0
 80043b8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2221      	movs	r2, #33	; 0x21
 80043c0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 f82a 	bl	800441c <DMA_CalcBaseAndBitshift>
 80043c8:	4603      	mov	r3, r0
 80043ca:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f4:	223f      	movs	r2, #63	; 0x3f
 80043f6:	409a      	lsls	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	b2db      	uxtb	r3, r3
 800442a:	3b10      	subs	r3, #16
 800442c:	4a14      	ldr	r2, [pc, #80]	; (8004480 <DMA_CalcBaseAndBitshift+0x64>)
 800442e:	fba2 2303 	umull	r2, r3, r2, r3
 8004432:	091b      	lsrs	r3, r3, #4
 8004434:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004436:	4a13      	ldr	r2, [pc, #76]	; (8004484 <DMA_CalcBaseAndBitshift+0x68>)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	4413      	add	r3, r2
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	461a      	mov	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2b03      	cmp	r3, #3
 8004448:	d909      	bls.n	800445e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004452:	f023 0303 	bic.w	r3, r3, #3
 8004456:	1d1a      	adds	r2, r3, #4
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	659a      	str	r2, [r3, #88]	; 0x58
 800445c:	e007      	b.n	800446e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004466:	f023 0303 	bic.w	r3, r3, #3
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004472:	4618      	mov	r0, r3
 8004474:	3714      	adds	r7, #20
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	aaaaaaab 	.word	0xaaaaaaab
 8004484:	0800b71c 	.word	0x0800b71c

08004488 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004488:	b480      	push	{r7}
 800448a:	b085      	sub	sp, #20
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004490:	2300      	movs	r3, #0
 8004492:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004498:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d11f      	bne.n	80044e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	2b03      	cmp	r3, #3
 80044a6:	d856      	bhi.n	8004556 <DMA_CheckFifoParam+0xce>
 80044a8:	a201      	add	r2, pc, #4	; (adr r2, 80044b0 <DMA_CheckFifoParam+0x28>)
 80044aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ae:	bf00      	nop
 80044b0:	080044c1 	.word	0x080044c1
 80044b4:	080044d3 	.word	0x080044d3
 80044b8:	080044c1 	.word	0x080044c1
 80044bc:	08004557 	.word	0x08004557
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d046      	beq.n	800455a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044d0:	e043      	b.n	800455a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80044da:	d140      	bne.n	800455e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044e0:	e03d      	b.n	800455e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044ea:	d121      	bne.n	8004530 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	2b03      	cmp	r3, #3
 80044f0:	d837      	bhi.n	8004562 <DMA_CheckFifoParam+0xda>
 80044f2:	a201      	add	r2, pc, #4	; (adr r2, 80044f8 <DMA_CheckFifoParam+0x70>)
 80044f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f8:	08004509 	.word	0x08004509
 80044fc:	0800450f 	.word	0x0800450f
 8004500:	08004509 	.word	0x08004509
 8004504:	08004521 	.word	0x08004521
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	73fb      	strb	r3, [r7, #15]
      break;
 800450c:	e030      	b.n	8004570 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004512:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d025      	beq.n	8004566 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800451e:	e022      	b.n	8004566 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004524:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004528:	d11f      	bne.n	800456a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800452e:	e01c      	b.n	800456a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	2b02      	cmp	r3, #2
 8004534:	d903      	bls.n	800453e <DMA_CheckFifoParam+0xb6>
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	2b03      	cmp	r3, #3
 800453a:	d003      	beq.n	8004544 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800453c:	e018      	b.n	8004570 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	73fb      	strb	r3, [r7, #15]
      break;
 8004542:	e015      	b.n	8004570 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004548:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00e      	beq.n	800456e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	73fb      	strb	r3, [r7, #15]
      break;
 8004554:	e00b      	b.n	800456e <DMA_CheckFifoParam+0xe6>
      break;
 8004556:	bf00      	nop
 8004558:	e00a      	b.n	8004570 <DMA_CheckFifoParam+0xe8>
      break;
 800455a:	bf00      	nop
 800455c:	e008      	b.n	8004570 <DMA_CheckFifoParam+0xe8>
      break;
 800455e:	bf00      	nop
 8004560:	e006      	b.n	8004570 <DMA_CheckFifoParam+0xe8>
      break;
 8004562:	bf00      	nop
 8004564:	e004      	b.n	8004570 <DMA_CheckFifoParam+0xe8>
      break;
 8004566:	bf00      	nop
 8004568:	e002      	b.n	8004570 <DMA_CheckFifoParam+0xe8>
      break;   
 800456a:	bf00      	nop
 800456c:	e000      	b.n	8004570 <DMA_CheckFifoParam+0xe8>
      break;
 800456e:	bf00      	nop
    }
  } 
  
  return status; 
 8004570:	7bfb      	ldrb	r3, [r7, #15]
}
 8004572:	4618      	mov	r0, r3
 8004574:	3714      	adds	r7, #20
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop

08004580 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e03b      	b.n	800460a <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004598:	b2db      	uxtb	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d106      	bne.n	80045ac <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 f833 	bl	8004612 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2202      	movs	r2, #2
 80045b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	430a      	orrs	r2, r1
 80045c8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045d0:	f023 0107 	bic.w	r1, r3, #7
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	430a      	orrs	r2, r1
 80045de:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80045ea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	68d1      	ldr	r1, [r2, #12]
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	6812      	ldr	r2, [r2, #0]
 80045f6:	430b      	orrs	r3, r1
 80045f8:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3708      	adds	r7, #8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}

08004612 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8004612:	b480      	push	{r7}
 8004614:	b083      	sub	sp, #12
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 800461a:	bf00      	nop
 800461c:	370c      	adds	r7, #12
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr

08004626 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b086      	sub	sp, #24
 800462a:	af02      	add	r7, sp, #8
 800462c:	60f8      	str	r0, [r7, #12]
 800462e:	60b9      	str	r1, [r7, #8]
 8004630:	607a      	str	r2, [r7, #4]
 8004632:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800463a:	2b01      	cmp	r3, #1
 800463c:	d101      	bne.n	8004642 <HAL_DMA2D_Start+0x1c>
 800463e:	2302      	movs	r3, #2
 8004640:	e018      	b.n	8004674 <HAL_DMA2D_Start+0x4e>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2202      	movs	r2, #2
 800464e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8004652:	69bb      	ldr	r3, [r7, #24]
 8004654:	9300      	str	r3, [sp, #0]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	68b9      	ldr	r1, [r7, #8]
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f000 f989 	bl	8004974 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f042 0201 	orr.w	r2, r2, #1
 8004670:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b086      	sub	sp, #24
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8004686:	2300      	movs	r3, #0
 8004688:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0301 	and.w	r3, r3, #1
 8004694:	2b00      	cmp	r3, #0
 8004696:	d056      	beq.n	8004746 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8004698:	f7ff fc72 	bl	8003f80 <HAL_GetTick>
 800469c:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800469e:	e04b      	b.n	8004738 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d023      	beq.n	80046fa <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f003 0320 	and.w	r3, r3, #32
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d005      	beq.n	80046c8 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c0:	f043 0202 	orr.w	r2, r3, #2
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d005      	beq.n	80046de <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046d6:	f043 0201 	orr.w	r2, r3, #1
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2221      	movs	r2, #33	; 0x21
 80046e4:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2204      	movs	r2, #4
 80046ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e0a5      	b.n	8004846 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004700:	d01a      	beq.n	8004738 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004702:	f7ff fc3d 	bl	8003f80 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	429a      	cmp	r2, r3
 8004710:	d302      	bcc.n	8004718 <HAL_DMA2D_PollForTransfer+0x9c>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d10f      	bne.n	8004738 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800471c:	f043 0220 	orr.w	r2, r3, #32
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2203      	movs	r2, #3
 8004728:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e086      	b.n	8004846 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d0ac      	beq.n	80046a0 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	69db      	ldr	r3, [r3, #28]
 800474c:	f003 0320 	and.w	r3, r3, #32
 8004750:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004758:	f003 0320 	and.w	r3, r3, #32
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	4313      	orrs	r3, r2
 8004760:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d061      	beq.n	800482c <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004768:	f7ff fc0a 	bl	8003f80 <HAL_GetTick>
 800476c:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800476e:	e056      	b.n	800481e <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800477e:	2b00      	cmp	r3, #0
 8004780:	d02e      	beq.n	80047e0 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f003 0308 	and.w	r3, r3, #8
 8004788:	2b00      	cmp	r3, #0
 800478a:	d005      	beq.n	8004798 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004790:	f043 0204 	orr.w	r2, r3, #4
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f003 0320 	and.w	r3, r3, #32
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d005      	beq.n	80047ae <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047a6:	f043 0202 	orr.w	r2, r3, #2
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f003 0301 	and.w	r3, r3, #1
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d005      	beq.n	80047c4 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047bc:	f043 0201 	orr.w	r2, r3, #1
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2229      	movs	r2, #41	; 0x29
 80047ca:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2204      	movs	r2, #4
 80047d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e032      	b.n	8004846 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e6:	d01a      	beq.n	800481e <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80047e8:	f7ff fbca 	bl	8003f80 <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	683a      	ldr	r2, [r7, #0]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d302      	bcc.n	80047fe <HAL_DMA2D_PollForTransfer+0x182>
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d10f      	bne.n	800481e <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004802:	f043 0220 	orr.w	r2, r3, #32
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2203      	movs	r2, #3
 800480e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e013      	b.n	8004846 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f003 0310 	and.w	r3, r3, #16
 8004828:	2b00      	cmp	r3, #0
 800482a:	d0a1      	beq.n	8004770 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2212      	movs	r2, #18
 8004832:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3718      	adds	r7, #24
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
	...

08004850 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004850:	b480      	push	{r7}
 8004852:	b087      	sub	sp, #28
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004868:	2b01      	cmp	r3, #1
 800486a:	d101      	bne.n	8004870 <HAL_DMA2D_ConfigLayer+0x20>
 800486c:	2302      	movs	r3, #2
 800486e:	e079      	b.n	8004964 <HAL_DMA2D_ConfigLayer+0x114>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2202      	movs	r2, #2
 800487c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	011b      	lsls	r3, r3, #4
 8004884:	3318      	adds	r3, #24
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	4413      	add	r3, r2
 800488a:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	041b      	lsls	r3, r3, #16
 8004896:	4313      	orrs	r3, r2
 8004898:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800489a:	4b35      	ldr	r3, [pc, #212]	; (8004970 <HAL_DMA2D_ConfigLayer+0x120>)
 800489c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	2b0a      	cmp	r3, #10
 80048a4:	d003      	beq.n	80048ae <HAL_DMA2D_ConfigLayer+0x5e>
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2b09      	cmp	r3, #9
 80048ac:	d107      	bne.n	80048be <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	617b      	str	r3, [r7, #20]
 80048bc:	e005      	b.n	80048ca <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	061b      	lsls	r3, r3, #24
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d120      	bne.n	8004912 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	43db      	mvns	r3, r3
 80048da:	ea02 0103 	and.w	r1, r2, r3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	430a      	orrs	r2, r1
 80048e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	6812      	ldr	r2, [r2, #0]
 80048f0:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	2b0a      	cmp	r3, #10
 80048f8:	d003      	beq.n	8004902 <HAL_DMA2D_ConfigLayer+0xb2>
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	2b09      	cmp	r3, #9
 8004900:	d127      	bne.n	8004952 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	68da      	ldr	r2, [r3, #12]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800490e:	629a      	str	r2, [r3, #40]	; 0x28
 8004910:	e01f      	b.n	8004952 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	69da      	ldr	r2, [r3, #28]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	43db      	mvns	r3, r3
 800491c:	ea02 0103 	and.w	r1, r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	697a      	ldr	r2, [r7, #20]
 8004926:	430a      	orrs	r2, r1
 8004928:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	693a      	ldr	r2, [r7, #16]
 8004930:	6812      	ldr	r2, [r2, #0]
 8004932:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	2b0a      	cmp	r3, #10
 800493a:	d003      	beq.n	8004944 <HAL_DMA2D_ConfigLayer+0xf4>
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	2b09      	cmp	r3, #9
 8004942:	d106      	bne.n	8004952 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	68da      	ldr	r2, [r3, #12]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004950:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2201      	movs	r2, #1
 8004956:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	371c      	adds	r7, #28
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr
 8004970:	ff03000f 	.word	0xff03000f

08004974 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8004974:	b480      	push	{r7}
 8004976:	b08b      	sub	sp, #44	; 0x2c
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
 8004980:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004988:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	041a      	lsls	r2, r3, #16
 8004990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004992:	431a      	orrs	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80049ac:	d174      	bne.n	8004a98 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80049b4:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80049bc:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80049c4:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d108      	bne.n	80049e6 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	431a      	orrs	r2, r3
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	4313      	orrs	r3, r2
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	627b      	str	r3, [r7, #36]	; 0x24
 80049e4:	e053      	b.n	8004a8e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d106      	bne.n	80049fc <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80049ee:	69ba      	ldr	r2, [r7, #24]
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	627b      	str	r3, [r7, #36]	; 0x24
 80049fa:	e048      	b.n	8004a8e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	d111      	bne.n	8004a28 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	0cdb      	lsrs	r3, r3, #19
 8004a08:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	0a9b      	lsrs	r3, r3, #10
 8004a0e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	08db      	lsrs	r3, r3, #3
 8004a14:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	015a      	lsls	r2, r3, #5
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	02db      	lsls	r3, r3, #11
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	627b      	str	r3, [r7, #36]	; 0x24
 8004a26:	e032      	b.n	8004a8e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	2b03      	cmp	r3, #3
 8004a2e:	d117      	bne.n	8004a60 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004a30:	6a3b      	ldr	r3, [r7, #32]
 8004a32:	0fdb      	lsrs	r3, r3, #31
 8004a34:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	0cdb      	lsrs	r3, r3, #19
 8004a3a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	0adb      	lsrs	r3, r3, #11
 8004a40:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	08db      	lsrs	r3, r3, #3
 8004a46:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	015a      	lsls	r2, r3, #5
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	029b      	lsls	r3, r3, #10
 8004a50:	431a      	orrs	r2, r3
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	03db      	lsls	r3, r3, #15
 8004a56:	4313      	orrs	r3, r2
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	627b      	str	r3, [r7, #36]	; 0x24
 8004a5e:	e016      	b.n	8004a8e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004a60:	6a3b      	ldr	r3, [r7, #32]
 8004a62:	0f1b      	lsrs	r3, r3, #28
 8004a64:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	0d1b      	lsrs	r3, r3, #20
 8004a6a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	0b1b      	lsrs	r3, r3, #12
 8004a70:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	091b      	lsrs	r3, r3, #4
 8004a76:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	011a      	lsls	r2, r3, #4
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	021b      	lsls	r3, r3, #8
 8004a80:	431a      	orrs	r2, r3
 8004a82:	6a3b      	ldr	r3, [r7, #32]
 8004a84:	031b      	lsls	r3, r3, #12
 8004a86:	4313      	orrs	r3, r2
 8004a88:	697a      	ldr	r2, [r7, #20]
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a94:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004a96:	e003      	b.n	8004aa0 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	60da      	str	r2, [r3, #12]
}
 8004aa0:	bf00      	nop
 8004aa2:	372c      	adds	r7, #44	; 0x2c
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b089      	sub	sp, #36	; 0x24
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004aba:	2300      	movs	r3, #0
 8004abc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	61fb      	str	r3, [r7, #28]
 8004ac6:	e177      	b.n	8004db8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ac8:	2201      	movs	r2, #1
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	f040 8166 	bne.w	8004db2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d00b      	beq.n	8004b06 <HAL_GPIO_Init+0x5a>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	d007      	beq.n	8004b06 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004afa:	2b11      	cmp	r3, #17
 8004afc:	d003      	beq.n	8004b06 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	2b12      	cmp	r3, #18
 8004b04:	d130      	bne.n	8004b68 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	2203      	movs	r2, #3
 8004b12:	fa02 f303 	lsl.w	r3, r2, r3
 8004b16:	43db      	mvns	r3, r3
 8004b18:	69ba      	ldr	r2, [r7, #24]
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	68da      	ldr	r2, [r3, #12]
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	005b      	lsls	r3, r3, #1
 8004b26:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2a:	69ba      	ldr	r2, [r7, #24]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	69ba      	ldr	r2, [r7, #24]
 8004b34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	fa02 f303 	lsl.w	r3, r2, r3
 8004b44:	43db      	mvns	r3, r3
 8004b46:	69ba      	ldr	r2, [r7, #24]
 8004b48:	4013      	ands	r3, r2
 8004b4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	091b      	lsrs	r3, r3, #4
 8004b52:	f003 0201 	and.w	r2, r3, #1
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5c:	69ba      	ldr	r2, [r7, #24]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	69ba      	ldr	r2, [r7, #24]
 8004b66:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	005b      	lsls	r3, r3, #1
 8004b72:	2203      	movs	r2, #3
 8004b74:	fa02 f303 	lsl.w	r3, r2, r3
 8004b78:	43db      	mvns	r3, r3
 8004b7a:	69ba      	ldr	r2, [r7, #24]
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	689a      	ldr	r2, [r3, #8]
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	005b      	lsls	r3, r3, #1
 8004b88:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8c:	69ba      	ldr	r2, [r7, #24]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	69ba      	ldr	r2, [r7, #24]
 8004b96:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d003      	beq.n	8004ba8 <HAL_GPIO_Init+0xfc>
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	2b12      	cmp	r3, #18
 8004ba6:	d123      	bne.n	8004bf0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	08da      	lsrs	r2, r3, #3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	3208      	adds	r2, #8
 8004bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	f003 0307 	and.w	r3, r3, #7
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	220f      	movs	r2, #15
 8004bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc4:	43db      	mvns	r3, r3
 8004bc6:	69ba      	ldr	r2, [r7, #24]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	691a      	ldr	r2, [r3, #16]
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	f003 0307 	and.w	r3, r3, #7
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bdc:	69ba      	ldr	r2, [r7, #24]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	08da      	lsrs	r2, r3, #3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	3208      	adds	r2, #8
 8004bea:	69b9      	ldr	r1, [r7, #24]
 8004bec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	005b      	lsls	r3, r3, #1
 8004bfa:	2203      	movs	r2, #3
 8004bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004c00:	43db      	mvns	r3, r3
 8004c02:	69ba      	ldr	r2, [r7, #24]
 8004c04:	4013      	ands	r3, r2
 8004c06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f003 0203 	and.w	r2, r3, #3
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	fa02 f303 	lsl.w	r3, r2, r3
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	69ba      	ldr	r2, [r7, #24]
 8004c22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 80c0 	beq.w	8004db2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c32:	2300      	movs	r3, #0
 8004c34:	60fb      	str	r3, [r7, #12]
 8004c36:	4b66      	ldr	r3, [pc, #408]	; (8004dd0 <HAL_GPIO_Init+0x324>)
 8004c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c3a:	4a65      	ldr	r2, [pc, #404]	; (8004dd0 <HAL_GPIO_Init+0x324>)
 8004c3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c40:	6453      	str	r3, [r2, #68]	; 0x44
 8004c42:	4b63      	ldr	r3, [pc, #396]	; (8004dd0 <HAL_GPIO_Init+0x324>)
 8004c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c4a:	60fb      	str	r3, [r7, #12]
 8004c4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c4e:	4a61      	ldr	r2, [pc, #388]	; (8004dd4 <HAL_GPIO_Init+0x328>)
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	089b      	lsrs	r3, r3, #2
 8004c54:	3302      	adds	r3, #2
 8004c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	f003 0303 	and.w	r3, r3, #3
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	220f      	movs	r2, #15
 8004c66:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6a:	43db      	mvns	r3, r3
 8004c6c:	69ba      	ldr	r2, [r7, #24]
 8004c6e:	4013      	ands	r3, r2
 8004c70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a58      	ldr	r2, [pc, #352]	; (8004dd8 <HAL_GPIO_Init+0x32c>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d037      	beq.n	8004cea <HAL_GPIO_Init+0x23e>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a57      	ldr	r2, [pc, #348]	; (8004ddc <HAL_GPIO_Init+0x330>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d031      	beq.n	8004ce6 <HAL_GPIO_Init+0x23a>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a56      	ldr	r2, [pc, #344]	; (8004de0 <HAL_GPIO_Init+0x334>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d02b      	beq.n	8004ce2 <HAL_GPIO_Init+0x236>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a55      	ldr	r2, [pc, #340]	; (8004de4 <HAL_GPIO_Init+0x338>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d025      	beq.n	8004cde <HAL_GPIO_Init+0x232>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a54      	ldr	r2, [pc, #336]	; (8004de8 <HAL_GPIO_Init+0x33c>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d01f      	beq.n	8004cda <HAL_GPIO_Init+0x22e>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a53      	ldr	r2, [pc, #332]	; (8004dec <HAL_GPIO_Init+0x340>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d019      	beq.n	8004cd6 <HAL_GPIO_Init+0x22a>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a52      	ldr	r2, [pc, #328]	; (8004df0 <HAL_GPIO_Init+0x344>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d013      	beq.n	8004cd2 <HAL_GPIO_Init+0x226>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a51      	ldr	r2, [pc, #324]	; (8004df4 <HAL_GPIO_Init+0x348>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d00d      	beq.n	8004cce <HAL_GPIO_Init+0x222>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4a50      	ldr	r2, [pc, #320]	; (8004df8 <HAL_GPIO_Init+0x34c>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d007      	beq.n	8004cca <HAL_GPIO_Init+0x21e>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a4f      	ldr	r2, [pc, #316]	; (8004dfc <HAL_GPIO_Init+0x350>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d101      	bne.n	8004cc6 <HAL_GPIO_Init+0x21a>
 8004cc2:	2309      	movs	r3, #9
 8004cc4:	e012      	b.n	8004cec <HAL_GPIO_Init+0x240>
 8004cc6:	230a      	movs	r3, #10
 8004cc8:	e010      	b.n	8004cec <HAL_GPIO_Init+0x240>
 8004cca:	2308      	movs	r3, #8
 8004ccc:	e00e      	b.n	8004cec <HAL_GPIO_Init+0x240>
 8004cce:	2307      	movs	r3, #7
 8004cd0:	e00c      	b.n	8004cec <HAL_GPIO_Init+0x240>
 8004cd2:	2306      	movs	r3, #6
 8004cd4:	e00a      	b.n	8004cec <HAL_GPIO_Init+0x240>
 8004cd6:	2305      	movs	r3, #5
 8004cd8:	e008      	b.n	8004cec <HAL_GPIO_Init+0x240>
 8004cda:	2304      	movs	r3, #4
 8004cdc:	e006      	b.n	8004cec <HAL_GPIO_Init+0x240>
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e004      	b.n	8004cec <HAL_GPIO_Init+0x240>
 8004ce2:	2302      	movs	r3, #2
 8004ce4:	e002      	b.n	8004cec <HAL_GPIO_Init+0x240>
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e000      	b.n	8004cec <HAL_GPIO_Init+0x240>
 8004cea:	2300      	movs	r3, #0
 8004cec:	69fa      	ldr	r2, [r7, #28]
 8004cee:	f002 0203 	and.w	r2, r2, #3
 8004cf2:	0092      	lsls	r2, r2, #2
 8004cf4:	4093      	lsls	r3, r2
 8004cf6:	69ba      	ldr	r2, [r7, #24]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cfc:	4935      	ldr	r1, [pc, #212]	; (8004dd4 <HAL_GPIO_Init+0x328>)
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	089b      	lsrs	r3, r3, #2
 8004d02:	3302      	adds	r3, #2
 8004d04:	69ba      	ldr	r2, [r7, #24]
 8004d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d0a:	4b3d      	ldr	r3, [pc, #244]	; (8004e00 <HAL_GPIO_Init+0x354>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	43db      	mvns	r3, r3
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	4013      	ands	r3, r2
 8004d18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d003      	beq.n	8004d2e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d2e:	4a34      	ldr	r2, [pc, #208]	; (8004e00 <HAL_GPIO_Init+0x354>)
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004d34:	4b32      	ldr	r3, [pc, #200]	; (8004e00 <HAL_GPIO_Init+0x354>)
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	43db      	mvns	r3, r3
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	4013      	ands	r3, r2
 8004d42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d003      	beq.n	8004d58 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004d50:	69ba      	ldr	r2, [r7, #24]
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d58:	4a29      	ldr	r2, [pc, #164]	; (8004e00 <HAL_GPIO_Init+0x354>)
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d5e:	4b28      	ldr	r3, [pc, #160]	; (8004e00 <HAL_GPIO_Init+0x354>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	43db      	mvns	r3, r3
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d003      	beq.n	8004d82 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004d7a:	69ba      	ldr	r2, [r7, #24]
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d82:	4a1f      	ldr	r2, [pc, #124]	; (8004e00 <HAL_GPIO_Init+0x354>)
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d88:	4b1d      	ldr	r3, [pc, #116]	; (8004e00 <HAL_GPIO_Init+0x354>)
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	43db      	mvns	r3, r3
 8004d92:	69ba      	ldr	r2, [r7, #24]
 8004d94:	4013      	ands	r3, r2
 8004d96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004dac:	4a14      	ldr	r2, [pc, #80]	; (8004e00 <HAL_GPIO_Init+0x354>)
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	3301      	adds	r3, #1
 8004db6:	61fb      	str	r3, [r7, #28]
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	2b0f      	cmp	r3, #15
 8004dbc:	f67f ae84 	bls.w	8004ac8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004dc0:	bf00      	nop
 8004dc2:	bf00      	nop
 8004dc4:	3724      	adds	r7, #36	; 0x24
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	40023800 	.word	0x40023800
 8004dd4:	40013800 	.word	0x40013800
 8004dd8:	40020000 	.word	0x40020000
 8004ddc:	40020400 	.word	0x40020400
 8004de0:	40020800 	.word	0x40020800
 8004de4:	40020c00 	.word	0x40020c00
 8004de8:	40021000 	.word	0x40021000
 8004dec:	40021400 	.word	0x40021400
 8004df0:	40021800 	.word	0x40021800
 8004df4:	40021c00 	.word	0x40021c00
 8004df8:	40022000 	.word	0x40022000
 8004dfc:	40022400 	.word	0x40022400
 8004e00:	40013c00 	.word	0x40013c00

08004e04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	460b      	mov	r3, r1
 8004e0e:	807b      	strh	r3, [r7, #2]
 8004e10:	4613      	mov	r3, r2
 8004e12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e14:	787b      	ldrb	r3, [r7, #1]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d003      	beq.n	8004e22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e1a:	887a      	ldrh	r2, [r7, #2]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e20:	e003      	b.n	8004e2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e22:	887b      	ldrh	r3, [r7, #2]
 8004e24:	041a      	lsls	r2, r3, #16
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	619a      	str	r2, [r3, #24]
}
 8004e2a:	bf00      	nop
 8004e2c:	370c      	adds	r7, #12
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr

08004e36 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e36:	b480      	push	{r7}
 8004e38:	b083      	sub	sp, #12
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
 8004e3e:	460b      	mov	r3, r1
 8004e40:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	695a      	ldr	r2, [r3, #20]
 8004e46:	887b      	ldrh	r3, [r7, #2]
 8004e48:	401a      	ands	r2, r3
 8004e4a:	887b      	ldrh	r3, [r7, #2]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d104      	bne.n	8004e5a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004e50:	887b      	ldrh	r3, [r7, #2]
 8004e52:	041a      	lsls	r2, r3, #16
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004e58:	e002      	b.n	8004e60 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004e5a:	887a      	ldrh	r2, [r7, #2]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	619a      	str	r2, [r3, #24]
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e12b      	b.n	80050d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d106      	bne.n	8004e98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f000 f95d 	bl	8005152 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2224      	movs	r2, #36	; 0x24
 8004e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f022 0201 	bic.w	r2, r2, #1
 8004eae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ebe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ece:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ed0:	f001 ff1a 	bl	8006d08 <HAL_RCC_GetPCLK1Freq>
 8004ed4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	4a81      	ldr	r2, [pc, #516]	; (80050e0 <HAL_I2C_Init+0x274>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d807      	bhi.n	8004ef0 <HAL_I2C_Init+0x84>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	4a80      	ldr	r2, [pc, #512]	; (80050e4 <HAL_I2C_Init+0x278>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	bf94      	ite	ls
 8004ee8:	2301      	movls	r3, #1
 8004eea:	2300      	movhi	r3, #0
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	e006      	b.n	8004efe <HAL_I2C_Init+0x92>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	4a7d      	ldr	r2, [pc, #500]	; (80050e8 <HAL_I2C_Init+0x27c>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	bf94      	ite	ls
 8004ef8:	2301      	movls	r3, #1
 8004efa:	2300      	movhi	r3, #0
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e0e7      	b.n	80050d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	4a78      	ldr	r2, [pc, #480]	; (80050ec <HAL_I2C_Init+0x280>)
 8004f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f0e:	0c9b      	lsrs	r3, r3, #18
 8004f10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	430a      	orrs	r2, r1
 8004f24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	4a6a      	ldr	r2, [pc, #424]	; (80050e0 <HAL_I2C_Init+0x274>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d802      	bhi.n	8004f40 <HAL_I2C_Init+0xd4>
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	3301      	adds	r3, #1
 8004f3e:	e009      	b.n	8004f54 <HAL_I2C_Init+0xe8>
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004f46:	fb02 f303 	mul.w	r3, r2, r3
 8004f4a:	4a69      	ldr	r2, [pc, #420]	; (80050f0 <HAL_I2C_Init+0x284>)
 8004f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f50:	099b      	lsrs	r3, r3, #6
 8004f52:	3301      	adds	r3, #1
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	6812      	ldr	r2, [r2, #0]
 8004f58:	430b      	orrs	r3, r1
 8004f5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	69db      	ldr	r3, [r3, #28]
 8004f62:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004f66:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	495c      	ldr	r1, [pc, #368]	; (80050e0 <HAL_I2C_Init+0x274>)
 8004f70:	428b      	cmp	r3, r1
 8004f72:	d819      	bhi.n	8004fa8 <HAL_I2C_Init+0x13c>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	1e59      	subs	r1, r3, #1
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	005b      	lsls	r3, r3, #1
 8004f7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f82:	1c59      	adds	r1, r3, #1
 8004f84:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004f88:	400b      	ands	r3, r1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00a      	beq.n	8004fa4 <HAL_I2C_Init+0x138>
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	1e59      	subs	r1, r3, #1
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fa2:	e051      	b.n	8005048 <HAL_I2C_Init+0x1dc>
 8004fa4:	2304      	movs	r3, #4
 8004fa6:	e04f      	b.n	8005048 <HAL_I2C_Init+0x1dc>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d111      	bne.n	8004fd4 <HAL_I2C_Init+0x168>
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	1e58      	subs	r0, r3, #1
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6859      	ldr	r1, [r3, #4]
 8004fb8:	460b      	mov	r3, r1
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	440b      	add	r3, r1
 8004fbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	bf0c      	ite	eq
 8004fcc:	2301      	moveq	r3, #1
 8004fce:	2300      	movne	r3, #0
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	e012      	b.n	8004ffa <HAL_I2C_Init+0x18e>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	1e58      	subs	r0, r3, #1
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6859      	ldr	r1, [r3, #4]
 8004fdc:	460b      	mov	r3, r1
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	440b      	add	r3, r1
 8004fe2:	0099      	lsls	r1, r3, #2
 8004fe4:	440b      	add	r3, r1
 8004fe6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fea:	3301      	adds	r3, #1
 8004fec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	bf0c      	ite	eq
 8004ff4:	2301      	moveq	r3, #1
 8004ff6:	2300      	movne	r3, #0
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d001      	beq.n	8005002 <HAL_I2C_Init+0x196>
 8004ffe:	2301      	movs	r3, #1
 8005000:	e022      	b.n	8005048 <HAL_I2C_Init+0x1dc>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d10e      	bne.n	8005028 <HAL_I2C_Init+0x1bc>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	1e58      	subs	r0, r3, #1
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6859      	ldr	r1, [r3, #4]
 8005012:	460b      	mov	r3, r1
 8005014:	005b      	lsls	r3, r3, #1
 8005016:	440b      	add	r3, r1
 8005018:	fbb0 f3f3 	udiv	r3, r0, r3
 800501c:	3301      	adds	r3, #1
 800501e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005022:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005026:	e00f      	b.n	8005048 <HAL_I2C_Init+0x1dc>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	1e58      	subs	r0, r3, #1
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6859      	ldr	r1, [r3, #4]
 8005030:	460b      	mov	r3, r1
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	440b      	add	r3, r1
 8005036:	0099      	lsls	r1, r3, #2
 8005038:	440b      	add	r3, r1
 800503a:	fbb0 f3f3 	udiv	r3, r0, r3
 800503e:	3301      	adds	r3, #1
 8005040:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005044:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005048:	6879      	ldr	r1, [r7, #4]
 800504a:	6809      	ldr	r1, [r1, #0]
 800504c:	4313      	orrs	r3, r2
 800504e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	69da      	ldr	r2, [r3, #28]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	431a      	orrs	r2, r3
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	430a      	orrs	r2, r1
 800506a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005076:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	6911      	ldr	r1, [r2, #16]
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	68d2      	ldr	r2, [r2, #12]
 8005082:	4311      	orrs	r1, r2
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	6812      	ldr	r2, [r2, #0]
 8005088:	430b      	orrs	r3, r1
 800508a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	695a      	ldr	r2, [r3, #20]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	431a      	orrs	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0201 	orr.w	r2, r2, #1
 80050b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2220      	movs	r2, #32
 80050c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80050d4:	2300      	movs	r3, #0
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	000186a0 	.word	0x000186a0
 80050e4:	001e847f 	.word	0x001e847f
 80050e8:	003d08ff 	.word	0x003d08ff
 80050ec:	431bde83 	.word	0x431bde83
 80050f0:	10624dd3 	.word	0x10624dd3

080050f4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b082      	sub	sp, #8
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d101      	bne.n	8005106 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e021      	b.n	800514a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2224      	movs	r2, #36	; 0x24
 800510a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f022 0201 	bic.w	r2, r2, #1
 800511c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f821 	bl	8005166 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2200      	movs	r2, #0
 8005128:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3708      	adds	r7, #8
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}

08005152 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005152:	b480      	push	{r7}
 8005154:	b083      	sub	sp, #12
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800515a:	bf00      	nop
 800515c:	370c      	adds	r7, #12
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr

08005166 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8005166:	b480      	push	{r7}
 8005168:	b083      	sub	sp, #12
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
	...

0800517c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b088      	sub	sp, #32
 8005180:	af02      	add	r7, sp, #8
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	4608      	mov	r0, r1
 8005186:	4611      	mov	r1, r2
 8005188:	461a      	mov	r2, r3
 800518a:	4603      	mov	r3, r0
 800518c:	817b      	strh	r3, [r7, #10]
 800518e:	460b      	mov	r3, r1
 8005190:	813b      	strh	r3, [r7, #8]
 8005192:	4613      	mov	r3, r2
 8005194:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005196:	f7fe fef3 	bl	8003f80 <HAL_GetTick>
 800519a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b20      	cmp	r3, #32
 80051a6:	f040 80d9 	bne.w	800535c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	2319      	movs	r3, #25
 80051b0:	2201      	movs	r2, #1
 80051b2:	496d      	ldr	r1, [pc, #436]	; (8005368 <HAL_I2C_Mem_Write+0x1ec>)
 80051b4:	68f8      	ldr	r0, [r7, #12]
 80051b6:	f000 fc89 	bl	8005acc <I2C_WaitOnFlagUntilTimeout>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d001      	beq.n	80051c4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80051c0:	2302      	movs	r3, #2
 80051c2:	e0cc      	b.n	800535e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d101      	bne.n	80051d2 <HAL_I2C_Mem_Write+0x56>
 80051ce:	2302      	movs	r3, #2
 80051d0:	e0c5      	b.n	800535e <HAL_I2C_Mem_Write+0x1e2>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2201      	movs	r2, #1
 80051d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d007      	beq.n	80051f8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f042 0201 	orr.w	r2, r2, #1
 80051f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005206:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2221      	movs	r2, #33	; 0x21
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2240      	movs	r2, #64	; 0x40
 8005214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2200      	movs	r2, #0
 800521c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	6a3a      	ldr	r2, [r7, #32]
 8005222:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005228:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800522e:	b29a      	uxth	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	4a4d      	ldr	r2, [pc, #308]	; (800536c <HAL_I2C_Mem_Write+0x1f0>)
 8005238:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800523a:	88f8      	ldrh	r0, [r7, #6]
 800523c:	893a      	ldrh	r2, [r7, #8]
 800523e:	8979      	ldrh	r1, [r7, #10]
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	9301      	str	r3, [sp, #4]
 8005244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005246:	9300      	str	r3, [sp, #0]
 8005248:	4603      	mov	r3, r0
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f000 fac4 	bl	80057d8 <I2C_RequestMemoryWrite>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d052      	beq.n	80052fc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e081      	b.n	800535e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f000 fd0a 	bl	8005c78 <I2C_WaitOnTXEFlagUntilTimeout>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d00d      	beq.n	8005286 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526e:	2b04      	cmp	r3, #4
 8005270:	d107      	bne.n	8005282 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005280:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e06b      	b.n	800535e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528a:	781a      	ldrb	r2, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005296:	1c5a      	adds	r2, r3, #1
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a0:	3b01      	subs	r3, #1
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	3b01      	subs	r3, #1
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	f003 0304 	and.w	r3, r3, #4
 80052c0:	2b04      	cmp	r3, #4
 80052c2:	d11b      	bne.n	80052fc <HAL_I2C_Mem_Write+0x180>
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d017      	beq.n	80052fc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d0:	781a      	ldrb	r2, [r3, #0]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052dc:	1c5a      	adds	r2, r3, #1
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052e6:	3b01      	subs	r3, #1
 80052e8:	b29a      	uxth	r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	3b01      	subs	r3, #1
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005300:	2b00      	cmp	r3, #0
 8005302:	d1aa      	bne.n	800525a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005304:	697a      	ldr	r2, [r7, #20]
 8005306:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005308:	68f8      	ldr	r0, [r7, #12]
 800530a:	f000 fcf6 	bl	8005cfa <I2C_WaitOnBTFFlagUntilTimeout>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00d      	beq.n	8005330 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005318:	2b04      	cmp	r3, #4
 800531a:	d107      	bne.n	800532c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800532a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e016      	b.n	800535e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800533e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2220      	movs	r2, #32
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005358:	2300      	movs	r3, #0
 800535a:	e000      	b.n	800535e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800535c:	2302      	movs	r3, #2
  }
}
 800535e:	4618      	mov	r0, r3
 8005360:	3718      	adds	r7, #24
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	00100002 	.word	0x00100002
 800536c:	ffff0000 	.word	0xffff0000

08005370 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b08c      	sub	sp, #48	; 0x30
 8005374:	af02      	add	r7, sp, #8
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	4608      	mov	r0, r1
 800537a:	4611      	mov	r1, r2
 800537c:	461a      	mov	r2, r3
 800537e:	4603      	mov	r3, r0
 8005380:	817b      	strh	r3, [r7, #10]
 8005382:	460b      	mov	r3, r1
 8005384:	813b      	strh	r3, [r7, #8]
 8005386:	4613      	mov	r3, r2
 8005388:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800538a:	f7fe fdf9 	bl	8003f80 <HAL_GetTick>
 800538e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b20      	cmp	r3, #32
 800539a:	f040 8208 	bne.w	80057ae <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800539e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a0:	9300      	str	r3, [sp, #0]
 80053a2:	2319      	movs	r3, #25
 80053a4:	2201      	movs	r2, #1
 80053a6:	497b      	ldr	r1, [pc, #492]	; (8005594 <HAL_I2C_Mem_Read+0x224>)
 80053a8:	68f8      	ldr	r0, [r7, #12]
 80053aa:	f000 fb8f 	bl	8005acc <I2C_WaitOnFlagUntilTimeout>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d001      	beq.n	80053b8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80053b4:	2302      	movs	r3, #2
 80053b6:	e1fb      	b.n	80057b0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d101      	bne.n	80053c6 <HAL_I2C_Mem_Read+0x56>
 80053c2:	2302      	movs	r3, #2
 80053c4:	e1f4      	b.n	80057b0 <HAL_I2C_Mem_Read+0x440>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d007      	beq.n	80053ec <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f042 0201 	orr.w	r2, r2, #1
 80053ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2222      	movs	r2, #34	; 0x22
 8005400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2240      	movs	r2, #64	; 0x40
 8005408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005416:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800541c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005422:	b29a      	uxth	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	4a5b      	ldr	r2, [pc, #364]	; (8005598 <HAL_I2C_Mem_Read+0x228>)
 800542c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800542e:	88f8      	ldrh	r0, [r7, #6]
 8005430:	893a      	ldrh	r2, [r7, #8]
 8005432:	8979      	ldrh	r1, [r7, #10]
 8005434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005436:	9301      	str	r3, [sp, #4]
 8005438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800543a:	9300      	str	r3, [sp, #0]
 800543c:	4603      	mov	r3, r0
 800543e:	68f8      	ldr	r0, [r7, #12]
 8005440:	f000 fa5e 	bl	8005900 <I2C_RequestMemoryRead>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d001      	beq.n	800544e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e1b0      	b.n	80057b0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005452:	2b00      	cmp	r3, #0
 8005454:	d113      	bne.n	800547e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005456:	2300      	movs	r3, #0
 8005458:	623b      	str	r3, [r7, #32]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	695b      	ldr	r3, [r3, #20]
 8005460:	623b      	str	r3, [r7, #32]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	623b      	str	r3, [r7, #32]
 800546a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800547a:	601a      	str	r2, [r3, #0]
 800547c:	e184      	b.n	8005788 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005482:	2b01      	cmp	r3, #1
 8005484:	d11b      	bne.n	80054be <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005494:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005496:	2300      	movs	r3, #0
 8005498:	61fb      	str	r3, [r7, #28]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	695b      	ldr	r3, [r3, #20]
 80054a0:	61fb      	str	r3, [r7, #28]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	699b      	ldr	r3, [r3, #24]
 80054a8:	61fb      	str	r3, [r7, #28]
 80054aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054ba:	601a      	str	r2, [r3, #0]
 80054bc:	e164      	b.n	8005788 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d11b      	bne.n	80054fe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054d4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054e6:	2300      	movs	r3, #0
 80054e8:	61bb      	str	r3, [r7, #24]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	61bb      	str	r3, [r7, #24]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	61bb      	str	r3, [r7, #24]
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	e144      	b.n	8005788 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054fe:	2300      	movs	r3, #0
 8005500:	617b      	str	r3, [r7, #20]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	695b      	ldr	r3, [r3, #20]
 8005508:	617b      	str	r3, [r7, #20]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	617b      	str	r3, [r7, #20]
 8005512:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005514:	e138      	b.n	8005788 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800551a:	2b03      	cmp	r3, #3
 800551c:	f200 80f1 	bhi.w	8005702 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005524:	2b01      	cmp	r3, #1
 8005526:	d123      	bne.n	8005570 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800552a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f000 fc25 	bl	8005d7c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d001      	beq.n	800553c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e139      	b.n	80057b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	691a      	ldr	r2, [r3, #16]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005546:	b2d2      	uxtb	r2, r2
 8005548:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554e:	1c5a      	adds	r2, r3, #1
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005558:	3b01      	subs	r3, #1
 800555a:	b29a      	uxth	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005564:	b29b      	uxth	r3, r3
 8005566:	3b01      	subs	r3, #1
 8005568:	b29a      	uxth	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800556e:	e10b      	b.n	8005788 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005574:	2b02      	cmp	r3, #2
 8005576:	d14e      	bne.n	8005616 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557a:	9300      	str	r3, [sp, #0]
 800557c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800557e:	2200      	movs	r2, #0
 8005580:	4906      	ldr	r1, [pc, #24]	; (800559c <HAL_I2C_Mem_Read+0x22c>)
 8005582:	68f8      	ldr	r0, [r7, #12]
 8005584:	f000 faa2 	bl	8005acc <I2C_WaitOnFlagUntilTimeout>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d008      	beq.n	80055a0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e10e      	b.n	80057b0 <HAL_I2C_Mem_Read+0x440>
 8005592:	bf00      	nop
 8005594:	00100002 	.word	0x00100002
 8005598:	ffff0000 	.word	0xffff0000
 800559c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	691a      	ldr	r2, [r3, #16]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ba:	b2d2      	uxtb	r2, r2
 80055bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c2:	1c5a      	adds	r2, r3, #1
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055cc:	3b01      	subs	r3, #1
 80055ce:	b29a      	uxth	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055d8:	b29b      	uxth	r3, r3
 80055da:	3b01      	subs	r3, #1
 80055dc:	b29a      	uxth	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	691a      	ldr	r2, [r3, #16]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ec:	b2d2      	uxtb	r2, r2
 80055ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f4:	1c5a      	adds	r2, r3, #1
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055fe:	3b01      	subs	r3, #1
 8005600:	b29a      	uxth	r2, r3
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800560a:	b29b      	uxth	r3, r3
 800560c:	3b01      	subs	r3, #1
 800560e:	b29a      	uxth	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005614:	e0b8      	b.n	8005788 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005618:	9300      	str	r3, [sp, #0]
 800561a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800561c:	2200      	movs	r2, #0
 800561e:	4966      	ldr	r1, [pc, #408]	; (80057b8 <HAL_I2C_Mem_Read+0x448>)
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f000 fa53 	bl	8005acc <I2C_WaitOnFlagUntilTimeout>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d001      	beq.n	8005630 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	e0bf      	b.n	80057b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800563e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	691a      	ldr	r2, [r3, #16]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564a:	b2d2      	uxtb	r2, r2
 800564c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800565c:	3b01      	subs	r3, #1
 800565e:	b29a      	uxth	r2, r3
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005668:	b29b      	uxth	r3, r3
 800566a:	3b01      	subs	r3, #1
 800566c:	b29a      	uxth	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005678:	2200      	movs	r2, #0
 800567a:	494f      	ldr	r1, [pc, #316]	; (80057b8 <HAL_I2C_Mem_Read+0x448>)
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f000 fa25 	bl	8005acc <I2C_WaitOnFlagUntilTimeout>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d001      	beq.n	800568c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e091      	b.n	80057b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800569a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	691a      	ldr	r2, [r3, #16]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a6:	b2d2      	uxtb	r2, r2
 80056a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ae:	1c5a      	adds	r2, r3, #1
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056b8:	3b01      	subs	r3, #1
 80056ba:	b29a      	uxth	r2, r3
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	3b01      	subs	r3, #1
 80056c8:	b29a      	uxth	r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	691a      	ldr	r2, [r3, #16]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d8:	b2d2      	uxtb	r2, r2
 80056da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e0:	1c5a      	adds	r2, r3, #1
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056ea:	3b01      	subs	r3, #1
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	3b01      	subs	r3, #1
 80056fa:	b29a      	uxth	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005700:	e042      	b.n	8005788 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005702:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005704:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005706:	68f8      	ldr	r0, [r7, #12]
 8005708:	f000 fb38 	bl	8005d7c <I2C_WaitOnRXNEFlagUntilTimeout>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d001      	beq.n	8005716 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e04c      	b.n	80057b0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	691a      	ldr	r2, [r3, #16]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005720:	b2d2      	uxtb	r2, r2
 8005722:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005728:	1c5a      	adds	r2, r3, #1
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005732:	3b01      	subs	r3, #1
 8005734:	b29a      	uxth	r2, r3
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800573e:	b29b      	uxth	r3, r3
 8005740:	3b01      	subs	r3, #1
 8005742:	b29a      	uxth	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	f003 0304 	and.w	r3, r3, #4
 8005752:	2b04      	cmp	r3, #4
 8005754:	d118      	bne.n	8005788 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	691a      	ldr	r2, [r3, #16]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005760:	b2d2      	uxtb	r2, r2
 8005762:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005768:	1c5a      	adds	r2, r3, #1
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005772:	3b01      	subs	r3, #1
 8005774:	b29a      	uxth	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800577e:	b29b      	uxth	r3, r3
 8005780:	3b01      	subs	r3, #1
 8005782:	b29a      	uxth	r2, r3
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800578c:	2b00      	cmp	r3, #0
 800578e:	f47f aec2 	bne.w	8005516 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2220      	movs	r2, #32
 8005796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80057aa:	2300      	movs	r3, #0
 80057ac:	e000      	b.n	80057b0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80057ae:	2302      	movs	r3, #2
  }
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3728      	adds	r7, #40	; 0x28
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	00010004 	.word	0x00010004

080057bc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057ca:	b2db      	uxtb	r3, r3
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b088      	sub	sp, #32
 80057dc:	af02      	add	r7, sp, #8
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	4608      	mov	r0, r1
 80057e2:	4611      	mov	r1, r2
 80057e4:	461a      	mov	r2, r3
 80057e6:	4603      	mov	r3, r0
 80057e8:	817b      	strh	r3, [r7, #10]
 80057ea:	460b      	mov	r3, r1
 80057ec:	813b      	strh	r3, [r7, #8]
 80057ee:	4613      	mov	r3, r2
 80057f0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005800:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005804:	9300      	str	r3, [sp, #0]
 8005806:	6a3b      	ldr	r3, [r7, #32]
 8005808:	2200      	movs	r2, #0
 800580a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f000 f95c 	bl	8005acc <I2C_WaitOnFlagUntilTimeout>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00c      	beq.n	8005834 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005824:	2b00      	cmp	r3, #0
 8005826:	d003      	beq.n	8005830 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800582e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e05f      	b.n	80058f4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005834:	897b      	ldrh	r3, [r7, #10]
 8005836:	b2db      	uxtb	r3, r3
 8005838:	461a      	mov	r2, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005842:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005846:	6a3a      	ldr	r2, [r7, #32]
 8005848:	492c      	ldr	r1, [pc, #176]	; (80058fc <I2C_RequestMemoryWrite+0x124>)
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 f995 	bl	8005b7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e04c      	b.n	80058f4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800585a:	2300      	movs	r3, #0
 800585c:	617b      	str	r3, [r7, #20]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	695b      	ldr	r3, [r3, #20]
 8005864:	617b      	str	r3, [r7, #20]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	617b      	str	r3, [r7, #20]
 800586e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005870:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005872:	6a39      	ldr	r1, [r7, #32]
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 f9ff 	bl	8005c78 <I2C_WaitOnTXEFlagUntilTimeout>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00d      	beq.n	800589c <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005884:	2b04      	cmp	r3, #4
 8005886:	d107      	bne.n	8005898 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005896:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e02b      	b.n	80058f4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800589c:	88fb      	ldrh	r3, [r7, #6]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d105      	bne.n	80058ae <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058a2:	893b      	ldrh	r3, [r7, #8]
 80058a4:	b2da      	uxtb	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	611a      	str	r2, [r3, #16]
 80058ac:	e021      	b.n	80058f2 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80058ae:	893b      	ldrh	r3, [r7, #8]
 80058b0:	0a1b      	lsrs	r3, r3, #8
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	b2da      	uxtb	r2, r3
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058be:	6a39      	ldr	r1, [r7, #32]
 80058c0:	68f8      	ldr	r0, [r7, #12]
 80058c2:	f000 f9d9 	bl	8005c78 <I2C_WaitOnTXEFlagUntilTimeout>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00d      	beq.n	80058e8 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d0:	2b04      	cmp	r3, #4
 80058d2:	d107      	bne.n	80058e4 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058e2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e005      	b.n	80058f4 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058e8:	893b      	ldrh	r3, [r7, #8]
 80058ea:	b2da      	uxtb	r2, r3
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3718      	adds	r7, #24
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	00010002 	.word	0x00010002

08005900 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b088      	sub	sp, #32
 8005904:	af02      	add	r7, sp, #8
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	4608      	mov	r0, r1
 800590a:	4611      	mov	r1, r2
 800590c:	461a      	mov	r2, r3
 800590e:	4603      	mov	r3, r0
 8005910:	817b      	strh	r3, [r7, #10]
 8005912:	460b      	mov	r3, r1
 8005914:	813b      	strh	r3, [r7, #8]
 8005916:	4613      	mov	r3, r2
 8005918:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005928:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005938:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800593a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593c:	9300      	str	r3, [sp, #0]
 800593e:	6a3b      	ldr	r3, [r7, #32]
 8005940:	2200      	movs	r2, #0
 8005942:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005946:	68f8      	ldr	r0, [r7, #12]
 8005948:	f000 f8c0 	bl	8005acc <I2C_WaitOnFlagUntilTimeout>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00c      	beq.n	800596c <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800595c:	2b00      	cmp	r3, #0
 800595e:	d003      	beq.n	8005968 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005966:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e0a9      	b.n	8005ac0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800596c:	897b      	ldrh	r3, [r7, #10]
 800596e:	b2db      	uxtb	r3, r3
 8005970:	461a      	mov	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800597a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800597c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597e:	6a3a      	ldr	r2, [r7, #32]
 8005980:	4951      	ldr	r1, [pc, #324]	; (8005ac8 <I2C_RequestMemoryRead+0x1c8>)
 8005982:	68f8      	ldr	r0, [r7, #12]
 8005984:	f000 f8f9 	bl	8005b7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e096      	b.n	8005ac0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005992:	2300      	movs	r3, #0
 8005994:	617b      	str	r3, [r7, #20]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	695b      	ldr	r3, [r3, #20]
 800599c:	617b      	str	r3, [r7, #20]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	617b      	str	r3, [r7, #20]
 80059a6:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059aa:	6a39      	ldr	r1, [r7, #32]
 80059ac:	68f8      	ldr	r0, [r7, #12]
 80059ae:	f000 f963 	bl	8005c78 <I2C_WaitOnTXEFlagUntilTimeout>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d00d      	beq.n	80059d4 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059bc:	2b04      	cmp	r3, #4
 80059be:	d107      	bne.n	80059d0 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ce:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e075      	b.n	8005ac0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059d4:	88fb      	ldrh	r3, [r7, #6]
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d105      	bne.n	80059e6 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059da:	893b      	ldrh	r3, [r7, #8]
 80059dc:	b2da      	uxtb	r2, r3
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	611a      	str	r2, [r3, #16]
 80059e4:	e021      	b.n	8005a2a <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80059e6:	893b      	ldrh	r3, [r7, #8]
 80059e8:	0a1b      	lsrs	r3, r3, #8
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	b2da      	uxtb	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059f6:	6a39      	ldr	r1, [r7, #32]
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f000 f93d 	bl	8005c78 <I2C_WaitOnTXEFlagUntilTimeout>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d00d      	beq.n	8005a20 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a08:	2b04      	cmp	r3, #4
 8005a0a:	d107      	bne.n	8005a1c <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a1a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e04f      	b.n	8005ac0 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a20:	893b      	ldrh	r3, [r7, #8]
 8005a22:	b2da      	uxtb	r2, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a2c:	6a39      	ldr	r1, [r7, #32]
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f000 f922 	bl	8005c78 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00d      	beq.n	8005a56 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3e:	2b04      	cmp	r3, #4
 8005a40:	d107      	bne.n	8005a52 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a50:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e034      	b.n	8005ac0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a64:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a68:	9300      	str	r3, [sp, #0]
 8005a6a:	6a3b      	ldr	r3, [r7, #32]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f000 f82a 	bl	8005acc <I2C_WaitOnFlagUntilTimeout>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00c      	beq.n	8005a98 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d003      	beq.n	8005a94 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a94:	2303      	movs	r3, #3
 8005a96:	e013      	b.n	8005ac0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005a98:	897b      	ldrh	r3, [r7, #10]
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	f043 0301 	orr.w	r3, r3, #1
 8005aa0:	b2da      	uxtb	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aaa:	6a3a      	ldr	r2, [r7, #32]
 8005aac:	4906      	ldr	r1, [pc, #24]	; (8005ac8 <I2C_RequestMemoryRead+0x1c8>)
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f000 f863 	bl	8005b7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e000      	b.n	8005ac0 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3718      	adds	r7, #24
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	00010002 	.word	0x00010002

08005acc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	603b      	str	r3, [r7, #0]
 8005ad8:	4613      	mov	r3, r2
 8005ada:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005adc:	e025      	b.n	8005b2a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae4:	d021      	beq.n	8005b2a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ae6:	f7fe fa4b 	bl	8003f80 <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	683a      	ldr	r2, [r7, #0]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d302      	bcc.n	8005afc <I2C_WaitOnFlagUntilTimeout+0x30>
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d116      	bne.n	8005b2a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2220      	movs	r2, #32
 8005b06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b16:	f043 0220 	orr.w	r2, r3, #32
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e023      	b.n	8005b72 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	0c1b      	lsrs	r3, r3, #16
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d10d      	bne.n	8005b50 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	695b      	ldr	r3, [r3, #20]
 8005b3a:	43da      	mvns	r2, r3
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	4013      	ands	r3, r2
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	bf0c      	ite	eq
 8005b46:	2301      	moveq	r3, #1
 8005b48:	2300      	movne	r3, #0
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	e00c      	b.n	8005b6a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	43da      	mvns	r2, r3
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	bf0c      	ite	eq
 8005b62:	2301      	moveq	r3, #1
 8005b64:	2300      	movne	r3, #0
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	461a      	mov	r2, r3
 8005b6a:	79fb      	ldrb	r3, [r7, #7]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d0b6      	beq.n	8005ade <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3710      	adds	r7, #16
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b084      	sub	sp, #16
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	60f8      	str	r0, [r7, #12]
 8005b82:	60b9      	str	r1, [r7, #8]
 8005b84:	607a      	str	r2, [r7, #4]
 8005b86:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b88:	e051      	b.n	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b98:	d123      	bne.n	8005be2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ba8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005bb2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2220      	movs	r2, #32
 8005bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bce:	f043 0204 	orr.w	r2, r3, #4
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e046      	b.n	8005c70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005be8:	d021      	beq.n	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bea:	f7fe f9c9 	bl	8003f80 <HAL_GetTick>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d302      	bcc.n	8005c00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d116      	bne.n	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2220      	movs	r2, #32
 8005c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1a:	f043 0220 	orr.w	r2, r3, #32
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e020      	b.n	8005c70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	0c1b      	lsrs	r3, r3, #16
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d10c      	bne.n	8005c52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	695b      	ldr	r3, [r3, #20]
 8005c3e:	43da      	mvns	r2, r3
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	4013      	ands	r3, r2
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	bf14      	ite	ne
 8005c4a:	2301      	movne	r3, #1
 8005c4c:	2300      	moveq	r3, #0
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	e00b      	b.n	8005c6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	699b      	ldr	r3, [r3, #24]
 8005c58:	43da      	mvns	r2, r3
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	bf14      	ite	ne
 8005c64:	2301      	movne	r3, #1
 8005c66:	2300      	moveq	r3, #0
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d18d      	bne.n	8005b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c84:	e02d      	b.n	8005ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f000 f8ce 	bl	8005e28 <I2C_IsAcknowledgeFailed>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d001      	beq.n	8005c96 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e02d      	b.n	8005cf2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c9c:	d021      	beq.n	8005ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c9e:	f7fe f96f 	bl	8003f80 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d302      	bcc.n	8005cb4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d116      	bne.n	8005ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2220      	movs	r2, #32
 8005cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cce:	f043 0220 	orr.w	r2, r3, #32
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e007      	b.n	8005cf2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	695b      	ldr	r3, [r3, #20]
 8005ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cec:	2b80      	cmp	r3, #128	; 0x80
 8005cee:	d1ca      	bne.n	8005c86 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3710      	adds	r7, #16
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b084      	sub	sp, #16
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	60f8      	str	r0, [r7, #12]
 8005d02:	60b9      	str	r1, [r7, #8]
 8005d04:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d06:	e02d      	b.n	8005d64 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d08:	68f8      	ldr	r0, [r7, #12]
 8005d0a:	f000 f88d 	bl	8005e28 <I2C_IsAcknowledgeFailed>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d001      	beq.n	8005d18 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e02d      	b.n	8005d74 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d1e:	d021      	beq.n	8005d64 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d20:	f7fe f92e 	bl	8003f80 <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	68ba      	ldr	r2, [r7, #8]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d302      	bcc.n	8005d36 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d116      	bne.n	8005d64 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2220      	movs	r2, #32
 8005d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d50:	f043 0220 	orr.w	r2, r3, #32
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e007      	b.n	8005d74 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	f003 0304 	and.w	r3, r3, #4
 8005d6e:	2b04      	cmp	r3, #4
 8005d70:	d1ca      	bne.n	8005d08 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d72:	2300      	movs	r3, #0
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d88:	e042      	b.n	8005e10 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	695b      	ldr	r3, [r3, #20]
 8005d90:	f003 0310 	and.w	r3, r3, #16
 8005d94:	2b10      	cmp	r3, #16
 8005d96:	d119      	bne.n	8005dcc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f06f 0210 	mvn.w	r2, #16
 8005da0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2200      	movs	r2, #0
 8005da6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2220      	movs	r2, #32
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e029      	b.n	8005e20 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dcc:	f7fe f8d8 	bl	8003f80 <HAL_GetTick>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	68ba      	ldr	r2, [r7, #8]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d302      	bcc.n	8005de2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d116      	bne.n	8005e10 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2200      	movs	r2, #0
 8005de6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2220      	movs	r2, #32
 8005dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfc:	f043 0220 	orr.w	r2, r3, #32
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e007      	b.n	8005e20 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	695b      	ldr	r3, [r3, #20]
 8005e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e1a:	2b40      	cmp	r3, #64	; 0x40
 8005e1c:	d1b5      	bne.n	8005d8a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3710      	adds	r7, #16
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	695b      	ldr	r3, [r3, #20]
 8005e36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e3e:	d11b      	bne.n	8005e78 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e48:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2220      	movs	r2, #32
 8005e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e64:	f043 0204 	orr.w	r2, r3, #4
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e000      	b.n	8005e7a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	370c      	adds	r7, #12
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
	...

08005e88 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e0bf      	b.n	800601a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d106      	bne.n	8005eb4 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 f8ba 	bl	8006028 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2202      	movs	r2, #2
 8005eb8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	699a      	ldr	r2, [r3, #24]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005eca:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	6999      	ldr	r1, [r3, #24]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	685a      	ldr	r2, [r3, #4]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005ee0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	430a      	orrs	r2, r1
 8005eee:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	6899      	ldr	r1, [r3, #8]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	4b4a      	ldr	r3, [pc, #296]	; (8006024 <HAL_LTDC_Init+0x19c>)
 8005efc:	400b      	ands	r3, r1
 8005efe:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	695b      	ldr	r3, [r3, #20]
 8005f04:	041b      	lsls	r3, r3, #16
 8005f06:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6899      	ldr	r1, [r3, #8]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	699a      	ldr	r2, [r3, #24]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	431a      	orrs	r2, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68d9      	ldr	r1, [r3, #12]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	4b3e      	ldr	r3, [pc, #248]	; (8006024 <HAL_LTDC_Init+0x19c>)
 8005f2a:	400b      	ands	r3, r1
 8005f2c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	69db      	ldr	r3, [r3, #28]
 8005f32:	041b      	lsls	r3, r3, #16
 8005f34:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68d9      	ldr	r1, [r3, #12]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6a1a      	ldr	r2, [r3, #32]
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	431a      	orrs	r2, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	430a      	orrs	r2, r1
 8005f4a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	6919      	ldr	r1, [r3, #16]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	4b33      	ldr	r3, [pc, #204]	; (8006024 <HAL_LTDC_Init+0x19c>)
 8005f58:	400b      	ands	r3, r1
 8005f5a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f60:	041b      	lsls	r3, r3, #16
 8005f62:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	6919      	ldr	r1, [r3, #16]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	431a      	orrs	r2, r3
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	430a      	orrs	r2, r1
 8005f78:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	6959      	ldr	r1, [r3, #20]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	4b27      	ldr	r3, [pc, #156]	; (8006024 <HAL_LTDC_Init+0x19c>)
 8005f86:	400b      	ands	r3, r1
 8005f88:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f8e:	041b      	lsls	r3, r3, #16
 8005f90:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	6959      	ldr	r1, [r3, #20]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	431a      	orrs	r2, r3
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	430a      	orrs	r2, r1
 8005fa6:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005fae:	021b      	lsls	r3, r3, #8
 8005fb0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005fb8:	041b      	lsls	r3, r3, #16
 8005fba:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005fca:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005fde:	431a      	orrs	r2, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	430a      	orrs	r2, r1
 8005fe6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f042 0206 	orr.w	r2, r2, #6
 8005ff6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	699a      	ldr	r2, [r3, #24]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f042 0201 	orr.w	r2, r2, #1
 8006006:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006018:	2300      	movs	r3, #0
}
 800601a:	4618      	mov	r0, r3
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	f000f800 	.word	0xf000f800

08006028 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8006030:	bf00      	nop
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800603c:	b5b0      	push	{r4, r5, r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800604e:	2b01      	cmp	r3, #1
 8006050:	d101      	bne.n	8006056 <HAL_LTDC_ConfigLayer+0x1a>
 8006052:	2302      	movs	r3, #2
 8006054:	e02c      	b.n	80060b0 <HAL_LTDC_ConfigLayer+0x74>
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2202      	movs	r2, #2
 8006062:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2134      	movs	r1, #52	; 0x34
 800606c:	fb01 f303 	mul.w	r3, r1, r3
 8006070:	4413      	add	r3, r2
 8006072:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	4614      	mov	r4, r2
 800607a:	461d      	mov	r5, r3
 800607c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800607e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006080:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006082:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006084:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006086:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006088:	682b      	ldr	r3, [r5, #0]
 800608a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	68b9      	ldr	r1, [r7, #8]
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f000 f83b 	bl	800610c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2201      	movs	r2, #1
 800609c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2201      	movs	r2, #1
 80060a2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3710      	adds	r7, #16
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bdb0      	pop	{r4, r5, r7, pc}

080060b8 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d101      	bne.n	80060ce <HAL_LTDC_EnableDither+0x16>
 80060ca:	2302      	movs	r3, #2
 80060cc:	e016      	b.n	80060fc <HAL_LTDC_EnableDither+0x44>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2202      	movs	r2, #2
 80060da:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80060de:	4b0a      	ldr	r3, [pc, #40]	; (8006108 <HAL_LTDC_EnableDither+0x50>)
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	4a09      	ldr	r2, [pc, #36]	; (8006108 <HAL_LTDC_EnableDither+0x50>)
 80060e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060e8:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr
 8006108:	40016800 	.word	0x40016800

0800610c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800610c:	b480      	push	{r7}
 800610e:	b089      	sub	sp, #36	; 0x24
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	685a      	ldr	r2, [r3, #4]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	0c1b      	lsrs	r3, r3, #16
 8006124:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006128:	4413      	add	r3, r2
 800612a:	041b      	lsls	r3, r3, #16
 800612c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	461a      	mov	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	01db      	lsls	r3, r3, #7
 8006138:	4413      	add	r3, r2
 800613a:	3384      	adds	r3, #132	; 0x84
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	6812      	ldr	r2, [r2, #0]
 8006142:	4611      	mov	r1, r2
 8006144:	687a      	ldr	r2, [r7, #4]
 8006146:	01d2      	lsls	r2, r2, #7
 8006148:	440a      	add	r2, r1
 800614a:	3284      	adds	r2, #132	; 0x84
 800614c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006150:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	0c1b      	lsrs	r3, r3, #16
 800615e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006162:	4413      	add	r3, r2
 8006164:	1c5a      	adds	r2, r3, #1
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4619      	mov	r1, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	01db      	lsls	r3, r3, #7
 8006170:	440b      	add	r3, r1
 8006172:	3384      	adds	r3, #132	; 0x84
 8006174:	4619      	mov	r1, r3
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	4313      	orrs	r3, r2
 800617a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	68da      	ldr	r2, [r3, #12]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800618a:	4413      	add	r3, r2
 800618c:	041b      	lsls	r3, r3, #16
 800618e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	461a      	mov	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	01db      	lsls	r3, r3, #7
 800619a:	4413      	add	r3, r2
 800619c:	3384      	adds	r3, #132	; 0x84
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	6812      	ldr	r2, [r2, #0]
 80061a4:	4611      	mov	r1, r2
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	01d2      	lsls	r2, r2, #7
 80061aa:	440a      	add	r2, r1
 80061ac:	3284      	adds	r2, #132	; 0x84
 80061ae:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80061b2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	689a      	ldr	r2, [r3, #8]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061c2:	4413      	add	r3, r2
 80061c4:	1c5a      	adds	r2, r3, #1
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4619      	mov	r1, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	01db      	lsls	r3, r3, #7
 80061d0:	440b      	add	r3, r1
 80061d2:	3384      	adds	r3, #132	; 0x84
 80061d4:	4619      	mov	r1, r3
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	4313      	orrs	r3, r2
 80061da:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	461a      	mov	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	01db      	lsls	r3, r3, #7
 80061e6:	4413      	add	r3, r2
 80061e8:	3384      	adds	r3, #132	; 0x84
 80061ea:	691b      	ldr	r3, [r3, #16]
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	6812      	ldr	r2, [r2, #0]
 80061f0:	4611      	mov	r1, r2
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	01d2      	lsls	r2, r2, #7
 80061f6:	440a      	add	r2, r1
 80061f8:	3284      	adds	r2, #132	; 0x84
 80061fa:	f023 0307 	bic.w	r3, r3, #7
 80061fe:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	461a      	mov	r2, r3
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	01db      	lsls	r3, r3, #7
 800620a:	4413      	add	r3, r2
 800620c:	3384      	adds	r3, #132	; 0x84
 800620e:	461a      	mov	r2, r3
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800621c:	021b      	lsls	r3, r3, #8
 800621e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006226:	041b      	lsls	r3, r3, #16
 8006228:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	699b      	ldr	r3, [r3, #24]
 800622e:	061b      	lsls	r3, r3, #24
 8006230:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	461a      	mov	r2, r3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	01db      	lsls	r3, r3, #7
 800623c:	4413      	add	r3, r2
 800623e:	3384      	adds	r3, #132	; 0x84
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	461a      	mov	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	01db      	lsls	r3, r3, #7
 800624c:	4413      	add	r3, r2
 800624e:	3384      	adds	r3, #132	; 0x84
 8006250:	461a      	mov	r2, r3
 8006252:	2300      	movs	r3, #0
 8006254:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800625c:	461a      	mov	r2, r3
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	431a      	orrs	r2, r3
 8006262:	69bb      	ldr	r3, [r7, #24]
 8006264:	431a      	orrs	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4619      	mov	r1, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	01db      	lsls	r3, r3, #7
 8006270:	440b      	add	r3, r1
 8006272:	3384      	adds	r3, #132	; 0x84
 8006274:	4619      	mov	r1, r3
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	4313      	orrs	r3, r2
 800627a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	461a      	mov	r2, r3
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	01db      	lsls	r3, r3, #7
 8006286:	4413      	add	r3, r2
 8006288:	3384      	adds	r3, #132	; 0x84
 800628a:	695b      	ldr	r3, [r3, #20]
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	6812      	ldr	r2, [r2, #0]
 8006290:	4611      	mov	r1, r2
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	01d2      	lsls	r2, r2, #7
 8006296:	440a      	add	r2, r1
 8006298:	3284      	adds	r2, #132	; 0x84
 800629a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800629e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	461a      	mov	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	01db      	lsls	r3, r3, #7
 80062aa:	4413      	add	r3, r2
 80062ac:	3384      	adds	r3, #132	; 0x84
 80062ae:	461a      	mov	r2, r3
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	695b      	ldr	r3, [r3, #20]
 80062b4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	461a      	mov	r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	01db      	lsls	r3, r3, #7
 80062c0:	4413      	add	r3, r2
 80062c2:	3384      	adds	r3, #132	; 0x84
 80062c4:	69db      	ldr	r3, [r3, #28]
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	6812      	ldr	r2, [r2, #0]
 80062ca:	4611      	mov	r1, r2
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	01d2      	lsls	r2, r2, #7
 80062d0:	440a      	add	r2, r1
 80062d2:	3284      	adds	r2, #132	; 0x84
 80062d4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80062d8:	f023 0307 	bic.w	r3, r3, #7
 80062dc:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	69da      	ldr	r2, [r3, #28]
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	68f9      	ldr	r1, [r7, #12]
 80062e8:	6809      	ldr	r1, [r1, #0]
 80062ea:	4608      	mov	r0, r1
 80062ec:	6879      	ldr	r1, [r7, #4]
 80062ee:	01c9      	lsls	r1, r1, #7
 80062f0:	4401      	add	r1, r0
 80062f2:	3184      	adds	r1, #132	; 0x84
 80062f4:	4313      	orrs	r3, r2
 80062f6:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	461a      	mov	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	01db      	lsls	r3, r3, #7
 8006302:	4413      	add	r3, r2
 8006304:	3384      	adds	r3, #132	; 0x84
 8006306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	461a      	mov	r2, r3
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	01db      	lsls	r3, r3, #7
 8006312:	4413      	add	r3, r2
 8006314:	3384      	adds	r3, #132	; 0x84
 8006316:	461a      	mov	r2, r3
 8006318:	2300      	movs	r3, #0
 800631a:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	461a      	mov	r2, r3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	01db      	lsls	r3, r3, #7
 8006326:	4413      	add	r3, r2
 8006328:	3384      	adds	r3, #132	; 0x84
 800632a:	461a      	mov	r2, r3
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006330:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d102      	bne.n	8006340 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800633a:	2304      	movs	r3, #4
 800633c:	61fb      	str	r3, [r7, #28]
 800633e:	e01b      	b.n	8006378 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	2b01      	cmp	r3, #1
 8006346:	d102      	bne.n	800634e <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8006348:	2303      	movs	r3, #3
 800634a:	61fb      	str	r3, [r7, #28]
 800634c:	e014      	b.n	8006378 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	691b      	ldr	r3, [r3, #16]
 8006352:	2b04      	cmp	r3, #4
 8006354:	d00b      	beq.n	800636e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800635a:	2b02      	cmp	r3, #2
 800635c:	d007      	beq.n	800636e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006362:	2b03      	cmp	r3, #3
 8006364:	d003      	beq.n	800636e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800636a:	2b07      	cmp	r3, #7
 800636c:	d102      	bne.n	8006374 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800636e:	2302      	movs	r3, #2
 8006370:	61fb      	str	r3, [r7, #28]
 8006372:	e001      	b.n	8006378 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006374:	2301      	movs	r3, #1
 8006376:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	461a      	mov	r2, r3
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	01db      	lsls	r3, r3, #7
 8006382:	4413      	add	r3, r2
 8006384:	3384      	adds	r3, #132	; 0x84
 8006386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	6812      	ldr	r2, [r2, #0]
 800638c:	4611      	mov	r1, r2
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	01d2      	lsls	r2, r2, #7
 8006392:	440a      	add	r2, r1
 8006394:	3284      	adds	r2, #132	; 0x84
 8006396:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800639a:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063a0:	69fa      	ldr	r2, [r7, #28]
 80063a2:	fb02 f303 	mul.w	r3, r2, r3
 80063a6:	041a      	lsls	r2, r3, #16
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	6859      	ldr	r1, [r3, #4]
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	1acb      	subs	r3, r1, r3
 80063b2:	69f9      	ldr	r1, [r7, #28]
 80063b4:	fb01 f303 	mul.w	r3, r1, r3
 80063b8:	3303      	adds	r3, #3
 80063ba:	68f9      	ldr	r1, [r7, #12]
 80063bc:	6809      	ldr	r1, [r1, #0]
 80063be:	4608      	mov	r0, r1
 80063c0:	6879      	ldr	r1, [r7, #4]
 80063c2:	01c9      	lsls	r1, r1, #7
 80063c4:	4401      	add	r1, r0
 80063c6:	3184      	adds	r1, #132	; 0x84
 80063c8:	4313      	orrs	r3, r2
 80063ca:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	461a      	mov	r2, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	01db      	lsls	r3, r3, #7
 80063d6:	4413      	add	r3, r2
 80063d8:	3384      	adds	r3, #132	; 0x84
 80063da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	6812      	ldr	r2, [r2, #0]
 80063e0:	4611      	mov	r1, r2
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	01d2      	lsls	r2, r2, #7
 80063e6:	440a      	add	r2, r1
 80063e8:	3284      	adds	r2, #132	; 0x84
 80063ea:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80063ee:	f023 0307 	bic.w	r3, r3, #7
 80063f2:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	461a      	mov	r2, r3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	01db      	lsls	r3, r3, #7
 80063fe:	4413      	add	r3, r2
 8006400:	3384      	adds	r3, #132	; 0x84
 8006402:	461a      	mov	r2, r3
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006408:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	01db      	lsls	r3, r3, #7
 8006414:	4413      	add	r3, r2
 8006416:	3384      	adds	r3, #132	; 0x84
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	6812      	ldr	r2, [r2, #0]
 800641e:	4611      	mov	r1, r2
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	01d2      	lsls	r2, r2, #7
 8006424:	440a      	add	r2, r1
 8006426:	3284      	adds	r2, #132	; 0x84
 8006428:	f043 0301 	orr.w	r3, r3, #1
 800642c:	6013      	str	r3, [r2, #0]
}
 800642e:	bf00      	nop
 8006430:	3724      	adds	r7, #36	; 0x24
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
	...

0800643c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b086      	sub	sp, #24
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d101      	bne.n	800644e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e25e      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0301 	and.w	r3, r3, #1
 8006456:	2b00      	cmp	r3, #0
 8006458:	d075      	beq.n	8006546 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800645a:	4b88      	ldr	r3, [pc, #544]	; (800667c <HAL_RCC_OscConfig+0x240>)
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f003 030c 	and.w	r3, r3, #12
 8006462:	2b04      	cmp	r3, #4
 8006464:	d00c      	beq.n	8006480 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006466:	4b85      	ldr	r3, [pc, #532]	; (800667c <HAL_RCC_OscConfig+0x240>)
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800646e:	2b08      	cmp	r3, #8
 8006470:	d112      	bne.n	8006498 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006472:	4b82      	ldr	r3, [pc, #520]	; (800667c <HAL_RCC_OscConfig+0x240>)
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800647a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800647e:	d10b      	bne.n	8006498 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006480:	4b7e      	ldr	r3, [pc, #504]	; (800667c <HAL_RCC_OscConfig+0x240>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006488:	2b00      	cmp	r3, #0
 800648a:	d05b      	beq.n	8006544 <HAL_RCC_OscConfig+0x108>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d157      	bne.n	8006544 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e239      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064a0:	d106      	bne.n	80064b0 <HAL_RCC_OscConfig+0x74>
 80064a2:	4b76      	ldr	r3, [pc, #472]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a75      	ldr	r2, [pc, #468]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80064a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064ac:	6013      	str	r3, [r2, #0]
 80064ae:	e01d      	b.n	80064ec <HAL_RCC_OscConfig+0xb0>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064b8:	d10c      	bne.n	80064d4 <HAL_RCC_OscConfig+0x98>
 80064ba:	4b70      	ldr	r3, [pc, #448]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a6f      	ldr	r2, [pc, #444]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80064c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80064c4:	6013      	str	r3, [r2, #0]
 80064c6:	4b6d      	ldr	r3, [pc, #436]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a6c      	ldr	r2, [pc, #432]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80064cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064d0:	6013      	str	r3, [r2, #0]
 80064d2:	e00b      	b.n	80064ec <HAL_RCC_OscConfig+0xb0>
 80064d4:	4b69      	ldr	r3, [pc, #420]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a68      	ldr	r2, [pc, #416]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80064da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064de:	6013      	str	r3, [r2, #0]
 80064e0:	4b66      	ldr	r3, [pc, #408]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a65      	ldr	r2, [pc, #404]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80064e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80064ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d013      	beq.n	800651c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064f4:	f7fd fd44 	bl	8003f80 <HAL_GetTick>
 80064f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064fa:	e008      	b.n	800650e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80064fc:	f7fd fd40 	bl	8003f80 <HAL_GetTick>
 8006500:	4602      	mov	r2, r0
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	1ad3      	subs	r3, r2, r3
 8006506:	2b64      	cmp	r3, #100	; 0x64
 8006508:	d901      	bls.n	800650e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800650a:	2303      	movs	r3, #3
 800650c:	e1fe      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800650e:	4b5b      	ldr	r3, [pc, #364]	; (800667c <HAL_RCC_OscConfig+0x240>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006516:	2b00      	cmp	r3, #0
 8006518:	d0f0      	beq.n	80064fc <HAL_RCC_OscConfig+0xc0>
 800651a:	e014      	b.n	8006546 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800651c:	f7fd fd30 	bl	8003f80 <HAL_GetTick>
 8006520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006522:	e008      	b.n	8006536 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006524:	f7fd fd2c 	bl	8003f80 <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	2b64      	cmp	r3, #100	; 0x64
 8006530:	d901      	bls.n	8006536 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e1ea      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006536:	4b51      	ldr	r3, [pc, #324]	; (800667c <HAL_RCC_OscConfig+0x240>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1f0      	bne.n	8006524 <HAL_RCC_OscConfig+0xe8>
 8006542:	e000      	b.n	8006546 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006544:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 0302 	and.w	r3, r3, #2
 800654e:	2b00      	cmp	r3, #0
 8006550:	d063      	beq.n	800661a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006552:	4b4a      	ldr	r3, [pc, #296]	; (800667c <HAL_RCC_OscConfig+0x240>)
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f003 030c 	and.w	r3, r3, #12
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00b      	beq.n	8006576 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800655e:	4b47      	ldr	r3, [pc, #284]	; (800667c <HAL_RCC_OscConfig+0x240>)
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006566:	2b08      	cmp	r3, #8
 8006568:	d11c      	bne.n	80065a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800656a:	4b44      	ldr	r3, [pc, #272]	; (800667c <HAL_RCC_OscConfig+0x240>)
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006572:	2b00      	cmp	r3, #0
 8006574:	d116      	bne.n	80065a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006576:	4b41      	ldr	r3, [pc, #260]	; (800667c <HAL_RCC_OscConfig+0x240>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 0302 	and.w	r3, r3, #2
 800657e:	2b00      	cmp	r3, #0
 8006580:	d005      	beq.n	800658e <HAL_RCC_OscConfig+0x152>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	2b01      	cmp	r3, #1
 8006588:	d001      	beq.n	800658e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e1be      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800658e:	4b3b      	ldr	r3, [pc, #236]	; (800667c <HAL_RCC_OscConfig+0x240>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	691b      	ldr	r3, [r3, #16]
 800659a:	00db      	lsls	r3, r3, #3
 800659c:	4937      	ldr	r1, [pc, #220]	; (800667c <HAL_RCC_OscConfig+0x240>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065a2:	e03a      	b.n	800661a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d020      	beq.n	80065ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065ac:	4b34      	ldr	r3, [pc, #208]	; (8006680 <HAL_RCC_OscConfig+0x244>)
 80065ae:	2201      	movs	r2, #1
 80065b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065b2:	f7fd fce5 	bl	8003f80 <HAL_GetTick>
 80065b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065b8:	e008      	b.n	80065cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065ba:	f7fd fce1 	bl	8003f80 <HAL_GetTick>
 80065be:	4602      	mov	r2, r0
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	2b02      	cmp	r3, #2
 80065c6:	d901      	bls.n	80065cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80065c8:	2303      	movs	r3, #3
 80065ca:	e19f      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065cc:	4b2b      	ldr	r3, [pc, #172]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 0302 	and.w	r3, r3, #2
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d0f0      	beq.n	80065ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065d8:	4b28      	ldr	r3, [pc, #160]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	691b      	ldr	r3, [r3, #16]
 80065e4:	00db      	lsls	r3, r3, #3
 80065e6:	4925      	ldr	r1, [pc, #148]	; (800667c <HAL_RCC_OscConfig+0x240>)
 80065e8:	4313      	orrs	r3, r2
 80065ea:	600b      	str	r3, [r1, #0]
 80065ec:	e015      	b.n	800661a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80065ee:	4b24      	ldr	r3, [pc, #144]	; (8006680 <HAL_RCC_OscConfig+0x244>)
 80065f0:	2200      	movs	r2, #0
 80065f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f4:	f7fd fcc4 	bl	8003f80 <HAL_GetTick>
 80065f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065fa:	e008      	b.n	800660e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065fc:	f7fd fcc0 	bl	8003f80 <HAL_GetTick>
 8006600:	4602      	mov	r2, r0
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	1ad3      	subs	r3, r2, r3
 8006606:	2b02      	cmp	r3, #2
 8006608:	d901      	bls.n	800660e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800660a:	2303      	movs	r3, #3
 800660c:	e17e      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800660e:	4b1b      	ldr	r3, [pc, #108]	; (800667c <HAL_RCC_OscConfig+0x240>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0302 	and.w	r3, r3, #2
 8006616:	2b00      	cmp	r3, #0
 8006618:	d1f0      	bne.n	80065fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 0308 	and.w	r3, r3, #8
 8006622:	2b00      	cmp	r3, #0
 8006624:	d036      	beq.n	8006694 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d016      	beq.n	800665c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800662e:	4b15      	ldr	r3, [pc, #84]	; (8006684 <HAL_RCC_OscConfig+0x248>)
 8006630:	2201      	movs	r2, #1
 8006632:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006634:	f7fd fca4 	bl	8003f80 <HAL_GetTick>
 8006638:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800663a:	e008      	b.n	800664e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800663c:	f7fd fca0 	bl	8003f80 <HAL_GetTick>
 8006640:	4602      	mov	r2, r0
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	1ad3      	subs	r3, r2, r3
 8006646:	2b02      	cmp	r3, #2
 8006648:	d901      	bls.n	800664e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e15e      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800664e:	4b0b      	ldr	r3, [pc, #44]	; (800667c <HAL_RCC_OscConfig+0x240>)
 8006650:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b00      	cmp	r3, #0
 8006658:	d0f0      	beq.n	800663c <HAL_RCC_OscConfig+0x200>
 800665a:	e01b      	b.n	8006694 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800665c:	4b09      	ldr	r3, [pc, #36]	; (8006684 <HAL_RCC_OscConfig+0x248>)
 800665e:	2200      	movs	r2, #0
 8006660:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006662:	f7fd fc8d 	bl	8003f80 <HAL_GetTick>
 8006666:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006668:	e00e      	b.n	8006688 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800666a:	f7fd fc89 	bl	8003f80 <HAL_GetTick>
 800666e:	4602      	mov	r2, r0
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	2b02      	cmp	r3, #2
 8006676:	d907      	bls.n	8006688 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006678:	2303      	movs	r3, #3
 800667a:	e147      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
 800667c:	40023800 	.word	0x40023800
 8006680:	42470000 	.word	0x42470000
 8006684:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006688:	4b88      	ldr	r3, [pc, #544]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 800668a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800668c:	f003 0302 	and.w	r3, r3, #2
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1ea      	bne.n	800666a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 0304 	and.w	r3, r3, #4
 800669c:	2b00      	cmp	r3, #0
 800669e:	f000 8097 	beq.w	80067d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066a2:	2300      	movs	r3, #0
 80066a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066a6:	4b81      	ldr	r3, [pc, #516]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 80066a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d10f      	bne.n	80066d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066b2:	2300      	movs	r3, #0
 80066b4:	60bb      	str	r3, [r7, #8]
 80066b6:	4b7d      	ldr	r3, [pc, #500]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 80066b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ba:	4a7c      	ldr	r2, [pc, #496]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 80066bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066c0:	6413      	str	r3, [r2, #64]	; 0x40
 80066c2:	4b7a      	ldr	r3, [pc, #488]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 80066c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066ca:	60bb      	str	r3, [r7, #8]
 80066cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066ce:	2301      	movs	r3, #1
 80066d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066d2:	4b77      	ldr	r3, [pc, #476]	; (80068b0 <HAL_RCC_OscConfig+0x474>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d118      	bne.n	8006710 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066de:	4b74      	ldr	r3, [pc, #464]	; (80068b0 <HAL_RCC_OscConfig+0x474>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a73      	ldr	r2, [pc, #460]	; (80068b0 <HAL_RCC_OscConfig+0x474>)
 80066e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066ea:	f7fd fc49 	bl	8003f80 <HAL_GetTick>
 80066ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066f0:	e008      	b.n	8006704 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066f2:	f7fd fc45 	bl	8003f80 <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d901      	bls.n	8006704 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006700:	2303      	movs	r3, #3
 8006702:	e103      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006704:	4b6a      	ldr	r3, [pc, #424]	; (80068b0 <HAL_RCC_OscConfig+0x474>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800670c:	2b00      	cmp	r3, #0
 800670e:	d0f0      	beq.n	80066f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d106      	bne.n	8006726 <HAL_RCC_OscConfig+0x2ea>
 8006718:	4b64      	ldr	r3, [pc, #400]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 800671a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800671c:	4a63      	ldr	r2, [pc, #396]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 800671e:	f043 0301 	orr.w	r3, r3, #1
 8006722:	6713      	str	r3, [r2, #112]	; 0x70
 8006724:	e01c      	b.n	8006760 <HAL_RCC_OscConfig+0x324>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	2b05      	cmp	r3, #5
 800672c:	d10c      	bne.n	8006748 <HAL_RCC_OscConfig+0x30c>
 800672e:	4b5f      	ldr	r3, [pc, #380]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 8006730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006732:	4a5e      	ldr	r2, [pc, #376]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 8006734:	f043 0304 	orr.w	r3, r3, #4
 8006738:	6713      	str	r3, [r2, #112]	; 0x70
 800673a:	4b5c      	ldr	r3, [pc, #368]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 800673c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800673e:	4a5b      	ldr	r2, [pc, #364]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 8006740:	f043 0301 	orr.w	r3, r3, #1
 8006744:	6713      	str	r3, [r2, #112]	; 0x70
 8006746:	e00b      	b.n	8006760 <HAL_RCC_OscConfig+0x324>
 8006748:	4b58      	ldr	r3, [pc, #352]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 800674a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800674c:	4a57      	ldr	r2, [pc, #348]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 800674e:	f023 0301 	bic.w	r3, r3, #1
 8006752:	6713      	str	r3, [r2, #112]	; 0x70
 8006754:	4b55      	ldr	r3, [pc, #340]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 8006756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006758:	4a54      	ldr	r2, [pc, #336]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 800675a:	f023 0304 	bic.w	r3, r3, #4
 800675e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d015      	beq.n	8006794 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006768:	f7fd fc0a 	bl	8003f80 <HAL_GetTick>
 800676c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800676e:	e00a      	b.n	8006786 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006770:	f7fd fc06 	bl	8003f80 <HAL_GetTick>
 8006774:	4602      	mov	r2, r0
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	1ad3      	subs	r3, r2, r3
 800677a:	f241 3288 	movw	r2, #5000	; 0x1388
 800677e:	4293      	cmp	r3, r2
 8006780:	d901      	bls.n	8006786 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e0c2      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006786:	4b49      	ldr	r3, [pc, #292]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 8006788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800678a:	f003 0302 	and.w	r3, r3, #2
 800678e:	2b00      	cmp	r3, #0
 8006790:	d0ee      	beq.n	8006770 <HAL_RCC_OscConfig+0x334>
 8006792:	e014      	b.n	80067be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006794:	f7fd fbf4 	bl	8003f80 <HAL_GetTick>
 8006798:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800679a:	e00a      	b.n	80067b2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800679c:	f7fd fbf0 	bl	8003f80 <HAL_GetTick>
 80067a0:	4602      	mov	r2, r0
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d901      	bls.n	80067b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80067ae:	2303      	movs	r3, #3
 80067b0:	e0ac      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067b2:	4b3e      	ldr	r3, [pc, #248]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 80067b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d1ee      	bne.n	800679c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067be:	7dfb      	ldrb	r3, [r7, #23]
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d105      	bne.n	80067d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067c4:	4b39      	ldr	r3, [pc, #228]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 80067c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c8:	4a38      	ldr	r2, [pc, #224]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 80067ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067ce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	699b      	ldr	r3, [r3, #24]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f000 8098 	beq.w	800690a <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80067da:	4b34      	ldr	r3, [pc, #208]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f003 030c 	and.w	r3, r3, #12
 80067e2:	2b08      	cmp	r3, #8
 80067e4:	d05c      	beq.n	80068a0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d141      	bne.n	8006872 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067ee:	4b31      	ldr	r3, [pc, #196]	; (80068b4 <HAL_RCC_OscConfig+0x478>)
 80067f0:	2200      	movs	r2, #0
 80067f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067f4:	f7fd fbc4 	bl	8003f80 <HAL_GetTick>
 80067f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067fa:	e008      	b.n	800680e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067fc:	f7fd fbc0 	bl	8003f80 <HAL_GetTick>
 8006800:	4602      	mov	r2, r0
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	2b02      	cmp	r3, #2
 8006808:	d901      	bls.n	800680e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e07e      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800680e:	4b27      	ldr	r3, [pc, #156]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006816:	2b00      	cmp	r3, #0
 8006818:	d1f0      	bne.n	80067fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	69da      	ldr	r2, [r3, #28]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6a1b      	ldr	r3, [r3, #32]
 8006822:	431a      	orrs	r2, r3
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006828:	019b      	lsls	r3, r3, #6
 800682a:	431a      	orrs	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006830:	085b      	lsrs	r3, r3, #1
 8006832:	3b01      	subs	r3, #1
 8006834:	041b      	lsls	r3, r3, #16
 8006836:	431a      	orrs	r2, r3
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800683c:	061b      	lsls	r3, r3, #24
 800683e:	491b      	ldr	r1, [pc, #108]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 8006840:	4313      	orrs	r3, r2
 8006842:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006844:	4b1b      	ldr	r3, [pc, #108]	; (80068b4 <HAL_RCC_OscConfig+0x478>)
 8006846:	2201      	movs	r2, #1
 8006848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800684a:	f7fd fb99 	bl	8003f80 <HAL_GetTick>
 800684e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006850:	e008      	b.n	8006864 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006852:	f7fd fb95 	bl	8003f80 <HAL_GetTick>
 8006856:	4602      	mov	r2, r0
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	2b02      	cmp	r3, #2
 800685e:	d901      	bls.n	8006864 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e053      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006864:	4b11      	ldr	r3, [pc, #68]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d0f0      	beq.n	8006852 <HAL_RCC_OscConfig+0x416>
 8006870:	e04b      	b.n	800690a <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006872:	4b10      	ldr	r3, [pc, #64]	; (80068b4 <HAL_RCC_OscConfig+0x478>)
 8006874:	2200      	movs	r2, #0
 8006876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006878:	f7fd fb82 	bl	8003f80 <HAL_GetTick>
 800687c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800687e:	e008      	b.n	8006892 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006880:	f7fd fb7e 	bl	8003f80 <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	2b02      	cmp	r3, #2
 800688c:	d901      	bls.n	8006892 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800688e:	2303      	movs	r3, #3
 8006890:	e03c      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006892:	4b06      	ldr	r3, [pc, #24]	; (80068ac <HAL_RCC_OscConfig+0x470>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800689a:	2b00      	cmp	r3, #0
 800689c:	d1f0      	bne.n	8006880 <HAL_RCC_OscConfig+0x444>
 800689e:	e034      	b.n	800690a <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	699b      	ldr	r3, [r3, #24]
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d107      	bne.n	80068b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e02f      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
 80068ac:	40023800 	.word	0x40023800
 80068b0:	40007000 	.word	0x40007000
 80068b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80068b8:	4b16      	ldr	r3, [pc, #88]	; (8006914 <HAL_RCC_OscConfig+0x4d8>)
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	69db      	ldr	r3, [r3, #28]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d11c      	bne.n	8006906 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d115      	bne.n	8006906 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80068e0:	4013      	ands	r3, r2
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d10d      	bne.n	8006906 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d106      	bne.n	8006906 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006902:	429a      	cmp	r2, r3
 8006904:	d001      	beq.n	800690a <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e000      	b.n	800690c <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 800690a:	2300      	movs	r3, #0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3718      	adds	r7, #24
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	40023800 	.word	0x40023800

08006918 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d101      	bne.n	800692c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	e0cc      	b.n	8006ac6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800692c:	4b68      	ldr	r3, [pc, #416]	; (8006ad0 <HAL_RCC_ClockConfig+0x1b8>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 030f 	and.w	r3, r3, #15
 8006934:	683a      	ldr	r2, [r7, #0]
 8006936:	429a      	cmp	r2, r3
 8006938:	d90c      	bls.n	8006954 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800693a:	4b65      	ldr	r3, [pc, #404]	; (8006ad0 <HAL_RCC_ClockConfig+0x1b8>)
 800693c:	683a      	ldr	r2, [r7, #0]
 800693e:	b2d2      	uxtb	r2, r2
 8006940:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006942:	4b63      	ldr	r3, [pc, #396]	; (8006ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 030f 	and.w	r3, r3, #15
 800694a:	683a      	ldr	r2, [r7, #0]
 800694c:	429a      	cmp	r2, r3
 800694e:	d001      	beq.n	8006954 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	e0b8      	b.n	8006ac6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 0302 	and.w	r3, r3, #2
 800695c:	2b00      	cmp	r3, #0
 800695e:	d020      	beq.n	80069a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 0304 	and.w	r3, r3, #4
 8006968:	2b00      	cmp	r3, #0
 800696a:	d005      	beq.n	8006978 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800696c:	4b59      	ldr	r3, [pc, #356]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	4a58      	ldr	r2, [pc, #352]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8006972:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006976:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f003 0308 	and.w	r3, r3, #8
 8006980:	2b00      	cmp	r3, #0
 8006982:	d005      	beq.n	8006990 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006984:	4b53      	ldr	r3, [pc, #332]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	4a52      	ldr	r2, [pc, #328]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 800698a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800698e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006990:	4b50      	ldr	r3, [pc, #320]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	494d      	ldr	r1, [pc, #308]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 800699e:	4313      	orrs	r3, r2
 80069a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 0301 	and.w	r3, r3, #1
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d044      	beq.n	8006a38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d107      	bne.n	80069c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069b6:	4b47      	ldr	r3, [pc, #284]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d119      	bne.n	80069f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
 80069c4:	e07f      	b.n	8006ac6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	2b02      	cmp	r3, #2
 80069cc:	d003      	beq.n	80069d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069d2:	2b03      	cmp	r3, #3
 80069d4:	d107      	bne.n	80069e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069d6:	4b3f      	ldr	r3, [pc, #252]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d109      	bne.n	80069f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e06f      	b.n	8006ac6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069e6:	4b3b      	ldr	r3, [pc, #236]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f003 0302 	and.w	r3, r3, #2
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d101      	bne.n	80069f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e067      	b.n	8006ac6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80069f6:	4b37      	ldr	r3, [pc, #220]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	f023 0203 	bic.w	r2, r3, #3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	4934      	ldr	r1, [pc, #208]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a04:	4313      	orrs	r3, r2
 8006a06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a08:	f7fd faba 	bl	8003f80 <HAL_GetTick>
 8006a0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a0e:	e00a      	b.n	8006a26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a10:	f7fd fab6 	bl	8003f80 <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d901      	bls.n	8006a26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e04f      	b.n	8006ac6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a26:	4b2b      	ldr	r3, [pc, #172]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	f003 020c 	and.w	r2, r3, #12
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	009b      	lsls	r3, r3, #2
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d1eb      	bne.n	8006a10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a38:	4b25      	ldr	r3, [pc, #148]	; (8006ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 030f 	and.w	r3, r3, #15
 8006a40:	683a      	ldr	r2, [r7, #0]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d20c      	bcs.n	8006a60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a46:	4b22      	ldr	r3, [pc, #136]	; (8006ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8006a48:	683a      	ldr	r2, [r7, #0]
 8006a4a:	b2d2      	uxtb	r2, r2
 8006a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a4e:	4b20      	ldr	r3, [pc, #128]	; (8006ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 030f 	and.w	r3, r3, #15
 8006a56:	683a      	ldr	r2, [r7, #0]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d001      	beq.n	8006a60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e032      	b.n	8006ac6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 0304 	and.w	r3, r3, #4
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d008      	beq.n	8006a7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a6c:	4b19      	ldr	r3, [pc, #100]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	4916      	ldr	r1, [pc, #88]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 0308 	and.w	r3, r3, #8
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d009      	beq.n	8006a9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a8a:	4b12      	ldr	r3, [pc, #72]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	691b      	ldr	r3, [r3, #16]
 8006a96:	00db      	lsls	r3, r3, #3
 8006a98:	490e      	ldr	r1, [pc, #56]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006a9e:	f000 f821 	bl	8006ae4 <HAL_RCC_GetSysClockFreq>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	4b0b      	ldr	r3, [pc, #44]	; (8006ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	091b      	lsrs	r3, r3, #4
 8006aaa:	f003 030f 	and.w	r3, r3, #15
 8006aae:	490a      	ldr	r1, [pc, #40]	; (8006ad8 <HAL_RCC_ClockConfig+0x1c0>)
 8006ab0:	5ccb      	ldrb	r3, [r1, r3]
 8006ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ab6:	4a09      	ldr	r2, [pc, #36]	; (8006adc <HAL_RCC_ClockConfig+0x1c4>)
 8006ab8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006aba:	4b09      	ldr	r3, [pc, #36]	; (8006ae0 <HAL_RCC_ClockConfig+0x1c8>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f7fd fa1a 	bl	8003ef8 <HAL_InitTick>

  return HAL_OK;
 8006ac4:	2300      	movs	r3, #0
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3710      	adds	r7, #16
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	40023c00 	.word	0x40023c00
 8006ad4:	40023800 	.word	0x40023800
 8006ad8:	08008bf4 	.word	0x08008bf4
 8006adc:	200000fc 	.word	0x200000fc
 8006ae0:	2000018c 	.word	0x2000018c

08006ae4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ae4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ae8:	b094      	sub	sp, #80	; 0x50
 8006aea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006aec:	2300      	movs	r3, #0
 8006aee:	647b      	str	r3, [r7, #68]	; 0x44
 8006af0:	2300      	movs	r3, #0
 8006af2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006af4:	2300      	movs	r3, #0
 8006af6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006af8:	2300      	movs	r3, #0
 8006afa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006afc:	4b79      	ldr	r3, [pc, #484]	; (8006ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	f003 030c 	and.w	r3, r3, #12
 8006b04:	2b08      	cmp	r3, #8
 8006b06:	d00d      	beq.n	8006b24 <HAL_RCC_GetSysClockFreq+0x40>
 8006b08:	2b08      	cmp	r3, #8
 8006b0a:	f200 80e1 	bhi.w	8006cd0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d002      	beq.n	8006b18 <HAL_RCC_GetSysClockFreq+0x34>
 8006b12:	2b04      	cmp	r3, #4
 8006b14:	d003      	beq.n	8006b1e <HAL_RCC_GetSysClockFreq+0x3a>
 8006b16:	e0db      	b.n	8006cd0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b18:	4b73      	ldr	r3, [pc, #460]	; (8006ce8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006b1a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006b1c:	e0db      	b.n	8006cd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b1e:	4b73      	ldr	r3, [pc, #460]	; (8006cec <HAL_RCC_GetSysClockFreq+0x208>)
 8006b20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b22:	e0d8      	b.n	8006cd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b24:	4b6f      	ldr	r3, [pc, #444]	; (8006ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b2c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b2e:	4b6d      	ldr	r3, [pc, #436]	; (8006ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d063      	beq.n	8006c02 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b3a:	4b6a      	ldr	r3, [pc, #424]	; (8006ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	099b      	lsrs	r3, r3, #6
 8006b40:	2200      	movs	r2, #0
 8006b42:	63bb      	str	r3, [r7, #56]	; 0x38
 8006b44:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b4c:	633b      	str	r3, [r7, #48]	; 0x30
 8006b4e:	2300      	movs	r3, #0
 8006b50:	637b      	str	r3, [r7, #52]	; 0x34
 8006b52:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006b56:	4622      	mov	r2, r4
 8006b58:	462b      	mov	r3, r5
 8006b5a:	f04f 0000 	mov.w	r0, #0
 8006b5e:	f04f 0100 	mov.w	r1, #0
 8006b62:	0159      	lsls	r1, r3, #5
 8006b64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b68:	0150      	lsls	r0, r2, #5
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	4621      	mov	r1, r4
 8006b70:	1a51      	subs	r1, r2, r1
 8006b72:	6139      	str	r1, [r7, #16]
 8006b74:	4629      	mov	r1, r5
 8006b76:	eb63 0301 	sbc.w	r3, r3, r1
 8006b7a:	617b      	str	r3, [r7, #20]
 8006b7c:	f04f 0200 	mov.w	r2, #0
 8006b80:	f04f 0300 	mov.w	r3, #0
 8006b84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b88:	4659      	mov	r1, fp
 8006b8a:	018b      	lsls	r3, r1, #6
 8006b8c:	4651      	mov	r1, sl
 8006b8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006b92:	4651      	mov	r1, sl
 8006b94:	018a      	lsls	r2, r1, #6
 8006b96:	4651      	mov	r1, sl
 8006b98:	ebb2 0801 	subs.w	r8, r2, r1
 8006b9c:	4659      	mov	r1, fp
 8006b9e:	eb63 0901 	sbc.w	r9, r3, r1
 8006ba2:	f04f 0200 	mov.w	r2, #0
 8006ba6:	f04f 0300 	mov.w	r3, #0
 8006baa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006bae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006bb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006bb6:	4690      	mov	r8, r2
 8006bb8:	4699      	mov	r9, r3
 8006bba:	4623      	mov	r3, r4
 8006bbc:	eb18 0303 	adds.w	r3, r8, r3
 8006bc0:	60bb      	str	r3, [r7, #8]
 8006bc2:	462b      	mov	r3, r5
 8006bc4:	eb49 0303 	adc.w	r3, r9, r3
 8006bc8:	60fb      	str	r3, [r7, #12]
 8006bca:	f04f 0200 	mov.w	r2, #0
 8006bce:	f04f 0300 	mov.w	r3, #0
 8006bd2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006bd6:	4629      	mov	r1, r5
 8006bd8:	024b      	lsls	r3, r1, #9
 8006bda:	4621      	mov	r1, r4
 8006bdc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006be0:	4621      	mov	r1, r4
 8006be2:	024a      	lsls	r2, r1, #9
 8006be4:	4610      	mov	r0, r2
 8006be6:	4619      	mov	r1, r3
 8006be8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bea:	2200      	movs	r2, #0
 8006bec:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bf0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bf4:	f7f9 fb4c 	bl	8000290 <__aeabi_uldivmod>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	460b      	mov	r3, r1
 8006bfc:	4613      	mov	r3, r2
 8006bfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c00:	e058      	b.n	8006cb4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c02:	4b38      	ldr	r3, [pc, #224]	; (8006ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	099b      	lsrs	r3, r3, #6
 8006c08:	2200      	movs	r2, #0
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	4611      	mov	r1, r2
 8006c0e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006c12:	623b      	str	r3, [r7, #32]
 8006c14:	2300      	movs	r3, #0
 8006c16:	627b      	str	r3, [r7, #36]	; 0x24
 8006c18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006c1c:	4642      	mov	r2, r8
 8006c1e:	464b      	mov	r3, r9
 8006c20:	f04f 0000 	mov.w	r0, #0
 8006c24:	f04f 0100 	mov.w	r1, #0
 8006c28:	0159      	lsls	r1, r3, #5
 8006c2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c2e:	0150      	lsls	r0, r2, #5
 8006c30:	4602      	mov	r2, r0
 8006c32:	460b      	mov	r3, r1
 8006c34:	4641      	mov	r1, r8
 8006c36:	ebb2 0a01 	subs.w	sl, r2, r1
 8006c3a:	4649      	mov	r1, r9
 8006c3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006c40:	f04f 0200 	mov.w	r2, #0
 8006c44:	f04f 0300 	mov.w	r3, #0
 8006c48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006c4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006c50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006c54:	ebb2 040a 	subs.w	r4, r2, sl
 8006c58:	eb63 050b 	sbc.w	r5, r3, fp
 8006c5c:	f04f 0200 	mov.w	r2, #0
 8006c60:	f04f 0300 	mov.w	r3, #0
 8006c64:	00eb      	lsls	r3, r5, #3
 8006c66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c6a:	00e2      	lsls	r2, r4, #3
 8006c6c:	4614      	mov	r4, r2
 8006c6e:	461d      	mov	r5, r3
 8006c70:	4643      	mov	r3, r8
 8006c72:	18e3      	adds	r3, r4, r3
 8006c74:	603b      	str	r3, [r7, #0]
 8006c76:	464b      	mov	r3, r9
 8006c78:	eb45 0303 	adc.w	r3, r5, r3
 8006c7c:	607b      	str	r3, [r7, #4]
 8006c7e:	f04f 0200 	mov.w	r2, #0
 8006c82:	f04f 0300 	mov.w	r3, #0
 8006c86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006c8a:	4629      	mov	r1, r5
 8006c8c:	028b      	lsls	r3, r1, #10
 8006c8e:	4621      	mov	r1, r4
 8006c90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c94:	4621      	mov	r1, r4
 8006c96:	028a      	lsls	r2, r1, #10
 8006c98:	4610      	mov	r0, r2
 8006c9a:	4619      	mov	r1, r3
 8006c9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	61bb      	str	r3, [r7, #24]
 8006ca2:	61fa      	str	r2, [r7, #28]
 8006ca4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ca8:	f7f9 faf2 	bl	8000290 <__aeabi_uldivmod>
 8006cac:	4602      	mov	r2, r0
 8006cae:	460b      	mov	r3, r1
 8006cb0:	4613      	mov	r3, r2
 8006cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006cb4:	4b0b      	ldr	r3, [pc, #44]	; (8006ce4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	0c1b      	lsrs	r3, r3, #16
 8006cba:	f003 0303 	and.w	r3, r3, #3
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	005b      	lsls	r3, r3, #1
 8006cc2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006cc4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006cc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ccc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006cce:	e002      	b.n	8006cd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006cd0:	4b05      	ldr	r3, [pc, #20]	; (8006ce8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006cd2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006cd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3750      	adds	r7, #80	; 0x50
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ce2:	bf00      	nop
 8006ce4:	40023800 	.word	0x40023800
 8006ce8:	00f42400 	.word	0x00f42400
 8006cec:	007a1200 	.word	0x007a1200

08006cf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cf4:	4b03      	ldr	r3, [pc, #12]	; (8006d04 <HAL_RCC_GetHCLKFreq+0x14>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	200000fc 	.word	0x200000fc

08006d08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006d0c:	f7ff fff0 	bl	8006cf0 <HAL_RCC_GetHCLKFreq>
 8006d10:	4602      	mov	r2, r0
 8006d12:	4b05      	ldr	r3, [pc, #20]	; (8006d28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	0a9b      	lsrs	r3, r3, #10
 8006d18:	f003 0307 	and.w	r3, r3, #7
 8006d1c:	4903      	ldr	r1, [pc, #12]	; (8006d2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d1e:	5ccb      	ldrb	r3, [r1, r3]
 8006d20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	40023800 	.word	0x40023800
 8006d2c:	08008c04 	.word	0x08008c04

08006d30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b086      	sub	sp, #24
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0301 	and.w	r3, r3, #1
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d10b      	bne.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d105      	bne.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d075      	beq.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006d64:	4b91      	ldr	r3, [pc, #580]	; (8006fac <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006d66:	2200      	movs	r2, #0
 8006d68:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d6a:	f7fd f909 	bl	8003f80 <HAL_GetTick>
 8006d6e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d70:	e008      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d72:	f7fd f905 	bl	8003f80 <HAL_GetTick>
 8006d76:	4602      	mov	r2, r0
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	2b02      	cmp	r3, #2
 8006d7e:	d901      	bls.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d80:	2303      	movs	r3, #3
 8006d82:	e189      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d84:	4b8a      	ldr	r3, [pc, #552]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d1f0      	bne.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 0301 	and.w	r3, r3, #1
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d009      	beq.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	019a      	lsls	r2, r3, #6
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	689b      	ldr	r3, [r3, #8]
 8006da6:	071b      	lsls	r3, r3, #28
 8006da8:	4981      	ldr	r1, [pc, #516]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 0302 	and.w	r3, r3, #2
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d01f      	beq.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006dbc:	4b7c      	ldr	r3, [pc, #496]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006dbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006dc2:	0f1b      	lsrs	r3, r3, #28
 8006dc4:	f003 0307 	and.w	r3, r3, #7
 8006dc8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	019a      	lsls	r2, r3, #6
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	68db      	ldr	r3, [r3, #12]
 8006dd4:	061b      	lsls	r3, r3, #24
 8006dd6:	431a      	orrs	r2, r3
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	071b      	lsls	r3, r3, #28
 8006ddc:	4974      	ldr	r1, [pc, #464]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006dde:	4313      	orrs	r3, r2
 8006de0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006de4:	4b72      	ldr	r3, [pc, #456]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006de6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006dea:	f023 021f 	bic.w	r2, r3, #31
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	69db      	ldr	r3, [r3, #28]
 8006df2:	3b01      	subs	r3, #1
 8006df4:	496e      	ldr	r1, [pc, #440]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006df6:	4313      	orrs	r3, r2
 8006df8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d00d      	beq.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	019a      	lsls	r2, r3, #6
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	061b      	lsls	r3, r3, #24
 8006e14:	431a      	orrs	r2, r3
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	071b      	lsls	r3, r3, #28
 8006e1c:	4964      	ldr	r1, [pc, #400]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e24:	4b61      	ldr	r3, [pc, #388]	; (8006fac <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006e26:	2201      	movs	r2, #1
 8006e28:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e2a:	f7fd f8a9 	bl	8003f80 <HAL_GetTick>
 8006e2e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e30:	e008      	b.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006e32:	f7fd f8a5 	bl	8003f80 <HAL_GetTick>
 8006e36:	4602      	mov	r2, r0
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	1ad3      	subs	r3, r2, r3
 8006e3c:	2b02      	cmp	r3, #2
 8006e3e:	d901      	bls.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e40:	2303      	movs	r3, #3
 8006e42:	e129      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e44:	4b5a      	ldr	r3, [pc, #360]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d0f0      	beq.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 0304 	and.w	r3, r3, #4
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d105      	bne.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d079      	beq.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006e68:	4b52      	ldr	r3, [pc, #328]	; (8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e6e:	f7fd f887 	bl	8003f80 <HAL_GetTick>
 8006e72:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006e74:	e008      	b.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006e76:	f7fd f883 	bl	8003f80 <HAL_GetTick>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	1ad3      	subs	r3, r2, r3
 8006e80:	2b02      	cmp	r3, #2
 8006e82:	d901      	bls.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e84:	2303      	movs	r3, #3
 8006e86:	e107      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006e88:	4b49      	ldr	r3, [pc, #292]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e94:	d0ef      	beq.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f003 0304 	and.w	r3, r3, #4
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d020      	beq.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006ea2:	4b43      	ldr	r3, [pc, #268]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ea8:	0f1b      	lsrs	r3, r3, #28
 8006eaa:	f003 0307 	and.w	r3, r3, #7
 8006eae:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	019a      	lsls	r2, r3, #6
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	695b      	ldr	r3, [r3, #20]
 8006eba:	061b      	lsls	r3, r3, #24
 8006ebc:	431a      	orrs	r2, r3
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	071b      	lsls	r3, r3, #28
 8006ec2:	493b      	ldr	r1, [pc, #236]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006eca:	4b39      	ldr	r3, [pc, #228]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ecc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ed0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6a1b      	ldr	r3, [r3, #32]
 8006ed8:	3b01      	subs	r3, #1
 8006eda:	021b      	lsls	r3, r3, #8
 8006edc:	4934      	ldr	r1, [pc, #208]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 0308 	and.w	r3, r3, #8
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d01e      	beq.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006ef0:	4b2f      	ldr	r3, [pc, #188]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ef6:	0e1b      	lsrs	r3, r3, #24
 8006ef8:	f003 030f 	and.w	r3, r3, #15
 8006efc:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	019a      	lsls	r2, r3, #6
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	061b      	lsls	r3, r3, #24
 8006f08:	431a      	orrs	r2, r3
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	071b      	lsls	r3, r3, #28
 8006f10:	4927      	ldr	r1, [pc, #156]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f12:	4313      	orrs	r3, r2
 8006f14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006f18:	4b25      	ldr	r3, [pc, #148]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f1e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f26:	4922      	ldr	r1, [pc, #136]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006f2e:	4b21      	ldr	r3, [pc, #132]	; (8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006f30:	2201      	movs	r2, #1
 8006f32:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f34:	f7fd f824 	bl	8003f80 <HAL_GetTick>
 8006f38:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006f3a:	e008      	b.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006f3c:	f7fd f820 	bl	8003f80 <HAL_GetTick>
 8006f40:	4602      	mov	r2, r0
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	2b02      	cmp	r3, #2
 8006f48:	d901      	bls.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f4a:	2303      	movs	r3, #3
 8006f4c:	e0a4      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006f4e:	4b18      	ldr	r3, [pc, #96]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f5a:	d1ef      	bne.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 0320 	and.w	r3, r3, #32
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	f000 808b 	beq.w	8007080 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	60fb      	str	r3, [r7, #12]
 8006f6e:	4b10      	ldr	r3, [pc, #64]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f72:	4a0f      	ldr	r2, [pc, #60]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f78:	6413      	str	r3, [r2, #64]	; 0x40
 8006f7a:	4b0d      	ldr	r3, [pc, #52]	; (8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f82:	60fb      	str	r3, [r7, #12]
 8006f84:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006f86:	4b0c      	ldr	r3, [pc, #48]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a0b      	ldr	r2, [pc, #44]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f90:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006f92:	f7fc fff5 	bl	8003f80 <HAL_GetTick>
 8006f96:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006f98:	e010      	b.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006f9a:	f7fc fff1 	bl	8003f80 <HAL_GetTick>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	1ad3      	subs	r3, r2, r3
 8006fa4:	2b02      	cmp	r3, #2
 8006fa6:	d909      	bls.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006fa8:	2303      	movs	r3, #3
 8006faa:	e075      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006fac:	42470068 	.word	0x42470068
 8006fb0:	40023800 	.word	0x40023800
 8006fb4:	42470070 	.word	0x42470070
 8006fb8:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006fbc:	4b38      	ldr	r3, [pc, #224]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d0e8      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006fc8:	4b36      	ldr	r3, [pc, #216]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fd0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d02f      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fe0:	693a      	ldr	r2, [r7, #16]
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d028      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006fe6:	4b2f      	ldr	r3, [pc, #188]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006fe8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fee:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006ff0:	4b2d      	ldr	r3, [pc, #180]	; (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006ff6:	4b2c      	ldr	r3, [pc, #176]	; (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006ffc:	4a29      	ldr	r2, [pc, #164]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007002:	4b28      	ldr	r3, [pc, #160]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007006:	f003 0301 	and.w	r3, r3, #1
 800700a:	2b01      	cmp	r3, #1
 800700c:	d114      	bne.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800700e:	f7fc ffb7 	bl	8003f80 <HAL_GetTick>
 8007012:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007014:	e00a      	b.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007016:	f7fc ffb3 	bl	8003f80 <HAL_GetTick>
 800701a:	4602      	mov	r2, r0
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	f241 3288 	movw	r2, #5000	; 0x1388
 8007024:	4293      	cmp	r3, r2
 8007026:	d901      	bls.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8007028:	2303      	movs	r3, #3
 800702a:	e035      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800702c:	4b1d      	ldr	r3, [pc, #116]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800702e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007030:	f003 0302 	and.w	r3, r3, #2
 8007034:	2b00      	cmp	r3, #0
 8007036:	d0ee      	beq.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800703c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007040:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007044:	d10d      	bne.n	8007062 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8007046:	4b17      	ldr	r3, [pc, #92]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007052:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007056:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800705a:	4912      	ldr	r1, [pc, #72]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800705c:	4313      	orrs	r3, r2
 800705e:	608b      	str	r3, [r1, #8]
 8007060:	e005      	b.n	800706e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007062:	4b10      	ldr	r3, [pc, #64]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	4a0f      	ldr	r2, [pc, #60]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007068:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800706c:	6093      	str	r3, [r2, #8]
 800706e:	4b0d      	ldr	r3, [pc, #52]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007070:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007076:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800707a:	490a      	ldr	r1, [pc, #40]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800707c:	4313      	orrs	r3, r2
 800707e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 0310 	and.w	r3, r3, #16
 8007088:	2b00      	cmp	r3, #0
 800708a:	d004      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8007092:	4b06      	ldr	r3, [pc, #24]	; (80070ac <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8007094:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007096:	2300      	movs	r3, #0
}
 8007098:	4618      	mov	r0, r3
 800709a:	3718      	adds	r7, #24
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}
 80070a0:	40007000 	.word	0x40007000
 80070a4:	40023800 	.word	0x40023800
 80070a8:	42470e40 	.word	0x42470e40
 80070ac:	424711e0 	.word	0x424711e0

080070b0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d101      	bne.n	80070c4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e025      	b.n	8007110 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d106      	bne.n	80070de <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 f81d 	bl	8007118 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2202      	movs	r2, #2
 80070e2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	3304      	adds	r3, #4
 80070ee:	4619      	mov	r1, r3
 80070f0:	4610      	mov	r0, r2
 80070f2:	f000 ff0f 	bl	8007f14 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6818      	ldr	r0, [r3, #0]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	461a      	mov	r2, r3
 8007100:	6839      	ldr	r1, [r7, #0]
 8007102:	f000 ff7a 	bl	8007ffa <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2201      	movs	r2, #1
 800710a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 800710e:	2300      	movs	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	3708      	adds	r7, #8
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}

08007118 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsdram);
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8007120:	bf00      	nop
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800713e:	b2db      	uxtb	r3, r3
 8007140:	2b02      	cmp	r3, #2
 8007142:	d101      	bne.n	8007148 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8007144:	2302      	movs	r3, #2
 8007146:	e018      	b.n	800717a <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2202      	movs	r2, #2
 800714c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	68b9      	ldr	r1, [r7, #8]
 8007158:	4618      	mov	r0, r3
 800715a:	f000 ffcd 	bl	80080f8 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2b02      	cmp	r3, #2
 8007164:	d104      	bne.n	8007170 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2205      	movs	r2, #5
 800716a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800716e:	e003      	b.n	8007178 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	3710      	adds	r7, #16
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}

08007182 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007182:	b580      	push	{r7, lr}
 8007184:	b082      	sub	sp, #8
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
 800718a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007192:	b2db      	uxtb	r3, r3
 8007194:	2b02      	cmp	r3, #2
 8007196:	d101      	bne.n	800719c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8007198:	2302      	movs	r3, #2
 800719a:	e00e      	b.n	80071ba <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2202      	movs	r2, #2
 80071a0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	6839      	ldr	r1, [r7, #0]
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 ffe0 	bl	8008170 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3708      	adds	r7, #8
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}

080071c2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80071c2:	b580      	push	{r7, lr}
 80071c4:	b082      	sub	sp, #8
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d101      	bne.n	80071d4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	e05d      	b.n	8007290 <HAL_SPI_Init+0xce>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d106      	bne.n	80071ee <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2200      	movs	r2, #0
 80071e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 f87d 	bl	80072e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2202      	movs	r2, #2
 80071f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007204:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	431a      	orrs	r2, r3
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	431a      	orrs	r2, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	691b      	ldr	r3, [r3, #16]
 800721a:	431a      	orrs	r2, r3
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	695b      	ldr	r3, [r3, #20]
 8007220:	431a      	orrs	r2, r3
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	699b      	ldr	r3, [r3, #24]
 8007226:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800722a:	431a      	orrs	r2, r3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	69db      	ldr	r3, [r3, #28]
 8007230:	431a      	orrs	r2, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a1b      	ldr	r3, [r3, #32]
 8007236:	ea42 0103 	orr.w	r1, r2, r3
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	430a      	orrs	r2, r1
 8007244:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	0c1b      	lsrs	r3, r3, #16
 800724c:	f003 0104 	and.w	r1, r3, #4
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	430a      	orrs	r2, r1
 800725a:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007260:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007264:	d104      	bne.n	8007270 <HAL_SPI_Init+0xae>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800726e:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	69da      	ldr	r2, [r3, #28]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800727e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800728e:	2300      	movs	r3, #0
}
 8007290:	4618      	mov	r0, r3
 8007292:	3708      	adds	r7, #8
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}

08007298 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d101      	bne.n	80072aa <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80072a6:	2301      	movs	r3, #1
 80072a8:	e01a      	b.n	80072e0 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2202      	movs	r2, #2
 80072ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072c0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 f81a 	bl	80072fc <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3708      	adds	r7, #8
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80072f0:	bf00      	nop
 80072f2:	370c      	adds	r7, #12
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr

080072fc <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b083      	sub	sp, #12
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8007304:	bf00      	nop
 8007306:	370c      	adds	r7, #12
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b088      	sub	sp, #32
 8007314:	af00      	add	r7, sp, #0
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	603b      	str	r3, [r7, #0]
 800731c:	4613      	mov	r3, r2
 800731e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007320:	2300      	movs	r3, #0
 8007322:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800732a:	2b01      	cmp	r3, #1
 800732c:	d101      	bne.n	8007332 <HAL_SPI_Transmit+0x22>
 800732e:	2302      	movs	r3, #2
 8007330:	e140      	b.n	80075b4 <HAL_SPI_Transmit+0x2a4>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2201      	movs	r2, #1
 8007336:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800733a:	f7fc fe21 	bl	8003f80 <HAL_GetTick>
 800733e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007340:	88fb      	ldrh	r3, [r7, #6]
 8007342:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800734a:	b2db      	uxtb	r3, r3
 800734c:	2b01      	cmp	r3, #1
 800734e:	d002      	beq.n	8007356 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007350:	2302      	movs	r3, #2
 8007352:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007354:	e125      	b.n	80075a2 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d002      	beq.n	8007362 <HAL_SPI_Transmit+0x52>
 800735c:	88fb      	ldrh	r3, [r7, #6]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d102      	bne.n	8007368 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007366:	e11c      	b.n	80075a2 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2203      	movs	r2, #3
 800736c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2200      	movs	r2, #0
 8007374:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	68ba      	ldr	r2, [r7, #8]
 800737a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	88fa      	ldrh	r2, [r7, #6]
 8007380:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	88fa      	ldrh	r2, [r7, #6]
 8007386:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2200      	movs	r2, #0
 800738c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2200      	movs	r2, #0
 8007392:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2200      	movs	r2, #0
 8007398:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2200      	movs	r2, #0
 800739e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2200      	movs	r2, #0
 80073a4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	689b      	ldr	r3, [r3, #8]
 80073aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073ae:	d107      	bne.n	80073c0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073be:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073c8:	d10f      	bne.n	80073ea <HAL_SPI_Transmit+0xda>
  {
    SPI_RESET_CRC(hspi);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073d8:	601a      	str	r2, [r3, #0]
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073e8:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073f4:	2b40      	cmp	r3, #64	; 0x40
 80073f6:	d007      	beq.n	8007408 <HAL_SPI_Transmit+0xf8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007406:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	68db      	ldr	r3, [r3, #12]
 800740c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007410:	d14b      	bne.n	80074aa <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d002      	beq.n	8007420 <HAL_SPI_Transmit+0x110>
 800741a:	8afb      	ldrh	r3, [r7, #22]
 800741c:	2b01      	cmp	r3, #1
 800741e:	d13e      	bne.n	800749e <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007424:	881a      	ldrh	r2, [r3, #0]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007430:	1c9a      	adds	r2, r3, #2
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800743a:	b29b      	uxth	r3, r3
 800743c:	3b01      	subs	r3, #1
 800743e:	b29a      	uxth	r2, r3
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007444:	e02b      	b.n	800749e <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	f003 0302 	and.w	r3, r3, #2
 8007450:	2b02      	cmp	r3, #2
 8007452:	d112      	bne.n	800747a <HAL_SPI_Transmit+0x16a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007458:	881a      	ldrh	r2, [r3, #0]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007464:	1c9a      	adds	r2, r3, #2
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800746e:	b29b      	uxth	r3, r3
 8007470:	3b01      	subs	r3, #1
 8007472:	b29a      	uxth	r2, r3
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	86da      	strh	r2, [r3, #54]	; 0x36
 8007478:	e011      	b.n	800749e <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800747a:	f7fc fd81 	bl	8003f80 <HAL_GetTick>
 800747e:	4602      	mov	r2, r0
 8007480:	69bb      	ldr	r3, [r7, #24]
 8007482:	1ad3      	subs	r3, r2, r3
 8007484:	683a      	ldr	r2, [r7, #0]
 8007486:	429a      	cmp	r2, r3
 8007488:	d803      	bhi.n	8007492 <HAL_SPI_Transmit+0x182>
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007490:	d102      	bne.n	8007498 <HAL_SPI_Transmit+0x188>
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d102      	bne.n	800749e <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8007498:	2303      	movs	r3, #3
 800749a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800749c:	e081      	b.n	80075a2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d1ce      	bne.n	8007446 <HAL_SPI_Transmit+0x136>
 80074a8:	e04c      	b.n	8007544 <HAL_SPI_Transmit+0x234>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d002      	beq.n	80074b8 <HAL_SPI_Transmit+0x1a8>
 80074b2:	8afb      	ldrh	r3, [r7, #22]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d140      	bne.n	800753a <HAL_SPI_Transmit+0x22a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	330c      	adds	r3, #12
 80074c2:	7812      	ldrb	r2, [r2, #0]
 80074c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074ca:	1c5a      	adds	r2, r3, #1
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	3b01      	subs	r3, #1
 80074d8:	b29a      	uxth	r2, r3
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80074de:	e02c      	b.n	800753a <HAL_SPI_Transmit+0x22a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	f003 0302 	and.w	r3, r3, #2
 80074ea:	2b02      	cmp	r3, #2
 80074ec:	d113      	bne.n	8007516 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	330c      	adds	r3, #12
 80074f8:	7812      	ldrb	r2, [r2, #0]
 80074fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007500:	1c5a      	adds	r2, r3, #1
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800750a:	b29b      	uxth	r3, r3
 800750c:	3b01      	subs	r3, #1
 800750e:	b29a      	uxth	r2, r3
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	86da      	strh	r2, [r3, #54]	; 0x36
 8007514:	e011      	b.n	800753a <HAL_SPI_Transmit+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007516:	f7fc fd33 	bl	8003f80 <HAL_GetTick>
 800751a:	4602      	mov	r2, r0
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	683a      	ldr	r2, [r7, #0]
 8007522:	429a      	cmp	r2, r3
 8007524:	d803      	bhi.n	800752e <HAL_SPI_Transmit+0x21e>
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800752c:	d102      	bne.n	8007534 <HAL_SPI_Transmit+0x224>
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d102      	bne.n	800753a <HAL_SPI_Transmit+0x22a>
        {
          errorcode = HAL_TIMEOUT;
 8007534:	2303      	movs	r3, #3
 8007536:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007538:	e033      	b.n	80075a2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800753e:	b29b      	uxth	r3, r3
 8007540:	2b00      	cmp	r3, #0
 8007542:	d1cd      	bne.n	80074e0 <HAL_SPI_Transmit+0x1d0>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007548:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800754c:	d107      	bne.n	800755e <HAL_SPI_Transmit+0x24e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800755c:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800755e:	69ba      	ldr	r2, [r7, #24]
 8007560:	6839      	ldr	r1, [r7, #0]
 8007562:	68f8      	ldr	r0, [r7, #12]
 8007564:	f000 fc94 	bl	8007e90 <SPI_EndRxTxTransaction>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d002      	beq.n	8007574 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2220      	movs	r2, #32
 8007572:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d10a      	bne.n	8007592 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800757c:	2300      	movs	r3, #0
 800757e:	613b      	str	r3, [r7, #16]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	613b      	str	r3, [r7, #16]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	613b      	str	r3, [r7, #16]
 8007590:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007596:	2b00      	cmp	r3, #0
 8007598:	d002      	beq.n	80075a0 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	77fb      	strb	r3, [r7, #31]
 800759e:	e000      	b.n	80075a2 <HAL_SPI_Transmit+0x292>
  }

error:
 80075a0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2201      	movs	r2, #1
 80075a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80075b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3720      	adds	r7, #32
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b088      	sub	sp, #32
 80075c0:	af02      	add	r7, sp, #8
 80075c2:	60f8      	str	r0, [r7, #12]
 80075c4:	60b9      	str	r1, [r7, #8]
 80075c6:	603b      	str	r3, [r7, #0]
 80075c8:	4613      	mov	r3, r2
 80075ca:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80075cc:	2300      	movs	r3, #0
 80075ce:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075d8:	d112      	bne.n	8007600 <HAL_SPI_Receive+0x44>
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d10e      	bne.n	8007600 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2204      	movs	r2, #4
 80075e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80075ea:	88fa      	ldrh	r2, [r7, #6]
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	9300      	str	r3, [sp, #0]
 80075f0:	4613      	mov	r3, r2
 80075f2:	68ba      	ldr	r2, [r7, #8]
 80075f4:	68b9      	ldr	r1, [r7, #8]
 80075f6:	68f8      	ldr	r0, [r7, #12]
 80075f8:	f000 f95f 	bl	80078ba <HAL_SPI_TransmitReceive>
 80075fc:	4603      	mov	r3, r0
 80075fe:	e158      	b.n	80078b2 <HAL_SPI_Receive+0x2f6>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007606:	2b01      	cmp	r3, #1
 8007608:	d101      	bne.n	800760e <HAL_SPI_Receive+0x52>
 800760a:	2302      	movs	r3, #2
 800760c:	e151      	b.n	80078b2 <HAL_SPI_Receive+0x2f6>
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2201      	movs	r2, #1
 8007612:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007616:	f7fc fcb3 	bl	8003f80 <HAL_GetTick>
 800761a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007622:	b2db      	uxtb	r3, r3
 8007624:	2b01      	cmp	r3, #1
 8007626:	d002      	beq.n	800762e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007628:	2302      	movs	r3, #2
 800762a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800762c:	e138      	b.n	80078a0 <HAL_SPI_Receive+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d002      	beq.n	800763a <HAL_SPI_Receive+0x7e>
 8007634:	88fb      	ldrh	r3, [r7, #6]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d102      	bne.n	8007640 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800763e:	e12f      	b.n	80078a0 <HAL_SPI_Receive+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2204      	movs	r2, #4
 8007644:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2200      	movs	r2, #0
 800764c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	88fa      	ldrh	r2, [r7, #6]
 8007658:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	88fa      	ldrh	r2, [r7, #6]
 800765e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2200      	movs	r2, #0
 8007664:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2200      	movs	r2, #0
 800766a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2200      	movs	r2, #0
 8007670:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2200      	movs	r2, #0
 8007676:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2200      	movs	r2, #0
 800767c:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007682:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007686:	d116      	bne.n	80076b6 <HAL_SPI_Receive+0xfa>
  {
    SPI_RESET_CRC(hspi);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007696:	601a      	str	r2, [r3, #0]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80076a6:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	3b01      	subs	r3, #1
 80076b0:	b29a      	uxth	r2, r3
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076be:	d107      	bne.n	80076d0 <HAL_SPI_Receive+0x114>
  {
    SPI_1LINE_RX(hspi);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80076ce:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076da:	2b40      	cmp	r3, #64	; 0x40
 80076dc:	d007      	beq.n	80076ee <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076ec:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	68db      	ldr	r3, [r3, #12]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d162      	bne.n	80077bc <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80076f6:	e02e      	b.n	8007756 <HAL_SPI_Receive+0x19a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	f003 0301 	and.w	r3, r3, #1
 8007702:	2b01      	cmp	r3, #1
 8007704:	d115      	bne.n	8007732 <HAL_SPI_Receive+0x176>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f103 020c 	add.w	r2, r3, #12
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007712:	7812      	ldrb	r2, [r2, #0]
 8007714:	b2d2      	uxtb	r2, r2
 8007716:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800771c:	1c5a      	adds	r2, r3, #1
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007726:	b29b      	uxth	r3, r3
 8007728:	3b01      	subs	r3, #1
 800772a:	b29a      	uxth	r2, r3
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007730:	e011      	b.n	8007756 <HAL_SPI_Receive+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007732:	f7fc fc25 	bl	8003f80 <HAL_GetTick>
 8007736:	4602      	mov	r2, r0
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	1ad3      	subs	r3, r2, r3
 800773c:	683a      	ldr	r2, [r7, #0]
 800773e:	429a      	cmp	r2, r3
 8007740:	d803      	bhi.n	800774a <HAL_SPI_Receive+0x18e>
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007748:	d102      	bne.n	8007750 <HAL_SPI_Receive+0x194>
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d102      	bne.n	8007756 <HAL_SPI_Receive+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007754:	e0a4      	b.n	80078a0 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800775a:	b29b      	uxth	r3, r3
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1cb      	bne.n	80076f8 <HAL_SPI_Receive+0x13c>
 8007760:	e031      	b.n	80077c6 <HAL_SPI_Receive+0x20a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	f003 0301 	and.w	r3, r3, #1
 800776c:	2b01      	cmp	r3, #1
 800776e:	d113      	bne.n	8007798 <HAL_SPI_Receive+0x1dc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	68da      	ldr	r2, [r3, #12]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800777a:	b292      	uxth	r2, r2
 800777c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007782:	1c9a      	adds	r2, r3, #2
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800778c:	b29b      	uxth	r3, r3
 800778e:	3b01      	subs	r3, #1
 8007790:	b29a      	uxth	r2, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007796:	e011      	b.n	80077bc <HAL_SPI_Receive+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007798:	f7fc fbf2 	bl	8003f80 <HAL_GetTick>
 800779c:	4602      	mov	r2, r0
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	1ad3      	subs	r3, r2, r3
 80077a2:	683a      	ldr	r2, [r7, #0]
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d803      	bhi.n	80077b0 <HAL_SPI_Receive+0x1f4>
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ae:	d102      	bne.n	80077b6 <HAL_SPI_Receive+0x1fa>
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d102      	bne.n	80077bc <HAL_SPI_Receive+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80077b6:	2303      	movs	r3, #3
 80077b8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80077ba:	e071      	b.n	80078a0 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d1cd      	bne.n	8007762 <HAL_SPI_Receive+0x1a6>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077ce:	d142      	bne.n	8007856 <HAL_SPI_Receive+0x29a>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80077de:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	9300      	str	r3, [sp, #0]
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	2201      	movs	r2, #1
 80077e8:	2101      	movs	r1, #1
 80077ea:	68f8      	ldr	r0, [r7, #12]
 80077ec:	f000 fa81 	bl	8007cf2 <SPI_WaitFlagStateUntilTimeout>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d002      	beq.n	80077fc <HAL_SPI_Receive+0x240>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 80077f6:	2303      	movs	r3, #3
 80077f8:	75fb      	strb	r3, [r7, #23]
      goto error;
 80077fa:	e051      	b.n	80078a0 <HAL_SPI_Receive+0x2e4>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007804:	d107      	bne.n	8007816 <HAL_SPI_Receive+0x25a>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68da      	ldr	r2, [r3, #12]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007810:	b292      	uxth	r2, r2
 8007812:	801a      	strh	r2, [r3, #0]
 8007814:	e008      	b.n	8007828 <HAL_SPI_Receive+0x26c>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f103 020c 	add.w	r2, r3, #12
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007822:	7812      	ldrb	r2, [r2, #0]
 8007824:	b2d2      	uxtb	r2, r2
 8007826:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	9300      	str	r3, [sp, #0]
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	2201      	movs	r2, #1
 8007830:	2101      	movs	r1, #1
 8007832:	68f8      	ldr	r0, [r7, #12]
 8007834:	f000 fa5d 	bl	8007cf2 <SPI_WaitFlagStateUntilTimeout>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d008      	beq.n	8007850 <HAL_SPI_Receive+0x294>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007842:	f043 0202 	orr.w	r2, r3, #2
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 800784a:	2303      	movs	r3, #3
 800784c:	75fb      	strb	r3, [r7, #23]
      goto error;
 800784e:	e027      	b.n	80078a0 <HAL_SPI_Receive+0x2e4>
    }

    /* Read CRC to Flush DR and RXNE flag */
    READ_REG(hspi->Instance->DR);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	68db      	ldr	r3, [r3, #12]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007856:	693a      	ldr	r2, [r7, #16]
 8007858:	6839      	ldr	r1, [r7, #0]
 800785a:	68f8      	ldr	r0, [r7, #12]
 800785c:	f000 fab3 	bl	8007dc6 <SPI_EndRxTransaction>
 8007860:	4603      	mov	r3, r0
 8007862:	2b00      	cmp	r3, #0
 8007864:	d002      	beq.n	800786c <HAL_SPI_Receive+0x2b0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2220      	movs	r2, #32
 800786a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	f003 0310 	and.w	r3, r3, #16
 8007876:	2b10      	cmp	r3, #16
 8007878:	d10a      	bne.n	8007890 <HAL_SPI_Receive+0x2d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800787e:	f043 0202 	orr.w	r2, r3, #2
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800788e:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007894:	2b00      	cmp	r3, #0
 8007896:	d002      	beq.n	800789e <HAL_SPI_Receive+0x2e2>
  {
    errorcode = HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	75fb      	strb	r3, [r7, #23]
 800789c:	e000      	b.n	80078a0 <HAL_SPI_Receive+0x2e4>
  }

error :
 800789e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2200      	movs	r2, #0
 80078ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80078b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3718      	adds	r7, #24
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}

080078ba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80078ba:	b580      	push	{r7, lr}
 80078bc:	b08e      	sub	sp, #56	; 0x38
 80078be:	af02      	add	r7, sp, #8
 80078c0:	60f8      	str	r0, [r7, #12]
 80078c2:	60b9      	str	r1, [r7, #8]
 80078c4:	607a      	str	r2, [r7, #4]
 80078c6:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80078c8:	2301      	movs	r3, #1
 80078ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80078cc:	2300      	movs	r3, #0
 80078ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d101      	bne.n	80078e0 <HAL_SPI_TransmitReceive+0x26>
 80078dc:	2302      	movs	r3, #2
 80078de:	e1f6      	b.n	8007cce <HAL_SPI_TransmitReceive+0x414>
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078e8:	f7fc fb4a 	bl	8003f80 <HAL_GetTick>
 80078ec:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80078f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80078fe:	887b      	ldrh	r3, [r7, #2]
 8007900:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007902:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007906:	2b01      	cmp	r3, #1
 8007908:	d00f      	beq.n	800792a <HAL_SPI_TransmitReceive+0x70>
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007910:	d107      	bne.n	8007922 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d103      	bne.n	8007922 <HAL_SPI_TransmitReceive+0x68>
 800791a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800791e:	2b04      	cmp	r3, #4
 8007920:	d003      	beq.n	800792a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007922:	2302      	movs	r3, #2
 8007924:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007928:	e1c7      	b.n	8007cba <HAL_SPI_TransmitReceive+0x400>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d005      	beq.n	800793c <HAL_SPI_TransmitReceive+0x82>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d002      	beq.n	800793c <HAL_SPI_TransmitReceive+0x82>
 8007936:	887b      	ldrh	r3, [r7, #2]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d103      	bne.n	8007944 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007942:	e1ba      	b.n	8007cba <HAL_SPI_TransmitReceive+0x400>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800794a:	b2db      	uxtb	r3, r3
 800794c:	2b04      	cmp	r3, #4
 800794e:	d003      	beq.n	8007958 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2205      	movs	r2, #5
 8007954:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	687a      	ldr	r2, [r7, #4]
 8007962:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	887a      	ldrh	r2, [r7, #2]
 8007968:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	887a      	ldrh	r2, [r7, #2]
 800796e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	68ba      	ldr	r2, [r7, #8]
 8007974:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	887a      	ldrh	r2, [r7, #2]
 800797a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	887a      	ldrh	r2, [r7, #2]
 8007980:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007992:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007996:	d10f      	bne.n	80079b8 <HAL_SPI_TransmitReceive+0xfe>
  {
    SPI_RESET_CRC(hspi);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80079a6:	601a      	str	r2, [r3, #0]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80079b6:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079c2:	2b40      	cmp	r3, #64	; 0x40
 80079c4:	d007      	beq.n	80079d6 <HAL_SPI_TransmitReceive+0x11c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	68db      	ldr	r3, [r3, #12]
 80079da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079de:	f040 808b 	bne.w	8007af8 <HAL_SPI_TransmitReceive+0x23e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d002      	beq.n	80079f0 <HAL_SPI_TransmitReceive+0x136>
 80079ea:	8b7b      	ldrh	r3, [r7, #26]
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d178      	bne.n	8007ae2 <HAL_SPI_TransmitReceive+0x228>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079f4:	881a      	ldrh	r2, [r3, #0]
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a00:	1c9a      	adds	r2, r3, #2
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a0a:	b29b      	uxth	r3, r3
 8007a0c:	3b01      	subs	r3, #1
 8007a0e:	b29a      	uxth	r2, r3
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a14:	e065      	b.n	8007ae2 <HAL_SPI_TransmitReceive+0x228>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	f003 0302 	and.w	r3, r3, #2
 8007a20:	2b02      	cmp	r3, #2
 8007a22:	d12d      	bne.n	8007a80 <HAL_SPI_TransmitReceive+0x1c6>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d028      	beq.n	8007a80 <HAL_SPI_TransmitReceive+0x1c6>
 8007a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d125      	bne.n	8007a80 <HAL_SPI_TransmitReceive+0x1c6>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a38:	881a      	ldrh	r2, [r3, #0]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a44:	1c9a      	adds	r2, r3, #2
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	3b01      	subs	r3, #1
 8007a52:	b29a      	uxth	r2, r3
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d10c      	bne.n	8007a80 <HAL_SPI_TransmitReceive+0x1c6>
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a6e:	d107      	bne.n	8007a80 <HAL_SPI_TransmitReceive+0x1c6>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a7e:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	f003 0301 	and.w	r3, r3, #1
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d119      	bne.n	8007ac2 <HAL_SPI_TransmitReceive+0x208>
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a92:	b29b      	uxth	r3, r3
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d014      	beq.n	8007ac2 <HAL_SPI_TransmitReceive+0x208>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68da      	ldr	r2, [r3, #12]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa2:	b292      	uxth	r2, r2
 8007aa4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aaa:	1c9a      	adds	r2, r3, #2
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	3b01      	subs	r3, #1
 8007ab8:	b29a      	uxth	r2, r3
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007ac2:	f7fc fa5d 	bl	8003f80 <HAL_GetTick>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aca:	1ad3      	subs	r3, r2, r3
 8007acc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d807      	bhi.n	8007ae2 <HAL_SPI_TransmitReceive+0x228>
 8007ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ad8:	d003      	beq.n	8007ae2 <HAL_SPI_TransmitReceive+0x228>
      {
        errorcode = HAL_TIMEOUT;
 8007ada:	2303      	movs	r3, #3
 8007adc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007ae0:	e0eb      	b.n	8007cba <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ae6:	b29b      	uxth	r3, r3
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d194      	bne.n	8007a16 <HAL_SPI_TransmitReceive+0x15c>
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d18f      	bne.n	8007a16 <HAL_SPI_TransmitReceive+0x15c>
 8007af6:	e08e      	b.n	8007c16 <HAL_SPI_TransmitReceive+0x35c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d002      	beq.n	8007b06 <HAL_SPI_TransmitReceive+0x24c>
 8007b00:	8b7b      	ldrh	r3, [r7, #26]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d17d      	bne.n	8007c02 <HAL_SPI_TransmitReceive+0x348>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	330c      	adds	r3, #12
 8007b10:	7812      	ldrb	r2, [r2, #0]
 8007b12:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b18:	1c5a      	adds	r2, r3, #1
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	3b01      	subs	r3, #1
 8007b26:	b29a      	uxth	r2, r3
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b2c:	e069      	b.n	8007c02 <HAL_SPI_TransmitReceive+0x348>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	f003 0302 	and.w	r3, r3, #2
 8007b38:	2b02      	cmp	r3, #2
 8007b3a:	d12e      	bne.n	8007b9a <HAL_SPI_TransmitReceive+0x2e0>
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d029      	beq.n	8007b9a <HAL_SPI_TransmitReceive+0x2e0>
 8007b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d126      	bne.n	8007b9a <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	330c      	adds	r3, #12
 8007b56:	7812      	ldrb	r2, [r2, #0]
 8007b58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b5e:	1c5a      	adds	r2, r3, #1
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	b29a      	uxth	r2, r3
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b72:	2300      	movs	r3, #0
 8007b74:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b7a:	b29b      	uxth	r3, r3
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d10c      	bne.n	8007b9a <HAL_SPI_TransmitReceive+0x2e0>
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b88:	d107      	bne.n	8007b9a <HAL_SPI_TransmitReceive+0x2e0>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007b98:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	f003 0301 	and.w	r3, r3, #1
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d119      	bne.n	8007bdc <HAL_SPI_TransmitReceive+0x322>
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d014      	beq.n	8007bdc <HAL_SPI_TransmitReceive+0x322>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	68da      	ldr	r2, [r3, #12]
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bbc:	b2d2      	uxtb	r2, r2
 8007bbe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc4:	1c5a      	adds	r2, r3, #1
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	3b01      	subs	r3, #1
 8007bd2:	b29a      	uxth	r2, r3
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007bdc:	f7fc f9d0 	bl	8003f80 <HAL_GetTick>
 8007be0:	4602      	mov	r2, r0
 8007be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be4:	1ad3      	subs	r3, r2, r3
 8007be6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d803      	bhi.n	8007bf4 <HAL_SPI_TransmitReceive+0x33a>
 8007bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bf2:	d102      	bne.n	8007bfa <HAL_SPI_TransmitReceive+0x340>
 8007bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d103      	bne.n	8007c02 <HAL_SPI_TransmitReceive+0x348>
      {
        errorcode = HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c00:	e05b      	b.n	8007cba <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d190      	bne.n	8007b2e <HAL_SPI_TransmitReceive+0x274>
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d18b      	bne.n	8007b2e <HAL_SPI_TransmitReceive+0x274>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c1e:	d117      	bne.n	8007c50 <HAL_SPI_TransmitReceive+0x396>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c22:	9300      	str	r3, [sp, #0]
 8007c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c26:	2201      	movs	r2, #1
 8007c28:	2101      	movs	r1, #1
 8007c2a:	68f8      	ldr	r0, [r7, #12]
 8007c2c:	f000 f861 	bl	8007cf2 <SPI_WaitFlagStateUntilTimeout>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d009      	beq.n	8007c4a <HAL_SPI_TransmitReceive+0x390>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c3a:	f043 0202 	orr.w	r2, r3, #2
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8007c48:	e037      	b.n	8007cba <HAL_SPI_TransmitReceive+0x400>
    }
    /* Read CRC */
    READ_REG(hspi->Instance->DR);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	68db      	ldr	r3, [r3, #12]
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	f003 0310 	and.w	r3, r3, #16
 8007c5a:	2b10      	cmp	r3, #16
 8007c5c:	d10d      	bne.n	8007c7a <HAL_SPI_TransmitReceive+0x3c0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c62:	f043 0202 	orr.w	r2, r3, #2
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007c72:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c7c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c7e:	68f8      	ldr	r0, [r7, #12]
 8007c80:	f000 f906 	bl	8007e90 <SPI_EndRxTxTransaction>
 8007c84:	4603      	mov	r3, r0
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d006      	beq.n	8007c98 <HAL_SPI_TransmitReceive+0x3de>
  {
    errorcode = HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2220      	movs	r2, #32
 8007c94:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007c96:	e010      	b.n	8007cba <HAL_SPI_TransmitReceive+0x400>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d10b      	bne.n	8007cb8 <HAL_SPI_TransmitReceive+0x3fe>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	617b      	str	r3, [r7, #20]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	617b      	str	r3, [r7, #20]
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	617b      	str	r3, [r7, #20]
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	e000      	b.n	8007cba <HAL_SPI_TransmitReceive+0x400>
  }

error :
 8007cb8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007cca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3730      	adds	r7, #48	; 0x30
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}

08007cd6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007cd6:	b480      	push	{r7}
 8007cd8:	b083      	sub	sp, #12
 8007cda:	af00      	add	r7, sp, #0
 8007cdc:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ce4:	b2db      	uxtb	r3, r3
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	370c      	adds	r7, #12
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr

08007cf2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007cf2:	b580      	push	{r7, lr}
 8007cf4:	b084      	sub	sp, #16
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	60f8      	str	r0, [r7, #12]
 8007cfa:	60b9      	str	r1, [r7, #8]
 8007cfc:	603b      	str	r3, [r7, #0]
 8007cfe:	4613      	mov	r3, r2
 8007d00:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d02:	e04c      	b.n	8007d9e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d0a:	d048      	beq.n	8007d9e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007d0c:	f7fc f938 	bl	8003f80 <HAL_GetTick>
 8007d10:	4602      	mov	r2, r0
 8007d12:	69bb      	ldr	r3, [r7, #24]
 8007d14:	1ad3      	subs	r3, r2, r3
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d902      	bls.n	8007d22 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d13d      	bne.n	8007d9e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	685a      	ldr	r2, [r3, #4]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d3a:	d111      	bne.n	8007d60 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d44:	d004      	beq.n	8007d50 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d4e:	d107      	bne.n	8007d60 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d68:	d10f      	bne.n	8007d8a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d78:	601a      	str	r2, [r3, #0]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	e00f      	b.n	8007dbe <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	689a      	ldr	r2, [r3, #8]
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	4013      	ands	r3, r2
 8007da8:	68ba      	ldr	r2, [r7, #8]
 8007daa:	429a      	cmp	r2, r3
 8007dac:	bf0c      	ite	eq
 8007dae:	2301      	moveq	r3, #1
 8007db0:	2300      	movne	r3, #0
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	461a      	mov	r2, r3
 8007db6:	79fb      	ldrb	r3, [r7, #7]
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d1a3      	bne.n	8007d04 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007dbc:	2300      	movs	r3, #0
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}

08007dc6 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007dc6:	b580      	push	{r7, lr}
 8007dc8:	b086      	sub	sp, #24
 8007dca:	af02      	add	r7, sp, #8
 8007dcc:	60f8      	str	r0, [r7, #12]
 8007dce:	60b9      	str	r1, [r7, #8]
 8007dd0:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007dda:	d111      	bne.n	8007e00 <SPI_EndRxTransaction+0x3a>
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007de4:	d004      	beq.n	8007df0 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dee:	d107      	bne.n	8007e00 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007dfe:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e08:	d12a      	bne.n	8007e60 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e12:	d012      	beq.n	8007e3a <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	9300      	str	r3, [sp, #0]
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	2180      	movs	r1, #128	; 0x80
 8007e1e:	68f8      	ldr	r0, [r7, #12]
 8007e20:	f7ff ff67 	bl	8007cf2 <SPI_WaitFlagStateUntilTimeout>
 8007e24:	4603      	mov	r3, r0
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d02d      	beq.n	8007e86 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e2e:	f043 0220 	orr.w	r2, r3, #32
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e36:	2303      	movs	r3, #3
 8007e38:	e026      	b.n	8007e88 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	9300      	str	r3, [sp, #0]
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	2200      	movs	r2, #0
 8007e42:	2101      	movs	r1, #1
 8007e44:	68f8      	ldr	r0, [r7, #12]
 8007e46:	f7ff ff54 	bl	8007cf2 <SPI_WaitFlagStateUntilTimeout>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d01a      	beq.n	8007e86 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e54:	f043 0220 	orr.w	r2, r3, #32
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e5c:	2303      	movs	r3, #3
 8007e5e:	e013      	b.n	8007e88 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	9300      	str	r3, [sp, #0]
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	2200      	movs	r2, #0
 8007e68:	2101      	movs	r1, #1
 8007e6a:	68f8      	ldr	r0, [r7, #12]
 8007e6c:	f7ff ff41 	bl	8007cf2 <SPI_WaitFlagStateUntilTimeout>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d007      	beq.n	8007e86 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e7a:	f043 0220 	orr.w	r2, r3, #32
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	e000      	b.n	8007e88 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3710      	adds	r7, #16
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}

08007e90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b088      	sub	sp, #32
 8007e94:	af02      	add	r7, sp, #8
 8007e96:	60f8      	str	r0, [r7, #12]
 8007e98:	60b9      	str	r1, [r7, #8]
 8007e9a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007e9c:	4b1b      	ldr	r3, [pc, #108]	; (8007f0c <SPI_EndRxTxTransaction+0x7c>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a1b      	ldr	r2, [pc, #108]	; (8007f10 <SPI_EndRxTxTransaction+0x80>)
 8007ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ea6:	0d5b      	lsrs	r3, r3, #21
 8007ea8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007eac:	fb02 f303 	mul.w	r3, r2, r3
 8007eb0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007eba:	d112      	bne.n	8007ee2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	9300      	str	r3, [sp, #0]
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	2180      	movs	r1, #128	; 0x80
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f7ff ff13 	bl	8007cf2 <SPI_WaitFlagStateUntilTimeout>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d016      	beq.n	8007f00 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ed6:	f043 0220 	orr.w	r2, r3, #32
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007ede:	2303      	movs	r3, #3
 8007ee0:	e00f      	b.n	8007f02 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d00a      	beq.n	8007efe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	3b01      	subs	r3, #1
 8007eec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	689b      	ldr	r3, [r3, #8]
 8007ef4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ef8:	2b80      	cmp	r3, #128	; 0x80
 8007efa:	d0f2      	beq.n	8007ee2 <SPI_EndRxTxTransaction+0x52>
 8007efc:	e000      	b.n	8007f00 <SPI_EndRxTxTransaction+0x70>
        break;
 8007efe:	bf00      	nop
  }

  return HAL_OK;
 8007f00:	2300      	movs	r3, #0
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3718      	adds	r7, #24
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}
 8007f0a:	bf00      	nop
 8007f0c:	200000fc 	.word	0x200000fc
 8007f10:	165e9f81 	.word	0x165e9f81

08007f14 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b085      	sub	sp, #20
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8007f22:	2300      	movs	r3, #0
 8007f24:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d029      	beq.n	8007f82 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007f3a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007f3e:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007f48:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8007f4e:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8007f54:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8007f5a:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8007f60:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 8007f66:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8007f6c:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 8007f72:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007f74:	68fa      	ldr	r2, [r7, #12]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	68fa      	ldr	r2, [r7, #12]
 8007f7e:	601a      	str	r2, [r3, #0]
 8007f80:	e034      	b.n	8007fec <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007f8e:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007f98:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8007f9e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007fa0:	68fa      	ldr	r2, [r7, #12]
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007fb2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007fb6:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007fc0:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 8007fc6:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8007fcc:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8007fd2:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 8007fd8:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007fda:	68ba      	ldr	r2, [r7, #8]
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	68ba      	ldr	r2, [r7, #8]
 8007fea:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8007fec:	2300      	movs	r3, #0
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3714      	adds	r7, #20
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr

08007ffa <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007ffa:	b480      	push	{r7}
 8007ffc:	b087      	sub	sp, #28
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	60f8      	str	r0, [r7, #12]
 8008002:	60b9      	str	r1, [r7, #8]
 8008004:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8008006:	2300      	movs	r3, #0
 8008008:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800800a:	2300      	movs	r3, #0
 800800c:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2b01      	cmp	r3, #1
 8008012:	d02e      	beq.n	8008072 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	689b      	ldr	r3, [r3, #8]
 8008018:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008020:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	3b01      	subs	r3, #1
 800802e:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008030:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	3b01      	subs	r3, #1
 8008038:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800803a:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	68db      	ldr	r3, [r3, #12]
 8008040:	3b01      	subs	r3, #1
 8008042:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008044:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	691b      	ldr	r3, [r3, #16]
 800804a:	3b01      	subs	r3, #1
 800804c:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800804e:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	695b      	ldr	r3, [r3, #20]
 8008054:	3b01      	subs	r3, #1
 8008056:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8008058:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	699b      	ldr	r3, [r3, #24]
 800805e:	3b01      	subs	r3, #1
 8008060:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008062:	4313      	orrs	r3, r2
 8008064:	697a      	ldr	r2, [r7, #20]
 8008066:	4313      	orrs	r3, r2
 8008068:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	697a      	ldr	r2, [r7, #20]
 800806e:	609a      	str	r2, [r3, #8]
 8008070:	e03b      	b.n	80080ea <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	689b      	ldr	r3, [r3, #8]
 8008076:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800807e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008082:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	3b01      	subs	r3, #1
 800808a:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	695b      	ldr	r3, [r3, #20]
 8008090:	3b01      	subs	r3, #1
 8008092:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008094:	4313      	orrs	r3, r2
 8008096:	697a      	ldr	r2, [r7, #20]
 8008098:	4313      	orrs	r3, r2
 800809a:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	68db      	ldr	r3, [r3, #12]
 80080a0:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80080a8:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	3b01      	subs	r3, #1
 80080b6:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80080b8:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	689b      	ldr	r3, [r3, #8]
 80080be:	3b01      	subs	r3, #1
 80080c0:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80080c2:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	691b      	ldr	r3, [r3, #16]
 80080c8:	3b01      	subs	r3, #1
 80080ca:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80080cc:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	699b      	ldr	r3, [r3, #24]
 80080d2:	3b01      	subs	r3, #1
 80080d4:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80080d6:	4313      	orrs	r3, r2
 80080d8:	693a      	ldr	r2, [r7, #16]
 80080da:	4313      	orrs	r3, r2
 80080dc:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	697a      	ldr	r2, [r7, #20]
 80080e2:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	693a      	ldr	r2, [r7, #16]
 80080e8:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 80080ea:	2300      	movs	r3, #0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	371c      	adds	r7, #28
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b086      	sub	sp, #24
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	60b9      	str	r1, [r7, #8]
 8008102:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8008104:	2300      	movs	r3, #0
 8008106:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8008108:	2300      	movs	r3, #0
 800810a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008114:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	3b01      	subs	r3, #1
 800811c:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800811e:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	68db      	ldr	r3, [r3, #12]
 8008124:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008126:	4313      	orrs	r3, r2
 8008128:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 800812a:	693a      	ldr	r2, [r7, #16]
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8008130:	f7fb ff26 	bl	8003f80 <HAL_GetTick>
 8008134:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008136:	e010      	b.n	800815a <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800813e:	d00c      	beq.n	800815a <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d007      	beq.n	8008156 <FMC_SDRAM_SendCommand+0x5e>
 8008146:	f7fb ff1b 	bl	8003f80 <HAL_GetTick>
 800814a:	4602      	mov	r2, r0
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	1ad3      	subs	r3, r2, r3
 8008150:	687a      	ldr	r2, [r7, #4]
 8008152:	429a      	cmp	r2, r3
 8008154:	d201      	bcs.n	800815a <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8008156:	2303      	movs	r3, #3
 8008158:	e006      	b.n	8008168 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	f003 0320 	and.w	r3, r3, #32
 8008162:	2b20      	cmp	r3, #32
 8008164:	d0e8      	beq.n	8008138 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8008166:	2300      	movs	r3, #0
}
 8008168:	4618      	mov	r0, r3
 800816a:	3718      	adds	r7, #24
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}

08008170 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008170:	b480      	push	{r7}
 8008172:	b083      	sub	sp, #12
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	695a      	ldr	r2, [r3, #20]
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	005b      	lsls	r3, r3, #1
 8008182:	431a      	orrs	r2, r3
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8008188:	2300      	movs	r3, #0
}
 800818a:	4618      	mov	r0, r3
 800818c:	370c      	adds	r7, #12
 800818e:	46bd      	mov	sp, r7
 8008190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008194:	4770      	bx	lr
	...

08008198 <sniprintf>:
 8008198:	b40c      	push	{r2, r3}
 800819a:	b530      	push	{r4, r5, lr}
 800819c:	4b17      	ldr	r3, [pc, #92]	; (80081fc <sniprintf+0x64>)
 800819e:	1e0c      	subs	r4, r1, #0
 80081a0:	681d      	ldr	r5, [r3, #0]
 80081a2:	b09d      	sub	sp, #116	; 0x74
 80081a4:	da08      	bge.n	80081b8 <sniprintf+0x20>
 80081a6:	238b      	movs	r3, #139	; 0x8b
 80081a8:	602b      	str	r3, [r5, #0]
 80081aa:	f04f 30ff 	mov.w	r0, #4294967295
 80081ae:	b01d      	add	sp, #116	; 0x74
 80081b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80081b4:	b002      	add	sp, #8
 80081b6:	4770      	bx	lr
 80081b8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80081bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80081c0:	bf14      	ite	ne
 80081c2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80081c6:	4623      	moveq	r3, r4
 80081c8:	9304      	str	r3, [sp, #16]
 80081ca:	9307      	str	r3, [sp, #28]
 80081cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80081d0:	9002      	str	r0, [sp, #8]
 80081d2:	9006      	str	r0, [sp, #24]
 80081d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80081d8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80081da:	ab21      	add	r3, sp, #132	; 0x84
 80081dc:	a902      	add	r1, sp, #8
 80081de:	4628      	mov	r0, r5
 80081e0:	9301      	str	r3, [sp, #4]
 80081e2:	f000 f98d 	bl	8008500 <_svfiprintf_r>
 80081e6:	1c43      	adds	r3, r0, #1
 80081e8:	bfbc      	itt	lt
 80081ea:	238b      	movlt	r3, #139	; 0x8b
 80081ec:	602b      	strlt	r3, [r5, #0]
 80081ee:	2c00      	cmp	r4, #0
 80081f0:	d0dd      	beq.n	80081ae <sniprintf+0x16>
 80081f2:	9b02      	ldr	r3, [sp, #8]
 80081f4:	2200      	movs	r2, #0
 80081f6:	701a      	strb	r2, [r3, #0]
 80081f8:	e7d9      	b.n	80081ae <sniprintf+0x16>
 80081fa:	bf00      	nop
 80081fc:	200001e0 	.word	0x200001e0

08008200 <memset>:
 8008200:	4402      	add	r2, r0
 8008202:	4603      	mov	r3, r0
 8008204:	4293      	cmp	r3, r2
 8008206:	d100      	bne.n	800820a <memset+0xa>
 8008208:	4770      	bx	lr
 800820a:	f803 1b01 	strb.w	r1, [r3], #1
 800820e:	e7f9      	b.n	8008204 <memset+0x4>

08008210 <__libc_init_array>:
 8008210:	b570      	push	{r4, r5, r6, lr}
 8008212:	4d0d      	ldr	r5, [pc, #52]	; (8008248 <__libc_init_array+0x38>)
 8008214:	4c0d      	ldr	r4, [pc, #52]	; (800824c <__libc_init_array+0x3c>)
 8008216:	1b64      	subs	r4, r4, r5
 8008218:	10a4      	asrs	r4, r4, #2
 800821a:	2600      	movs	r6, #0
 800821c:	42a6      	cmp	r6, r4
 800821e:	d109      	bne.n	8008234 <__libc_init_array+0x24>
 8008220:	4d0b      	ldr	r5, [pc, #44]	; (8008250 <__libc_init_array+0x40>)
 8008222:	4c0c      	ldr	r4, [pc, #48]	; (8008254 <__libc_init_array+0x44>)
 8008224:	f000 fc78 	bl	8008b18 <_init>
 8008228:	1b64      	subs	r4, r4, r5
 800822a:	10a4      	asrs	r4, r4, #2
 800822c:	2600      	movs	r6, #0
 800822e:	42a6      	cmp	r6, r4
 8008230:	d105      	bne.n	800823e <__libc_init_array+0x2e>
 8008232:	bd70      	pop	{r4, r5, r6, pc}
 8008234:	f855 3b04 	ldr.w	r3, [r5], #4
 8008238:	4798      	blx	r3
 800823a:	3601      	adds	r6, #1
 800823c:	e7ee      	b.n	800821c <__libc_init_array+0xc>
 800823e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008242:	4798      	blx	r3
 8008244:	3601      	adds	r6, #1
 8008246:	e7f2      	b.n	800822e <__libc_init_array+0x1e>
 8008248:	0800b760 	.word	0x0800b760
 800824c:	0800b760 	.word	0x0800b760
 8008250:	0800b760 	.word	0x0800b760
 8008254:	0800b764 	.word	0x0800b764

08008258 <__retarget_lock_acquire_recursive>:
 8008258:	4770      	bx	lr

0800825a <__retarget_lock_release_recursive>:
 800825a:	4770      	bx	lr

0800825c <_free_r>:
 800825c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800825e:	2900      	cmp	r1, #0
 8008260:	d044      	beq.n	80082ec <_free_r+0x90>
 8008262:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008266:	9001      	str	r0, [sp, #4]
 8008268:	2b00      	cmp	r3, #0
 800826a:	f1a1 0404 	sub.w	r4, r1, #4
 800826e:	bfb8      	it	lt
 8008270:	18e4      	addlt	r4, r4, r3
 8008272:	f000 f8df 	bl	8008434 <__malloc_lock>
 8008276:	4a1e      	ldr	r2, [pc, #120]	; (80082f0 <_free_r+0x94>)
 8008278:	9801      	ldr	r0, [sp, #4]
 800827a:	6813      	ldr	r3, [r2, #0]
 800827c:	b933      	cbnz	r3, 800828c <_free_r+0x30>
 800827e:	6063      	str	r3, [r4, #4]
 8008280:	6014      	str	r4, [r2, #0]
 8008282:	b003      	add	sp, #12
 8008284:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008288:	f000 b8da 	b.w	8008440 <__malloc_unlock>
 800828c:	42a3      	cmp	r3, r4
 800828e:	d908      	bls.n	80082a2 <_free_r+0x46>
 8008290:	6825      	ldr	r5, [r4, #0]
 8008292:	1961      	adds	r1, r4, r5
 8008294:	428b      	cmp	r3, r1
 8008296:	bf01      	itttt	eq
 8008298:	6819      	ldreq	r1, [r3, #0]
 800829a:	685b      	ldreq	r3, [r3, #4]
 800829c:	1949      	addeq	r1, r1, r5
 800829e:	6021      	streq	r1, [r4, #0]
 80082a0:	e7ed      	b.n	800827e <_free_r+0x22>
 80082a2:	461a      	mov	r2, r3
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	b10b      	cbz	r3, 80082ac <_free_r+0x50>
 80082a8:	42a3      	cmp	r3, r4
 80082aa:	d9fa      	bls.n	80082a2 <_free_r+0x46>
 80082ac:	6811      	ldr	r1, [r2, #0]
 80082ae:	1855      	adds	r5, r2, r1
 80082b0:	42a5      	cmp	r5, r4
 80082b2:	d10b      	bne.n	80082cc <_free_r+0x70>
 80082b4:	6824      	ldr	r4, [r4, #0]
 80082b6:	4421      	add	r1, r4
 80082b8:	1854      	adds	r4, r2, r1
 80082ba:	42a3      	cmp	r3, r4
 80082bc:	6011      	str	r1, [r2, #0]
 80082be:	d1e0      	bne.n	8008282 <_free_r+0x26>
 80082c0:	681c      	ldr	r4, [r3, #0]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	6053      	str	r3, [r2, #4]
 80082c6:	440c      	add	r4, r1
 80082c8:	6014      	str	r4, [r2, #0]
 80082ca:	e7da      	b.n	8008282 <_free_r+0x26>
 80082cc:	d902      	bls.n	80082d4 <_free_r+0x78>
 80082ce:	230c      	movs	r3, #12
 80082d0:	6003      	str	r3, [r0, #0]
 80082d2:	e7d6      	b.n	8008282 <_free_r+0x26>
 80082d4:	6825      	ldr	r5, [r4, #0]
 80082d6:	1961      	adds	r1, r4, r5
 80082d8:	428b      	cmp	r3, r1
 80082da:	bf04      	itt	eq
 80082dc:	6819      	ldreq	r1, [r3, #0]
 80082de:	685b      	ldreq	r3, [r3, #4]
 80082e0:	6063      	str	r3, [r4, #4]
 80082e2:	bf04      	itt	eq
 80082e4:	1949      	addeq	r1, r1, r5
 80082e6:	6021      	streq	r1, [r4, #0]
 80082e8:	6054      	str	r4, [r2, #4]
 80082ea:	e7ca      	b.n	8008282 <_free_r+0x26>
 80082ec:	b003      	add	sp, #12
 80082ee:	bd30      	pop	{r4, r5, pc}
 80082f0:	200007fc 	.word	0x200007fc

080082f4 <sbrk_aligned>:
 80082f4:	b570      	push	{r4, r5, r6, lr}
 80082f6:	4e0e      	ldr	r6, [pc, #56]	; (8008330 <sbrk_aligned+0x3c>)
 80082f8:	460c      	mov	r4, r1
 80082fa:	6831      	ldr	r1, [r6, #0]
 80082fc:	4605      	mov	r5, r0
 80082fe:	b911      	cbnz	r1, 8008306 <sbrk_aligned+0x12>
 8008300:	f000 fba6 	bl	8008a50 <_sbrk_r>
 8008304:	6030      	str	r0, [r6, #0]
 8008306:	4621      	mov	r1, r4
 8008308:	4628      	mov	r0, r5
 800830a:	f000 fba1 	bl	8008a50 <_sbrk_r>
 800830e:	1c43      	adds	r3, r0, #1
 8008310:	d00a      	beq.n	8008328 <sbrk_aligned+0x34>
 8008312:	1cc4      	adds	r4, r0, #3
 8008314:	f024 0403 	bic.w	r4, r4, #3
 8008318:	42a0      	cmp	r0, r4
 800831a:	d007      	beq.n	800832c <sbrk_aligned+0x38>
 800831c:	1a21      	subs	r1, r4, r0
 800831e:	4628      	mov	r0, r5
 8008320:	f000 fb96 	bl	8008a50 <_sbrk_r>
 8008324:	3001      	adds	r0, #1
 8008326:	d101      	bne.n	800832c <sbrk_aligned+0x38>
 8008328:	f04f 34ff 	mov.w	r4, #4294967295
 800832c:	4620      	mov	r0, r4
 800832e:	bd70      	pop	{r4, r5, r6, pc}
 8008330:	20000800 	.word	0x20000800

08008334 <_malloc_r>:
 8008334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008338:	1ccd      	adds	r5, r1, #3
 800833a:	f025 0503 	bic.w	r5, r5, #3
 800833e:	3508      	adds	r5, #8
 8008340:	2d0c      	cmp	r5, #12
 8008342:	bf38      	it	cc
 8008344:	250c      	movcc	r5, #12
 8008346:	2d00      	cmp	r5, #0
 8008348:	4607      	mov	r7, r0
 800834a:	db01      	blt.n	8008350 <_malloc_r+0x1c>
 800834c:	42a9      	cmp	r1, r5
 800834e:	d905      	bls.n	800835c <_malloc_r+0x28>
 8008350:	230c      	movs	r3, #12
 8008352:	603b      	str	r3, [r7, #0]
 8008354:	2600      	movs	r6, #0
 8008356:	4630      	mov	r0, r6
 8008358:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800835c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008430 <_malloc_r+0xfc>
 8008360:	f000 f868 	bl	8008434 <__malloc_lock>
 8008364:	f8d8 3000 	ldr.w	r3, [r8]
 8008368:	461c      	mov	r4, r3
 800836a:	bb5c      	cbnz	r4, 80083c4 <_malloc_r+0x90>
 800836c:	4629      	mov	r1, r5
 800836e:	4638      	mov	r0, r7
 8008370:	f7ff ffc0 	bl	80082f4 <sbrk_aligned>
 8008374:	1c43      	adds	r3, r0, #1
 8008376:	4604      	mov	r4, r0
 8008378:	d155      	bne.n	8008426 <_malloc_r+0xf2>
 800837a:	f8d8 4000 	ldr.w	r4, [r8]
 800837e:	4626      	mov	r6, r4
 8008380:	2e00      	cmp	r6, #0
 8008382:	d145      	bne.n	8008410 <_malloc_r+0xdc>
 8008384:	2c00      	cmp	r4, #0
 8008386:	d048      	beq.n	800841a <_malloc_r+0xe6>
 8008388:	6823      	ldr	r3, [r4, #0]
 800838a:	4631      	mov	r1, r6
 800838c:	4638      	mov	r0, r7
 800838e:	eb04 0903 	add.w	r9, r4, r3
 8008392:	f000 fb5d 	bl	8008a50 <_sbrk_r>
 8008396:	4581      	cmp	r9, r0
 8008398:	d13f      	bne.n	800841a <_malloc_r+0xe6>
 800839a:	6821      	ldr	r1, [r4, #0]
 800839c:	1a6d      	subs	r5, r5, r1
 800839e:	4629      	mov	r1, r5
 80083a0:	4638      	mov	r0, r7
 80083a2:	f7ff ffa7 	bl	80082f4 <sbrk_aligned>
 80083a6:	3001      	adds	r0, #1
 80083a8:	d037      	beq.n	800841a <_malloc_r+0xe6>
 80083aa:	6823      	ldr	r3, [r4, #0]
 80083ac:	442b      	add	r3, r5
 80083ae:	6023      	str	r3, [r4, #0]
 80083b0:	f8d8 3000 	ldr.w	r3, [r8]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d038      	beq.n	800842a <_malloc_r+0xf6>
 80083b8:	685a      	ldr	r2, [r3, #4]
 80083ba:	42a2      	cmp	r2, r4
 80083bc:	d12b      	bne.n	8008416 <_malloc_r+0xe2>
 80083be:	2200      	movs	r2, #0
 80083c0:	605a      	str	r2, [r3, #4]
 80083c2:	e00f      	b.n	80083e4 <_malloc_r+0xb0>
 80083c4:	6822      	ldr	r2, [r4, #0]
 80083c6:	1b52      	subs	r2, r2, r5
 80083c8:	d41f      	bmi.n	800840a <_malloc_r+0xd6>
 80083ca:	2a0b      	cmp	r2, #11
 80083cc:	d917      	bls.n	80083fe <_malloc_r+0xca>
 80083ce:	1961      	adds	r1, r4, r5
 80083d0:	42a3      	cmp	r3, r4
 80083d2:	6025      	str	r5, [r4, #0]
 80083d4:	bf18      	it	ne
 80083d6:	6059      	strne	r1, [r3, #4]
 80083d8:	6863      	ldr	r3, [r4, #4]
 80083da:	bf08      	it	eq
 80083dc:	f8c8 1000 	streq.w	r1, [r8]
 80083e0:	5162      	str	r2, [r4, r5]
 80083e2:	604b      	str	r3, [r1, #4]
 80083e4:	4638      	mov	r0, r7
 80083e6:	f104 060b 	add.w	r6, r4, #11
 80083ea:	f000 f829 	bl	8008440 <__malloc_unlock>
 80083ee:	f026 0607 	bic.w	r6, r6, #7
 80083f2:	1d23      	adds	r3, r4, #4
 80083f4:	1af2      	subs	r2, r6, r3
 80083f6:	d0ae      	beq.n	8008356 <_malloc_r+0x22>
 80083f8:	1b9b      	subs	r3, r3, r6
 80083fa:	50a3      	str	r3, [r4, r2]
 80083fc:	e7ab      	b.n	8008356 <_malloc_r+0x22>
 80083fe:	42a3      	cmp	r3, r4
 8008400:	6862      	ldr	r2, [r4, #4]
 8008402:	d1dd      	bne.n	80083c0 <_malloc_r+0x8c>
 8008404:	f8c8 2000 	str.w	r2, [r8]
 8008408:	e7ec      	b.n	80083e4 <_malloc_r+0xb0>
 800840a:	4623      	mov	r3, r4
 800840c:	6864      	ldr	r4, [r4, #4]
 800840e:	e7ac      	b.n	800836a <_malloc_r+0x36>
 8008410:	4634      	mov	r4, r6
 8008412:	6876      	ldr	r6, [r6, #4]
 8008414:	e7b4      	b.n	8008380 <_malloc_r+0x4c>
 8008416:	4613      	mov	r3, r2
 8008418:	e7cc      	b.n	80083b4 <_malloc_r+0x80>
 800841a:	230c      	movs	r3, #12
 800841c:	603b      	str	r3, [r7, #0]
 800841e:	4638      	mov	r0, r7
 8008420:	f000 f80e 	bl	8008440 <__malloc_unlock>
 8008424:	e797      	b.n	8008356 <_malloc_r+0x22>
 8008426:	6025      	str	r5, [r4, #0]
 8008428:	e7dc      	b.n	80083e4 <_malloc_r+0xb0>
 800842a:	605b      	str	r3, [r3, #4]
 800842c:	deff      	udf	#255	; 0xff
 800842e:	bf00      	nop
 8008430:	200007fc 	.word	0x200007fc

08008434 <__malloc_lock>:
 8008434:	4801      	ldr	r0, [pc, #4]	; (800843c <__malloc_lock+0x8>)
 8008436:	f7ff bf0f 	b.w	8008258 <__retarget_lock_acquire_recursive>
 800843a:	bf00      	nop
 800843c:	200007f8 	.word	0x200007f8

08008440 <__malloc_unlock>:
 8008440:	4801      	ldr	r0, [pc, #4]	; (8008448 <__malloc_unlock+0x8>)
 8008442:	f7ff bf0a 	b.w	800825a <__retarget_lock_release_recursive>
 8008446:	bf00      	nop
 8008448:	200007f8 	.word	0x200007f8

0800844c <__ssputs_r>:
 800844c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008450:	688e      	ldr	r6, [r1, #8]
 8008452:	461f      	mov	r7, r3
 8008454:	42be      	cmp	r6, r7
 8008456:	680b      	ldr	r3, [r1, #0]
 8008458:	4682      	mov	sl, r0
 800845a:	460c      	mov	r4, r1
 800845c:	4690      	mov	r8, r2
 800845e:	d82c      	bhi.n	80084ba <__ssputs_r+0x6e>
 8008460:	898a      	ldrh	r2, [r1, #12]
 8008462:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008466:	d026      	beq.n	80084b6 <__ssputs_r+0x6a>
 8008468:	6965      	ldr	r5, [r4, #20]
 800846a:	6909      	ldr	r1, [r1, #16]
 800846c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008470:	eba3 0901 	sub.w	r9, r3, r1
 8008474:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008478:	1c7b      	adds	r3, r7, #1
 800847a:	444b      	add	r3, r9
 800847c:	106d      	asrs	r5, r5, #1
 800847e:	429d      	cmp	r5, r3
 8008480:	bf38      	it	cc
 8008482:	461d      	movcc	r5, r3
 8008484:	0553      	lsls	r3, r2, #21
 8008486:	d527      	bpl.n	80084d8 <__ssputs_r+0x8c>
 8008488:	4629      	mov	r1, r5
 800848a:	f7ff ff53 	bl	8008334 <_malloc_r>
 800848e:	4606      	mov	r6, r0
 8008490:	b360      	cbz	r0, 80084ec <__ssputs_r+0xa0>
 8008492:	6921      	ldr	r1, [r4, #16]
 8008494:	464a      	mov	r2, r9
 8008496:	f000 faeb 	bl	8008a70 <memcpy>
 800849a:	89a3      	ldrh	r3, [r4, #12]
 800849c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80084a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084a4:	81a3      	strh	r3, [r4, #12]
 80084a6:	6126      	str	r6, [r4, #16]
 80084a8:	6165      	str	r5, [r4, #20]
 80084aa:	444e      	add	r6, r9
 80084ac:	eba5 0509 	sub.w	r5, r5, r9
 80084b0:	6026      	str	r6, [r4, #0]
 80084b2:	60a5      	str	r5, [r4, #8]
 80084b4:	463e      	mov	r6, r7
 80084b6:	42be      	cmp	r6, r7
 80084b8:	d900      	bls.n	80084bc <__ssputs_r+0x70>
 80084ba:	463e      	mov	r6, r7
 80084bc:	6820      	ldr	r0, [r4, #0]
 80084be:	4632      	mov	r2, r6
 80084c0:	4641      	mov	r1, r8
 80084c2:	f000 faab 	bl	8008a1c <memmove>
 80084c6:	68a3      	ldr	r3, [r4, #8]
 80084c8:	1b9b      	subs	r3, r3, r6
 80084ca:	60a3      	str	r3, [r4, #8]
 80084cc:	6823      	ldr	r3, [r4, #0]
 80084ce:	4433      	add	r3, r6
 80084d0:	6023      	str	r3, [r4, #0]
 80084d2:	2000      	movs	r0, #0
 80084d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084d8:	462a      	mov	r2, r5
 80084da:	f000 fad7 	bl	8008a8c <_realloc_r>
 80084de:	4606      	mov	r6, r0
 80084e0:	2800      	cmp	r0, #0
 80084e2:	d1e0      	bne.n	80084a6 <__ssputs_r+0x5a>
 80084e4:	6921      	ldr	r1, [r4, #16]
 80084e6:	4650      	mov	r0, sl
 80084e8:	f7ff feb8 	bl	800825c <_free_r>
 80084ec:	230c      	movs	r3, #12
 80084ee:	f8ca 3000 	str.w	r3, [sl]
 80084f2:	89a3      	ldrh	r3, [r4, #12]
 80084f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084f8:	81a3      	strh	r3, [r4, #12]
 80084fa:	f04f 30ff 	mov.w	r0, #4294967295
 80084fe:	e7e9      	b.n	80084d4 <__ssputs_r+0x88>

08008500 <_svfiprintf_r>:
 8008500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008504:	4698      	mov	r8, r3
 8008506:	898b      	ldrh	r3, [r1, #12]
 8008508:	061b      	lsls	r3, r3, #24
 800850a:	b09d      	sub	sp, #116	; 0x74
 800850c:	4607      	mov	r7, r0
 800850e:	460d      	mov	r5, r1
 8008510:	4614      	mov	r4, r2
 8008512:	d50e      	bpl.n	8008532 <_svfiprintf_r+0x32>
 8008514:	690b      	ldr	r3, [r1, #16]
 8008516:	b963      	cbnz	r3, 8008532 <_svfiprintf_r+0x32>
 8008518:	2140      	movs	r1, #64	; 0x40
 800851a:	f7ff ff0b 	bl	8008334 <_malloc_r>
 800851e:	6028      	str	r0, [r5, #0]
 8008520:	6128      	str	r0, [r5, #16]
 8008522:	b920      	cbnz	r0, 800852e <_svfiprintf_r+0x2e>
 8008524:	230c      	movs	r3, #12
 8008526:	603b      	str	r3, [r7, #0]
 8008528:	f04f 30ff 	mov.w	r0, #4294967295
 800852c:	e0d0      	b.n	80086d0 <_svfiprintf_r+0x1d0>
 800852e:	2340      	movs	r3, #64	; 0x40
 8008530:	616b      	str	r3, [r5, #20]
 8008532:	2300      	movs	r3, #0
 8008534:	9309      	str	r3, [sp, #36]	; 0x24
 8008536:	2320      	movs	r3, #32
 8008538:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800853c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008540:	2330      	movs	r3, #48	; 0x30
 8008542:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80086e8 <_svfiprintf_r+0x1e8>
 8008546:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800854a:	f04f 0901 	mov.w	r9, #1
 800854e:	4623      	mov	r3, r4
 8008550:	469a      	mov	sl, r3
 8008552:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008556:	b10a      	cbz	r2, 800855c <_svfiprintf_r+0x5c>
 8008558:	2a25      	cmp	r2, #37	; 0x25
 800855a:	d1f9      	bne.n	8008550 <_svfiprintf_r+0x50>
 800855c:	ebba 0b04 	subs.w	fp, sl, r4
 8008560:	d00b      	beq.n	800857a <_svfiprintf_r+0x7a>
 8008562:	465b      	mov	r3, fp
 8008564:	4622      	mov	r2, r4
 8008566:	4629      	mov	r1, r5
 8008568:	4638      	mov	r0, r7
 800856a:	f7ff ff6f 	bl	800844c <__ssputs_r>
 800856e:	3001      	adds	r0, #1
 8008570:	f000 80a9 	beq.w	80086c6 <_svfiprintf_r+0x1c6>
 8008574:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008576:	445a      	add	r2, fp
 8008578:	9209      	str	r2, [sp, #36]	; 0x24
 800857a:	f89a 3000 	ldrb.w	r3, [sl]
 800857e:	2b00      	cmp	r3, #0
 8008580:	f000 80a1 	beq.w	80086c6 <_svfiprintf_r+0x1c6>
 8008584:	2300      	movs	r3, #0
 8008586:	f04f 32ff 	mov.w	r2, #4294967295
 800858a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800858e:	f10a 0a01 	add.w	sl, sl, #1
 8008592:	9304      	str	r3, [sp, #16]
 8008594:	9307      	str	r3, [sp, #28]
 8008596:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800859a:	931a      	str	r3, [sp, #104]	; 0x68
 800859c:	4654      	mov	r4, sl
 800859e:	2205      	movs	r2, #5
 80085a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085a4:	4850      	ldr	r0, [pc, #320]	; (80086e8 <_svfiprintf_r+0x1e8>)
 80085a6:	f7f7 fe23 	bl	80001f0 <memchr>
 80085aa:	9a04      	ldr	r2, [sp, #16]
 80085ac:	b9d8      	cbnz	r0, 80085e6 <_svfiprintf_r+0xe6>
 80085ae:	06d0      	lsls	r0, r2, #27
 80085b0:	bf44      	itt	mi
 80085b2:	2320      	movmi	r3, #32
 80085b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085b8:	0711      	lsls	r1, r2, #28
 80085ba:	bf44      	itt	mi
 80085bc:	232b      	movmi	r3, #43	; 0x2b
 80085be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085c2:	f89a 3000 	ldrb.w	r3, [sl]
 80085c6:	2b2a      	cmp	r3, #42	; 0x2a
 80085c8:	d015      	beq.n	80085f6 <_svfiprintf_r+0xf6>
 80085ca:	9a07      	ldr	r2, [sp, #28]
 80085cc:	4654      	mov	r4, sl
 80085ce:	2000      	movs	r0, #0
 80085d0:	f04f 0c0a 	mov.w	ip, #10
 80085d4:	4621      	mov	r1, r4
 80085d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085da:	3b30      	subs	r3, #48	; 0x30
 80085dc:	2b09      	cmp	r3, #9
 80085de:	d94d      	bls.n	800867c <_svfiprintf_r+0x17c>
 80085e0:	b1b0      	cbz	r0, 8008610 <_svfiprintf_r+0x110>
 80085e2:	9207      	str	r2, [sp, #28]
 80085e4:	e014      	b.n	8008610 <_svfiprintf_r+0x110>
 80085e6:	eba0 0308 	sub.w	r3, r0, r8
 80085ea:	fa09 f303 	lsl.w	r3, r9, r3
 80085ee:	4313      	orrs	r3, r2
 80085f0:	9304      	str	r3, [sp, #16]
 80085f2:	46a2      	mov	sl, r4
 80085f4:	e7d2      	b.n	800859c <_svfiprintf_r+0x9c>
 80085f6:	9b03      	ldr	r3, [sp, #12]
 80085f8:	1d19      	adds	r1, r3, #4
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	9103      	str	r1, [sp, #12]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	bfbb      	ittet	lt
 8008602:	425b      	neglt	r3, r3
 8008604:	f042 0202 	orrlt.w	r2, r2, #2
 8008608:	9307      	strge	r3, [sp, #28]
 800860a:	9307      	strlt	r3, [sp, #28]
 800860c:	bfb8      	it	lt
 800860e:	9204      	strlt	r2, [sp, #16]
 8008610:	7823      	ldrb	r3, [r4, #0]
 8008612:	2b2e      	cmp	r3, #46	; 0x2e
 8008614:	d10c      	bne.n	8008630 <_svfiprintf_r+0x130>
 8008616:	7863      	ldrb	r3, [r4, #1]
 8008618:	2b2a      	cmp	r3, #42	; 0x2a
 800861a:	d134      	bne.n	8008686 <_svfiprintf_r+0x186>
 800861c:	9b03      	ldr	r3, [sp, #12]
 800861e:	1d1a      	adds	r2, r3, #4
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	9203      	str	r2, [sp, #12]
 8008624:	2b00      	cmp	r3, #0
 8008626:	bfb8      	it	lt
 8008628:	f04f 33ff 	movlt.w	r3, #4294967295
 800862c:	3402      	adds	r4, #2
 800862e:	9305      	str	r3, [sp, #20]
 8008630:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80086f8 <_svfiprintf_r+0x1f8>
 8008634:	7821      	ldrb	r1, [r4, #0]
 8008636:	2203      	movs	r2, #3
 8008638:	4650      	mov	r0, sl
 800863a:	f7f7 fdd9 	bl	80001f0 <memchr>
 800863e:	b138      	cbz	r0, 8008650 <_svfiprintf_r+0x150>
 8008640:	9b04      	ldr	r3, [sp, #16]
 8008642:	eba0 000a 	sub.w	r0, r0, sl
 8008646:	2240      	movs	r2, #64	; 0x40
 8008648:	4082      	lsls	r2, r0
 800864a:	4313      	orrs	r3, r2
 800864c:	3401      	adds	r4, #1
 800864e:	9304      	str	r3, [sp, #16]
 8008650:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008654:	4825      	ldr	r0, [pc, #148]	; (80086ec <_svfiprintf_r+0x1ec>)
 8008656:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800865a:	2206      	movs	r2, #6
 800865c:	f7f7 fdc8 	bl	80001f0 <memchr>
 8008660:	2800      	cmp	r0, #0
 8008662:	d038      	beq.n	80086d6 <_svfiprintf_r+0x1d6>
 8008664:	4b22      	ldr	r3, [pc, #136]	; (80086f0 <_svfiprintf_r+0x1f0>)
 8008666:	bb1b      	cbnz	r3, 80086b0 <_svfiprintf_r+0x1b0>
 8008668:	9b03      	ldr	r3, [sp, #12]
 800866a:	3307      	adds	r3, #7
 800866c:	f023 0307 	bic.w	r3, r3, #7
 8008670:	3308      	adds	r3, #8
 8008672:	9303      	str	r3, [sp, #12]
 8008674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008676:	4433      	add	r3, r6
 8008678:	9309      	str	r3, [sp, #36]	; 0x24
 800867a:	e768      	b.n	800854e <_svfiprintf_r+0x4e>
 800867c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008680:	460c      	mov	r4, r1
 8008682:	2001      	movs	r0, #1
 8008684:	e7a6      	b.n	80085d4 <_svfiprintf_r+0xd4>
 8008686:	2300      	movs	r3, #0
 8008688:	3401      	adds	r4, #1
 800868a:	9305      	str	r3, [sp, #20]
 800868c:	4619      	mov	r1, r3
 800868e:	f04f 0c0a 	mov.w	ip, #10
 8008692:	4620      	mov	r0, r4
 8008694:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008698:	3a30      	subs	r2, #48	; 0x30
 800869a:	2a09      	cmp	r2, #9
 800869c:	d903      	bls.n	80086a6 <_svfiprintf_r+0x1a6>
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d0c6      	beq.n	8008630 <_svfiprintf_r+0x130>
 80086a2:	9105      	str	r1, [sp, #20]
 80086a4:	e7c4      	b.n	8008630 <_svfiprintf_r+0x130>
 80086a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80086aa:	4604      	mov	r4, r0
 80086ac:	2301      	movs	r3, #1
 80086ae:	e7f0      	b.n	8008692 <_svfiprintf_r+0x192>
 80086b0:	ab03      	add	r3, sp, #12
 80086b2:	9300      	str	r3, [sp, #0]
 80086b4:	462a      	mov	r2, r5
 80086b6:	4b0f      	ldr	r3, [pc, #60]	; (80086f4 <_svfiprintf_r+0x1f4>)
 80086b8:	a904      	add	r1, sp, #16
 80086ba:	4638      	mov	r0, r7
 80086bc:	f3af 8000 	nop.w
 80086c0:	1c42      	adds	r2, r0, #1
 80086c2:	4606      	mov	r6, r0
 80086c4:	d1d6      	bne.n	8008674 <_svfiprintf_r+0x174>
 80086c6:	89ab      	ldrh	r3, [r5, #12]
 80086c8:	065b      	lsls	r3, r3, #25
 80086ca:	f53f af2d 	bmi.w	8008528 <_svfiprintf_r+0x28>
 80086ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086d0:	b01d      	add	sp, #116	; 0x74
 80086d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086d6:	ab03      	add	r3, sp, #12
 80086d8:	9300      	str	r3, [sp, #0]
 80086da:	462a      	mov	r2, r5
 80086dc:	4b05      	ldr	r3, [pc, #20]	; (80086f4 <_svfiprintf_r+0x1f4>)
 80086de:	a904      	add	r1, sp, #16
 80086e0:	4638      	mov	r0, r7
 80086e2:	f000 f879 	bl	80087d8 <_printf_i>
 80086e6:	e7eb      	b.n	80086c0 <_svfiprintf_r+0x1c0>
 80086e8:	0800b724 	.word	0x0800b724
 80086ec:	0800b72e 	.word	0x0800b72e
 80086f0:	00000000 	.word	0x00000000
 80086f4:	0800844d 	.word	0x0800844d
 80086f8:	0800b72a 	.word	0x0800b72a

080086fc <_printf_common>:
 80086fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008700:	4616      	mov	r6, r2
 8008702:	4699      	mov	r9, r3
 8008704:	688a      	ldr	r2, [r1, #8]
 8008706:	690b      	ldr	r3, [r1, #16]
 8008708:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800870c:	4293      	cmp	r3, r2
 800870e:	bfb8      	it	lt
 8008710:	4613      	movlt	r3, r2
 8008712:	6033      	str	r3, [r6, #0]
 8008714:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008718:	4607      	mov	r7, r0
 800871a:	460c      	mov	r4, r1
 800871c:	b10a      	cbz	r2, 8008722 <_printf_common+0x26>
 800871e:	3301      	adds	r3, #1
 8008720:	6033      	str	r3, [r6, #0]
 8008722:	6823      	ldr	r3, [r4, #0]
 8008724:	0699      	lsls	r1, r3, #26
 8008726:	bf42      	ittt	mi
 8008728:	6833      	ldrmi	r3, [r6, #0]
 800872a:	3302      	addmi	r3, #2
 800872c:	6033      	strmi	r3, [r6, #0]
 800872e:	6825      	ldr	r5, [r4, #0]
 8008730:	f015 0506 	ands.w	r5, r5, #6
 8008734:	d106      	bne.n	8008744 <_printf_common+0x48>
 8008736:	f104 0a19 	add.w	sl, r4, #25
 800873a:	68e3      	ldr	r3, [r4, #12]
 800873c:	6832      	ldr	r2, [r6, #0]
 800873e:	1a9b      	subs	r3, r3, r2
 8008740:	42ab      	cmp	r3, r5
 8008742:	dc26      	bgt.n	8008792 <_printf_common+0x96>
 8008744:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008748:	1e13      	subs	r3, r2, #0
 800874a:	6822      	ldr	r2, [r4, #0]
 800874c:	bf18      	it	ne
 800874e:	2301      	movne	r3, #1
 8008750:	0692      	lsls	r2, r2, #26
 8008752:	d42b      	bmi.n	80087ac <_printf_common+0xb0>
 8008754:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008758:	4649      	mov	r1, r9
 800875a:	4638      	mov	r0, r7
 800875c:	47c0      	blx	r8
 800875e:	3001      	adds	r0, #1
 8008760:	d01e      	beq.n	80087a0 <_printf_common+0xa4>
 8008762:	6823      	ldr	r3, [r4, #0]
 8008764:	6922      	ldr	r2, [r4, #16]
 8008766:	f003 0306 	and.w	r3, r3, #6
 800876a:	2b04      	cmp	r3, #4
 800876c:	bf02      	ittt	eq
 800876e:	68e5      	ldreq	r5, [r4, #12]
 8008770:	6833      	ldreq	r3, [r6, #0]
 8008772:	1aed      	subeq	r5, r5, r3
 8008774:	68a3      	ldr	r3, [r4, #8]
 8008776:	bf0c      	ite	eq
 8008778:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800877c:	2500      	movne	r5, #0
 800877e:	4293      	cmp	r3, r2
 8008780:	bfc4      	itt	gt
 8008782:	1a9b      	subgt	r3, r3, r2
 8008784:	18ed      	addgt	r5, r5, r3
 8008786:	2600      	movs	r6, #0
 8008788:	341a      	adds	r4, #26
 800878a:	42b5      	cmp	r5, r6
 800878c:	d11a      	bne.n	80087c4 <_printf_common+0xc8>
 800878e:	2000      	movs	r0, #0
 8008790:	e008      	b.n	80087a4 <_printf_common+0xa8>
 8008792:	2301      	movs	r3, #1
 8008794:	4652      	mov	r2, sl
 8008796:	4649      	mov	r1, r9
 8008798:	4638      	mov	r0, r7
 800879a:	47c0      	blx	r8
 800879c:	3001      	adds	r0, #1
 800879e:	d103      	bne.n	80087a8 <_printf_common+0xac>
 80087a0:	f04f 30ff 	mov.w	r0, #4294967295
 80087a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087a8:	3501      	adds	r5, #1
 80087aa:	e7c6      	b.n	800873a <_printf_common+0x3e>
 80087ac:	18e1      	adds	r1, r4, r3
 80087ae:	1c5a      	adds	r2, r3, #1
 80087b0:	2030      	movs	r0, #48	; 0x30
 80087b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80087b6:	4422      	add	r2, r4
 80087b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80087bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80087c0:	3302      	adds	r3, #2
 80087c2:	e7c7      	b.n	8008754 <_printf_common+0x58>
 80087c4:	2301      	movs	r3, #1
 80087c6:	4622      	mov	r2, r4
 80087c8:	4649      	mov	r1, r9
 80087ca:	4638      	mov	r0, r7
 80087cc:	47c0      	blx	r8
 80087ce:	3001      	adds	r0, #1
 80087d0:	d0e6      	beq.n	80087a0 <_printf_common+0xa4>
 80087d2:	3601      	adds	r6, #1
 80087d4:	e7d9      	b.n	800878a <_printf_common+0x8e>
	...

080087d8 <_printf_i>:
 80087d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087dc:	7e0f      	ldrb	r7, [r1, #24]
 80087de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80087e0:	2f78      	cmp	r7, #120	; 0x78
 80087e2:	4691      	mov	r9, r2
 80087e4:	4680      	mov	r8, r0
 80087e6:	460c      	mov	r4, r1
 80087e8:	469a      	mov	sl, r3
 80087ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80087ee:	d807      	bhi.n	8008800 <_printf_i+0x28>
 80087f0:	2f62      	cmp	r7, #98	; 0x62
 80087f2:	d80a      	bhi.n	800880a <_printf_i+0x32>
 80087f4:	2f00      	cmp	r7, #0
 80087f6:	f000 80d4 	beq.w	80089a2 <_printf_i+0x1ca>
 80087fa:	2f58      	cmp	r7, #88	; 0x58
 80087fc:	f000 80c0 	beq.w	8008980 <_printf_i+0x1a8>
 8008800:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008804:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008808:	e03a      	b.n	8008880 <_printf_i+0xa8>
 800880a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800880e:	2b15      	cmp	r3, #21
 8008810:	d8f6      	bhi.n	8008800 <_printf_i+0x28>
 8008812:	a101      	add	r1, pc, #4	; (adr r1, 8008818 <_printf_i+0x40>)
 8008814:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008818:	08008871 	.word	0x08008871
 800881c:	08008885 	.word	0x08008885
 8008820:	08008801 	.word	0x08008801
 8008824:	08008801 	.word	0x08008801
 8008828:	08008801 	.word	0x08008801
 800882c:	08008801 	.word	0x08008801
 8008830:	08008885 	.word	0x08008885
 8008834:	08008801 	.word	0x08008801
 8008838:	08008801 	.word	0x08008801
 800883c:	08008801 	.word	0x08008801
 8008840:	08008801 	.word	0x08008801
 8008844:	08008989 	.word	0x08008989
 8008848:	080088b1 	.word	0x080088b1
 800884c:	08008943 	.word	0x08008943
 8008850:	08008801 	.word	0x08008801
 8008854:	08008801 	.word	0x08008801
 8008858:	080089ab 	.word	0x080089ab
 800885c:	08008801 	.word	0x08008801
 8008860:	080088b1 	.word	0x080088b1
 8008864:	08008801 	.word	0x08008801
 8008868:	08008801 	.word	0x08008801
 800886c:	0800894b 	.word	0x0800894b
 8008870:	682b      	ldr	r3, [r5, #0]
 8008872:	1d1a      	adds	r2, r3, #4
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	602a      	str	r2, [r5, #0]
 8008878:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800887c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008880:	2301      	movs	r3, #1
 8008882:	e09f      	b.n	80089c4 <_printf_i+0x1ec>
 8008884:	6820      	ldr	r0, [r4, #0]
 8008886:	682b      	ldr	r3, [r5, #0]
 8008888:	0607      	lsls	r7, r0, #24
 800888a:	f103 0104 	add.w	r1, r3, #4
 800888e:	6029      	str	r1, [r5, #0]
 8008890:	d501      	bpl.n	8008896 <_printf_i+0xbe>
 8008892:	681e      	ldr	r6, [r3, #0]
 8008894:	e003      	b.n	800889e <_printf_i+0xc6>
 8008896:	0646      	lsls	r6, r0, #25
 8008898:	d5fb      	bpl.n	8008892 <_printf_i+0xba>
 800889a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800889e:	2e00      	cmp	r6, #0
 80088a0:	da03      	bge.n	80088aa <_printf_i+0xd2>
 80088a2:	232d      	movs	r3, #45	; 0x2d
 80088a4:	4276      	negs	r6, r6
 80088a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088aa:	485a      	ldr	r0, [pc, #360]	; (8008a14 <_printf_i+0x23c>)
 80088ac:	230a      	movs	r3, #10
 80088ae:	e012      	b.n	80088d6 <_printf_i+0xfe>
 80088b0:	682b      	ldr	r3, [r5, #0]
 80088b2:	6820      	ldr	r0, [r4, #0]
 80088b4:	1d19      	adds	r1, r3, #4
 80088b6:	6029      	str	r1, [r5, #0]
 80088b8:	0605      	lsls	r5, r0, #24
 80088ba:	d501      	bpl.n	80088c0 <_printf_i+0xe8>
 80088bc:	681e      	ldr	r6, [r3, #0]
 80088be:	e002      	b.n	80088c6 <_printf_i+0xee>
 80088c0:	0641      	lsls	r1, r0, #25
 80088c2:	d5fb      	bpl.n	80088bc <_printf_i+0xe4>
 80088c4:	881e      	ldrh	r6, [r3, #0]
 80088c6:	4853      	ldr	r0, [pc, #332]	; (8008a14 <_printf_i+0x23c>)
 80088c8:	2f6f      	cmp	r7, #111	; 0x6f
 80088ca:	bf0c      	ite	eq
 80088cc:	2308      	moveq	r3, #8
 80088ce:	230a      	movne	r3, #10
 80088d0:	2100      	movs	r1, #0
 80088d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80088d6:	6865      	ldr	r5, [r4, #4]
 80088d8:	60a5      	str	r5, [r4, #8]
 80088da:	2d00      	cmp	r5, #0
 80088dc:	bfa2      	ittt	ge
 80088de:	6821      	ldrge	r1, [r4, #0]
 80088e0:	f021 0104 	bicge.w	r1, r1, #4
 80088e4:	6021      	strge	r1, [r4, #0]
 80088e6:	b90e      	cbnz	r6, 80088ec <_printf_i+0x114>
 80088e8:	2d00      	cmp	r5, #0
 80088ea:	d04b      	beq.n	8008984 <_printf_i+0x1ac>
 80088ec:	4615      	mov	r5, r2
 80088ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80088f2:	fb03 6711 	mls	r7, r3, r1, r6
 80088f6:	5dc7      	ldrb	r7, [r0, r7]
 80088f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80088fc:	4637      	mov	r7, r6
 80088fe:	42bb      	cmp	r3, r7
 8008900:	460e      	mov	r6, r1
 8008902:	d9f4      	bls.n	80088ee <_printf_i+0x116>
 8008904:	2b08      	cmp	r3, #8
 8008906:	d10b      	bne.n	8008920 <_printf_i+0x148>
 8008908:	6823      	ldr	r3, [r4, #0]
 800890a:	07de      	lsls	r6, r3, #31
 800890c:	d508      	bpl.n	8008920 <_printf_i+0x148>
 800890e:	6923      	ldr	r3, [r4, #16]
 8008910:	6861      	ldr	r1, [r4, #4]
 8008912:	4299      	cmp	r1, r3
 8008914:	bfde      	ittt	le
 8008916:	2330      	movle	r3, #48	; 0x30
 8008918:	f805 3c01 	strble.w	r3, [r5, #-1]
 800891c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008920:	1b52      	subs	r2, r2, r5
 8008922:	6122      	str	r2, [r4, #16]
 8008924:	f8cd a000 	str.w	sl, [sp]
 8008928:	464b      	mov	r3, r9
 800892a:	aa03      	add	r2, sp, #12
 800892c:	4621      	mov	r1, r4
 800892e:	4640      	mov	r0, r8
 8008930:	f7ff fee4 	bl	80086fc <_printf_common>
 8008934:	3001      	adds	r0, #1
 8008936:	d14a      	bne.n	80089ce <_printf_i+0x1f6>
 8008938:	f04f 30ff 	mov.w	r0, #4294967295
 800893c:	b004      	add	sp, #16
 800893e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008942:	6823      	ldr	r3, [r4, #0]
 8008944:	f043 0320 	orr.w	r3, r3, #32
 8008948:	6023      	str	r3, [r4, #0]
 800894a:	4833      	ldr	r0, [pc, #204]	; (8008a18 <_printf_i+0x240>)
 800894c:	2778      	movs	r7, #120	; 0x78
 800894e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008952:	6823      	ldr	r3, [r4, #0]
 8008954:	6829      	ldr	r1, [r5, #0]
 8008956:	061f      	lsls	r7, r3, #24
 8008958:	f851 6b04 	ldr.w	r6, [r1], #4
 800895c:	d402      	bmi.n	8008964 <_printf_i+0x18c>
 800895e:	065f      	lsls	r7, r3, #25
 8008960:	bf48      	it	mi
 8008962:	b2b6      	uxthmi	r6, r6
 8008964:	07df      	lsls	r7, r3, #31
 8008966:	bf48      	it	mi
 8008968:	f043 0320 	orrmi.w	r3, r3, #32
 800896c:	6029      	str	r1, [r5, #0]
 800896e:	bf48      	it	mi
 8008970:	6023      	strmi	r3, [r4, #0]
 8008972:	b91e      	cbnz	r6, 800897c <_printf_i+0x1a4>
 8008974:	6823      	ldr	r3, [r4, #0]
 8008976:	f023 0320 	bic.w	r3, r3, #32
 800897a:	6023      	str	r3, [r4, #0]
 800897c:	2310      	movs	r3, #16
 800897e:	e7a7      	b.n	80088d0 <_printf_i+0xf8>
 8008980:	4824      	ldr	r0, [pc, #144]	; (8008a14 <_printf_i+0x23c>)
 8008982:	e7e4      	b.n	800894e <_printf_i+0x176>
 8008984:	4615      	mov	r5, r2
 8008986:	e7bd      	b.n	8008904 <_printf_i+0x12c>
 8008988:	682b      	ldr	r3, [r5, #0]
 800898a:	6826      	ldr	r6, [r4, #0]
 800898c:	6961      	ldr	r1, [r4, #20]
 800898e:	1d18      	adds	r0, r3, #4
 8008990:	6028      	str	r0, [r5, #0]
 8008992:	0635      	lsls	r5, r6, #24
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	d501      	bpl.n	800899c <_printf_i+0x1c4>
 8008998:	6019      	str	r1, [r3, #0]
 800899a:	e002      	b.n	80089a2 <_printf_i+0x1ca>
 800899c:	0670      	lsls	r0, r6, #25
 800899e:	d5fb      	bpl.n	8008998 <_printf_i+0x1c0>
 80089a0:	8019      	strh	r1, [r3, #0]
 80089a2:	2300      	movs	r3, #0
 80089a4:	6123      	str	r3, [r4, #16]
 80089a6:	4615      	mov	r5, r2
 80089a8:	e7bc      	b.n	8008924 <_printf_i+0x14c>
 80089aa:	682b      	ldr	r3, [r5, #0]
 80089ac:	1d1a      	adds	r2, r3, #4
 80089ae:	602a      	str	r2, [r5, #0]
 80089b0:	681d      	ldr	r5, [r3, #0]
 80089b2:	6862      	ldr	r2, [r4, #4]
 80089b4:	2100      	movs	r1, #0
 80089b6:	4628      	mov	r0, r5
 80089b8:	f7f7 fc1a 	bl	80001f0 <memchr>
 80089bc:	b108      	cbz	r0, 80089c2 <_printf_i+0x1ea>
 80089be:	1b40      	subs	r0, r0, r5
 80089c0:	6060      	str	r0, [r4, #4]
 80089c2:	6863      	ldr	r3, [r4, #4]
 80089c4:	6123      	str	r3, [r4, #16]
 80089c6:	2300      	movs	r3, #0
 80089c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089cc:	e7aa      	b.n	8008924 <_printf_i+0x14c>
 80089ce:	6923      	ldr	r3, [r4, #16]
 80089d0:	462a      	mov	r2, r5
 80089d2:	4649      	mov	r1, r9
 80089d4:	4640      	mov	r0, r8
 80089d6:	47d0      	blx	sl
 80089d8:	3001      	adds	r0, #1
 80089da:	d0ad      	beq.n	8008938 <_printf_i+0x160>
 80089dc:	6823      	ldr	r3, [r4, #0]
 80089de:	079b      	lsls	r3, r3, #30
 80089e0:	d413      	bmi.n	8008a0a <_printf_i+0x232>
 80089e2:	68e0      	ldr	r0, [r4, #12]
 80089e4:	9b03      	ldr	r3, [sp, #12]
 80089e6:	4298      	cmp	r0, r3
 80089e8:	bfb8      	it	lt
 80089ea:	4618      	movlt	r0, r3
 80089ec:	e7a6      	b.n	800893c <_printf_i+0x164>
 80089ee:	2301      	movs	r3, #1
 80089f0:	4632      	mov	r2, r6
 80089f2:	4649      	mov	r1, r9
 80089f4:	4640      	mov	r0, r8
 80089f6:	47d0      	blx	sl
 80089f8:	3001      	adds	r0, #1
 80089fa:	d09d      	beq.n	8008938 <_printf_i+0x160>
 80089fc:	3501      	adds	r5, #1
 80089fe:	68e3      	ldr	r3, [r4, #12]
 8008a00:	9903      	ldr	r1, [sp, #12]
 8008a02:	1a5b      	subs	r3, r3, r1
 8008a04:	42ab      	cmp	r3, r5
 8008a06:	dcf2      	bgt.n	80089ee <_printf_i+0x216>
 8008a08:	e7eb      	b.n	80089e2 <_printf_i+0x20a>
 8008a0a:	2500      	movs	r5, #0
 8008a0c:	f104 0619 	add.w	r6, r4, #25
 8008a10:	e7f5      	b.n	80089fe <_printf_i+0x226>
 8008a12:	bf00      	nop
 8008a14:	0800b735 	.word	0x0800b735
 8008a18:	0800b746 	.word	0x0800b746

08008a1c <memmove>:
 8008a1c:	4288      	cmp	r0, r1
 8008a1e:	b510      	push	{r4, lr}
 8008a20:	eb01 0402 	add.w	r4, r1, r2
 8008a24:	d902      	bls.n	8008a2c <memmove+0x10>
 8008a26:	4284      	cmp	r4, r0
 8008a28:	4623      	mov	r3, r4
 8008a2a:	d807      	bhi.n	8008a3c <memmove+0x20>
 8008a2c:	1e43      	subs	r3, r0, #1
 8008a2e:	42a1      	cmp	r1, r4
 8008a30:	d008      	beq.n	8008a44 <memmove+0x28>
 8008a32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a3a:	e7f8      	b.n	8008a2e <memmove+0x12>
 8008a3c:	4402      	add	r2, r0
 8008a3e:	4601      	mov	r1, r0
 8008a40:	428a      	cmp	r2, r1
 8008a42:	d100      	bne.n	8008a46 <memmove+0x2a>
 8008a44:	bd10      	pop	{r4, pc}
 8008a46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a4e:	e7f7      	b.n	8008a40 <memmove+0x24>

08008a50 <_sbrk_r>:
 8008a50:	b538      	push	{r3, r4, r5, lr}
 8008a52:	4d06      	ldr	r5, [pc, #24]	; (8008a6c <_sbrk_r+0x1c>)
 8008a54:	2300      	movs	r3, #0
 8008a56:	4604      	mov	r4, r0
 8008a58:	4608      	mov	r0, r1
 8008a5a:	602b      	str	r3, [r5, #0]
 8008a5c:	f000 f84e 	bl	8008afc <_sbrk>
 8008a60:	1c43      	adds	r3, r0, #1
 8008a62:	d102      	bne.n	8008a6a <_sbrk_r+0x1a>
 8008a64:	682b      	ldr	r3, [r5, #0]
 8008a66:	b103      	cbz	r3, 8008a6a <_sbrk_r+0x1a>
 8008a68:	6023      	str	r3, [r4, #0]
 8008a6a:	bd38      	pop	{r3, r4, r5, pc}
 8008a6c:	200007f4 	.word	0x200007f4

08008a70 <memcpy>:
 8008a70:	440a      	add	r2, r1
 8008a72:	4291      	cmp	r1, r2
 8008a74:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a78:	d100      	bne.n	8008a7c <memcpy+0xc>
 8008a7a:	4770      	bx	lr
 8008a7c:	b510      	push	{r4, lr}
 8008a7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a86:	4291      	cmp	r1, r2
 8008a88:	d1f9      	bne.n	8008a7e <memcpy+0xe>
 8008a8a:	bd10      	pop	{r4, pc}

08008a8c <_realloc_r>:
 8008a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a90:	4680      	mov	r8, r0
 8008a92:	4614      	mov	r4, r2
 8008a94:	460e      	mov	r6, r1
 8008a96:	b921      	cbnz	r1, 8008aa2 <_realloc_r+0x16>
 8008a98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a9c:	4611      	mov	r1, r2
 8008a9e:	f7ff bc49 	b.w	8008334 <_malloc_r>
 8008aa2:	b92a      	cbnz	r2, 8008ab0 <_realloc_r+0x24>
 8008aa4:	f7ff fbda 	bl	800825c <_free_r>
 8008aa8:	4625      	mov	r5, r4
 8008aaa:	4628      	mov	r0, r5
 8008aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ab0:	f000 f81b 	bl	8008aea <_malloc_usable_size_r>
 8008ab4:	4284      	cmp	r4, r0
 8008ab6:	4607      	mov	r7, r0
 8008ab8:	d802      	bhi.n	8008ac0 <_realloc_r+0x34>
 8008aba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008abe:	d812      	bhi.n	8008ae6 <_realloc_r+0x5a>
 8008ac0:	4621      	mov	r1, r4
 8008ac2:	4640      	mov	r0, r8
 8008ac4:	f7ff fc36 	bl	8008334 <_malloc_r>
 8008ac8:	4605      	mov	r5, r0
 8008aca:	2800      	cmp	r0, #0
 8008acc:	d0ed      	beq.n	8008aaa <_realloc_r+0x1e>
 8008ace:	42bc      	cmp	r4, r7
 8008ad0:	4622      	mov	r2, r4
 8008ad2:	4631      	mov	r1, r6
 8008ad4:	bf28      	it	cs
 8008ad6:	463a      	movcs	r2, r7
 8008ad8:	f7ff ffca 	bl	8008a70 <memcpy>
 8008adc:	4631      	mov	r1, r6
 8008ade:	4640      	mov	r0, r8
 8008ae0:	f7ff fbbc 	bl	800825c <_free_r>
 8008ae4:	e7e1      	b.n	8008aaa <_realloc_r+0x1e>
 8008ae6:	4635      	mov	r5, r6
 8008ae8:	e7df      	b.n	8008aaa <_realloc_r+0x1e>

08008aea <_malloc_usable_size_r>:
 8008aea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008aee:	1f18      	subs	r0, r3, #4
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	bfbc      	itt	lt
 8008af4:	580b      	ldrlt	r3, [r1, r0]
 8008af6:	18c0      	addlt	r0, r0, r3
 8008af8:	4770      	bx	lr
	...

08008afc <_sbrk>:
 8008afc:	4a04      	ldr	r2, [pc, #16]	; (8008b10 <_sbrk+0x14>)
 8008afe:	6811      	ldr	r1, [r2, #0]
 8008b00:	4603      	mov	r3, r0
 8008b02:	b909      	cbnz	r1, 8008b08 <_sbrk+0xc>
 8008b04:	4903      	ldr	r1, [pc, #12]	; (8008b14 <_sbrk+0x18>)
 8008b06:	6011      	str	r1, [r2, #0]
 8008b08:	6810      	ldr	r0, [r2, #0]
 8008b0a:	4403      	add	r3, r0
 8008b0c:	6013      	str	r3, [r2, #0]
 8008b0e:	4770      	bx	lr
 8008b10:	20000804 	.word	0x20000804
 8008b14:	20000808 	.word	0x20000808

08008b18 <_init>:
 8008b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1a:	bf00      	nop
 8008b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b1e:	bc08      	pop	{r3}
 8008b20:	469e      	mov	lr, r3
 8008b22:	4770      	bx	lr

08008b24 <_fini>:
 8008b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b26:	bf00      	nop
 8008b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b2a:	bc08      	pop	{r3}
 8008b2c:	469e      	mov	lr, r3
 8008b2e:	4770      	bx	lr
