// Seed: 3599334026
module module_0 (
    input wor id_0,
    output wire id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    output wor id_7
);
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  tri   id_3,
    input  tri0  id_4
);
  supply1 id_6;
  integer id_7 = 1;
  if (1) begin
    assign id_7 = id_4;
  end
  module_0(
      id_3, id_6, id_7, id_2, id_6, id_3, id_1, id_0
  );
  assign id_6 = id_4;
endmodule
