{"Source Block": ["hdl/projects/usdrx1/zc706/system_top.v@124:134@HdlIdDef", "  inout                   prc_sdo_q);\n\n  // internal signals\n\n  wire    [ 4:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n"], "Clone Blocks": [["hdl/projects/ad6676evb/zc706/system_top.v@98:108", "  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_sysref;\n  wire            rx_clk;\n\n  // instantiations\n\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@107:117", "  wire    [63:0]  gpio_t;\n  wire    [ 6:0]  spi_csn_open;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            rx_clk;\n\n  // default logic\n\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@128:138", "  wire    [  7:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              psync;\n  wire              vcal;\n\n  // spi & misc\n\n"], ["hdl/projects/fmcadc2/zc706/system_top.v@114:124", "  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_clk;\n  wire            rx_sysref;\n\n  // instantiations\n\n"], ["hdl/projects/fmcadc2/zc706/system_top.v@115:125", "  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_clk;\n  wire            rx_sysref;\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk (\n"], ["hdl/projects/usdrx1/zc706/system_top.v@123:133", "  inout                   prc_sdo_i,\n  inout                   prc_sdo_q);\n\n  // internal signals\n\n  wire    [ 4:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@125:135", "\n  // internal signals\n\n  wire    [ 4:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@108:118", "  wire    [ 6:0]  spi_csn_open;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            rx_clk;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@126:136", "  // internal signals\n\n  wire    [ 4:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@99:109", "  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_sysref;\n  wire            rx_clk;\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk (\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@104:114", "  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire              rx_sysref;\n  wire              rx_clk;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@121:131", "  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n\n  // spi\n\n  assign spi_clk = spi0_clk;\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@103:113", "  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire              rx_sysref;\n  wire              rx_clk;\n\n  // default logic\n\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@120:130", "  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n\n  // spi\n\n"]], "Diff Content": {"Delete": [[129, "  wire            spi_clk;\n"]], "Add": []}}