===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 25.7977 seconds

  ----Wall Time----  ----Name----
    3.6558 ( 14.2%)  FIR Parser
   11.2537 ( 43.6%)  'firrtl.circuit' Pipeline
    1.1768 (  4.6%)    InferWidths
    0.8154 (  3.2%)    LowerFIRRTLTypes
    7.0821 ( 27.5%)    'firrtl.module' Pipeline
    0.8976 (  3.5%)      ExpandWhens
    1.3237 (  5.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    4.8607 ( 18.8%)      SimpleCanonicalizer
    0.8030 (  3.1%)    IMConstProp
    0.3375 (  1.3%)    BlackBoxReader
    0.3417 (  1.3%)    'firrtl.module' Pipeline
    0.3417 (  1.3%)      CheckWidths
    2.0782 (  8.1%)  LowerFIRRTLToHW
    0.5757 (  2.2%)  HWMemSimImpl
    3.8774 ( 15.0%)  'hw.module' Pipeline
    0.5765 (  2.2%)    HWCleanup
    0.8905 (  3.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4103 (  9.3%)    SimpleCanonicalizer
    0.8536 (  3.3%)  HWLegalizeNames
    0.5910 (  2.3%)  'hw.module' Pipeline
    0.5910 (  2.3%)    PrettifyVerilog
    1.4607 (  5.7%)  Output
    0.0024 (  0.0%)  Rest
   25.7977 (100.0%)  Total

{
  totalTime: 25.822,
  maxMemory: 555110400
}
