#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 23 17:46:59 2020
# Process ID: 9608
# Current directory: D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_AXI_Modulate_0_1_synth_1
# Command line: vivado.exe -log zynq_AXI_Modulate_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_AXI_Modulate_0_1.tcl
# Log file: D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_AXI_Modulate_0_1_synth_1/zynq_AXI_Modulate_0_1.vds
# Journal file: D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_AXI_Modulate_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/APP/vivado_18_3/Vivado/2018.3/scripts/Vivado_init.tcl'
source zynq_AXI_Modulate_0_1.tcl -notrace
Command: synth_design -top zynq_AXI_Modulate_0_1 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2728 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 401.902 ; gain = 103.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zynq_AXI_Modulate_0_1' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/bd/zynq/ip/zynq_AXI_Modulate_0_1/synth/zynq_AXI_Modulate_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'AXI_Modulate' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/Modulate/AXI_Modulate.v:3]
	Parameter INPUT_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter DEEP_WIDTH bound to: 16 - type: integer 
	Parameter PHASE_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
	Parameter MOVE_FRE_WIDTH bound to: 20 - type: integer 
WARNING: [Synth 8-151] case item 3'b100 is unreachable [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/Modulate/AXI_Modulate.v:279]
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/Modulate/AXI_Modulate.v:262]
WARNING: [Synth 8-151] case item 3'b011 is unreachable [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/Modulate/AXI_Modulate.v:301]
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/Modulate/AXI_Modulate.v:301]
INFO: [Synth 8-6157] synthesizing module 'Modulate' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/Modulate/Modulate.v:1]
	Parameter INPUT_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter DEEP_WIDTH bound to: 16 - type: integer 
	Parameter PHASE_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUX2_1' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/MUX/MUX2_1.v:1]
	Parameter INPUT_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/MUX/MUX2_1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'MUX2_1' (1#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/MUX/MUX2_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'FM_Modulate' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/Modulate/FM_Modulate.v:3]
	Parameter INPUT_WIDTH bound to: 12 - type: integer 
	Parameter PHASE_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/Modulate/FM_Modulate.v:78]
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/Modulate/FM_Modulate.v:89]
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/Modulate/FM_Modulate.v:352]
INFO: [Synth 8-6155] done synthesizing module 'FM_Modulate' (2#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/Modulate/FM_Modulate.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'FM_wave' does not match port width (12) of module 'FM_Modulate' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/Modulate/Modulate.v:49]
INFO: [Synth 8-6157] synthesizing module 'AM_Modulate' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/Modulate/AM_Modulate.v:3]
	Parameter INPUT_WIDTH bound to: 12 - type: integer 
	Parameter PHASE_WIDTH bound to: 32 - type: integer 
	Parameter DEEP_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter DC_Value bound to: 12'b100000000000 
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/Modulate/AM_Modulate.v:71]
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/Modulate/AM_Modulate.v:82]
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/Modulate/AM_Modulate.v:345]
INFO: [Synth 8-6155] done synthesizing module 'AM_Modulate' (3#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/Modulate/AM_Modulate.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'AM_wave' does not match port width (12) of module 'AM_Modulate' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/Modulate/Modulate.v:65]
INFO: [Synth 8-6155] done synthesizing module 'Modulate' (4#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/Modulate/Modulate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Modulate' (5#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/Modulate/AXI_Modulate.v:3]
INFO: [Synth 8-6155] done synthesizing module 'zynq_AXI_Modulate_0_1' (6#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/bd/zynq/ip/zynq_AXI_Modulate_0_1/synth/zynq_AXI_Modulate_0_1.v:58]
WARNING: [Synth 8-3331] design AXI_Modulate has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_Modulate has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_Modulate has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_Modulate has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_Modulate has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_Modulate has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 457.227 ; gain = 158.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 457.227 ; gain = 158.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 457.227 ; gain = 158.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 461.504 ; gain = 163.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module FM_Modulate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module AM_Modulate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module AXI_Modulate 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP inst/u_Modulate/u_AM_Modulate/data_r0_reg, operation Mode is: (A*B2)'.
DSP Report: register inst/u_Modulate/u_AM_Modulate/wave_in_r_reg is absorbed into DSP inst/u_Modulate/u_AM_Modulate/data_r0_reg.
DSP Report: register inst/u_Modulate/u_AM_Modulate/data_r0_reg is absorbed into DSP inst/u_Modulate/u_AM_Modulate/data_r0_reg.
DSP Report: operator inst/u_Modulate/u_AM_Modulate/data_r0_reg0 is absorbed into DSP inst/u_Modulate/u_AM_Modulate/data_r0_reg.
DSP Report: Generating DSP inst/u_Modulate/u_AM_Modulate/AM_wave_r0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP inst/u_Modulate/u_AM_Modulate/AM_wave_r0_reg.
DSP Report: register inst/u_Modulate/u_AM_Modulate/AM_Carry_r1_reg is absorbed into DSP inst/u_Modulate/u_AM_Modulate/AM_wave_r0_reg.
DSP Report: register inst/u_Modulate/u_AM_Modulate/AM_wave_r0_reg is absorbed into DSP inst/u_Modulate/u_AM_Modulate/AM_wave_r0_reg.
DSP Report: operator inst/u_Modulate/u_AM_Modulate/AM_wave_r0_reg0 is absorbed into DSP inst/u_Modulate/u_AM_Modulate/AM_wave_r0_reg.
DSP Report: Generating DSP inst/u_Modulate/u_FM_Modulate/data_r1_reg, operation Mode is: (A*B2)'.
DSP Report: register inst/u_Modulate/u_FM_Modulate/wave_in_r_reg is absorbed into DSP inst/u_Modulate/u_FM_Modulate/data_r1_reg.
DSP Report: register inst/u_Modulate/u_FM_Modulate/data_r1_reg is absorbed into DSP inst/u_Modulate/u_FM_Modulate/data_r1_reg.
DSP Report: register inst/u_Modulate/u_FM_Modulate/data_r0_reg is absorbed into DSP inst/u_Modulate/u_FM_Modulate/data_r1_reg.
DSP Report: operator inst/u_Modulate/u_FM_Modulate/data_r0_reg0 is absorbed into DSP inst/u_Modulate/u_FM_Modulate/data_r1_reg.
WARNING: [Synth 8-3331] design zynq_AXI_Modulate_0_1 has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design zynq_AXI_Modulate_0_1 has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design zynq_AXI_Modulate_0_1 has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design zynq_AXI_Modulate_0_1 has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design zynq_AXI_Modulate_0_1 has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design zynq_AXI_Modulate_0_1 has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[31]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[30]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[29]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[28]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[27]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[26]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[25]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[24]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[23]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[22]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[21]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[20]' (FDRE) to 'inst/slv_reg4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[0]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[1]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[2]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[3]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[4]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[5]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[6]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[7]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[8]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[9]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[10]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[11]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[12]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[13]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[14]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[15]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[16]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[17]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg4_reg[18]' (FDRE) to 'inst/slv_reg4_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_reg4_reg[19] )
INFO: [Synth 8-3886] merging instance 'inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 652.559 ; gain = 354.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+------------------------------------------+---------------+----------------+
|Module Name           | RTL Object                               | Depth x Width | Implemented As | 
+----------------------+------------------------------------------+---------------+----------------+
|FM_Modulate           | wave_out_r                               | 256x14        | LUT            | 
|AM_Modulate           | wave_out_r                               | 256x14        | LUT            | 
|zynq_AXI_Modulate_0_1 | inst/u_Modulate/u_AM_Modulate/wave_out_r | 256x14        | LUT            | 
|zynq_AXI_Modulate_0_1 | inst/u_Modulate/u_FM_Modulate/wave_out_r | 256x14        | LUT            | 
+----------------------+------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AM_Modulate           | (A*B2)'     | 17     | 12     | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|zynq_AXI_Modulate_0_1 | (A2*B2)'    | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FM_Modulate           | (A*B2)'     | 21     | 12     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 1    | 1    | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 652.559 ; gain = 354.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 652.559 ; gain = 354.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 652.559 ; gain = 354.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 652.559 ; gain = 354.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 652.559 ; gain = 354.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 652.559 ; gain = 354.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 652.559 ; gain = 354.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 652.559 ; gain = 354.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    28|
|2     |DSP48E1 |     3|
|3     |LUT1    |     3|
|4     |LUT2    |   116|
|5     |LUT3    |     6|
|6     |LUT4    |    48|
|7     |LUT5    |     6|
|8     |LUT6    |   102|
|9     |MUXF7   |    23|
|10    |MUXF8   |     1|
|11    |FDRE    |   317|
|12    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+--------------------+-------------+------+
|      |Instance            |Module       |Cells |
+------+--------------------+-------------+------+
|1     |top                 |             |   654|
|2     |  inst              |AXI_Modulate |   654|
|3     |    u_Modulate      |Modulate     |   411|
|4     |      u_AM_Modulate |AM_Modulate  |   209|
|5     |      u_FM_Modulate |FM_Modulate  |   202|
+------+--------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 652.559 ; gain = 354.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 652.559 ; gain = 354.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 652.559 ; gain = 354.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 734.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 734.301 ; gain = 449.496
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 734.301 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_AXI_Modulate_0_1_synth_1/zynq_AXI_Modulate_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1172.043 ; gain = 437.742
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1172.508 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_AXI_Modulate_0_1_synth_1/zynq_AXI_Modulate_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_AXI_Modulate_0_1_utilization_synth.rpt -pb zynq_AXI_Modulate_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 17:47:51 2020...
