

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Sun May 24 12:19:46 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        FFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.604 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      561|      561| 5.610 us | 5.610 us |  561|  561|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                 |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FFT0_fu_261  |FFT0   |       65|       65| 0.650 us | 0.650 us |   65|   65|   none  |
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |       32|       32|         1|          -|          -|    32|    no    |
        |- bitreversal_label1  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 3              |       96|       96|         3|          -|          -|    32|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      80|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      4|     490|     762|    -|
|Memory           |        0|      -|     453|     115|    0|
|Multiplexer      |        -|      -|       -|     812|    -|
|Register         |        -|      -|      54|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|     997|    1769|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+-------+---------+-------+-----+-----+-----+
    |     Instance    | Module| BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------+-------+---------+-------+-----+-----+-----+
    |grp_FFT0_fu_261  |FFT0   |        0|      4|  490|  762|    0|
    +-----------------+-------+---------+-------+-----+-----+-----+
    |Total            |       |        0|      4|  490|  762|    0|
    +-----------------+-------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |rev_32_U              |FFT_rev_32        |        0|   5|   3|    0|    32|    5|     1|          160|
    |xin_M_real_V_U        |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |xin_M_imag_V_U        |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT0_M_real_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT0_M_imag_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT1_M_real_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT1_M_imag_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT2_M_real_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT2_M_imag_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT3_M_real_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT3_M_imag_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT4_M_real_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT4_M_imag_V_U  |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |xout_M_real_V_U       |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    |xout_M_imag_V_U       |FFT_xin_M_real_V  |        0|  32|   8|    0|    32|   16|     1|          512|
    +----------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                  |        0| 453| 115|    0|   480|  229|    15|         7328|
    +----------------------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_357_p2        |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_380_p2        |     +    |      0|  0|  15|           6|           1|
    |i_fu_323_p2          |     +    |      0|  0|  15|           6|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_fu_351_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln58_fu_317_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln68_fu_374_p2  |   icmp   |      0|  0|  11|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  80|          37|          25|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  89|         18|    1|         18|
    |data_IN_TDATA_blk_n                  |   9|          2|    1|          2|
    |data_OUT0_M_imag_V_address0          |  15|          3|    5|         15|
    |data_OUT0_M_imag_V_ce0               |  15|          3|    1|          3|
    |data_OUT0_M_real_V_address0          |  15|          3|    5|         15|
    |data_OUT0_M_real_V_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_imag_V_address0          |  15|          3|    5|         15|
    |data_OUT1_M_imag_V_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_imag_V_we0               |   9|          2|    1|          2|
    |data_OUT1_M_real_V_address0          |  15|          3|    5|         15|
    |data_OUT1_M_real_V_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_real_V_we0               |   9|          2|    1|          2|
    |data_OUT2_M_imag_V_address0          |  15|          3|    5|         15|
    |data_OUT2_M_imag_V_ce0               |  15|          3|    1|          3|
    |data_OUT2_M_imag_V_we0               |   9|          2|    1|          2|
    |data_OUT2_M_real_V_address0          |  15|          3|    5|         15|
    |data_OUT2_M_real_V_ce0               |  15|          3|    1|          3|
    |data_OUT2_M_real_V_we0               |   9|          2|    1|          2|
    |data_OUT3_M_imag_V_address0          |  15|          3|    5|         15|
    |data_OUT3_M_imag_V_ce0               |  15|          3|    1|          3|
    |data_OUT3_M_imag_V_we0               |   9|          2|    1|          2|
    |data_OUT3_M_real_V_address0          |  15|          3|    5|         15|
    |data_OUT3_M_real_V_ce0               |  15|          3|    1|          3|
    |data_OUT3_M_real_V_we0               |   9|          2|    1|          2|
    |data_OUT4_M_imag_V_address0          |  15|          3|    5|         15|
    |data_OUT4_M_imag_V_ce0               |  15|          3|    1|          3|
    |data_OUT4_M_imag_V_we0               |   9|          2|    1|          2|
    |data_OUT4_M_real_V_address0          |  15|          3|    5|         15|
    |data_OUT4_M_real_V_ce0               |  15|          3|    1|          3|
    |data_OUT4_M_real_V_we0               |   9|          2|    1|          2|
    |data_OUT_TDATA_blk_n                 |   9|          2|    1|          2|
    |grp_FFT0_fu_261_FFT_stage            |  33|          6|    6|         36|
    |grp_FFT0_fu_261_data_IN_M_imag_V_q0  |  33|          6|   16|         96|
    |grp_FFT0_fu_261_data_IN_M_real_V_q0  |  33|          6|   16|         96|
    |grp_FFT0_fu_261_index_shift          |  33|          6|    4|         24|
    |grp_FFT0_fu_261_pass_check           |  33|          6|    6|         36|
    |grp_FFT0_fu_261_pass_shift           |  33|          6|    4|         24|
    |i1_0_reg_250                         |   9|          2|    6|         12|
    |i_0_i_reg_239                        |   9|          2|    6|         12|
    |i_0_reg_228                          |   9|          2|    6|         12|
    |xin_M_imag_V_address0                |  15|          3|    5|         15|
    |xin_M_real_V_address0                |  15|          3|    5|         15|
    |xout_M_imag_V_address0               |  15|          3|    5|         15|
    |xout_M_imag_V_ce0                    |  15|          3|    1|          3|
    |xout_M_imag_V_we0                    |   9|          2|    1|          2|
    |xout_M_real_V_address0               |  15|          3|    5|         15|
    |xout_M_real_V_ce0                    |  15|          3|    1|          3|
    |xout_M_real_V_we0                    |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 812|        162|  165|        636|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  17|   0|   17|          0|
    |grp_FFT0_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_reg_250                  |   6|   0|    6|          0|
    |i_0_i_reg_239                 |   6|   0|    6|          0|
    |i_0_reg_228                   |   6|   0|    6|          0|
    |i_1_reg_412                   |   6|   0|    6|          0|
    |i_2_reg_441                   |   6|   0|    6|          0|
    |zext_ln18_reg_417             |   6|   0|   64|         58|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  54|   0|  112|         58|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      FFT     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      FFT     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      FFT     | return value |
|data_IN_TDATA    |  in |   32|    axis    |    data_IN   |    pointer   |
|data_IN_TVALID   |  in |    1|    axis    |    data_IN   |    pointer   |
|data_IN_TREADY   | out |    1|    axis    |    data_IN   |    pointer   |
|data_OUT_TDATA   | out |   32|    axis    |   data_OUT   |    pointer   |
|data_OUT_TVALID  | out |    1|    axis    |   data_OUT   |    pointer   |
|data_OUT_TREADY  |  in |    1|    axis    |   data_OUT   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

