-- -------------------------------------------------------------
-- 
-- File Name: D:\Salukat\Development\Software\Quartus\BladeRF\hdl\fpga\ip\salukat\max_frequency\vhdl\max_frequency\FFT_HDL_Optimized.vhd
-- Created: 2020-12-29 17:32:44
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: FFT_HDL_Optimized
-- Source Path: max_frequency/max_frequency/FFT_streamer/FFT HDL Optimized
-- Hierarchy Level: 2
-- 
-- FFT HDL Optimized
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.max_frequency_pkg.ALL;

ENTITY FFT_HDL_Optimized IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_32_0                        :   IN    std_logic;
        dataIn_re                         :   IN    vector_of_std_logic_vector12(0 TO 31);  -- sfix12 [32]
        dataIn_im                         :   IN    vector_of_std_logic_vector12(0 TO 31);  -- sfix12 [32]
        validIn                           :   IN    std_logic;
        dataOut_re                        :   OUT   vector_of_std_logic_vector12(0 TO 31);  -- sfix12 [32]
        dataOut_im                        :   OUT   vector_of_std_logic_vector12(0 TO 31);  -- sfix12 [32]
        validOut                          :   OUT   std_logic
        );
END FFT_HDL_Optimized;


ARCHITECTURE rtl OF FFT_HDL_Optimized IS

  -- Component Declarations
  COMPONENT RADIX22FFT_SDNF1_1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_1_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_17_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_17_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_9_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_9_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_25_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_25_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_17_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_1                        :   IN    std_logic;  -- ufix1
          dout_1_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_1_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_2_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_2_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_18_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_18_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_10_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_10_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_26_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_26_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_3                        :   IN    std_logic;  -- ufix1
          dout_3_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_3_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_2_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_2_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_2_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_1_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_1_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_1_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_2_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_2_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_2_vld                    :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_1_re                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_im                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_2_re                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_2_im                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_5_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_5_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_21_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_21_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_9_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_9_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_13_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_13_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_29_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_29_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_25_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_9                        :   IN    std_logic;  -- ufix1
          dout_9_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_9_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_9_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_9_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_6_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_6_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_22_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_22_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_14_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_14_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_30_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_30_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_11                       :   IN    std_logic;  -- ufix1
          dout_11_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_11_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_5_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_5_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_5_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_6_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_6_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_6_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_9_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_9_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_5_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_5_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_6_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_6_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_6_vld                    :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_5_re                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_5_im                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_6_re                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_6_im                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_5_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_1_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_5_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_5_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_3_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_3_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_19_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_19_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_11_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_11_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_27_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_27_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_5                        :   IN    std_logic;  -- ufix1
          dout_5_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_5_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_4_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_4_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_20_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_20_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_12_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_12_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_28_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_28_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_7                        :   IN    std_logic;  -- ufix1
          dout_7_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_7_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_3_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_3_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_3_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_4_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_4_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_4_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_5_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_3_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_3_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_4_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_4_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_4_vld                    :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_3_re                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_3_im                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_4_re                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_4_im                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_3_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_7_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_7_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_23_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_23_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_15_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_15_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_31_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_31_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_13                       :   IN    std_logic;  -- ufix1
          dout_13_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_13_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_8_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_8_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_24_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_24_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_16_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_16_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_32_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_32_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_15                       :   IN    std_logic;  -- ufix1
          dout_15_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_15_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_7_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_7_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_7_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_8_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_8_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_8_vld                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_13_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_7_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_7_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_8_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_8_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_8_vld                    :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_7_re                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_7_im                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_8_re                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_8_im                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_7_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_3_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_3_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_7_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_7_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_1                        :   IN    std_logic;  -- ufix1
          dout_1_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_1_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_2_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_2_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_6_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_6_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_4_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_4_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_8_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_8_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_3                        :   IN    std_logic;  -- ufix1
          dout_3_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_3_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_2_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_2_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_1_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_1_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_1_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_2_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_2_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_1_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_17                       :   IN    std_logic;  -- ufix1
          dout_2_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_17_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_19                       :   IN    std_logic;  -- ufix1
          dout_4_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_18_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_18_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_18_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_17_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_17_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_17_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_18_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_18_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_18_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_17_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_17_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_18_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_18_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_17_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_25                       :   IN    std_logic;  -- ufix1
          dout_10_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_25_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_27                       :   IN    std_logic;  -- ufix1
          dout_12_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_21_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_21_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_21_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_22_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_22_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_22_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_25_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_21_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_21_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_22_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_22_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_22_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_21_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_21_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_22_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_22_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_21_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_17_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_17_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_21_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_21_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_17_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_21                       :   IN    std_logic;  -- ufix1
          dout_6_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_23                       :   IN    std_logic;  -- ufix1
          dout_8_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_19_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_19_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_19_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_20_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_20_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_20_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_21_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_19_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_19_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_20_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_20_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_20_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_19_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_19_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_20_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_20_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_19_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_29                       :   IN    std_logic;  -- ufix1
          dout_14_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_31                       :   IN    std_logic;  -- ufix1
          dout_16_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_23_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_23_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_23_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_24_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_24_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_24_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_29_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_23_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_23_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_24_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_24_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_24_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_23_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_23_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_24_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_24_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_23_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_19_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_19_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_23_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_23_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_17                       :   IN    std_logic;  -- ufix1
          dout_17_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_17_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_18_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_18_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_22_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_22_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_20_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_20_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_24_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_24_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_19                       :   IN    std_logic;  -- ufix1
          dout_19_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_19_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_18_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_18_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_17_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_17_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_17_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_18_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_18_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_17_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_17_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_10_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_10_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_10_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_9_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_9_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_10_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_10_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_10_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_9_re                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_9_im                   :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_10_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_10_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_9_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_13_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_13_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_13_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_14_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_14_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_14_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_10_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_13_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_13_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_14_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_14_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_14_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_13_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_13_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_14_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_14_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_13_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_9_re                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_9_im                   :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_13_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_13_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_9_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_9_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_11_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_11_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_11_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_12_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_12_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_12_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_6_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_11_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_11_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_12_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_12_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_12_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_11_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_11_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_12_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_12_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_11_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_15_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_15_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_15_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_16_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_16_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_16_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_14_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_15_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_15_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_16_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_16_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_16_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_15_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_15_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_16_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_16_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_15_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_11_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_11_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_15_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_15_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_9                        :   IN    std_logic;  -- ufix1
          dout_9_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_9_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_9_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_9_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_10_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_10_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_14_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_14_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_12_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_12_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_16_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_16_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_11                       :   IN    std_logic;  -- ufix1
          dout_11_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_11_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_10_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_10_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_9_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_9_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_9_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_9_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_10_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_10_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_9_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_9_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_26_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_26_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_26_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_18_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_25_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_25_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_26_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_26_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_26_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_25_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_25_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_26_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_26_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_25_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_29_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_29_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_29_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_30_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_30_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_30_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_26_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_29_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_29_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_30_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_30_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_30_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_29_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_29_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_30_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_30_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_29_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_25_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_25_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_29_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_29_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_25_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_27_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_27_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_27_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_28_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_28_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_28_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_22_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_27_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_27_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_28_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_28_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_28_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_27_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_27_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_28_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_28_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_27_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_31
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_31_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_31_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_31_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_32
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_3_32_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_32_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_32_vld                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_30_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_vld                      :   IN    std_logic;
          twdl_3_31_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_31_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_32_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_32_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_3_32_vld                   :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdlXdin_31_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_31_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_32_re                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_32_im                  :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_31_vld                 :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_27_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_27_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_31_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_31_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_25                       :   IN    std_logic;  -- ufix1
          dout_25_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_25_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_26_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_26_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_30_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_30_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_28_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_28_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_32_re                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_32_im                  :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          twdlXdin_1_vld                  :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_27                       :   IN    std_logic;  -- ufix1
          dout_27_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_27_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_26_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_26_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_25_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_25_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_25_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_26_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_26_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_25_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_25_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_5                        :   IN    std_logic;  -- ufix1
          dout_2_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_7                        :   IN    std_logic;  -- ufix1
          dout_4_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_6_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_6_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_5_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_5_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_5_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_6_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_6_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_5_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_5_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_21                       :   IN    std_logic;  -- ufix1
          dout_18_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_23                       :   IN    std_logic;  -- ufix1
          dout_20_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_22_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_22_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_21_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_21_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_21_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_22_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_22_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_21_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_21_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_13                       :   IN    std_logic;  -- ufix1
          dout_10_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_15                       :   IN    std_logic;  -- ufix1
          dout_12_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_14_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_14_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_13_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_13_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_13_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_14_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_14_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_13_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_13_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_29                       :   IN    std_logic;  -- ufix1
          dout_26_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_31                       :   IN    std_logic;  -- ufix1
          dout_28_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_1_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_30_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_30_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_29_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_29_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_29_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_30_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_30_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_29_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_29_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_4_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_4_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_2_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_3_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_3_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_4_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_4_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_3_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld_1                    :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_20_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_20_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_18_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_18_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_19_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_19_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_20_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_20_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_19_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_20_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_12_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_12_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_10_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_10_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_11_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_11_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_12_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_12_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_11_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_12_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_28_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_28_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_26_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_26_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_27_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_27_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_28_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_28_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_27_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_28_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_8_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_8_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_6_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_6_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_re                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_im                       :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_7_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_7_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_8_re                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_8_im                     :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_7_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_re_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_im_1                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_8_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_24_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_24_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_22_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_22_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_23_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_23_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_24_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_24_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_23_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_24_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_16_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_16_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_14_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_14_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_15_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_15_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_16_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_16_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_15_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_16_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_32
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          twdl_5_32_re                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_32_im                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_30_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_30_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_4_vld                      :   IN    std_logic;
          twdl_5_31_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_31_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_32_re                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_32_im                    :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          twdl_5_vld                      :   IN    std_logic;
          softReset                       :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_31_im                      :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_re_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_im_1                    :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          dout_32_vld                     :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : RADIX22FFT_SDNF1_1
    USE ENTITY work.RADIX22FFT_SDNF1_1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block7
    USE ENTITY work.RADIX22FFT_SDNF1_1_block7(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2
    USE ENTITY work.RADIX22FFT_SDNF2_2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block
    USE ENTITY work.RADIX22FFT_SDNF1_1_block(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block8
    USE ENTITY work.RADIX22FFT_SDNF1_1_block8(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block
    USE ENTITY work.RADIX22FFT_SDNF2_2_block(rtl);

  FOR ALL : TWDLROM_3_2
    USE ENTITY work.TWDLROM_3_2(rtl);

  FOR ALL : TWDLMULT_SDNF1_3
    USE ENTITY work.TWDLMULT_SDNF1_3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block3
    USE ENTITY work.RADIX22FFT_SDNF1_1_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block11
    USE ENTITY work.RADIX22FFT_SDNF1_1_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block3
    USE ENTITY work.RADIX22FFT_SDNF2_2_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block4
    USE ENTITY work.RADIX22FFT_SDNF1_1_block4(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block12
    USE ENTITY work.RADIX22FFT_SDNF1_1_block12(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block4
    USE ENTITY work.RADIX22FFT_SDNF2_2_block4(rtl);

  FOR ALL : TWDLROM_3_5
    USE ENTITY work.TWDLROM_3_5(rtl);

  FOR ALL : TWDLROM_3_6
    USE ENTITY work.TWDLROM_3_6(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block1
    USE ENTITY work.TWDLMULT_SDNF1_3_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3
    USE ENTITY work.RADIX22FFT_SDNF1_3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block1
    USE ENTITY work.RADIX22FFT_SDNF1_1_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block9
    USE ENTITY work.RADIX22FFT_SDNF1_1_block9(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block1
    USE ENTITY work.RADIX22FFT_SDNF2_2_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block2
    USE ENTITY work.RADIX22FFT_SDNF1_1_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block10
    USE ENTITY work.RADIX22FFT_SDNF1_1_block10(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block2
    USE ENTITY work.RADIX22FFT_SDNF2_2_block2(rtl);

  FOR ALL : TWDLROM_3_3
    USE ENTITY work.TWDLROM_3_3(rtl);

  FOR ALL : TWDLROM_3_4
    USE ENTITY work.TWDLROM_3_4(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block
    USE ENTITY work.TWDLMULT_SDNF1_3_block(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block5
    USE ENTITY work.RADIX22FFT_SDNF1_1_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block13
    USE ENTITY work.RADIX22FFT_SDNF1_1_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block5
    USE ENTITY work.RADIX22FFT_SDNF2_2_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block6
    USE ENTITY work.RADIX22FFT_SDNF1_1_block6(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block14
    USE ENTITY work.RADIX22FFT_SDNF1_1_block14(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block6
    USE ENTITY work.RADIX22FFT_SDNF2_2_block6(rtl);

  FOR ALL : TWDLROM_3_7
    USE ENTITY work.TWDLROM_3_7(rtl);

  FOR ALL : TWDLROM_3_8
    USE ENTITY work.TWDLROM_3_8(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block2
    USE ENTITY work.TWDLMULT_SDNF1_3_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block1
    USE ENTITY work.RADIX22FFT_SDNF1_3_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4
    USE ENTITY work.RADIX22FFT_SDNF2_4(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block
    USE ENTITY work.RADIX22FFT_SDNF1_3_block(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block2
    USE ENTITY work.RADIX22FFT_SDNF1_3_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block
    USE ENTITY work.RADIX22FFT_SDNF2_4_block(rtl);

  FOR ALL : TWDLROM_5_2
    USE ENTITY work.TWDLROM_5_2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5
    USE ENTITY work.RADIX22FFT_SDNF1_5(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block7
    USE ENTITY work.RADIX22FFT_SDNF2_2_block7(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block8
    USE ENTITY work.RADIX22FFT_SDNF2_2_block8(rtl);

  FOR ALL : TWDLROM_3_18
    USE ENTITY work.TWDLROM_3_18(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block7
    USE ENTITY work.TWDLMULT_SDNF1_3_block7(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block11
    USE ENTITY work.RADIX22FFT_SDNF2_2_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block12
    USE ENTITY work.RADIX22FFT_SDNF2_2_block12(rtl);

  FOR ALL : TWDLROM_3_21
    USE ENTITY work.TWDLROM_3_21(rtl);

  FOR ALL : TWDLROM_3_22
    USE ENTITY work.TWDLROM_3_22(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block9
    USE ENTITY work.TWDLMULT_SDNF1_3_block9(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block7
    USE ENTITY work.RADIX22FFT_SDNF1_3_block7(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block9
    USE ENTITY work.RADIX22FFT_SDNF2_2_block9(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block10
    USE ENTITY work.RADIX22FFT_SDNF2_2_block10(rtl);

  FOR ALL : TWDLROM_3_19
    USE ENTITY work.TWDLROM_3_19(rtl);

  FOR ALL : TWDLROM_3_20
    USE ENTITY work.TWDLROM_3_20(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block8
    USE ENTITY work.TWDLMULT_SDNF1_3_block8(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block13
    USE ENTITY work.RADIX22FFT_SDNF2_2_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block14
    USE ENTITY work.RADIX22FFT_SDNF2_2_block14(rtl);

  FOR ALL : TWDLROM_3_23
    USE ENTITY work.TWDLROM_3_23(rtl);

  FOR ALL : TWDLROM_3_24
    USE ENTITY work.TWDLROM_3_24(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block10
    USE ENTITY work.TWDLMULT_SDNF1_3_block10(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block9
    USE ENTITY work.RADIX22FFT_SDNF1_3_block9(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block7
    USE ENTITY work.RADIX22FFT_SDNF2_4_block7(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block8
    USE ENTITY work.RADIX22FFT_SDNF1_3_block8(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block10
    USE ENTITY work.RADIX22FFT_SDNF1_3_block10(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block8
    USE ENTITY work.RADIX22FFT_SDNF2_4_block8(rtl);

  FOR ALL : TWDLROM_5_18
    USE ENTITY work.TWDLROM_5_18(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block7
    USE ENTITY work.RADIX22FFT_SDNF1_5_block7(rtl);

  FOR ALL : TWDLROM_3_10
    USE ENTITY work.TWDLROM_3_10(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block3
    USE ENTITY work.TWDLMULT_SDNF1_3_block3(rtl);

  FOR ALL : TWDLROM_3_13
    USE ENTITY work.TWDLROM_3_13(rtl);

  FOR ALL : TWDLROM_3_14
    USE ENTITY work.TWDLROM_3_14(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block5
    USE ENTITY work.TWDLMULT_SDNF1_3_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block3
    USE ENTITY work.RADIX22FFT_SDNF1_3_block3(rtl);

  FOR ALL : TWDLROM_3_11
    USE ENTITY work.TWDLROM_3_11(rtl);

  FOR ALL : TWDLROM_3_12
    USE ENTITY work.TWDLROM_3_12(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block4
    USE ENTITY work.TWDLMULT_SDNF1_3_block4(rtl);

  FOR ALL : TWDLROM_3_15
    USE ENTITY work.TWDLROM_3_15(rtl);

  FOR ALL : TWDLROM_3_16
    USE ENTITY work.TWDLROM_3_16(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block6
    USE ENTITY work.TWDLMULT_SDNF1_3_block6(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block5
    USE ENTITY work.RADIX22FFT_SDNF1_3_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block3
    USE ENTITY work.RADIX22FFT_SDNF2_4_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block4
    USE ENTITY work.RADIX22FFT_SDNF1_3_block4(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block6
    USE ENTITY work.RADIX22FFT_SDNF1_3_block6(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block4
    USE ENTITY work.RADIX22FFT_SDNF2_4_block4(rtl);

  FOR ALL : TWDLROM_5_10
    USE ENTITY work.TWDLROM_5_10(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block3
    USE ENTITY work.RADIX22FFT_SDNF1_5_block3(rtl);

  FOR ALL : TWDLROM_3_26
    USE ENTITY work.TWDLROM_3_26(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block11
    USE ENTITY work.TWDLMULT_SDNF1_3_block11(rtl);

  FOR ALL : TWDLROM_3_29
    USE ENTITY work.TWDLROM_3_29(rtl);

  FOR ALL : TWDLROM_3_30
    USE ENTITY work.TWDLROM_3_30(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block13
    USE ENTITY work.TWDLMULT_SDNF1_3_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block11
    USE ENTITY work.RADIX22FFT_SDNF1_3_block11(rtl);

  FOR ALL : TWDLROM_3_27
    USE ENTITY work.TWDLROM_3_27(rtl);

  FOR ALL : TWDLROM_3_28
    USE ENTITY work.TWDLROM_3_28(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block12
    USE ENTITY work.TWDLMULT_SDNF1_3_block12(rtl);

  FOR ALL : TWDLROM_3_31
    USE ENTITY work.TWDLROM_3_31(rtl);

  FOR ALL : TWDLROM_3_32
    USE ENTITY work.TWDLROM_3_32(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block14
    USE ENTITY work.TWDLMULT_SDNF1_3_block14(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block13
    USE ENTITY work.RADIX22FFT_SDNF1_3_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block11
    USE ENTITY work.RADIX22FFT_SDNF2_4_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block12
    USE ENTITY work.RADIX22FFT_SDNF1_3_block12(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block14
    USE ENTITY work.RADIX22FFT_SDNF1_3_block14(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block12
    USE ENTITY work.RADIX22FFT_SDNF2_4_block12(rtl);

  FOR ALL : TWDLROM_5_26
    USE ENTITY work.TWDLROM_5_26(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block11
    USE ENTITY work.RADIX22FFT_SDNF1_5_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block1
    USE ENTITY work.RADIX22FFT_SDNF2_4_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block2
    USE ENTITY work.RADIX22FFT_SDNF2_4_block2(rtl);

  FOR ALL : TWDLROM_5_6
    USE ENTITY work.TWDLROM_5_6(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block1
    USE ENTITY work.RADIX22FFT_SDNF1_5_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block9
    USE ENTITY work.RADIX22FFT_SDNF2_4_block9(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block10
    USE ENTITY work.RADIX22FFT_SDNF2_4_block10(rtl);

  FOR ALL : TWDLROM_5_22
    USE ENTITY work.TWDLROM_5_22(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block9
    USE ENTITY work.RADIX22FFT_SDNF1_5_block9(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block5
    USE ENTITY work.RADIX22FFT_SDNF2_4_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block6
    USE ENTITY work.RADIX22FFT_SDNF2_4_block6(rtl);

  FOR ALL : TWDLROM_5_14
    USE ENTITY work.TWDLROM_5_14(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block5
    USE ENTITY work.RADIX22FFT_SDNF1_5_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block13
    USE ENTITY work.RADIX22FFT_SDNF2_4_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block14
    USE ENTITY work.RADIX22FFT_SDNF2_4_block14(rtl);

  FOR ALL : TWDLROM_5_30
    USE ENTITY work.TWDLROM_5_30(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block13
    USE ENTITY work.RADIX22FFT_SDNF1_5_block13(rtl);

  FOR ALL : TWDLROM_5_4
    USE ENTITY work.TWDLROM_5_4(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block
    USE ENTITY work.RADIX22FFT_SDNF1_5_block(rtl);

  FOR ALL : TWDLROM_5_20
    USE ENTITY work.TWDLROM_5_20(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block8
    USE ENTITY work.RADIX22FFT_SDNF1_5_block8(rtl);

  FOR ALL : TWDLROM_5_12
    USE ENTITY work.TWDLROM_5_12(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block4
    USE ENTITY work.RADIX22FFT_SDNF1_5_block4(rtl);

  FOR ALL : TWDLROM_5_28
    USE ENTITY work.TWDLROM_5_28(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block12
    USE ENTITY work.RADIX22FFT_SDNF1_5_block12(rtl);

  FOR ALL : TWDLROM_5_8
    USE ENTITY work.TWDLROM_5_8(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block2
    USE ENTITY work.RADIX22FFT_SDNF1_5_block2(rtl);

  FOR ALL : TWDLROM_5_24
    USE ENTITY work.TWDLROM_5_24(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block10
    USE ENTITY work.RADIX22FFT_SDNF1_5_block10(rtl);

  FOR ALL : TWDLROM_5_16
    USE ENTITY work.TWDLROM_5_16(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block6
    USE ENTITY work.RADIX22FFT_SDNF1_5_block6(rtl);

  FOR ALL : TWDLROM_5_32
    USE ENTITY work.TWDLROM_5_32(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block14
    USE ENTITY work.RADIX22FFT_SDNF1_5_block14(rtl);

  -- Signals
  SIGNAL dataIn_re_signed                 : vector_of_std_logic_vector12(0 TO 31);  -- ufix12 [32]
  SIGNAL dataIn_im_signed                 : vector_of_std_logic_vector12(0 TO 31);  -- ufix12 [32]
  SIGNAL rotate_1                         : std_logic;  -- ufix1
  SIGNAL rotate_1_1                       : std_logic;  -- ufix1
  SIGNAL twdlXdin_1_vld                   : std_logic;
  SIGNAL softReset                        : std_logic;
  SIGNAL dout_1_re                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_1_im                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_re                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_im                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_1_vld                       : std_logic;
  SIGNAL dout_17_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_17_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_18_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_18_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_17_vld                      : std_logic;
  SIGNAL dout_1_re_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_1_im_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_re_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_im_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld                       : std_logic;
  SIGNAL rotate_3                         : std_logic;  -- ufix1
  SIGNAL dout_3_re                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_3_im                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_re                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_im                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_3_vld                       : std_logic;
  SIGNAL dout_19_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_19_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_20_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_20_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_19_vld                      : std_logic;
  SIGNAL dout_3_re_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_3_im_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_re_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_im_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_1                     : std_logic;
  SIGNAL twdl_3_1_re                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_3_1_im                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_3_2_re                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_2_im                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_2_vld                     : std_logic;
  SIGNAL twdlXdin_1_re                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_1_im                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_2_re                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_2_im                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_1_vld_1                 : std_logic;
  SIGNAL rotate_9                         : std_logic;  -- ufix1
  SIGNAL dout_9_re                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_9_im                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_10_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_10_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_9_vld                       : std_logic;
  SIGNAL dout_25_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_25_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_26_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_26_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_25_vld                      : std_logic;
  SIGNAL dout_9_re_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_9_im_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_10_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_10_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_2                     : std_logic;
  SIGNAL rotate_11                        : std_logic;  -- ufix1
  SIGNAL dout_11_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_11_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_12_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_12_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_11_vld                      : std_logic;
  SIGNAL dout_27_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_27_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_28_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_28_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_27_vld                      : std_logic;
  SIGNAL dout_11_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_11_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_12_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_12_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_3                     : std_logic;
  SIGNAL twdl_3_5_re                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_5_im                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_5_vld                     : std_logic;
  SIGNAL twdl_3_6_re                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_6_im                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_6_vld                     : std_logic;
  SIGNAL twdlXdin_5_re                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_5_im                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_6_re                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_6_im                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_5_vld                   : std_logic;
  SIGNAL dout_1_re_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_1_im_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_re_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_im_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_1_vld_1                     : std_logic;
  SIGNAL rotate_5                         : std_logic;  -- ufix1
  SIGNAL dout_5_re                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_5_im                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_6_re                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_6_im                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_5_vld                       : std_logic;
  SIGNAL dout_21_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_21_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_22_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_22_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_21_vld                      : std_logic;
  SIGNAL dout_5_re_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_5_im_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_6_re_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_6_im_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_4                     : std_logic;
  SIGNAL rotate_7                         : std_logic;  -- ufix1
  SIGNAL dout_7_re                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_7_im                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_8_re                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_8_im                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_7_vld                       : std_logic;
  SIGNAL dout_23_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_23_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_24_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_24_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_23_vld                      : std_logic;
  SIGNAL dout_7_re_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_7_im_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_8_re_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_8_im_1                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_5                     : std_logic;
  SIGNAL twdl_3_3_re                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_3_im                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_3_vld                     : std_logic;
  SIGNAL twdl_3_4_re                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_4_im                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_4_vld                     : std_logic;
  SIGNAL twdlXdin_3_re                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_3_im                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_4_re                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_4_im                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_3_vld                   : std_logic;
  SIGNAL rotate_13                        : std_logic;  -- ufix1
  SIGNAL dout_13_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_13_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_14_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_14_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_13_vld                      : std_logic;
  SIGNAL dout_29_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_29_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_30_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_30_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_29_vld                      : std_logic;
  SIGNAL dout_13_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_13_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_14_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_14_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_6                     : std_logic;
  SIGNAL rotate_15                        : std_logic;  -- ufix1
  SIGNAL dout_15_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_15_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_16_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_16_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_15_vld                      : std_logic;
  SIGNAL dout_31_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_31_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_32_re                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_32_im                       : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_31_vld                      : std_logic;
  SIGNAL dout_15_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_15_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_16_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_16_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_7                     : std_logic;
  SIGNAL twdl_3_7_re                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_7_im                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_7_vld                     : std_logic;
  SIGNAL twdl_3_8_re                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_8_im                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_8_vld                     : std_logic;
  SIGNAL twdlXdin_7_re                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_7_im                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_8_re                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_8_im                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_7_vld                   : std_logic;
  SIGNAL dout_5_re_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_5_im_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_6_re_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_6_im_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_5_vld_1                     : std_logic;
  SIGNAL dout_1_re_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_1_im_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_re_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_im_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld                       : std_logic;
  SIGNAL rotate_3_1                       : std_logic;  -- ufix1
  SIGNAL dout_3_re_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_3_im_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_re_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_im_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_3_vld_1                     : std_logic;
  SIGNAL dout_7_re_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_7_im_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_8_re_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_8_im_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_7_vld_1                     : std_logic;
  SIGNAL dout_3_re_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_3_im_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_re_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_im_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_1                     : std_logic;
  SIGNAL twdl_5_1_re                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_1_im                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_2_re                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_2_im                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld                       : std_logic;
  SIGNAL dout_2_vld_8                     : std_logic;
  SIGNAL rotate_17                        : std_logic;  -- ufix1
  SIGNAL rotate_17_1                      : std_logic;  -- ufix1
  SIGNAL dout_17_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_17_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_18_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_18_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_9                     : std_logic;
  SIGNAL rotate_19                        : std_logic;  -- ufix1
  SIGNAL dout_19_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_19_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_20_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_20_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_10                    : std_logic;
  SIGNAL twdl_3_17_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_3_17_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_3_18_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_18_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_18_vld                    : std_logic;
  SIGNAL twdlXdin_17_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_17_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_18_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_18_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_17_vld                  : std_logic;
  SIGNAL rotate_25                        : std_logic;  -- ufix1
  SIGNAL dout_25_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_25_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_26_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_26_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_11                    : std_logic;
  SIGNAL rotate_27                        : std_logic;  -- ufix1
  SIGNAL dout_27_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_27_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_28_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_28_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_12                    : std_logic;
  SIGNAL twdl_3_21_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_21_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_21_vld                    : std_logic;
  SIGNAL twdl_3_22_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_22_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_22_vld                    : std_logic;
  SIGNAL twdlXdin_21_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_21_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_22_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_22_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_21_vld                  : std_logic;
  SIGNAL dout_17_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_17_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_18_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_18_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_17_vld_1                    : std_logic;
  SIGNAL rotate_21                        : std_logic;  -- ufix1
  SIGNAL dout_21_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_21_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_22_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_22_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_13                    : std_logic;
  SIGNAL rotate_23                        : std_logic;  -- ufix1
  SIGNAL dout_23_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_23_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_24_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_24_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_14                    : std_logic;
  SIGNAL twdl_3_19_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_19_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_19_vld                    : std_logic;
  SIGNAL twdl_3_20_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_20_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_20_vld                    : std_logic;
  SIGNAL twdlXdin_19_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_19_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_20_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_20_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_19_vld                  : std_logic;
  SIGNAL rotate_29                        : std_logic;  -- ufix1
  SIGNAL dout_29_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_29_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_30_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_30_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_15                    : std_logic;
  SIGNAL rotate_31                        : std_logic;  -- ufix1
  SIGNAL dout_31_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_31_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_32_re_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_32_im_1                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_2_vld_16                    : std_logic;
  SIGNAL twdl_3_23_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_23_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_23_vld                    : std_logic;
  SIGNAL twdl_3_24_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_24_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_24_vld                    : std_logic;
  SIGNAL twdlXdin_23_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_23_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_24_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_24_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_23_vld                  : std_logic;
  SIGNAL dout_21_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_21_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_22_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_22_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_21_vld_1                    : std_logic;
  SIGNAL dout_17_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_17_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_18_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_18_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_2                     : std_logic;
  SIGNAL rotate_19_1                      : std_logic;  -- ufix1
  SIGNAL dout_19_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_19_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_20_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_20_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_19_vld_1                    : std_logic;
  SIGNAL dout_23_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_23_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_24_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_24_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_23_vld_1                    : std_logic;
  SIGNAL dout_19_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_19_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_20_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_20_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_3                     : std_logic;
  SIGNAL twdl_5_17_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_17_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_18_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_18_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_1                     : std_logic;
  SIGNAL dout_18_vld                      : std_logic;
  SIGNAL rotate_9_1                       : std_logic;  -- ufix1
  SIGNAL twdl_3_9_re                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_3_9_im                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_3_10_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_10_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_10_vld                    : std_logic;
  SIGNAL twdlXdin_9_re                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_9_im                    : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_10_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_10_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_9_vld                   : std_logic;
  SIGNAL twdl_3_13_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_13_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_13_vld                    : std_logic;
  SIGNAL twdl_3_14_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_14_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_14_vld                    : std_logic;
  SIGNAL twdlXdin_13_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_13_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_14_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_14_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_13_vld                  : std_logic;
  SIGNAL dout_9_re_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_9_im_2                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_10_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_10_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_9_vld_1                     : std_logic;
  SIGNAL twdl_3_11_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_11_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_11_vld                    : std_logic;
  SIGNAL twdl_3_12_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_12_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_12_vld                    : std_logic;
  SIGNAL twdlXdin_11_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_11_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_12_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_12_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_11_vld                  : std_logic;
  SIGNAL twdl_3_15_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_15_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_15_vld                    : std_logic;
  SIGNAL twdl_3_16_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_16_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_16_vld                    : std_logic;
  SIGNAL twdlXdin_15_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_15_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_16_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_16_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_15_vld                  : std_logic;
  SIGNAL dout_13_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_13_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_14_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_14_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_13_vld_1                    : std_logic;
  SIGNAL dout_9_re_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_9_im_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_10_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_10_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_4                     : std_logic;
  SIGNAL rotate_11_1                      : std_logic;  -- ufix1
  SIGNAL dout_11_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_11_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_12_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_12_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_11_vld_1                    : std_logic;
  SIGNAL dout_15_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_15_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_16_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_16_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_15_vld_1                    : std_logic;
  SIGNAL dout_11_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_11_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_12_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_12_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_5                     : std_logic;
  SIGNAL twdl_5_9_re                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_9_im                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_10_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_10_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_2                     : std_logic;
  SIGNAL dout_10_vld                      : std_logic;
  SIGNAL rotate_25_1                      : std_logic;  -- ufix1
  SIGNAL twdl_3_25_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_3_25_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_3_26_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_26_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_26_vld                    : std_logic;
  SIGNAL twdlXdin_25_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_25_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_26_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_26_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_25_vld                  : std_logic;
  SIGNAL twdl_3_29_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_29_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_29_vld                    : std_logic;
  SIGNAL twdl_3_30_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_30_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_30_vld                    : std_logic;
  SIGNAL twdlXdin_29_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_29_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_30_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_30_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_29_vld                  : std_logic;
  SIGNAL dout_25_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_25_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_26_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_26_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_25_vld_1                    : std_logic;
  SIGNAL twdl_3_27_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_27_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_27_vld                    : std_logic;
  SIGNAL twdl_3_28_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_28_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_28_vld                    : std_logic;
  SIGNAL twdlXdin_27_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_27_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_28_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_28_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_27_vld                  : std_logic;
  SIGNAL twdl_3_31_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_31_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_31_vld                    : std_logic;
  SIGNAL twdl_3_32_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_32_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_3_32_vld                    : std_logic;
  SIGNAL twdlXdin_31_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_31_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_32_re                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_32_im                   : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdlXdin_31_vld                  : std_logic;
  SIGNAL dout_29_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_29_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_30_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_30_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_29_vld_1                    : std_logic;
  SIGNAL dout_25_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_25_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_26_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_26_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_6                     : std_logic;
  SIGNAL rotate_27_1                      : std_logic;  -- ufix1
  SIGNAL dout_27_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_27_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_28_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_28_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_27_vld_1                    : std_logic;
  SIGNAL dout_31_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_31_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_32_re_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_32_im_2                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_31_vld_1                    : std_logic;
  SIGNAL dout_27_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_27_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_28_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_28_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_7                     : std_logic;
  SIGNAL twdl_5_25_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_25_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_26_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_26_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_3                     : std_logic;
  SIGNAL dout_26_vld                      : std_logic;
  SIGNAL rotate_5_1                       : std_logic;  -- ufix1
  SIGNAL dout_5_re_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_5_im_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_6_re_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_6_im_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_8                     : std_logic;
  SIGNAL rotate_7_1                       : std_logic;  -- ufix1
  SIGNAL dout_7_re_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_7_im_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_8_re_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_8_im_3                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_9                     : std_logic;
  SIGNAL twdl_5_5_re                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_5_im                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_6_re                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_6_im                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_4                     : std_logic;
  SIGNAL dout_6_vld                       : std_logic;
  SIGNAL rotate_21_1                      : std_logic;  -- ufix1
  SIGNAL dout_21_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_21_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_22_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_22_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_10                    : std_logic;
  SIGNAL rotate_23_1                      : std_logic;  -- ufix1
  SIGNAL dout_23_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_23_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_24_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_24_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_11                    : std_logic;
  SIGNAL twdl_5_21_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_21_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_22_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_22_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_5                     : std_logic;
  SIGNAL dout_22_vld                      : std_logic;
  SIGNAL rotate_13_1                      : std_logic;  -- ufix1
  SIGNAL dout_13_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_13_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_14_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_14_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_12                    : std_logic;
  SIGNAL rotate_15_1                      : std_logic;  -- ufix1
  SIGNAL dout_15_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_15_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_16_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_16_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_13                    : std_logic;
  SIGNAL twdl_5_13_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_13_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_14_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_14_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_6                     : std_logic;
  SIGNAL dout_14_vld                      : std_logic;
  SIGNAL rotate_29_1                      : std_logic;  -- ufix1
  SIGNAL dout_29_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_29_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_30_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_30_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_14                    : std_logic;
  SIGNAL rotate_31_1                      : std_logic;  -- ufix1
  SIGNAL dout_31_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_31_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_32_re_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_32_im_3                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL dout_4_vld_15                    : std_logic;
  SIGNAL twdl_5_29_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_29_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_30_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_30_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_7                     : std_logic;
  SIGNAL dout_30_vld                      : std_logic;
  SIGNAL twdl_5_3_re                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_3_im                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_4_re                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_4_im                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_8                     : std_logic;
  SIGNAL dout_4_vld_16                    : std_logic;
  SIGNAL twdl_5_19_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_19_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_20_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_20_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_9                     : std_logic;
  SIGNAL dout_20_vld                      : std_logic;
  SIGNAL twdl_5_11_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_11_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_12_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_12_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_10                    : std_logic;
  SIGNAL dout_12_vld                      : std_logic;
  SIGNAL twdl_5_27_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_27_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_28_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_28_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_11                    : std_logic;
  SIGNAL dout_28_vld                      : std_logic;
  SIGNAL twdl_5_7_re                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_7_im                      : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_8_re                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_8_im                      : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_12                    : std_logic;
  SIGNAL dout_8_vld                       : std_logic;
  SIGNAL twdl_5_23_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_23_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_24_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_24_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_13                    : std_logic;
  SIGNAL dout_24_vld                      : std_logic;
  SIGNAL twdl_5_15_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_15_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_16_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_16_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_14                    : std_logic;
  SIGNAL dout_16_vld                      : std_logic;
  SIGNAL twdl_5_31_re                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_31_im                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL twdl_5_32_re                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_32_im                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL twdl_5_vld_15                    : std_logic;
  SIGNAL dout_32_vld                      : std_logic;
  SIGNAL dataOut_re_tmp                   : vector_of_std_logic_vector12(0 TO 31);  -- ufix12 [32]
  SIGNAL dataOut_im_tmp                   : vector_of_std_logic_vector12(0 TO 31);  -- ufix12 [32]

BEGIN
  u_SDNF1_1_1 : RADIX22FFT_SDNF1_1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_1_re => dataIn_re_signed(0),  -- sfix12
              twdlXdin_1_im => dataIn_im_signed(0),  -- sfix12
              twdlXdin_17_re => dataIn_re_signed(16),  -- sfix12
              twdlXdin_17_im => dataIn_im_signed(16),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_1_re => dout_1_re,  -- sfix12
              dout_1_im => dout_1_im,  -- sfix12
              dout_2_re => dout_2_re,  -- sfix12
              dout_2_im => dout_2_im,  -- sfix12
              dout_1_vld => dout_1_vld
              );

  u_SDNF1_1_17 : RADIX22FFT_SDNF1_1_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_9_re => dataIn_re_signed(8),  -- sfix12
              twdlXdin_9_im => dataIn_im_signed(8),  -- sfix12
              twdlXdin_25_re => dataIn_re_signed(24),  -- sfix12
              twdlXdin_25_im => dataIn_im_signed(24),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_17_re => dout_17_re,  -- sfix12
              dout_17_im => dout_17_im,  -- sfix12
              dout_18_re => dout_18_re,  -- sfix12
              dout_18_im => dout_18_im,  -- sfix12
              dout_17_vld => dout_17_vld
              );

  u_SDNF2_2_1 : RADIX22FFT_SDNF2_2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_1 => rotate_1_1,  -- ufix1
              dout_1_re => dout_1_re,  -- sfix12
              dout_1_im => dout_1_im,  -- sfix12
              dout_17_re => dout_17_re,  -- sfix12
              dout_17_im => dout_17_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_1_re_1 => dout_1_re_1,  -- sfix12
              dout_1_im_1 => dout_1_im_1,  -- sfix12
              dout_2_re => dout_2_re_1,  -- sfix12
              dout_2_im => dout_2_im_1,  -- sfix12
              dout_2_vld => dout_2_vld
              );

  u_SDNF1_1_3 : RADIX22FFT_SDNF1_1_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_2_re => dataIn_re_signed(1),  -- sfix12
              twdlXdin_2_im => dataIn_im_signed(1),  -- sfix12
              twdlXdin_18_re => dataIn_re_signed(17),  -- sfix12
              twdlXdin_18_im => dataIn_im_signed(17),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_3_re => dout_3_re,  -- sfix12
              dout_3_im => dout_3_im,  -- sfix12
              dout_4_re => dout_4_re,  -- sfix12
              dout_4_im => dout_4_im,  -- sfix12
              dout_3_vld => dout_3_vld
              );

  u_SDNF1_1_19 : RADIX22FFT_SDNF1_1_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_10_re => dataIn_re_signed(9),  -- sfix12
              twdlXdin_10_im => dataIn_im_signed(9),  -- sfix12
              twdlXdin_26_re => dataIn_re_signed(25),  -- sfix12
              twdlXdin_26_im => dataIn_im_signed(25),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_19_re => dout_19_re,  -- sfix12
              dout_19_im => dout_19_im,  -- sfix12
              dout_20_re => dout_20_re,  -- sfix12
              dout_20_im => dout_20_im,  -- sfix12
              dout_19_vld => dout_19_vld
              );

  u_SDNF2_2_3 : RADIX22FFT_SDNF2_2_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_3 => rotate_3,  -- ufix1
              dout_3_re => dout_3_re,  -- sfix12
              dout_3_im => dout_3_im,  -- sfix12
              dout_19_re => dout_19_re,  -- sfix12
              dout_19_im => dout_19_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_3_re_1 => dout_3_re_1,  -- sfix12
              dout_3_im_1 => dout_3_im_1,  -- sfix12
              dout_4_re => dout_4_re_1,  -- sfix12
              dout_4_im => dout_4_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_1
              );

  u_twdlROM_3_2 : TWDLROM_3_2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_2_re => twdl_3_2_re,  -- sfix12_En10
              twdl_3_2_im => twdl_3_2_im,  -- sfix12_En10
              twdl_3_2_vld => twdl_3_2_vld
              );

  u_TWDLMULT_SDNF1_3_1 : TWDLMULT_SDNF1_3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_1_re => dout_1_re_1,  -- sfix12
              dout_1_im => dout_1_im_1,  -- sfix12
              dout_3_re => dout_3_re_1,  -- sfix12
              dout_3_im => dout_3_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_1_re => std_logic_vector(twdl_3_1_re),  -- sfix12_En10
              twdl_3_1_im => std_logic_vector(twdl_3_1_im),  -- sfix12_En10
              twdl_3_2_re => twdl_3_2_re,  -- sfix12_En10
              twdl_3_2_im => twdl_3_2_im,  -- sfix12_En10
              twdl_3_2_vld => twdl_3_2_vld,
              softReset => softReset,
              twdlXdin_1_re => twdlXdin_1_re,  -- sfix12
              twdlXdin_1_im => twdlXdin_1_im,  -- sfix12
              twdlXdin_2_re => twdlXdin_2_re,  -- sfix12
              twdlXdin_2_im => twdlXdin_2_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1
              );

  u_SDNF1_1_9 : RADIX22FFT_SDNF1_1_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_5_re => dataIn_re_signed(4),  -- sfix12
              twdlXdin_5_im => dataIn_im_signed(4),  -- sfix12
              twdlXdin_21_re => dataIn_re_signed(20),  -- sfix12
              twdlXdin_21_im => dataIn_im_signed(20),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_9_re => dout_9_re,  -- sfix12
              dout_9_im => dout_9_im,  -- sfix12
              dout_10_re => dout_10_re,  -- sfix12
              dout_10_im => dout_10_im,  -- sfix12
              dout_9_vld => dout_9_vld
              );

  u_SDNF1_1_25 : RADIX22FFT_SDNF1_1_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_13_re => dataIn_re_signed(12),  -- sfix12
              twdlXdin_13_im => dataIn_im_signed(12),  -- sfix12
              twdlXdin_29_re => dataIn_re_signed(28),  -- sfix12
              twdlXdin_29_im => dataIn_im_signed(28),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_25_re => dout_25_re,  -- sfix12
              dout_25_im => dout_25_im,  -- sfix12
              dout_26_re => dout_26_re,  -- sfix12
              dout_26_im => dout_26_im,  -- sfix12
              dout_25_vld => dout_25_vld
              );

  u_SDNF2_2_9 : RADIX22FFT_SDNF2_2_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_9 => rotate_9,  -- ufix1
              dout_9_re => dout_9_re,  -- sfix12
              dout_9_im => dout_9_im,  -- sfix12
              dout_25_re => dout_25_re,  -- sfix12
              dout_25_im => dout_25_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_9_re_1 => dout_9_re_1,  -- sfix12
              dout_9_im_1 => dout_9_im_1,  -- sfix12
              dout_10_re => dout_10_re_1,  -- sfix12
              dout_10_im => dout_10_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_2
              );

  u_SDNF1_1_11 : RADIX22FFT_SDNF1_1_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_6_re => dataIn_re_signed(5),  -- sfix12
              twdlXdin_6_im => dataIn_im_signed(5),  -- sfix12
              twdlXdin_22_re => dataIn_re_signed(21),  -- sfix12
              twdlXdin_22_im => dataIn_im_signed(21),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_11_re => dout_11_re,  -- sfix12
              dout_11_im => dout_11_im,  -- sfix12
              dout_12_re => dout_12_re,  -- sfix12
              dout_12_im => dout_12_im,  -- sfix12
              dout_11_vld => dout_11_vld
              );

  u_SDNF1_1_27 : RADIX22FFT_SDNF1_1_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_14_re => dataIn_re_signed(13),  -- sfix12
              twdlXdin_14_im => dataIn_im_signed(13),  -- sfix12
              twdlXdin_30_re => dataIn_re_signed(29),  -- sfix12
              twdlXdin_30_im => dataIn_im_signed(29),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_27_re => dout_27_re,  -- sfix12
              dout_27_im => dout_27_im,  -- sfix12
              dout_28_re => dout_28_re,  -- sfix12
              dout_28_im => dout_28_im,  -- sfix12
              dout_27_vld => dout_27_vld
              );

  u_SDNF2_2_11 : RADIX22FFT_SDNF2_2_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_11 => rotate_11,  -- ufix1
              dout_11_re => dout_11_re,  -- sfix12
              dout_11_im => dout_11_im,  -- sfix12
              dout_27_re => dout_27_re,  -- sfix12
              dout_27_im => dout_27_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_11_re_1 => dout_11_re_1,  -- sfix12
              dout_11_im_1 => dout_11_im_1,  -- sfix12
              dout_12_re => dout_12_re_1,  -- sfix12
              dout_12_im => dout_12_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_3
              );

  u_twdlROM_3_5 : TWDLROM_3_5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_5_re => twdl_3_5_re,  -- sfix12_En10
              twdl_3_5_im => twdl_3_5_im,  -- sfix12_En10
              twdl_3_5_vld => twdl_3_5_vld
              );

  u_twdlROM_3_6 : TWDLROM_3_6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_6_re => twdl_3_6_re,  -- sfix12_En10
              twdl_3_6_im => twdl_3_6_im,  -- sfix12_En10
              twdl_3_6_vld => twdl_3_6_vld
              );

  u_TWDLMULT_SDNF1_3_5 : TWDLMULT_SDNF1_3_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_9_re => dout_9_re_1,  -- sfix12
              dout_9_im => dout_9_im_1,  -- sfix12
              dout_11_re => dout_11_re_1,  -- sfix12
              dout_11_im => dout_11_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_5_re => twdl_3_5_re,  -- sfix12_En10
              twdl_3_5_im => twdl_3_5_im,  -- sfix12_En10
              twdl_3_6_re => twdl_3_6_re,  -- sfix12_En10
              twdl_3_6_im => twdl_3_6_im,  -- sfix12_En10
              twdl_3_6_vld => twdl_3_6_vld,
              softReset => softReset,
              twdlXdin_5_re => twdlXdin_5_re,  -- sfix12
              twdlXdin_5_im => twdlXdin_5_im,  -- sfix12
              twdlXdin_6_re => twdlXdin_6_re,  -- sfix12
              twdlXdin_6_im => twdlXdin_6_im,  -- sfix12
              twdlXdin_5_vld => twdlXdin_5_vld
              );

  u_SDNF1_3_1 : RADIX22FFT_SDNF1_3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_1_re => twdlXdin_1_re,  -- sfix12
              twdlXdin_1_im => twdlXdin_1_im,  -- sfix12
              twdlXdin_5_re => twdlXdin_5_re,  -- sfix12
              twdlXdin_5_im => twdlXdin_5_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_1_re => dout_1_re_2,  -- sfix12
              dout_1_im => dout_1_im_2,  -- sfix12
              dout_2_re => dout_2_re_2,  -- sfix12
              dout_2_im => dout_2_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1
              );

  u_SDNF1_1_5 : RADIX22FFT_SDNF1_1_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_3_re => dataIn_re_signed(2),  -- sfix12
              twdlXdin_3_im => dataIn_im_signed(2),  -- sfix12
              twdlXdin_19_re => dataIn_re_signed(18),  -- sfix12
              twdlXdin_19_im => dataIn_im_signed(18),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_5_re => dout_5_re,  -- sfix12
              dout_5_im => dout_5_im,  -- sfix12
              dout_6_re => dout_6_re,  -- sfix12
              dout_6_im => dout_6_im,  -- sfix12
              dout_5_vld => dout_5_vld
              );

  u_SDNF1_1_21 : RADIX22FFT_SDNF1_1_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_11_re => dataIn_re_signed(10),  -- sfix12
              twdlXdin_11_im => dataIn_im_signed(10),  -- sfix12
              twdlXdin_27_re => dataIn_re_signed(26),  -- sfix12
              twdlXdin_27_im => dataIn_im_signed(26),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_21_re => dout_21_re,  -- sfix12
              dout_21_im => dout_21_im,  -- sfix12
              dout_22_re => dout_22_re,  -- sfix12
              dout_22_im => dout_22_im,  -- sfix12
              dout_21_vld => dout_21_vld
              );

  u_SDNF2_2_5 : RADIX22FFT_SDNF2_2_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_5 => rotate_5,  -- ufix1
              dout_5_re => dout_5_re,  -- sfix12
              dout_5_im => dout_5_im,  -- sfix12
              dout_21_re => dout_21_re,  -- sfix12
              dout_21_im => dout_21_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_5_re_1 => dout_5_re_1,  -- sfix12
              dout_5_im_1 => dout_5_im_1,  -- sfix12
              dout_6_re => dout_6_re_1,  -- sfix12
              dout_6_im => dout_6_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_4
              );

  u_SDNF1_1_7 : RADIX22FFT_SDNF1_1_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_4_re => dataIn_re_signed(3),  -- sfix12
              twdlXdin_4_im => dataIn_im_signed(3),  -- sfix12
              twdlXdin_20_re => dataIn_re_signed(19),  -- sfix12
              twdlXdin_20_im => dataIn_im_signed(19),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_7_re => dout_7_re,  -- sfix12
              dout_7_im => dout_7_im,  -- sfix12
              dout_8_re => dout_8_re,  -- sfix12
              dout_8_im => dout_8_im,  -- sfix12
              dout_7_vld => dout_7_vld
              );

  u_SDNF1_1_23 : RADIX22FFT_SDNF1_1_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_12_re => dataIn_re_signed(11),  -- sfix12
              twdlXdin_12_im => dataIn_im_signed(11),  -- sfix12
              twdlXdin_28_re => dataIn_re_signed(27),  -- sfix12
              twdlXdin_28_im => dataIn_im_signed(27),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_23_re => dout_23_re,  -- sfix12
              dout_23_im => dout_23_im,  -- sfix12
              dout_24_re => dout_24_re,  -- sfix12
              dout_24_im => dout_24_im,  -- sfix12
              dout_23_vld => dout_23_vld
              );

  u_SDNF2_2_7 : RADIX22FFT_SDNF2_2_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_7 => rotate_7,  -- ufix1
              dout_7_re => dout_7_re,  -- sfix12
              dout_7_im => dout_7_im,  -- sfix12
              dout_23_re => dout_23_re,  -- sfix12
              dout_23_im => dout_23_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_7_re_1 => dout_7_re_1,  -- sfix12
              dout_7_im_1 => dout_7_im_1,  -- sfix12
              dout_8_re => dout_8_re_1,  -- sfix12
              dout_8_im => dout_8_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_5
              );

  u_twdlROM_3_3 : TWDLROM_3_3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_3_re => twdl_3_3_re,  -- sfix12_En10
              twdl_3_3_im => twdl_3_3_im,  -- sfix12_En10
              twdl_3_3_vld => twdl_3_3_vld
              );

  u_twdlROM_3_4 : TWDLROM_3_4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_4_re => twdl_3_4_re,  -- sfix12_En10
              twdl_3_4_im => twdl_3_4_im,  -- sfix12_En10
              twdl_3_4_vld => twdl_3_4_vld
              );

  u_TWDLMULT_SDNF1_3_3 : TWDLMULT_SDNF1_3_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_5_re => dout_5_re_1,  -- sfix12
              dout_5_im => dout_5_im_1,  -- sfix12
              dout_7_re => dout_7_re_1,  -- sfix12
              dout_7_im => dout_7_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_3_re => twdl_3_3_re,  -- sfix12_En10
              twdl_3_3_im => twdl_3_3_im,  -- sfix12_En10
              twdl_3_4_re => twdl_3_4_re,  -- sfix12_En10
              twdl_3_4_im => twdl_3_4_im,  -- sfix12_En10
              twdl_3_4_vld => twdl_3_4_vld,
              softReset => softReset,
              twdlXdin_3_re => twdlXdin_3_re,  -- sfix12
              twdlXdin_3_im => twdlXdin_3_im,  -- sfix12
              twdlXdin_4_re => twdlXdin_4_re,  -- sfix12
              twdlXdin_4_im => twdlXdin_4_im,  -- sfix12
              twdlXdin_3_vld => twdlXdin_3_vld
              );

  u_SDNF1_1_13 : RADIX22FFT_SDNF1_1_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_7_re => dataIn_re_signed(6),  -- sfix12
              twdlXdin_7_im => dataIn_im_signed(6),  -- sfix12
              twdlXdin_23_re => dataIn_re_signed(22),  -- sfix12
              twdlXdin_23_im => dataIn_im_signed(22),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_13_re => dout_13_re,  -- sfix12
              dout_13_im => dout_13_im,  -- sfix12
              dout_14_re => dout_14_re,  -- sfix12
              dout_14_im => dout_14_im,  -- sfix12
              dout_13_vld => dout_13_vld
              );

  u_SDNF1_1_29 : RADIX22FFT_SDNF1_1_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_15_re => dataIn_re_signed(14),  -- sfix12
              twdlXdin_15_im => dataIn_im_signed(14),  -- sfix12
              twdlXdin_31_re => dataIn_re_signed(30),  -- sfix12
              twdlXdin_31_im => dataIn_im_signed(30),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_29_re => dout_29_re,  -- sfix12
              dout_29_im => dout_29_im,  -- sfix12
              dout_30_re => dout_30_re,  -- sfix12
              dout_30_im => dout_30_im,  -- sfix12
              dout_29_vld => dout_29_vld
              );

  u_SDNF2_2_13 : RADIX22FFT_SDNF2_2_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_13 => rotate_13,  -- ufix1
              dout_13_re => dout_13_re,  -- sfix12
              dout_13_im => dout_13_im,  -- sfix12
              dout_29_re => dout_29_re,  -- sfix12
              dout_29_im => dout_29_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_13_re_1 => dout_13_re_1,  -- sfix12
              dout_13_im_1 => dout_13_im_1,  -- sfix12
              dout_14_re => dout_14_re_1,  -- sfix12
              dout_14_im => dout_14_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_6
              );

  u_SDNF1_1_15 : RADIX22FFT_SDNF1_1_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_8_re => dataIn_re_signed(7),  -- sfix12
              twdlXdin_8_im => dataIn_im_signed(7),  -- sfix12
              twdlXdin_24_re => dataIn_re_signed(23),  -- sfix12
              twdlXdin_24_im => dataIn_im_signed(23),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_15_re => dout_15_re,  -- sfix12
              dout_15_im => dout_15_im,  -- sfix12
              dout_16_re => dout_16_re,  -- sfix12
              dout_16_im => dout_16_im,  -- sfix12
              dout_15_vld => dout_15_vld
              );

  u_SDNF1_1_31 : RADIX22FFT_SDNF1_1_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_16_re => dataIn_re_signed(15),  -- sfix12
              twdlXdin_16_im => dataIn_im_signed(15),  -- sfix12
              twdlXdin_32_re => dataIn_re_signed(31),  -- sfix12
              twdlXdin_32_im => dataIn_im_signed(31),  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld,
              softReset => softReset,
              dout_31_re => dout_31_re,  -- sfix12
              dout_31_im => dout_31_im,  -- sfix12
              dout_32_re => dout_32_re,  -- sfix12
              dout_32_im => dout_32_im,  -- sfix12
              dout_31_vld => dout_31_vld
              );

  u_SDNF2_2_15 : RADIX22FFT_SDNF2_2_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_15 => rotate_15,  -- ufix1
              dout_15_re => dout_15_re,  -- sfix12
              dout_15_im => dout_15_im,  -- sfix12
              dout_31_re => dout_31_re,  -- sfix12
              dout_31_im => dout_31_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_15_re_1 => dout_15_re_1,  -- sfix12
              dout_15_im_1 => dout_15_im_1,  -- sfix12
              dout_16_re => dout_16_re_1,  -- sfix12
              dout_16_im => dout_16_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_7
              );

  u_twdlROM_3_7 : TWDLROM_3_7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_7_re => twdl_3_7_re,  -- sfix12_En10
              twdl_3_7_im => twdl_3_7_im,  -- sfix12_En10
              twdl_3_7_vld => twdl_3_7_vld
              );

  u_twdlROM_3_8 : TWDLROM_3_8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_8_re => twdl_3_8_re,  -- sfix12_En10
              twdl_3_8_im => twdl_3_8_im,  -- sfix12_En10
              twdl_3_8_vld => twdl_3_8_vld
              );

  u_TWDLMULT_SDNF1_3_7 : TWDLMULT_SDNF1_3_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_13_re => dout_13_re_1,  -- sfix12
              dout_13_im => dout_13_im_1,  -- sfix12
              dout_15_re => dout_15_re_1,  -- sfix12
              dout_15_im => dout_15_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_7_re => twdl_3_7_re,  -- sfix12_En10
              twdl_3_7_im => twdl_3_7_im,  -- sfix12_En10
              twdl_3_8_re => twdl_3_8_re,  -- sfix12_En10
              twdl_3_8_im => twdl_3_8_im,  -- sfix12_En10
              twdl_3_8_vld => twdl_3_8_vld,
              softReset => softReset,
              twdlXdin_7_re => twdlXdin_7_re,  -- sfix12
              twdlXdin_7_im => twdlXdin_7_im,  -- sfix12
              twdlXdin_8_re => twdlXdin_8_re,  -- sfix12
              twdlXdin_8_im => twdlXdin_8_im,  -- sfix12
              twdlXdin_7_vld => twdlXdin_7_vld
              );

  u_SDNF1_3_5 : RADIX22FFT_SDNF1_3_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_3_re => twdlXdin_3_re,  -- sfix12
              twdlXdin_3_im => twdlXdin_3_im,  -- sfix12
              twdlXdin_7_re => twdlXdin_7_re,  -- sfix12
              twdlXdin_7_im => twdlXdin_7_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_5_re => dout_5_re_2,  -- sfix12
              dout_5_im => dout_5_im_2,  -- sfix12
              dout_6_re => dout_6_re_2,  -- sfix12
              dout_6_im => dout_6_im_2,  -- sfix12
              dout_5_vld => dout_5_vld_1
              );

  u_SDNF2_4_1 : RADIX22FFT_SDNF2_4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_1 => rotate_1,  -- ufix1
              dout_1_re => dout_1_re_2,  -- sfix12
              dout_1_im => dout_1_im_2,  -- sfix12
              dout_5_re => dout_5_re_2,  -- sfix12
              dout_5_im => dout_5_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_1_re_1 => dout_1_re_3,  -- sfix12
              dout_1_im_1 => dout_1_im_3,  -- sfix12
              dout_2_re => dout_2_re_3,  -- sfix12
              dout_2_im => dout_2_im_3,  -- sfix12
              dout_4_vld => dout_4_vld
              );

  u_SDNF1_3_3 : RADIX22FFT_SDNF1_3_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_2_re => twdlXdin_2_re,  -- sfix12
              twdlXdin_2_im => twdlXdin_2_im,  -- sfix12
              twdlXdin_6_re => twdlXdin_6_re,  -- sfix12
              twdlXdin_6_im => twdlXdin_6_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_3_re => dout_3_re_2,  -- sfix12
              dout_3_im => dout_3_im_2,  -- sfix12
              dout_4_re => dout_4_re_2,  -- sfix12
              dout_4_im => dout_4_im_2,  -- sfix12
              dout_3_vld => dout_3_vld_1
              );

  u_SDNF1_3_7 : RADIX22FFT_SDNF1_3_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_4_re => twdlXdin_4_re,  -- sfix12
              twdlXdin_4_im => twdlXdin_4_im,  -- sfix12
              twdlXdin_8_re => twdlXdin_8_re,  -- sfix12
              twdlXdin_8_im => twdlXdin_8_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_7_re => dout_7_re_2,  -- sfix12
              dout_7_im => dout_7_im_2,  -- sfix12
              dout_8_re => dout_8_re_2,  -- sfix12
              dout_8_im => dout_8_im_2,  -- sfix12
              dout_7_vld => dout_7_vld_1
              );

  u_SDNF2_4_3 : RADIX22FFT_SDNF2_4_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_3 => rotate_3_1,  -- ufix1
              dout_3_re => dout_3_re_2,  -- sfix12
              dout_3_im => dout_3_im_2,  -- sfix12
              dout_7_re => dout_7_re_2,  -- sfix12
              dout_7_im => dout_7_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_3_re_1 => dout_3_re_3,  -- sfix12
              dout_3_im_1 => dout_3_im_3,  -- sfix12
              dout_4_re => dout_4_re_3,  -- sfix12
              dout_4_im => dout_4_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_1
              );

  u_twdlROM_5_2 : TWDLROM_5_2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_2_re => twdl_5_2_re,  -- sfix12_En10
              twdl_5_2_im => twdl_5_2_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld
              );

  u_SDNF1_5_1 : RADIX22FFT_SDNF1_5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_1_re => dout_1_re_3,  -- sfix12
              dout_1_im => dout_1_im_3,  -- sfix12
              dout_3_re => dout_3_re_3,  -- sfix12
              dout_3_im => dout_3_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_1_re => std_logic_vector(twdl_5_1_re),  -- sfix12_En10
              twdl_5_1_im => std_logic_vector(twdl_5_1_im),  -- sfix12_En10
              twdl_5_2_re => twdl_5_2_re,  -- sfix12_En10
              twdl_5_2_im => twdl_5_2_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_1_re_1 => dataOut_re_tmp(0),  -- sfix12
              dout_1_im_1 => dataOut_im_tmp(0),  -- sfix12
              dout_2_re => dataOut_re_tmp(16),  -- sfix12
              dout_2_im => dataOut_im_tmp(16),  -- sfix12
              dout_2_vld => dout_2_vld_8
              );

  u_SDNF2_2_17 : RADIX22FFT_SDNF2_2_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_17 => rotate_17_1,  -- ufix1
              dout_2_re => dout_2_re,  -- sfix12
              dout_2_im => dout_2_im,  -- sfix12
              dout_18_re => dout_18_re,  -- sfix12
              dout_18_im => dout_18_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_17_re => dout_17_re_1,  -- sfix12
              dout_17_im => dout_17_im_1,  -- sfix12
              dout_18_re_1 => dout_18_re_1,  -- sfix12
              dout_18_im_1 => dout_18_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_9
              );

  u_SDNF2_2_19 : RADIX22FFT_SDNF2_2_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_19 => rotate_19,  -- ufix1
              dout_4_re => dout_4_re,  -- sfix12
              dout_4_im => dout_4_im,  -- sfix12
              dout_20_re => dout_20_re,  -- sfix12
              dout_20_im => dout_20_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_19_re => dout_19_re_1,  -- sfix12
              dout_19_im => dout_19_im_1,  -- sfix12
              dout_20_re_1 => dout_20_re_1,  -- sfix12
              dout_20_im_1 => dout_20_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_10
              );

  u_twdlROM_3_18 : TWDLROM_3_18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_18_re => twdl_3_18_re,  -- sfix12_En10
              twdl_3_18_im => twdl_3_18_im,  -- sfix12_En10
              twdl_3_18_vld => twdl_3_18_vld
              );

  u_TWDLMULT_SDNF1_3_17 : TWDLMULT_SDNF1_3_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_17_re => dout_17_re_1,  -- sfix12
              dout_17_im => dout_17_im_1,  -- sfix12
              dout_19_re => dout_19_re_1,  -- sfix12
              dout_19_im => dout_19_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_17_re => std_logic_vector(twdl_3_17_re),  -- sfix12_En10
              twdl_3_17_im => std_logic_vector(twdl_3_17_im),  -- sfix12_En10
              twdl_3_18_re => twdl_3_18_re,  -- sfix12_En10
              twdl_3_18_im => twdl_3_18_im,  -- sfix12_En10
              twdl_3_18_vld => twdl_3_18_vld,
              softReset => softReset,
              twdlXdin_17_re => twdlXdin_17_re,  -- sfix12
              twdlXdin_17_im => twdlXdin_17_im,  -- sfix12
              twdlXdin_18_re => twdlXdin_18_re,  -- sfix12
              twdlXdin_18_im => twdlXdin_18_im,  -- sfix12
              twdlXdin_17_vld => twdlXdin_17_vld
              );

  u_SDNF2_2_25 : RADIX22FFT_SDNF2_2_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_25 => rotate_25,  -- ufix1
              dout_10_re => dout_10_re,  -- sfix12
              dout_10_im => dout_10_im,  -- sfix12
              dout_26_re => dout_26_re,  -- sfix12
              dout_26_im => dout_26_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_25_re => dout_25_re_1,  -- sfix12
              dout_25_im => dout_25_im_1,  -- sfix12
              dout_26_re_1 => dout_26_re_1,  -- sfix12
              dout_26_im_1 => dout_26_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_11
              );

  u_SDNF2_2_27 : RADIX22FFT_SDNF2_2_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_27 => rotate_27,  -- ufix1
              dout_12_re => dout_12_re,  -- sfix12
              dout_12_im => dout_12_im,  -- sfix12
              dout_28_re => dout_28_re,  -- sfix12
              dout_28_im => dout_28_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_27_re => dout_27_re_1,  -- sfix12
              dout_27_im => dout_27_im_1,  -- sfix12
              dout_28_re_1 => dout_28_re_1,  -- sfix12
              dout_28_im_1 => dout_28_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_12
              );

  u_twdlROM_3_21 : TWDLROM_3_21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_21_re => twdl_3_21_re,  -- sfix12_En10
              twdl_3_21_im => twdl_3_21_im,  -- sfix12_En10
              twdl_3_21_vld => twdl_3_21_vld
              );

  u_twdlROM_3_22 : TWDLROM_3_22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_22_re => twdl_3_22_re,  -- sfix12_En10
              twdl_3_22_im => twdl_3_22_im,  -- sfix12_En10
              twdl_3_22_vld => twdl_3_22_vld
              );

  u_TWDLMULT_SDNF1_3_21 : TWDLMULT_SDNF1_3_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_25_re => dout_25_re_1,  -- sfix12
              dout_25_im => dout_25_im_1,  -- sfix12
              dout_27_re => dout_27_re_1,  -- sfix12
              dout_27_im => dout_27_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_21_re => twdl_3_21_re,  -- sfix12_En10
              twdl_3_21_im => twdl_3_21_im,  -- sfix12_En10
              twdl_3_22_re => twdl_3_22_re,  -- sfix12_En10
              twdl_3_22_im => twdl_3_22_im,  -- sfix12_En10
              twdl_3_22_vld => twdl_3_22_vld,
              softReset => softReset,
              twdlXdin_21_re => twdlXdin_21_re,  -- sfix12
              twdlXdin_21_im => twdlXdin_21_im,  -- sfix12
              twdlXdin_22_re => twdlXdin_22_re,  -- sfix12
              twdlXdin_22_im => twdlXdin_22_im,  -- sfix12
              twdlXdin_21_vld => twdlXdin_21_vld
              );

  u_SDNF1_3_17 : RADIX22FFT_SDNF1_3_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_17_re => twdlXdin_17_re,  -- sfix12
              twdlXdin_17_im => twdlXdin_17_im,  -- sfix12
              twdlXdin_21_re => twdlXdin_21_re,  -- sfix12
              twdlXdin_21_im => twdlXdin_21_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_17_re => dout_17_re_2,  -- sfix12
              dout_17_im => dout_17_im_2,  -- sfix12
              dout_18_re => dout_18_re_2,  -- sfix12
              dout_18_im => dout_18_im_2,  -- sfix12
              dout_17_vld => dout_17_vld_1
              );

  u_SDNF2_2_21 : RADIX22FFT_SDNF2_2_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_21 => rotate_21,  -- ufix1
              dout_6_re => dout_6_re,  -- sfix12
              dout_6_im => dout_6_im,  -- sfix12
              dout_22_re => dout_22_re,  -- sfix12
              dout_22_im => dout_22_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_21_re => dout_21_re_1,  -- sfix12
              dout_21_im => dout_21_im_1,  -- sfix12
              dout_22_re_1 => dout_22_re_1,  -- sfix12
              dout_22_im_1 => dout_22_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_13
              );

  u_SDNF2_2_23 : RADIX22FFT_SDNF2_2_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_23 => rotate_23,  -- ufix1
              dout_8_re => dout_8_re,  -- sfix12
              dout_8_im => dout_8_im,  -- sfix12
              dout_24_re => dout_24_re,  -- sfix12
              dout_24_im => dout_24_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_23_re => dout_23_re_1,  -- sfix12
              dout_23_im => dout_23_im_1,  -- sfix12
              dout_24_re_1 => dout_24_re_1,  -- sfix12
              dout_24_im_1 => dout_24_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_14
              );

  u_twdlROM_3_19 : TWDLROM_3_19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_19_re => twdl_3_19_re,  -- sfix12_En10
              twdl_3_19_im => twdl_3_19_im,  -- sfix12_En10
              twdl_3_19_vld => twdl_3_19_vld
              );

  u_twdlROM_3_20 : TWDLROM_3_20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_20_re => twdl_3_20_re,  -- sfix12_En10
              twdl_3_20_im => twdl_3_20_im,  -- sfix12_En10
              twdl_3_20_vld => twdl_3_20_vld
              );

  u_TWDLMULT_SDNF1_3_19 : TWDLMULT_SDNF1_3_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_21_re => dout_21_re_1,  -- sfix12
              dout_21_im => dout_21_im_1,  -- sfix12
              dout_23_re => dout_23_re_1,  -- sfix12
              dout_23_im => dout_23_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_19_re => twdl_3_19_re,  -- sfix12_En10
              twdl_3_19_im => twdl_3_19_im,  -- sfix12_En10
              twdl_3_20_re => twdl_3_20_re,  -- sfix12_En10
              twdl_3_20_im => twdl_3_20_im,  -- sfix12_En10
              twdl_3_20_vld => twdl_3_20_vld,
              softReset => softReset,
              twdlXdin_19_re => twdlXdin_19_re,  -- sfix12
              twdlXdin_19_im => twdlXdin_19_im,  -- sfix12
              twdlXdin_20_re => twdlXdin_20_re,  -- sfix12
              twdlXdin_20_im => twdlXdin_20_im,  -- sfix12
              twdlXdin_19_vld => twdlXdin_19_vld
              );

  u_SDNF2_2_29 : RADIX22FFT_SDNF2_2_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_29 => rotate_29,  -- ufix1
              dout_14_re => dout_14_re,  -- sfix12
              dout_14_im => dout_14_im,  -- sfix12
              dout_30_re => dout_30_re,  -- sfix12
              dout_30_im => dout_30_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_29_re => dout_29_re_1,  -- sfix12
              dout_29_im => dout_29_im_1,  -- sfix12
              dout_30_re_1 => dout_30_re_1,  -- sfix12
              dout_30_im_1 => dout_30_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_15
              );

  u_SDNF2_2_31 : RADIX22FFT_SDNF2_2_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_31 => rotate_31,  -- ufix1
              dout_16_re => dout_16_re,  -- sfix12
              dout_16_im => dout_16_im,  -- sfix12
              dout_32_re => dout_32_re,  -- sfix12
              dout_32_im => dout_32_im,  -- sfix12
              dout_1_vld => dout_1_vld,
              softReset => softReset,
              dout_31_re => dout_31_re_1,  -- sfix12
              dout_31_im => dout_31_im_1,  -- sfix12
              dout_32_re_1 => dout_32_re_1,  -- sfix12
              dout_32_im_1 => dout_32_im_1,  -- sfix12
              dout_2_vld => dout_2_vld_16
              );

  u_twdlROM_3_23 : TWDLROM_3_23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_23_re => twdl_3_23_re,  -- sfix12_En10
              twdl_3_23_im => twdl_3_23_im,  -- sfix12_En10
              twdl_3_23_vld => twdl_3_23_vld
              );

  u_twdlROM_3_24 : TWDLROM_3_24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_24_re => twdl_3_24_re,  -- sfix12_En10
              twdl_3_24_im => twdl_3_24_im,  -- sfix12_En10
              twdl_3_24_vld => twdl_3_24_vld
              );

  u_TWDLMULT_SDNF1_3_23 : TWDLMULT_SDNF1_3_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_29_re => dout_29_re_1,  -- sfix12
              dout_29_im => dout_29_im_1,  -- sfix12
              dout_31_re => dout_31_re_1,  -- sfix12
              dout_31_im => dout_31_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_23_re => twdl_3_23_re,  -- sfix12_En10
              twdl_3_23_im => twdl_3_23_im,  -- sfix12_En10
              twdl_3_24_re => twdl_3_24_re,  -- sfix12_En10
              twdl_3_24_im => twdl_3_24_im,  -- sfix12_En10
              twdl_3_24_vld => twdl_3_24_vld,
              softReset => softReset,
              twdlXdin_23_re => twdlXdin_23_re,  -- sfix12
              twdlXdin_23_im => twdlXdin_23_im,  -- sfix12
              twdlXdin_24_re => twdlXdin_24_re,  -- sfix12
              twdlXdin_24_im => twdlXdin_24_im,  -- sfix12
              twdlXdin_23_vld => twdlXdin_23_vld
              );

  u_SDNF1_3_21 : RADIX22FFT_SDNF1_3_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_19_re => twdlXdin_19_re,  -- sfix12
              twdlXdin_19_im => twdlXdin_19_im,  -- sfix12
              twdlXdin_23_re => twdlXdin_23_re,  -- sfix12
              twdlXdin_23_im => twdlXdin_23_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_21_re => dout_21_re_2,  -- sfix12
              dout_21_im => dout_21_im_2,  -- sfix12
              dout_22_re => dout_22_re_2,  -- sfix12
              dout_22_im => dout_22_im_2,  -- sfix12
              dout_21_vld => dout_21_vld_1
              );

  u_SDNF2_4_17 : RADIX22FFT_SDNF2_4_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_17 => rotate_17,  -- ufix1
              dout_17_re => dout_17_re_2,  -- sfix12
              dout_17_im => dout_17_im_2,  -- sfix12
              dout_21_re => dout_21_re_2,  -- sfix12
              dout_21_im => dout_21_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_17_re_1 => dout_17_re_3,  -- sfix12
              dout_17_im_1 => dout_17_im_3,  -- sfix12
              dout_18_re => dout_18_re_3,  -- sfix12
              dout_18_im => dout_18_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_2
              );

  u_SDNF1_3_19 : RADIX22FFT_SDNF1_3_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_18_re => twdlXdin_18_re,  -- sfix12
              twdlXdin_18_im => twdlXdin_18_im,  -- sfix12
              twdlXdin_22_re => twdlXdin_22_re,  -- sfix12
              twdlXdin_22_im => twdlXdin_22_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_19_re => dout_19_re_2,  -- sfix12
              dout_19_im => dout_19_im_2,  -- sfix12
              dout_20_re => dout_20_re_2,  -- sfix12
              dout_20_im => dout_20_im_2,  -- sfix12
              dout_19_vld => dout_19_vld_1
              );

  u_SDNF1_3_23 : RADIX22FFT_SDNF1_3_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_20_re => twdlXdin_20_re,  -- sfix12
              twdlXdin_20_im => twdlXdin_20_im,  -- sfix12
              twdlXdin_24_re => twdlXdin_24_re,  -- sfix12
              twdlXdin_24_im => twdlXdin_24_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_23_re => dout_23_re_2,  -- sfix12
              dout_23_im => dout_23_im_2,  -- sfix12
              dout_24_re => dout_24_re_2,  -- sfix12
              dout_24_im => dout_24_im_2,  -- sfix12
              dout_23_vld => dout_23_vld_1
              );

  u_SDNF2_4_19 : RADIX22FFT_SDNF2_4_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_19 => rotate_19_1,  -- ufix1
              dout_19_re => dout_19_re_2,  -- sfix12
              dout_19_im => dout_19_im_2,  -- sfix12
              dout_23_re => dout_23_re_2,  -- sfix12
              dout_23_im => dout_23_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_19_re_1 => dout_19_re_3,  -- sfix12
              dout_19_im_1 => dout_19_im_3,  -- sfix12
              dout_20_re => dout_20_re_3,  -- sfix12
              dout_20_im => dout_20_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_3
              );

  u_twdlROM_5_18 : TWDLROM_5_18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_18_re => twdl_5_18_re,  -- sfix12_En10
              twdl_5_18_im => twdl_5_18_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_1
              );

  u_SDNF1_5_17 : RADIX22FFT_SDNF1_5_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_17_re => dout_17_re_3,  -- sfix12
              dout_17_im => dout_17_im_3,  -- sfix12
              dout_19_re => dout_19_re_3,  -- sfix12
              dout_19_im => dout_19_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_17_re => std_logic_vector(twdl_5_17_re),  -- sfix12_En10
              twdl_5_17_im => std_logic_vector(twdl_5_17_im),  -- sfix12_En10
              twdl_5_18_re => twdl_5_18_re,  -- sfix12_En10
              twdl_5_18_im => twdl_5_18_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_17_re_1 => dataOut_re_tmp(1),  -- sfix12
              dout_17_im_1 => dataOut_im_tmp(1),  -- sfix12
              dout_18_re => dataOut_re_tmp(17),  -- sfix12
              dout_18_im => dataOut_im_tmp(17),  -- sfix12
              dout_18_vld => dout_18_vld
              );

  u_twdlROM_3_10 : TWDLROM_3_10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_10_re => twdl_3_10_re,  -- sfix12_En10
              twdl_3_10_im => twdl_3_10_im,  -- sfix12_En10
              twdl_3_10_vld => twdl_3_10_vld
              );

  u_TWDLMULT_SDNF1_3_9 : TWDLMULT_SDNF1_3_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_re => dout_2_re_1,  -- sfix12
              dout_2_im => dout_2_im_1,  -- sfix12
              dout_4_re => dout_4_re_1,  -- sfix12
              dout_4_im => dout_4_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_9_re => std_logic_vector(twdl_3_9_re),  -- sfix12_En10
              twdl_3_9_im => std_logic_vector(twdl_3_9_im),  -- sfix12_En10
              twdl_3_10_re => twdl_3_10_re,  -- sfix12_En10
              twdl_3_10_im => twdl_3_10_im,  -- sfix12_En10
              twdl_3_10_vld => twdl_3_10_vld,
              softReset => softReset,
              twdlXdin_9_re => twdlXdin_9_re,  -- sfix12
              twdlXdin_9_im => twdlXdin_9_im,  -- sfix12
              twdlXdin_10_re => twdlXdin_10_re,  -- sfix12
              twdlXdin_10_im => twdlXdin_10_im,  -- sfix12
              twdlXdin_9_vld => twdlXdin_9_vld
              );

  u_twdlROM_3_13 : TWDLROM_3_13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_13_re => twdl_3_13_re,  -- sfix12_En10
              twdl_3_13_im => twdl_3_13_im,  -- sfix12_En10
              twdl_3_13_vld => twdl_3_13_vld
              );

  u_twdlROM_3_14 : TWDLROM_3_14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_14_re => twdl_3_14_re,  -- sfix12_En10
              twdl_3_14_im => twdl_3_14_im,  -- sfix12_En10
              twdl_3_14_vld => twdl_3_14_vld
              );

  u_TWDLMULT_SDNF1_3_13 : TWDLMULT_SDNF1_3_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_10_re => dout_10_re_1,  -- sfix12
              dout_10_im => dout_10_im_1,  -- sfix12
              dout_12_re => dout_12_re_1,  -- sfix12
              dout_12_im => dout_12_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_13_re => twdl_3_13_re,  -- sfix12_En10
              twdl_3_13_im => twdl_3_13_im,  -- sfix12_En10
              twdl_3_14_re => twdl_3_14_re,  -- sfix12_En10
              twdl_3_14_im => twdl_3_14_im,  -- sfix12_En10
              twdl_3_14_vld => twdl_3_14_vld,
              softReset => softReset,
              twdlXdin_13_re => twdlXdin_13_re,  -- sfix12
              twdlXdin_13_im => twdlXdin_13_im,  -- sfix12
              twdlXdin_14_re => twdlXdin_14_re,  -- sfix12
              twdlXdin_14_im => twdlXdin_14_im,  -- sfix12
              twdlXdin_13_vld => twdlXdin_13_vld
              );

  u_SDNF1_3_9 : RADIX22FFT_SDNF1_3_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_9_re => twdlXdin_9_re,  -- sfix12
              twdlXdin_9_im => twdlXdin_9_im,  -- sfix12
              twdlXdin_13_re => twdlXdin_13_re,  -- sfix12
              twdlXdin_13_im => twdlXdin_13_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_9_re => dout_9_re_2,  -- sfix12
              dout_9_im => dout_9_im_2,  -- sfix12
              dout_10_re => dout_10_re_2,  -- sfix12
              dout_10_im => dout_10_im_2,  -- sfix12
              dout_9_vld => dout_9_vld_1
              );

  u_twdlROM_3_11 : TWDLROM_3_11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_11_re => twdl_3_11_re,  -- sfix12_En10
              twdl_3_11_im => twdl_3_11_im,  -- sfix12_En10
              twdl_3_11_vld => twdl_3_11_vld
              );

  u_twdlROM_3_12 : TWDLROM_3_12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_12_re => twdl_3_12_re,  -- sfix12_En10
              twdl_3_12_im => twdl_3_12_im,  -- sfix12_En10
              twdl_3_12_vld => twdl_3_12_vld
              );

  u_TWDLMULT_SDNF1_3_11 : TWDLMULT_SDNF1_3_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_6_re => dout_6_re_1,  -- sfix12
              dout_6_im => dout_6_im_1,  -- sfix12
              dout_8_re => dout_8_re_1,  -- sfix12
              dout_8_im => dout_8_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_11_re => twdl_3_11_re,  -- sfix12_En10
              twdl_3_11_im => twdl_3_11_im,  -- sfix12_En10
              twdl_3_12_re => twdl_3_12_re,  -- sfix12_En10
              twdl_3_12_im => twdl_3_12_im,  -- sfix12_En10
              twdl_3_12_vld => twdl_3_12_vld,
              softReset => softReset,
              twdlXdin_11_re => twdlXdin_11_re,  -- sfix12
              twdlXdin_11_im => twdlXdin_11_im,  -- sfix12
              twdlXdin_12_re => twdlXdin_12_re,  -- sfix12
              twdlXdin_12_im => twdlXdin_12_im,  -- sfix12
              twdlXdin_11_vld => twdlXdin_11_vld
              );

  u_twdlROM_3_15 : TWDLROM_3_15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_15_re => twdl_3_15_re,  -- sfix12_En10
              twdl_3_15_im => twdl_3_15_im,  -- sfix12_En10
              twdl_3_15_vld => twdl_3_15_vld
              );

  u_twdlROM_3_16 : TWDLROM_3_16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_16_re => twdl_3_16_re,  -- sfix12_En10
              twdl_3_16_im => twdl_3_16_im,  -- sfix12_En10
              twdl_3_16_vld => twdl_3_16_vld
              );

  u_TWDLMULT_SDNF1_3_15 : TWDLMULT_SDNF1_3_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_14_re => dout_14_re_1,  -- sfix12
              dout_14_im => dout_14_im_1,  -- sfix12
              dout_16_re => dout_16_re_1,  -- sfix12
              dout_16_im => dout_16_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_15_re => twdl_3_15_re,  -- sfix12_En10
              twdl_3_15_im => twdl_3_15_im,  -- sfix12_En10
              twdl_3_16_re => twdl_3_16_re,  -- sfix12_En10
              twdl_3_16_im => twdl_3_16_im,  -- sfix12_En10
              twdl_3_16_vld => twdl_3_16_vld,
              softReset => softReset,
              twdlXdin_15_re => twdlXdin_15_re,  -- sfix12
              twdlXdin_15_im => twdlXdin_15_im,  -- sfix12
              twdlXdin_16_re => twdlXdin_16_re,  -- sfix12
              twdlXdin_16_im => twdlXdin_16_im,  -- sfix12
              twdlXdin_15_vld => twdlXdin_15_vld
              );

  u_SDNF1_3_13 : RADIX22FFT_SDNF1_3_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_11_re => twdlXdin_11_re,  -- sfix12
              twdlXdin_11_im => twdlXdin_11_im,  -- sfix12
              twdlXdin_15_re => twdlXdin_15_re,  -- sfix12
              twdlXdin_15_im => twdlXdin_15_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_13_re => dout_13_re_2,  -- sfix12
              dout_13_im => dout_13_im_2,  -- sfix12
              dout_14_re => dout_14_re_2,  -- sfix12
              dout_14_im => dout_14_im_2,  -- sfix12
              dout_13_vld => dout_13_vld_1
              );

  u_SDNF2_4_9 : RADIX22FFT_SDNF2_4_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_9 => rotate_9_1,  -- ufix1
              dout_9_re => dout_9_re_2,  -- sfix12
              dout_9_im => dout_9_im_2,  -- sfix12
              dout_13_re => dout_13_re_2,  -- sfix12
              dout_13_im => dout_13_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_9_re_1 => dout_9_re_3,  -- sfix12
              dout_9_im_1 => dout_9_im_3,  -- sfix12
              dout_10_re => dout_10_re_3,  -- sfix12
              dout_10_im => dout_10_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_4
              );

  u_SDNF1_3_11 : RADIX22FFT_SDNF1_3_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_10_re => twdlXdin_10_re,  -- sfix12
              twdlXdin_10_im => twdlXdin_10_im,  -- sfix12
              twdlXdin_14_re => twdlXdin_14_re,  -- sfix12
              twdlXdin_14_im => twdlXdin_14_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_11_re => dout_11_re_2,  -- sfix12
              dout_11_im => dout_11_im_2,  -- sfix12
              dout_12_re => dout_12_re_2,  -- sfix12
              dout_12_im => dout_12_im_2,  -- sfix12
              dout_11_vld => dout_11_vld_1
              );

  u_SDNF1_3_15 : RADIX22FFT_SDNF1_3_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_12_re => twdlXdin_12_re,  -- sfix12
              twdlXdin_12_im => twdlXdin_12_im,  -- sfix12
              twdlXdin_16_re => twdlXdin_16_re,  -- sfix12
              twdlXdin_16_im => twdlXdin_16_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_15_re => dout_15_re_2,  -- sfix12
              dout_15_im => dout_15_im_2,  -- sfix12
              dout_16_re => dout_16_re_2,  -- sfix12
              dout_16_im => dout_16_im_2,  -- sfix12
              dout_15_vld => dout_15_vld_1
              );

  u_SDNF2_4_11 : RADIX22FFT_SDNF2_4_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_11 => rotate_11_1,  -- ufix1
              dout_11_re => dout_11_re_2,  -- sfix12
              dout_11_im => dout_11_im_2,  -- sfix12
              dout_15_re => dout_15_re_2,  -- sfix12
              dout_15_im => dout_15_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_11_re_1 => dout_11_re_3,  -- sfix12
              dout_11_im_1 => dout_11_im_3,  -- sfix12
              dout_12_re => dout_12_re_3,  -- sfix12
              dout_12_im => dout_12_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_5
              );

  u_twdlROM_5_10 : TWDLROM_5_10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_10_re => twdl_5_10_re,  -- sfix12_En10
              twdl_5_10_im => twdl_5_10_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_2
              );

  u_SDNF1_5_9 : RADIX22FFT_SDNF1_5_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_9_re => dout_9_re_3,  -- sfix12
              dout_9_im => dout_9_im_3,  -- sfix12
              dout_11_re => dout_11_re_3,  -- sfix12
              dout_11_im => dout_11_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_9_re => std_logic_vector(twdl_5_9_re),  -- sfix12_En10
              twdl_5_9_im => std_logic_vector(twdl_5_9_im),  -- sfix12_En10
              twdl_5_10_re => twdl_5_10_re,  -- sfix12_En10
              twdl_5_10_im => twdl_5_10_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_9_re_1 => dataOut_re_tmp(2),  -- sfix12
              dout_9_im_1 => dataOut_im_tmp(2),  -- sfix12
              dout_10_re => dataOut_re_tmp(18),  -- sfix12
              dout_10_im => dataOut_im_tmp(18),  -- sfix12
              dout_10_vld => dout_10_vld
              );

  u_twdlROM_3_26 : TWDLROM_3_26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_26_re => twdl_3_26_re,  -- sfix12_En10
              twdl_3_26_im => twdl_3_26_im,  -- sfix12_En10
              twdl_3_26_vld => twdl_3_26_vld
              );

  u_TWDLMULT_SDNF1_3_25 : TWDLMULT_SDNF1_3_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_18_re => dout_18_re_1,  -- sfix12
              dout_18_im => dout_18_im_1,  -- sfix12
              dout_20_re => dout_20_re_1,  -- sfix12
              dout_20_im => dout_20_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_25_re => std_logic_vector(twdl_3_25_re),  -- sfix12_En10
              twdl_3_25_im => std_logic_vector(twdl_3_25_im),  -- sfix12_En10
              twdl_3_26_re => twdl_3_26_re,  -- sfix12_En10
              twdl_3_26_im => twdl_3_26_im,  -- sfix12_En10
              twdl_3_26_vld => twdl_3_26_vld,
              softReset => softReset,
              twdlXdin_25_re => twdlXdin_25_re,  -- sfix12
              twdlXdin_25_im => twdlXdin_25_im,  -- sfix12
              twdlXdin_26_re => twdlXdin_26_re,  -- sfix12
              twdlXdin_26_im => twdlXdin_26_im,  -- sfix12
              twdlXdin_25_vld => twdlXdin_25_vld
              );

  u_twdlROM_3_29 : TWDLROM_3_29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_29_re => twdl_3_29_re,  -- sfix12_En10
              twdl_3_29_im => twdl_3_29_im,  -- sfix12_En10
              twdl_3_29_vld => twdl_3_29_vld
              );

  u_twdlROM_3_30 : TWDLROM_3_30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_30_re => twdl_3_30_re,  -- sfix12_En10
              twdl_3_30_im => twdl_3_30_im,  -- sfix12_En10
              twdl_3_30_vld => twdl_3_30_vld
              );

  u_TWDLMULT_SDNF1_3_29 : TWDLMULT_SDNF1_3_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_26_re => dout_26_re_1,  -- sfix12
              dout_26_im => dout_26_im_1,  -- sfix12
              dout_28_re => dout_28_re_1,  -- sfix12
              dout_28_im => dout_28_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_29_re => twdl_3_29_re,  -- sfix12_En10
              twdl_3_29_im => twdl_3_29_im,  -- sfix12_En10
              twdl_3_30_re => twdl_3_30_re,  -- sfix12_En10
              twdl_3_30_im => twdl_3_30_im,  -- sfix12_En10
              twdl_3_30_vld => twdl_3_30_vld,
              softReset => softReset,
              twdlXdin_29_re => twdlXdin_29_re,  -- sfix12
              twdlXdin_29_im => twdlXdin_29_im,  -- sfix12
              twdlXdin_30_re => twdlXdin_30_re,  -- sfix12
              twdlXdin_30_im => twdlXdin_30_im,  -- sfix12
              twdlXdin_29_vld => twdlXdin_29_vld
              );

  u_SDNF1_3_25 : RADIX22FFT_SDNF1_3_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_25_re => twdlXdin_25_re,  -- sfix12
              twdlXdin_25_im => twdlXdin_25_im,  -- sfix12
              twdlXdin_29_re => twdlXdin_29_re,  -- sfix12
              twdlXdin_29_im => twdlXdin_29_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_25_re => dout_25_re_2,  -- sfix12
              dout_25_im => dout_25_im_2,  -- sfix12
              dout_26_re => dout_26_re_2,  -- sfix12
              dout_26_im => dout_26_im_2,  -- sfix12
              dout_25_vld => dout_25_vld_1
              );

  u_twdlROM_3_27 : TWDLROM_3_27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_27_re => twdl_3_27_re,  -- sfix12_En10
              twdl_3_27_im => twdl_3_27_im,  -- sfix12_En10
              twdl_3_27_vld => twdl_3_27_vld
              );

  u_twdlROM_3_28 : TWDLROM_3_28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_28_re => twdl_3_28_re,  -- sfix12_En10
              twdl_3_28_im => twdl_3_28_im,  -- sfix12_En10
              twdl_3_28_vld => twdl_3_28_vld
              );

  u_TWDLMULT_SDNF1_3_27 : TWDLMULT_SDNF1_3_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_22_re => dout_22_re_1,  -- sfix12
              dout_22_im => dout_22_im_1,  -- sfix12
              dout_24_re => dout_24_re_1,  -- sfix12
              dout_24_im => dout_24_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_27_re => twdl_3_27_re,  -- sfix12_En10
              twdl_3_27_im => twdl_3_27_im,  -- sfix12_En10
              twdl_3_28_re => twdl_3_28_re,  -- sfix12_En10
              twdl_3_28_im => twdl_3_28_im,  -- sfix12_En10
              twdl_3_28_vld => twdl_3_28_vld,
              softReset => softReset,
              twdlXdin_27_re => twdlXdin_27_re,  -- sfix12
              twdlXdin_27_im => twdlXdin_27_im,  -- sfix12
              twdlXdin_28_re => twdlXdin_28_re,  -- sfix12
              twdlXdin_28_im => twdlXdin_28_im,  -- sfix12
              twdlXdin_27_vld => twdlXdin_27_vld
              );

  u_twdlROM_3_31 : TWDLROM_3_31
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_31_re => twdl_3_31_re,  -- sfix12_En10
              twdl_3_31_im => twdl_3_31_im,  -- sfix12_En10
              twdl_3_31_vld => twdl_3_31_vld
              );

  u_twdlROM_3_32 : TWDLROM_3_32
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              softReset => softReset,
              twdl_3_32_re => twdl_3_32_re,  -- sfix12_En10
              twdl_3_32_im => twdl_3_32_im,  -- sfix12_En10
              twdl_3_32_vld => twdl_3_32_vld
              );

  u_TWDLMULT_SDNF1_3_31 : TWDLMULT_SDNF1_3_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_30_re => dout_30_re_1,  -- sfix12
              dout_30_im => dout_30_im_1,  -- sfix12
              dout_32_re => dout_32_re_1,  -- sfix12
              dout_32_im => dout_32_im_1,  -- sfix12
              dout_2_vld => dout_2_vld,
              twdl_3_31_re => twdl_3_31_re,  -- sfix12_En10
              twdl_3_31_im => twdl_3_31_im,  -- sfix12_En10
              twdl_3_32_re => twdl_3_32_re,  -- sfix12_En10
              twdl_3_32_im => twdl_3_32_im,  -- sfix12_En10
              twdl_3_32_vld => twdl_3_32_vld,
              softReset => softReset,
              twdlXdin_31_re => twdlXdin_31_re,  -- sfix12
              twdlXdin_31_im => twdlXdin_31_im,  -- sfix12
              twdlXdin_32_re => twdlXdin_32_re,  -- sfix12
              twdlXdin_32_im => twdlXdin_32_im,  -- sfix12
              twdlXdin_31_vld => twdlXdin_31_vld
              );

  u_SDNF1_3_29 : RADIX22FFT_SDNF1_3_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_27_re => twdlXdin_27_re,  -- sfix12
              twdlXdin_27_im => twdlXdin_27_im,  -- sfix12
              twdlXdin_31_re => twdlXdin_31_re,  -- sfix12
              twdlXdin_31_im => twdlXdin_31_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_29_re => dout_29_re_2,  -- sfix12
              dout_29_im => dout_29_im_2,  -- sfix12
              dout_30_re => dout_30_re_2,  -- sfix12
              dout_30_im => dout_30_im_2,  -- sfix12
              dout_29_vld => dout_29_vld_1
              );

  u_SDNF2_4_25 : RADIX22FFT_SDNF2_4_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_25 => rotate_25_1,  -- ufix1
              dout_25_re => dout_25_re_2,  -- sfix12
              dout_25_im => dout_25_im_2,  -- sfix12
              dout_29_re => dout_29_re_2,  -- sfix12
              dout_29_im => dout_29_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_25_re_1 => dout_25_re_3,  -- sfix12
              dout_25_im_1 => dout_25_im_3,  -- sfix12
              dout_26_re => dout_26_re_3,  -- sfix12
              dout_26_im => dout_26_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_6
              );

  u_SDNF1_3_27 : RADIX22FFT_SDNF1_3_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_26_re => twdlXdin_26_re,  -- sfix12
              twdlXdin_26_im => twdlXdin_26_im,  -- sfix12
              twdlXdin_30_re => twdlXdin_30_re,  -- sfix12
              twdlXdin_30_im => twdlXdin_30_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_27_re => dout_27_re_2,  -- sfix12
              dout_27_im => dout_27_im_2,  -- sfix12
              dout_28_re => dout_28_re_2,  -- sfix12
              dout_28_im => dout_28_im_2,  -- sfix12
              dout_27_vld => dout_27_vld_1
              );

  u_SDNF1_3_31 : RADIX22FFT_SDNF1_3_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_28_re => twdlXdin_28_re,  -- sfix12
              twdlXdin_28_im => twdlXdin_28_im,  -- sfix12
              twdlXdin_32_re => twdlXdin_32_re,  -- sfix12
              twdlXdin_32_im => twdlXdin_32_im,  -- sfix12
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              softReset => softReset,
              dout_31_re => dout_31_re_2,  -- sfix12
              dout_31_im => dout_31_im_2,  -- sfix12
              dout_32_re => dout_32_re_2,  -- sfix12
              dout_32_im => dout_32_im_2,  -- sfix12
              dout_31_vld => dout_31_vld_1
              );

  u_SDNF2_4_27 : RADIX22FFT_SDNF2_4_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_27 => rotate_27_1,  -- ufix1
              dout_27_re => dout_27_re_2,  -- sfix12
              dout_27_im => dout_27_im_2,  -- sfix12
              dout_31_re => dout_31_re_2,  -- sfix12
              dout_31_im => dout_31_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_27_re_1 => dout_27_re_3,  -- sfix12
              dout_27_im_1 => dout_27_im_3,  -- sfix12
              dout_28_re => dout_28_re_3,  -- sfix12
              dout_28_im => dout_28_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_7
              );

  u_twdlROM_5_26 : TWDLROM_5_26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_26_re => twdl_5_26_re,  -- sfix12_En10
              twdl_5_26_im => twdl_5_26_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_3
              );

  u_SDNF1_5_25 : RADIX22FFT_SDNF1_5_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_25_re => dout_25_re_3,  -- sfix12
              dout_25_im => dout_25_im_3,  -- sfix12
              dout_27_re => dout_27_re_3,  -- sfix12
              dout_27_im => dout_27_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_25_re => std_logic_vector(twdl_5_25_re),  -- sfix12_En10
              twdl_5_25_im => std_logic_vector(twdl_5_25_im),  -- sfix12_En10
              twdl_5_26_re => twdl_5_26_re,  -- sfix12_En10
              twdl_5_26_im => twdl_5_26_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_25_re_1 => dataOut_re_tmp(3),  -- sfix12
              dout_25_im_1 => dataOut_im_tmp(3),  -- sfix12
              dout_26_re => dataOut_re_tmp(19),  -- sfix12
              dout_26_im => dataOut_im_tmp(19),  -- sfix12
              dout_26_vld => dout_26_vld
              );

  u_SDNF2_4_5 : RADIX22FFT_SDNF2_4_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_5 => rotate_5_1,  -- ufix1
              dout_2_re => dout_2_re_2,  -- sfix12
              dout_2_im => dout_2_im_2,  -- sfix12
              dout_6_re => dout_6_re_2,  -- sfix12
              dout_6_im => dout_6_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_5_re => dout_5_re_3,  -- sfix12
              dout_5_im => dout_5_im_3,  -- sfix12
              dout_6_re_1 => dout_6_re_3,  -- sfix12
              dout_6_im_1 => dout_6_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_8
              );

  u_SDNF2_4_7 : RADIX22FFT_SDNF2_4_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_7 => rotate_7_1,  -- ufix1
              dout_4_re => dout_4_re_2,  -- sfix12
              dout_4_im => dout_4_im_2,  -- sfix12
              dout_8_re => dout_8_re_2,  -- sfix12
              dout_8_im => dout_8_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_7_re => dout_7_re_3,  -- sfix12
              dout_7_im => dout_7_im_3,  -- sfix12
              dout_8_re_1 => dout_8_re_3,  -- sfix12
              dout_8_im_1 => dout_8_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_9
              );

  u_twdlROM_5_6 : TWDLROM_5_6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_6_re => twdl_5_6_re,  -- sfix12_En10
              twdl_5_6_im => twdl_5_6_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_4
              );

  u_SDNF1_5_5 : RADIX22FFT_SDNF1_5_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_5_re => dout_5_re_3,  -- sfix12
              dout_5_im => dout_5_im_3,  -- sfix12
              dout_7_re => dout_7_re_3,  -- sfix12
              dout_7_im => dout_7_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_5_re => std_logic_vector(twdl_5_5_re),  -- sfix12_En10
              twdl_5_5_im => std_logic_vector(twdl_5_5_im),  -- sfix12_En10
              twdl_5_6_re => twdl_5_6_re,  -- sfix12_En10
              twdl_5_6_im => twdl_5_6_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_5_re_1 => dataOut_re_tmp(4),  -- sfix12
              dout_5_im_1 => dataOut_im_tmp(4),  -- sfix12
              dout_6_re => dataOut_re_tmp(20),  -- sfix12
              dout_6_im => dataOut_im_tmp(20),  -- sfix12
              dout_6_vld => dout_6_vld
              );

  u_SDNF2_4_21 : RADIX22FFT_SDNF2_4_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_21 => rotate_21_1,  -- ufix1
              dout_18_re => dout_18_re_2,  -- sfix12
              dout_18_im => dout_18_im_2,  -- sfix12
              dout_22_re => dout_22_re_2,  -- sfix12
              dout_22_im => dout_22_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_21_re => dout_21_re_3,  -- sfix12
              dout_21_im => dout_21_im_3,  -- sfix12
              dout_22_re_1 => dout_22_re_3,  -- sfix12
              dout_22_im_1 => dout_22_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_10
              );

  u_SDNF2_4_23 : RADIX22FFT_SDNF2_4_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_23 => rotate_23_1,  -- ufix1
              dout_20_re => dout_20_re_2,  -- sfix12
              dout_20_im => dout_20_im_2,  -- sfix12
              dout_24_re => dout_24_re_2,  -- sfix12
              dout_24_im => dout_24_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_23_re => dout_23_re_3,  -- sfix12
              dout_23_im => dout_23_im_3,  -- sfix12
              dout_24_re_1 => dout_24_re_3,  -- sfix12
              dout_24_im_1 => dout_24_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_11
              );

  u_twdlROM_5_22 : TWDLROM_5_22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_22_re => twdl_5_22_re,  -- sfix12_En10
              twdl_5_22_im => twdl_5_22_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_5
              );

  u_SDNF1_5_21 : RADIX22FFT_SDNF1_5_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_21_re => dout_21_re_3,  -- sfix12
              dout_21_im => dout_21_im_3,  -- sfix12
              dout_23_re => dout_23_re_3,  -- sfix12
              dout_23_im => dout_23_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_21_re => std_logic_vector(twdl_5_21_re),  -- sfix12_En10
              twdl_5_21_im => std_logic_vector(twdl_5_21_im),  -- sfix12_En10
              twdl_5_22_re => twdl_5_22_re,  -- sfix12_En10
              twdl_5_22_im => twdl_5_22_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_21_re_1 => dataOut_re_tmp(5),  -- sfix12
              dout_21_im_1 => dataOut_im_tmp(5),  -- sfix12
              dout_22_re => dataOut_re_tmp(21),  -- sfix12
              dout_22_im => dataOut_im_tmp(21),  -- sfix12
              dout_22_vld => dout_22_vld
              );

  u_SDNF2_4_13 : RADIX22FFT_SDNF2_4_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_13 => rotate_13_1,  -- ufix1
              dout_10_re => dout_10_re_2,  -- sfix12
              dout_10_im => dout_10_im_2,  -- sfix12
              dout_14_re => dout_14_re_2,  -- sfix12
              dout_14_im => dout_14_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_13_re => dout_13_re_3,  -- sfix12
              dout_13_im => dout_13_im_3,  -- sfix12
              dout_14_re_1 => dout_14_re_3,  -- sfix12
              dout_14_im_1 => dout_14_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_12
              );

  u_SDNF2_4_15 : RADIX22FFT_SDNF2_4_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_15 => rotate_15_1,  -- ufix1
              dout_12_re => dout_12_re_2,  -- sfix12
              dout_12_im => dout_12_im_2,  -- sfix12
              dout_16_re => dout_16_re_2,  -- sfix12
              dout_16_im => dout_16_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_15_re => dout_15_re_3,  -- sfix12
              dout_15_im => dout_15_im_3,  -- sfix12
              dout_16_re_1 => dout_16_re_3,  -- sfix12
              dout_16_im_1 => dout_16_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_13
              );

  u_twdlROM_5_14 : TWDLROM_5_14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_14_re => twdl_5_14_re,  -- sfix12_En10
              twdl_5_14_im => twdl_5_14_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_6
              );

  u_SDNF1_5_13 : RADIX22FFT_SDNF1_5_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_13_re => dout_13_re_3,  -- sfix12
              dout_13_im => dout_13_im_3,  -- sfix12
              dout_15_re => dout_15_re_3,  -- sfix12
              dout_15_im => dout_15_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_13_re => std_logic_vector(twdl_5_13_re),  -- sfix12_En10
              twdl_5_13_im => std_logic_vector(twdl_5_13_im),  -- sfix12_En10
              twdl_5_14_re => twdl_5_14_re,  -- sfix12_En10
              twdl_5_14_im => twdl_5_14_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_13_re_1 => dataOut_re_tmp(6),  -- sfix12
              dout_13_im_1 => dataOut_im_tmp(6),  -- sfix12
              dout_14_re => dataOut_re_tmp(22),  -- sfix12
              dout_14_im => dataOut_im_tmp(22),  -- sfix12
              dout_14_vld => dout_14_vld
              );

  u_SDNF2_4_29 : RADIX22FFT_SDNF2_4_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_29 => rotate_29_1,  -- ufix1
              dout_26_re => dout_26_re_2,  -- sfix12
              dout_26_im => dout_26_im_2,  -- sfix12
              dout_30_re => dout_30_re_2,  -- sfix12
              dout_30_im => dout_30_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_29_re => dout_29_re_3,  -- sfix12
              dout_29_im => dout_29_im_3,  -- sfix12
              dout_30_re_1 => dout_30_re_3,  -- sfix12
              dout_30_im_1 => dout_30_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_14
              );

  u_SDNF2_4_31 : RADIX22FFT_SDNF2_4_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_31 => rotate_31_1,  -- ufix1
              dout_28_re => dout_28_re_2,  -- sfix12
              dout_28_im => dout_28_im_2,  -- sfix12
              dout_32_re => dout_32_re_2,  -- sfix12
              dout_32_im => dout_32_im_2,  -- sfix12
              dout_1_vld => dout_1_vld_1,
              softReset => softReset,
              dout_31_re => dout_31_re_3,  -- sfix12
              dout_31_im => dout_31_im_3,  -- sfix12
              dout_32_re_1 => dout_32_re_3,  -- sfix12
              dout_32_im_1 => dout_32_im_3,  -- sfix12
              dout_4_vld => dout_4_vld_15
              );

  u_twdlROM_5_30 : TWDLROM_5_30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_30_re => twdl_5_30_re,  -- sfix12_En10
              twdl_5_30_im => twdl_5_30_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_7
              );

  u_SDNF1_5_29 : RADIX22FFT_SDNF1_5_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_29_re => dout_29_re_3,  -- sfix12
              dout_29_im => dout_29_im_3,  -- sfix12
              dout_31_re => dout_31_re_3,  -- sfix12
              dout_31_im => dout_31_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_29_re => std_logic_vector(twdl_5_29_re),  -- sfix12_En10
              twdl_5_29_im => std_logic_vector(twdl_5_29_im),  -- sfix12_En10
              twdl_5_30_re => twdl_5_30_re,  -- sfix12_En10
              twdl_5_30_im => twdl_5_30_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_29_re_1 => dataOut_re_tmp(7),  -- sfix12
              dout_29_im_1 => dataOut_im_tmp(7),  -- sfix12
              dout_30_re => dataOut_re_tmp(23),  -- sfix12
              dout_30_im => dataOut_im_tmp(23),  -- sfix12
              dout_30_vld => dout_30_vld
              );

  u_twdlROM_5_4 : TWDLROM_5_4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_4_re => twdl_5_4_re,  -- sfix12_En10
              twdl_5_4_im => twdl_5_4_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_8
              );

  u_SDNF1_5_3 : RADIX22FFT_SDNF1_5_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_re => dout_2_re_3,  -- sfix12
              dout_2_im => dout_2_im_3,  -- sfix12
              dout_4_re => dout_4_re_3,  -- sfix12
              dout_4_im => dout_4_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_3_re => std_logic_vector(twdl_5_3_re),  -- sfix12_En10
              twdl_5_3_im => std_logic_vector(twdl_5_3_im),  -- sfix12_En10
              twdl_5_4_re => twdl_5_4_re,  -- sfix12_En10
              twdl_5_4_im => twdl_5_4_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_3_re => dataOut_re_tmp(8),  -- sfix12
              dout_3_im => dataOut_im_tmp(8),  -- sfix12
              dout_4_re_1 => dataOut_re_tmp(24),  -- sfix12
              dout_4_im_1 => dataOut_im_tmp(24),  -- sfix12
              dout_4_vld_1 => dout_4_vld_16
              );

  u_twdlROM_5_20 : TWDLROM_5_20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_20_re => twdl_5_20_re,  -- sfix12_En10
              twdl_5_20_im => twdl_5_20_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_9
              );

  u_SDNF1_5_19 : RADIX22FFT_SDNF1_5_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_18_re => dout_18_re_3,  -- sfix12
              dout_18_im => dout_18_im_3,  -- sfix12
              dout_20_re => dout_20_re_3,  -- sfix12
              dout_20_im => dout_20_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_19_re => std_logic_vector(twdl_5_19_re),  -- sfix12_En10
              twdl_5_19_im => std_logic_vector(twdl_5_19_im),  -- sfix12_En10
              twdl_5_20_re => twdl_5_20_re,  -- sfix12_En10
              twdl_5_20_im => twdl_5_20_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_19_re => dataOut_re_tmp(9),  -- sfix12
              dout_19_im => dataOut_im_tmp(9),  -- sfix12
              dout_20_re_1 => dataOut_re_tmp(25),  -- sfix12
              dout_20_im_1 => dataOut_im_tmp(25),  -- sfix12
              dout_20_vld => dout_20_vld
              );

  u_twdlROM_5_12 : TWDLROM_5_12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_12_re => twdl_5_12_re,  -- sfix12_En10
              twdl_5_12_im => twdl_5_12_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_10
              );

  u_SDNF1_5_11 : RADIX22FFT_SDNF1_5_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_10_re => dout_10_re_3,  -- sfix12
              dout_10_im => dout_10_im_3,  -- sfix12
              dout_12_re => dout_12_re_3,  -- sfix12
              dout_12_im => dout_12_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_11_re => std_logic_vector(twdl_5_11_re),  -- sfix12_En10
              twdl_5_11_im => std_logic_vector(twdl_5_11_im),  -- sfix12_En10
              twdl_5_12_re => twdl_5_12_re,  -- sfix12_En10
              twdl_5_12_im => twdl_5_12_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_11_re => dataOut_re_tmp(10),  -- sfix12
              dout_11_im => dataOut_im_tmp(10),  -- sfix12
              dout_12_re_1 => dataOut_re_tmp(26),  -- sfix12
              dout_12_im_1 => dataOut_im_tmp(26),  -- sfix12
              dout_12_vld => dout_12_vld
              );

  u_twdlROM_5_28 : TWDLROM_5_28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_28_re => twdl_5_28_re,  -- sfix12_En10
              twdl_5_28_im => twdl_5_28_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_11
              );

  u_SDNF1_5_27 : RADIX22FFT_SDNF1_5_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_26_re => dout_26_re_3,  -- sfix12
              dout_26_im => dout_26_im_3,  -- sfix12
              dout_28_re => dout_28_re_3,  -- sfix12
              dout_28_im => dout_28_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_27_re => std_logic_vector(twdl_5_27_re),  -- sfix12_En10
              twdl_5_27_im => std_logic_vector(twdl_5_27_im),  -- sfix12_En10
              twdl_5_28_re => twdl_5_28_re,  -- sfix12_En10
              twdl_5_28_im => twdl_5_28_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_27_re => dataOut_re_tmp(11),  -- sfix12
              dout_27_im => dataOut_im_tmp(11),  -- sfix12
              dout_28_re_1 => dataOut_re_tmp(27),  -- sfix12
              dout_28_im_1 => dataOut_im_tmp(27),  -- sfix12
              dout_28_vld => dout_28_vld
              );

  u_twdlROM_5_8 : TWDLROM_5_8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_8_re => twdl_5_8_re,  -- sfix12_En10
              twdl_5_8_im => twdl_5_8_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_12
              );

  u_SDNF1_5_7 : RADIX22FFT_SDNF1_5_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_6_re => dout_6_re_3,  -- sfix12
              dout_6_im => dout_6_im_3,  -- sfix12
              dout_8_re => dout_8_re_3,  -- sfix12
              dout_8_im => dout_8_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_7_re => std_logic_vector(twdl_5_7_re),  -- sfix12_En10
              twdl_5_7_im => std_logic_vector(twdl_5_7_im),  -- sfix12_En10
              twdl_5_8_re => twdl_5_8_re,  -- sfix12_En10
              twdl_5_8_im => twdl_5_8_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_7_re => dataOut_re_tmp(12),  -- sfix12
              dout_7_im => dataOut_im_tmp(12),  -- sfix12
              dout_8_re_1 => dataOut_re_tmp(28),  -- sfix12
              dout_8_im_1 => dataOut_im_tmp(28),  -- sfix12
              dout_8_vld => dout_8_vld
              );

  u_twdlROM_5_24 : TWDLROM_5_24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_24_re => twdl_5_24_re,  -- sfix12_En10
              twdl_5_24_im => twdl_5_24_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_13
              );

  u_SDNF1_5_23 : RADIX22FFT_SDNF1_5_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_22_re => dout_22_re_3,  -- sfix12
              dout_22_im => dout_22_im_3,  -- sfix12
              dout_24_re => dout_24_re_3,  -- sfix12
              dout_24_im => dout_24_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_23_re => std_logic_vector(twdl_5_23_re),  -- sfix12_En10
              twdl_5_23_im => std_logic_vector(twdl_5_23_im),  -- sfix12_En10
              twdl_5_24_re => twdl_5_24_re,  -- sfix12_En10
              twdl_5_24_im => twdl_5_24_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_23_re => dataOut_re_tmp(13),  -- sfix12
              dout_23_im => dataOut_im_tmp(13),  -- sfix12
              dout_24_re_1 => dataOut_re_tmp(29),  -- sfix12
              dout_24_im_1 => dataOut_im_tmp(29),  -- sfix12
              dout_24_vld => dout_24_vld
              );

  u_twdlROM_5_16 : TWDLROM_5_16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_16_re => twdl_5_16_re,  -- sfix12_En10
              twdl_5_16_im => twdl_5_16_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_14
              );

  u_SDNF1_5_15 : RADIX22FFT_SDNF1_5_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_14_re => dout_14_re_3,  -- sfix12
              dout_14_im => dout_14_im_3,  -- sfix12
              dout_16_re => dout_16_re_3,  -- sfix12
              dout_16_im => dout_16_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_15_re => std_logic_vector(twdl_5_15_re),  -- sfix12_En10
              twdl_5_15_im => std_logic_vector(twdl_5_15_im),  -- sfix12_En10
              twdl_5_16_re => twdl_5_16_re,  -- sfix12_En10
              twdl_5_16_im => twdl_5_16_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_15_re => dataOut_re_tmp(14),  -- sfix12
              dout_15_im => dataOut_im_tmp(14),  -- sfix12
              dout_16_re_1 => dataOut_re_tmp(30),  -- sfix12
              dout_16_im_1 => dataOut_im_tmp(30),  -- sfix12
              dout_16_vld => dout_16_vld
              );

  u_twdlROM_5_32 : TWDLROM_5_32
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              softReset => softReset,
              twdl_5_32_re => twdl_5_32_re,  -- sfix12_En10
              twdl_5_32_im => twdl_5_32_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld_15
              );

  u_SDNF1_5_31 : RADIX22FFT_SDNF1_5_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_30_re => dout_30_re_3,  -- sfix12
              dout_30_im => dout_30_im_3,  -- sfix12
              dout_32_re => dout_32_re_3,  -- sfix12
              dout_32_im => dout_32_im_3,  -- sfix12
              dout_4_vld => dout_4_vld,
              twdl_5_31_re => std_logic_vector(twdl_5_31_re),  -- sfix12_En10
              twdl_5_31_im => std_logic_vector(twdl_5_31_im),  -- sfix12_En10
              twdl_5_32_re => twdl_5_32_re,  -- sfix12_En10
              twdl_5_32_im => twdl_5_32_im,  -- sfix12_En10
              twdl_5_vld => twdl_5_vld,
              softReset => softReset,
              dout_31_re => dataOut_re_tmp(15),  -- sfix12
              dout_31_im => dataOut_im_tmp(15),  -- sfix12
              dout_32_re_1 => dataOut_re_tmp(31),  -- sfix12
              dout_32_im_1 => dataOut_im_tmp(31),  -- sfix12
              dout_32_vld => dout_32_vld
              );

  dataIn_re_signed <= dataIn_re;

  dataIn_im_signed <= dataIn_im;

  rotate_1 <= '0';

  rotate_1_1 <= '0';

  
  twdlXdin_1_vld <= '1' WHEN validIn /= '0' ELSE
      '0';

  softReset <= '0';

  rotate_3 <= '0';

  twdl_3_1_re <= to_signed(16#400#, 12);

  twdl_3_1_im <= to_signed(16#000#, 12);

  rotate_9 <= '0';

  rotate_11 <= '0';

  rotate_5 <= '0';

  rotate_7 <= '0';

  rotate_13 <= '0';

  rotate_15 <= '0';

  rotate_3_1 <= '0';

  twdl_5_1_re <= to_signed(16#400#, 12);

  twdl_5_1_im <= to_signed(16#000#, 12);

  rotate_17 <= '0';

  rotate_17_1 <= '1';

  rotate_19 <= '1';

  twdl_3_17_re <= to_signed(16#400#, 12);

  twdl_3_17_im <= to_signed(16#000#, 12);

  rotate_25 <= '1';

  rotate_27 <= '1';

  rotate_21 <= '1';

  rotate_23 <= '1';

  rotate_29 <= '1';

  rotate_31 <= '1';

  rotate_19_1 <= '0';

  twdl_5_17_re <= to_signed(16#400#, 12);

  twdl_5_17_im <= to_signed(16#000#, 12);

  rotate_9_1 <= '0';

  twdl_3_9_re <= to_signed(16#400#, 12);

  twdl_3_9_im <= to_signed(16#000#, 12);

  rotate_11_1 <= '0';

  twdl_5_9_re <= to_signed(16#400#, 12);

  twdl_5_9_im <= to_signed(16#000#, 12);

  rotate_25_1 <= '0';

  twdl_3_25_re <= to_signed(16#400#, 12);

  twdl_3_25_im <= to_signed(16#000#, 12);

  rotate_27_1 <= '0';

  twdl_5_25_re <= to_signed(16#400#, 12);

  twdl_5_25_im <= to_signed(16#000#, 12);

  rotate_5_1 <= '1';

  rotate_7_1 <= '1';

  twdl_5_5_re <= to_signed(16#400#, 12);

  twdl_5_5_im <= to_signed(16#000#, 12);

  rotate_21_1 <= '1';

  rotate_23_1 <= '1';

  twdl_5_21_re <= to_signed(16#400#, 12);

  twdl_5_21_im <= to_signed(16#000#, 12);

  rotate_13_1 <= '1';

  rotate_15_1 <= '1';

  twdl_5_13_re <= to_signed(16#400#, 12);

  twdl_5_13_im <= to_signed(16#000#, 12);

  rotate_29_1 <= '1';

  rotate_31_1 <= '1';

  twdl_5_29_re <= to_signed(16#400#, 12);

  twdl_5_29_im <= to_signed(16#000#, 12);

  twdl_5_3_re <= to_signed(16#400#, 12);

  twdl_5_3_im <= to_signed(16#000#, 12);

  twdl_5_19_re <= to_signed(16#400#, 12);

  twdl_5_19_im <= to_signed(16#000#, 12);

  twdl_5_11_re <= to_signed(16#400#, 12);

  twdl_5_11_im <= to_signed(16#000#, 12);

  twdl_5_27_re <= to_signed(16#400#, 12);

  twdl_5_27_im <= to_signed(16#000#, 12);

  twdl_5_7_re <= to_signed(16#400#, 12);

  twdl_5_7_im <= to_signed(16#000#, 12);

  twdl_5_23_re <= to_signed(16#400#, 12);

  twdl_5_23_im <= to_signed(16#000#, 12);

  twdl_5_15_re <= to_signed(16#400#, 12);

  twdl_5_15_im <= to_signed(16#000#, 12);

  twdl_5_31_re <= to_signed(16#400#, 12);

  twdl_5_31_im <= to_signed(16#000#, 12);



  validOut <= dout_2_vld_8;

  dataOut_re <= dataOut_re_tmp;

  dataOut_im <= dataOut_im_tmp;

END rtl;

