# SPI-1.0
This repository contains modules written in Verilog HDL to implement SPI protocol. This is the first version with very barebones implementation and only supports single SPI mode.

**Top Module Schematic :**
![top_module](https://github.com/user-attachments/assets/ed6b7ccc-c14d-493a-9ded-65bcd8ecebda)

**Exploded View of SPI Master Module :**
![spimaster](https://github.com/user-attachments/assets/4b00d78f-fedb-43b3-a0c3-7e561d81eb1d)

**Exploded View of SPI Slave Module :**
![spislave](https://github.com/user-attachments/assets/f5610d54-5018-46ff-b5fd-e6f1b7187b0f)

**Waveform :**
![Waveform](https://github.com/user-attachments/assets/07b750b4-1ed0-491b-af59-cb0bca0b6aad)
