# eCPU Project TODO List

This document tracks all tasks for the eCPU RISC-V RV32I implementation project.

**Priority Levels:**
- P0: Critical path items required for basic functionality  
- P1: Important features needed for complete implementation
- P2: Nice-to-have features and optimizations

**Status:**
- ðŸ”´ Not Started
- ðŸŸ¡ In Progress  
- ðŸŸ¢ Complete
- âš« Blocked

## Phase 1: Core Infrastructure (P0)

### RTL Development
- [x] ðŸŸ¢ **P0** Create basic ALU module (2-3 days)
  - Dependencies: None
  - Implements: ADD, SUB, AND, OR, XOR, SLT, SLL, SRL, SRA, LUI, COPY operations
  - Status: âœ… Complete with all tests passing
  
- [x] ðŸŸ¢ **P0** Create register file module (1-2 days)
  - Dependencies: None
  - 32 x 32-bit registers with dual read, single write ports
  - Status: âœ… Complete with all tests passing
  
- [x] ðŸŸ¢ **P0** Create instruction fetch module (2-3 days)
  - Dependencies: Memory interface
  - PC generation, instruction memory interface
  - Status: âœ… Complete with all tests passing
  
- [x] ðŸŸ¢ **P0** Create instruction decode module (3-4 days)
  - Dependencies: None
  - Instruction parsing, control signal generation
  - Status: âœ… Complete with all tests passing
  
- [x] ðŸŸ¢ **P0** Create execute stage module (2-3 days)
  - Dependencies: ALU, Register file
  - ALU control, data forwarding logic
  - Status: âœ… Complete with all tests passing
  
- [ ] ðŸŸ¡ **P0** Create memory stage module (2-3 days)
  - Dependencies: Wishbone interface
  - Load/store operations, data memory interface
  - Status: RTL implemented, needs testing
  
- [ ] ðŸŸ¡ **P0** Create writeback stage module (1-2 days)
  - Dependencies: Execute, Memory stages
  - Result writeback to register file
  - Status: RTL implemented, needs testing

### Memory System
- [x] ðŸŸ¢ **P0** Create instruction memory model (1-2 days)
  - Dependencies: None
  - Simple synchronous RAM model
  - Status: âœ… Complete with all tests passing
  
- [ ] ðŸŸ¡ **P0** Create data memory model (1-2 days)
  - Dependencies: None
  - Byte-addressable memory with word/halfword/byte access
  - Status: RTL implemented, needs testing
  
- [ ] ðŸŸ¡ **P0** Implement basic Wishbone interface (2-3 days)
  - Dependencies: None
  - Wishbone B4 classic interface for memory access
  - Status: RTL implemented, needs testing

### Pipeline Infrastructure
- [ ] ðŸŸ¡ **P0** Create pipeline registers (1-2 days)
  - Dependencies: None
  - IF/ID, ID/EX, EX/MEM pipeline registers
  - Status: RTL implemented, needs testing
  
- [ ] ðŸŸ¡ **P0** Implement hazard detection unit (3-4 days)
  - Dependencies: All pipeline stages
  - Data hazards, control hazards
  - Status: RTL implemented, needs testing
  
- [ ] ðŸŸ¡ **P0** Create forwarding unit (2-3 days)
  - Dependencies: Pipeline stages
  - Data forwarding to resolve hazards
  - Status: RTL implemented, needs testing

## Phase 2: Instruction Set Implementation (P0-P1)

### Arithmetic Instructions
- [ ] ðŸ”´ **P0** ADD, SUB, SLT, SLTU (1 day)
- [ ] ðŸ”´ **P0** AND, OR, XOR (1 day)
- [ ] ðŸ”´ **P0** SLL, SRL, SRA (1-2 days)
- [ ] ðŸ”´ **P0** ADDI, SLTI, SLTIU (1 day)
- [ ] ðŸ”´ **P0** ANDI, ORI, XORI (1 day)
- [ ] ðŸ”´ **P0** SLLI, SRLI, SRAI (1 day)
- [ ] ðŸ”´ **P0** LUI, AUIPC (1-2 days)

### Memory Instructions
- [ ] ðŸ”´ **P0** LW, SW (2-3 days)
- [ ] ðŸ”´ **P0** LB, LBU, LH, LHU (2-3 days)
- [ ] ðŸ”´ **P0** SB, SH (1-2 days)

### Control Flow Instructions
- [ ] ðŸ”´ **P0** BEQ, BNE (2-3 days)
- [ ] ðŸ”´ **P0** BLT, BLTU, BGE, BGEU (2-3 days)
- [ ] ðŸ”´ **P0** JAL, JALR (2-3 days)

### System Instructions
- [ ] ðŸŸ¡ **P1** ECALL, EBREAK (1-2 days)
- [ ] ðŸŸ¡ **P1** FENCE (1 day) - NOP implementation initially

## Phase 3: Verification Infrastructure (P0)

### Cocotb Testbenches
- [x] ðŸŸ¢ **P0** ALU unit tests (2-3 days)
  - Dependencies: ALU module
  - Test all arithmetic and logical operations
  - Status: âœ… Complete - 8/8 tests passing
  
- [x] ðŸŸ¢ **P0** Register file unit tests (1-2 days)
  - Dependencies: Register file module
  - Test read/write operations, port conflicts
  - Status: âœ… Complete - 7/7 tests passing
  
- [x] ðŸŸ¢ **P0** Instruction memory unit tests (1-2 days)
  - Dependencies: Instruction memory module
  - Test read operations, error handling, Wishbone protocol
  - Status: âœ… Complete - 8/8 tests passing
  
- [ ] ðŸ”´ **P0** Memory model unit tests (1-2 days)
  - Dependencies: Memory modules
  - Test different access sizes, alignment
  
- [ ] ðŸ”´ **P0** Pipeline integration tests (3-4 days)
  - Dependencies: All pipeline stages
  - Test instruction sequences, hazards
  
- [ ] ðŸ”´ **P0** Instruction set compliance tests (2-3 days)
  - Dependencies: Full CPU implementation
  - RISC-V compliance test suite

### Test Infrastructure
- [x] ðŸŸ¢ **P0** Automated test runner (1-2 days)
  - Dependencies: Cocotb tests
  - Makefile targets for all tests
  
- [ ] ðŸ”´ **P0** Coverage collection (2-3 days)
  - Dependencies: Test infrastructure
  - Code and functional coverage
  
- [ ] ðŸŸ¡ **P1** Random instruction generator (3-4 days)
  - Dependencies: ISA implementation
  - Generate random valid instruction sequences

## Phase 4: Advanced Features (P1)

### Branch Prediction
- [ ] ðŸŸ¡ **P1** Simple branch predictor (3-4 days)
  - Dependencies: Control flow instructions
  - 2-bit saturating counter predictor
  
- [ ] ðŸŸ¡ **P1** Branch target buffer (2-3 days)
  - Dependencies: Branch predictor
  - Cache recent branch targets

### CSR (Control Status Registers)
- [ ] ðŸŸ¡ **P1** CSR register file (2-3 days)
  - Dependencies: None
  - Basic CSR implementation
  
- [ ] ðŸŸ¡ **P1** Performance counters (2-3 days)
  - Dependencies: CSR registers
  - Cycle, instruction, stall counters
  
- [ ] ðŸŸ¡ **P1** CSR instructions (1-2 days)
  - Dependencies: CSR register file
  - CSRRW, CSRRS, CSRRC and immediate variants

### Debug Features
- [ ] ðŸŸ¡ **P1** Instruction trace logging (2-3 days)
  - Dependencies: Pipeline implementation
  - PC, instruction, register changes
  
- [ ] ðŸŸ¡ **P1** Register/memory dump (1-2 days)
  - Dependencies: CPU implementation
  - Debug interface for state inspection

## Phase 5: Software Toolchain (P1-P2)

### Runtime Support
- [ ] ðŸŸ¡ **P1** Basic C runtime (crt0.S) (2-3 days)
  - Dependencies: None
  - Stack setup, main() call
  
- [ ] ðŸŸ¡ **P1** Linker script (1-2 days)
  - Dependencies: Memory map
  - Memory layout for programs
  
- [ ] ðŸŸ¡ **P1** Simple bootloader (2-3 days)
  - Dependencies: UART peripheral
  - Program loading mechanism

### Example Programs
- [ ] ðŸŸ¡ **P1** Assembly examples (1-2 days)
  - Dependencies: Assembler
  - Basic instruction demonstrations
  
- [ ] ðŸŸ¡ **P1** C examples (1-2 days)
  - Dependencies: C runtime
  - Hello world, fibonacci, sorting
  
- [ ] ðŸŸ¡ **P2** Benchmarks (2-3 days)
  - Dependencies: C examples
  - Dhrystone, CoreMark ports

## Phase 6: Synthesis & Hardware (P1-P2)

### FPGA Implementation
- [ ] ðŸŸ¡ **P1** Yosys synthesis scripts (1-2 days)
  - Dependencies: RTL completion
  - Basic synthesis for timing check
  
- [ ] ðŸŸ¡ **P1** Tang Nano 20K port (2-3 days)
  - Dependencies: Synthesis scripts
  - Pin constraints, clock configuration
  
- [ ] ðŸŸ¡ **P2** iCEBreaker port (2-3 days)
  - Dependencies: Synthesis scripts
  - Alternative FPGA target
  
- [ ] ðŸŸ¡ **P2** ULX3S port (2-3 days)
  - Dependencies: Synthesis scripts
  - High-performance FPGA target

### ASIC Preparation
- [ ] ðŸŸ¡ **P2** OpenLane flow setup (3-4 days)
  - Dependencies: RTL completion
  - SkyWater 130nm PDK integration
  
- [ ] ðŸŸ¡ **P2** Timing constraints (1-2 days)
  - Dependencies: OpenLane setup
  - SDC file creation

## Phase 7: Formal Verification (P2)

### Property Specification
- [ ] ðŸŸ¡ **P2** ALU properties (2-3 days)
  - Dependencies: ALU implementation
  - Formal verification of arithmetic
  
- [ ] ðŸŸ¡ **P2** Pipeline properties (3-4 days)
  - Dependencies: Pipeline implementation
  - Hazard handling, data integrity
  
- [ ] ðŸŸ¡ **P2** ISA properties (4-5 days)
  - Dependencies: Full CPU
  - Instruction behavior verification

## Phase 8: Documentation (P1-P2)

### Technical Documentation
- [ ] ðŸŸ¡ **P1** Architecture guide (3-4 days)
  - Dependencies: RTL implementation
  - Block diagrams, pipeline explanation
  
- [ ] ðŸŸ¡ **P1** Verification guide (2-3 days)
  - Dependencies: Test infrastructure
  - Test plan, coverage goals
  
- [ ] ðŸŸ¡ **P1** User guide (2-3 days)
  - Dependencies: Build system
  - Building, simulating, programming
  
- [ ] ðŸŸ¡ **P2** Implementation details (3-4 days)
  - Dependencies: Full implementation
  - Module documentation, design decisions

### API Documentation
- [ ] ðŸŸ¡ **P2** Module interfaces (1-2 days)
  - Dependencies: RTL modules
  - Automated interface documentation
  
- [ ] ðŸŸ¡ **P2** Software API (1-2 days)
  - Dependencies: Software toolchain
  - Programming interface documentation

## Phase 9: Optimization & Extensions (P2)

### Performance Optimization
- [ ] ðŸŸ¡ **P2** Pipeline optimization (3-4 days)
  - Dependencies: Performance analysis
  - Reduce stalls, improve throughput
  
- [ ] ðŸŸ¡ **P2** Memory optimization (2-3 days)
  - Dependencies: Memory subsystem
  - Reduce memory access latency
  
- [ ] ðŸŸ¡ **P2** Branch prediction tuning (2-3 days)
  - Dependencies: Branch predictor
  - Improve prediction accuracy

### Peripheral Extensions
- [ ] ðŸŸ¡ **P2** UART controller (3-4 days)
  - Dependencies: Wishbone interface
  - Serial communication support
  
- [ ] ðŸŸ¡ **P2** GPIO controller (2-3 days)
  - Dependencies: Wishbone interface
  - General purpose I/O
  
- [ ] ðŸŸ¡ **P2** Timer/Counter (2-3 days)
  - Dependencies: Wishbone interface
  - Interrupt generation
  
- [ ] ðŸŸ¡ **P2** SPI controller (3-4 days)
  - Dependencies: Wishbone interface
  - Serial peripheral interface

## Phase 10: Advanced Features (P2)

### Interrupt Support
- [ ] ðŸŸ¡ **P2** Interrupt controller (3-4 days)
  - Dependencies: CSR implementation
  - Timer, software, external interrupts
  
- [ ] ðŸŸ¡ **P2** Exception handling (2-3 days)
  - Dependencies: Interrupt controller
  - Illegal instruction, misaligned access

### Cache System (Future)
- [ ] ðŸŸ¡ **P2** Instruction cache design (5-6 days)
  - Dependencies: Memory interface redesign
  - Simple direct-mapped cache
  
- [ ] ðŸŸ¡ **P2** Data cache design (5-6 days)
  - Dependencies: Instruction cache
  - Write-through cache policy

## Current Sprint Planning

**Sprint 1 (Weeks 1-2): Core Infrastructure**
- ALU module
- Register file module  
- Basic memory models
- Unit test framework

**Sprint 2 (Weeks 3-4): Pipeline Foundation**
- Pipeline registers
- Hazard detection
- Basic instruction fetch/decode

**Sprint 3 (Weeks 5-6): Instruction Implementation**
- Arithmetic instructions
- Load/store instructions
- Basic control flow

**Sprint 4 (Weeks 7-8): Integration & Testing**
- Pipeline integration
- Comprehensive testing
- Bug fixes

## Progress Notes

**Completed (Previous Sessions):**
- âœ… ALU Module: Full RISC-V ALU with ADD, SUB, AND, OR, XOR, SLT, SLTU, SLL, SRL, SRA, LUI, COPY operations
- âœ… Register File: 32x32-bit registers with dual read ports, single write port, x0 hardwired to zero
- âœ… Comprehensive Cocotb Tests: 8 ALU tests + 7 register file tests, all passing

**Completed (Current Session - RTL Development):**
- âœ… Instruction Memory: Wishbone B4 interface, word-aligned access, write protection, error handling
- âœ… Data Memory: Byte-addressable memory with Wishbone B4, supports byte/halfword/word access  
- âœ… Fetch Stage: PC generation, branch/jump handling, instruction memory interface
- âœ… Decode Stage: Complete RISC-V RV32I instruction decoder with immediate generation
- âœ… Execute Stage: ALU operations, branch evaluation, data forwarding support
- âœ… Memory Stage: Load/store operations with alignment and byte selection
- âœ… Writeback Stage: Data selection between ALU result and memory data
- âœ… Hazard Unit: Load-use hazard detection and data forwarding logic
- âœ… Pipeline Integration: Complete CPU top-level with all stages connected
- âœ… Enhanced Makefile: Support for testing individual modules

**Completed (Current Session - Verification & Bug Fixes):**
- âœ… Pipeline Test Debugging: Fixed all failing tests in fetch, decode, and execute modules
- âœ… Stall Signal Logic: Corrected timing for combinational stall propagation
- âœ… Branch Handling: Fixed PC update logic and test timing for branch operations
- âœ… Execute Pipeline Registers: Resolved ALU result propagation and immediate operand selection
- âœ… Test Results Checker: Enhanced with rich formatting and automatic result filtering
- âœ… 100% Test Pass Rate: All 29 tests now passing across fetch, decode, and execute modules

**Current Status:**
- ðŸŸ¢ **RTL Complete**: All major pipeline stages and memory subsystem implemented
- ðŸŸ¢ **Testing Environment**: Python/cocotb environment with rich-enhanced test results checker
- ðŸŸ¢ **Core Pipeline Verified**: Fetch, decode, and execute stages all passing 100% of tests
- ðŸŸ¢ **Foundation Modules Verified**: ALU, register file, instruction memory, and data memory all passing tests
- ðŸŸ¡ **Remaining Module Tests**: Memory stage, writeback, and hazard unit test files created, need testing

**Test Results Summary:**
- âœ… **ALU**: 8/8 tests passing
- âœ… **Register File**: 7/7 tests passing  
- âœ… **Instruction Memory**: 8/8 tests passing
- âœ… **Data Memory**: 8/8 tests passing
- âœ… **Fetch Stage**: 9/9 tests passing (all branch issues resolved)
- âœ… **Decode Stage**: 11/11 tests passing (stall behavior fixed)
- âœ… **Execute Stage**: 9/9 tests passing (ALU result and pipeline timing fixed)
- ðŸ”„ **Memory Stage**: Test file created, needs testing
- ðŸ”„ **Writeback**: Test file created, needs testing  
- ðŸ”„ **Hazard Unit**: Test file created, needs testing

**Current Issues:**
- âœ… **Execute Stage**: ALU results not propagating correctly through pipeline registers - RESOLVED
- âœ… **Fetch Stage**: Branch target calculation timing issues - RESOLVED  
- âœ… **Decode Stage**: Minor stall behavior issue - RESOLVED
- ðŸŸ¡ **Testing**: Need to test remaining modules (memory stage, writeback, hazard unit)

**Next Priority**: 
1. âœ… Debug execute stage ALU result propagation issues - COMPLETED
2. Test memory stage, writeback, and hazard unit modules  
3. âœ… Fix fetch stage branch timing and decode stage stall behavior - COMPLETED
4. Begin full CPU pipeline integration testing
5. Start comprehensive instruction set implementation testing
6. Implement arithmetic and memory instructions (ADD, SUB, LW, SW, etc.)

## Notes

- **Parallel Development**: Many RTL modules can be developed simultaneously
- **Test-Driven Development**: Write tests before implementing features where possible
- **Documentation**: Document interfaces and design decisions as you go
- **Tool Setup**: Ensure all developers have consistent toolchain setup

## Estimated Timeline

- **Phase 1-3 (Core + Verification)**: 8-10 weeks
- **Phase 4-5 (Advanced + Software)**: 6-8 weeks  
- **Phase 6-8 (Hardware + Docs)**: 4-6 weeks
- **Phase 9-10 (Optimization)**: 4-6 weeks

**Total Estimated Duration**: 22-30 weeks (5-7 months)

This timeline assumes 1-2 people working part-time. Adjust based on available resources and priorities. 