#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000203393d4a30 .scope module, "top_tb" "top_tb" 2 3;
 .timescale 0 0;
v0000020339429020_0 .net "ALUSrc", 0 0, v0000020339392ed0_0;  1 drivers
v0000020339428c60_0 .net "Branch", 0 0, v0000020339392f70_0;  1 drivers
v0000020339428d00_0 .var "Funct", 3 0;
v0000020339429700_0 .net "MemRead", 0 0, v0000020339393010_0;  1 drivers
v00000203394295c0_0 .net "MemWrite", 0 0, v00000203393930b0_0;  1 drivers
v0000020339429480_0 .var "Opcode", 6 0;
v00000203394289e0_0 .net "Operation", 3 0, v00000203393bb0c0_0;  1 drivers
v00000203394290c0_0 .net "RegWrite", 0 0, v00000203393ca5c0_0;  1 drivers
S_00000203393d4bc0 .scope module, "t1" "top_module" 2 9, 3 4 0, S_00000203393d4a30;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
v00000203393ca660_0 .net "ALUOp", 1 0, v0000020339392e30_0;  1 drivers
v0000020339428f80_0 .net "ALUSrc", 0 0, v0000020339392ed0_0;  alias, 1 drivers
v0000020339428b20_0 .net "Branch", 0 0, v0000020339392f70_0;  alias, 1 drivers
v0000020339428da0_0 .net "Funct", 3 0, v0000020339428d00_0;  1 drivers
v0000020339428bc0_0 .net "MemRead", 0 0, v0000020339393010_0;  alias, 1 drivers
v00000203394293e0_0 .net "MemWrite", 0 0, v00000203393930b0_0;  alias, 1 drivers
v0000020339428a80_0 .net "MemtoReg", 0 0, v00000203393ca480_0;  1 drivers
v0000020339429660_0 .net "Opcode", 6 0, v0000020339429480_0;  1 drivers
v00000203394288a0_0 .net "Operation", 3 0, v00000203393bb0c0_0;  alias, 1 drivers
v0000020339428940_0 .net "RegWrite", 0 0, v00000203393ca5c0_0;  alias, 1 drivers
S_00000203393d4d50 .scope module, "ac1" "ALU_Control" 3 13, 4 1 0, S_00000203393d4bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
v0000020339393420_0 .net "ALUOp", 1 0, v0000020339392e30_0;  alias, 1 drivers
v00000203393d0840_0 .net "Funct", 3 0, v0000020339428d00_0;  alias, 1 drivers
v00000203393bb0c0_0 .var "Operation", 3 0;
E_00000203393b7a90 .event anyedge, v00000203393d0840_0, v0000020339393420_0;
S_0000020339392ca0 .scope module, "c1" "Control_Unit" 3 12, 5 1 0, S_00000203393d4bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v0000020339392e30_0 .var "ALUOp", 1 0;
v0000020339392ed0_0 .var "ALUSrc", 0 0;
v0000020339392f70_0 .var "Branch", 0 0;
v0000020339393010_0 .var "MemRead", 0 0;
v00000203393930b0_0 .var "MemWrite", 0 0;
v00000203393ca480_0 .var "MemtoReg", 0 0;
v00000203393ca520_0 .net "Opcode", 6 0, v0000020339429480_0;  alias, 1 drivers
v00000203393ca5c0_0 .var "RegWrite", 0 0;
E_00000203393b7b10 .event anyedge, v00000203393ca520_0;
    .scope S_0000020339392ca0;
T_0 ;
    %wait E_00000203393b7b10;
    %load/vec4 v00000203393ca520_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339392ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203393ca480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203393ca5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339393010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203393930b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339392f70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020339392e30_0, 0, 2;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339392ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203393ca480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203393ca5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339393010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203393930b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339392f70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020339392e30_0, 0, 2;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020339392ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203393ca480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203393ca5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020339393010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203393930b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339392f70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020339392e30_0, 0, 2;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020339392ed0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000203393ca480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203393ca5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339393010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203393930b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339392f70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020339392e30_0, 0, 2;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339392ed0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000203393ca480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203393ca5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339393010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203393930b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020339392f70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020339392e30_0, 0, 2;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020339392ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203393ca480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203393ca5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339393010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203393930b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020339392f70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020339392e30_0, 0, 2;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000203393d4d50;
T_1 ;
    %wait E_00000203393b7a90;
    %load/vec4 v0000020339393420_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000203393bb0c0_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020339393420_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000203393bb0c0_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000020339393420_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v00000203393d0840_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000203393bb0c0_0, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000203393d0840_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000203393bb0c0_0, 0, 4;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v00000203393d0840_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000203393bb0c0_0, 0, 4;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v00000203393d0840_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000203393bb0c0_0, 0, 4;
T_1.12 ;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000203393d4a30;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020339428d00_0, 0, 4;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000020339429480_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020339428d00_0, 0, 4;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000020339429480_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020339428d00_0, 0, 4;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000020339429480_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020339428d00_0, 0, 4;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000020339429480_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000020339428d00_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000020339428d00_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000020339428d00_0, 0, 4;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000203393d4a30;
T_3 ;
    %vpi_call 2 29 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "./top_module.v";
    "./ALU_Control.v";
    "./Control_Unit.v";
