<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Division.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Diviser.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Diviser.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Diviser.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Diviser.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Diviser.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Diviser.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Diviser.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Diviser.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Diviser_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Diviser_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LS_M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LS_M.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LS_M.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LS_Q.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LS_Q.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LS_Q.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comp_sub.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="comp_sub.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="comp_sub.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparator.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="comparator.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="comparator.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="comparator.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comparator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_comp_sub_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_div_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_div_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="t_div_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_c_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="testbench_comp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="testbench_comp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="testbench_comp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="testbench_comp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="testbench_comp.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_comp.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="testbench_comp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="testbench_comp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="testbench_comp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testbench_comp_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testbench_comp_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testbench_comp_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testbench_comp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1655576033" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1655576033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656004148" xil_pn:in_ck="-2992421749110323266" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1656004148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Diviser.vhd"/>
      <outfile xil_pn:name="LS_M.vhd"/>
      <outfile xil_pn:name="LS_Q.vhd"/>
      <outfile xil_pn:name="comp_sub.vhd"/>
      <outfile xil_pn:name="comparator.vhd"/>
      <outfile xil_pn:name="mem.vhd"/>
      <outfile xil_pn:name="t_comp_sub.vhd"/>
      <outfile xil_pn:name="t_div.vhd"/>
      <outfile xil_pn:name="t_ls_m.vhd"/>
      <outfile xil_pn:name="test_c.vhd"/>
      <outfile xil_pn:name="testbench_comp.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1655954193" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4360959794526267596" xil_pn:start_ts="1655954193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655954193" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3513739885287946070" xil_pn:start_ts="1655954193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655954094" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1003063665418146881" xil_pn:start_ts="1655954094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656004148" xil_pn:in_ck="-2992421749110323266" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1656004148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Diviser.vhd"/>
      <outfile xil_pn:name="LS_M.vhd"/>
      <outfile xil_pn:name="LS_Q.vhd"/>
      <outfile xil_pn:name="comp_sub.vhd"/>
      <outfile xil_pn:name="comparator.vhd"/>
      <outfile xil_pn:name="mem.vhd"/>
      <outfile xil_pn:name="t_comp_sub.vhd"/>
      <outfile xil_pn:name="t_div.vhd"/>
      <outfile xil_pn:name="t_ls_m.vhd"/>
      <outfile xil_pn:name="test_c.vhd"/>
      <outfile xil_pn:name="testbench_comp.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1656004151" xil_pn:in_ck="-2992421749110323266" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1867129288067004360" xil_pn:start_ts="1656004148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_div_beh.prj"/>
      <outfile xil_pn:name="t_div_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1656004151" xil_pn:in_ck="-4518500729599397481" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3810042221430192117" xil_pn:start_ts="1656004151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_div_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1655574306" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1655574306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655989728" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3773489959237219895" xil_pn:start_ts="1655989728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655989728" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1003063665418146881" xil_pn:start_ts="1655989728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655989728" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1655989728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655989728" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3705129355118979993" xil_pn:start_ts="1655989728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655989728" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1655989728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655989728" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2158796504016482679" xil_pn:start_ts="1655989728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655989737" xil_pn:in_ck="-4834426031184815715" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5803270847202120378" xil_pn:start_ts="1655989728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Diviser.lso"/>
      <outfile xil_pn:name="Diviser.ngc"/>
      <outfile xil_pn:name="Diviser.ngr"/>
      <outfile xil_pn:name="Diviser.prj"/>
      <outfile xil_pn:name="Diviser.stx"/>
      <outfile xil_pn:name="Diviser.syr"/>
      <outfile xil_pn:name="Diviser.xst"/>
      <outfile xil_pn:name="Diviser_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1655574316" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6671269498035205050" xil_pn:start_ts="1655574316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
