

================================================================
== Vitis HLS Report for 'dataflow_in_loop_ln131_for_each_patch'
================================================================
* Date:           Wed Jul 31 17:03:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      122|      124|  1.220 us|  1.240 us|   24|   24|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |layernorm_accumulate_U0  |layernorm_accumulate  |       34|       35|  0.340 us|  0.350 us|   24|   24|  loop rewind stp(delay=0 clock cycles(s))|
        |layernorm_output_U0      |layernorm_output      |       87|       88|  0.870 us|  0.880 us|   24|   24|  loop rewind stp(delay=0 clock cycles(s))|
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      54|    -|
|FIFO             |        -|     -|     198|     134|    -|
|Instance         |        -|    91|   10415|   12884|    -|
|Memory           |        8|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|    91|   10625|   13180|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     7|       4|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+------+-------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------+----------------------+---------+----+------+-------+-----+
    |layernorm_accumulate_U0  |layernorm_accumulate  |        0|  32|  1788|   1722|    0|
    |layernorm_output_U0      |layernorm_output      |        0|  59|  8627|  11162|    0|
    +-------------------------+----------------------+---------+----+------+-------+-----+
    |Total                    |                      |        0|  91| 10415|  12884|    0|
    +-------------------------+----------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |x_patch_data_M_elems_V_U    |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_1_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_2_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_3_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_4_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_5_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_6_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_7_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    +----------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                                                            |        8|  0|   0|    0|   192|  256|     8|         6144|
    +----------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------------+---------+----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+----+----+-----+------+-----+---------+
    |mean_V_U     |        0|  99|   0|    -|     2|   32|       64|
    |mean_sq_V_U  |        0|  99|   0|    -|     2|   32|       64|
    +-------------+---------+----+----+-----+------+-----+---------+
    |Total        |        0| 198|   0|    0|     4|   64|      128|
    +-------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_mean_V                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_mean_sq_V                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_7        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                   |       and|   0|  0|   2|           1|           1|
    |layernorm_accumulate_U0_ap_continue             |       and|   0|  0|   2|           1|           1|
    |layernorm_accumulate_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |layernorm_output_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_V                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_sq_V                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_7  |        or|   0|  0|   2|           1|           1|
    |ap_sync_layernorm_accumulate_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    |ap_sync_layernorm_output_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|  54|          27|          27|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_mean_V                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_sq_V                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_7  |   9|          2|    1|          2|
    |ap_sync_reg_layernorm_accumulate_U0_ap_ready        |   9|          2|    1|          2|
    |ap_sync_reg_layernorm_output_U0_ap_ready            |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 108|         24|   12|         24|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_mean_V                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_sq_V                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_7  |  1|   0|    1|          0|
    |ap_sync_reg_layernorm_accumulate_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_layernorm_output_U0_ap_ready            |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               | 12|   0|   12|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|m_axi_inout2_AWVALID   |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWREADY   |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWADDR    |  out|   64|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWID      |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWLEN     |  out|   32|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWSIZE    |  out|    3|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWBURST   |  out|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWLOCK    |  out|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWCACHE   |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWPROT    |  out|    3|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWQOS     |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWREGION  |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWUSER    |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WVALID    |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WREADY    |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WDATA     |  out|  256|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WSTRB     |  out|   32|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WLAST     |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WID       |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WUSER     |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARVALID   |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARREADY   |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARADDR    |  out|   64|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARID      |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARLEN     |  out|   32|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARSIZE    |  out|    3|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARBURST   |  out|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARLOCK    |  out|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARCACHE   |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARPROT    |  out|    3|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARQOS     |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARREGION  |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARUSER    |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RVALID    |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RREADY    |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RDATA     |   in|  256|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RLAST     |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RID       |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RFIFONUM  |   in|    9|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RUSER     |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RRESP     |   in|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_BVALID    |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_BREADY    |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_BRESP     |   in|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_BID       |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_BUSER     |   in|    1|       m_axi|                                  inout2|       pointer|
|patch                  |   in|    8|     ap_none|                                   patch|        scalar|
|patch_ap_vld           |   in|    1|     ap_none|                                   patch|        scalar|
|x                      |   in|   64|     ap_none|                                       x|        scalar|
|x_ap_vld               |   in|    1|     ap_none|                                       x|        scalar|
|m_axi_inout1_AWVALID   |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWREADY   |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWADDR    |  out|   64|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWID      |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWLEN     |  out|   32|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWSIZE    |  out|    3|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWBURST   |  out|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWLOCK    |  out|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWCACHE   |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWPROT    |  out|    3|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWQOS     |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWREGION  |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWUSER    |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WVALID    |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WREADY    |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WDATA     |  out|  256|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WSTRB     |  out|   32|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WLAST     |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WID       |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WUSER     |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARVALID   |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARREADY   |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARADDR    |  out|   64|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARID      |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARLEN     |  out|   32|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARSIZE    |  out|    3|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARBURST   |  out|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARLOCK    |  out|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARCACHE   |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARPROT    |  out|    3|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARQOS     |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARREGION  |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARUSER    |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RVALID    |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RREADY    |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RDATA     |   in|  256|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RLAST     |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RID       |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RFIFONUM  |   in|    9|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RUSER     |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RRESP     |   in|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_BVALID    |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_BREADY    |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_BRESP     |   in|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_BID       |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_BUSER     |   in|    1|       m_axi|                                  inout1|       pointer|
|out_r                  |   in|   64|     ap_none|                                   out_r|        scalar|
|out_r_ap_vld           |   in|    1|     ap_none|                                   out_r|        scalar|
|weights_address0       |  out|    5|   ap_memory|                                 weights|         array|
|weights_ce0            |  out|    1|   ap_memory|                                 weights|         array|
|weights_d0             |  out|  128|   ap_memory|                                 weights|         array|
|weights_q0             |   in|  128|   ap_memory|                                 weights|         array|
|weights_we0            |  out|    1|   ap_memory|                                 weights|         array|
|weights_address1       |  out|    5|   ap_memory|                                 weights|         array|
|weights_ce1            |  out|    1|   ap_memory|                                 weights|         array|
|weights_d1             |  out|  128|   ap_memory|                                 weights|         array|
|weights_q1             |   in|  128|   ap_memory|                                 weights|         array|
|weights_we1            |  out|    1|   ap_memory|                                 weights|         array|
|bias_address0          |  out|    5|   ap_memory|                                    bias|         array|
|bias_ce0               |  out|    1|   ap_memory|                                    bias|         array|
|bias_d0                |  out|  128|   ap_memory|                                    bias|         array|
|bias_q0                |   in|  128|   ap_memory|                                    bias|         array|
|bias_we0               |  out|    1|   ap_memory|                                    bias|         array|
|bias_address1          |  out|    5|   ap_memory|                                    bias|         array|
|bias_ce1               |  out|    1|   ap_memory|                                    bias|         array|
|bias_d1                |  out|  128|   ap_memory|                                    bias|         array|
|bias_q1                |   in|  128|   ap_memory|                                    bias|         array|
|bias_we1               |  out|    1|   ap_memory|                                    bias|         array|
|norm_eps_V             |   in|    3|     ap_none|                              norm_eps_V|       pointer|
|norm_eps_V_ap_vld      |   in|    1|     ap_none|                              norm_eps_V|       pointer|
+-----------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 5 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%patch_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patch"   --->   Operation 6 'read' 'patch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.67ns)   --->   "%x_patch_data_M_elems_V = alloca i64 1" [Deit_cpp/src/layernorm.cpp:134]   --->   Operation 7 'alloca' 'x_patch_data_M_elems_V' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 8 [1/1] (0.67ns)   --->   "%x_patch_data_M_elems_V_1 = alloca i64 1" [Deit_cpp/src/layernorm.cpp:134]   --->   Operation 8 'alloca' 'x_patch_data_M_elems_V_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 9 [1/1] (0.67ns)   --->   "%x_patch_data_M_elems_V_2 = alloca i64 1" [Deit_cpp/src/layernorm.cpp:134]   --->   Operation 9 'alloca' 'x_patch_data_M_elems_V_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 10 [1/1] (0.67ns)   --->   "%x_patch_data_M_elems_V_3 = alloca i64 1" [Deit_cpp/src/layernorm.cpp:134]   --->   Operation 10 'alloca' 'x_patch_data_M_elems_V_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 11 [1/1] (0.67ns)   --->   "%x_patch_data_M_elems_V_4 = alloca i64 1" [Deit_cpp/src/layernorm.cpp:134]   --->   Operation 11 'alloca' 'x_patch_data_M_elems_V_4' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 12 [1/1] (0.67ns)   --->   "%x_patch_data_M_elems_V_5 = alloca i64 1" [Deit_cpp/src/layernorm.cpp:134]   --->   Operation 12 'alloca' 'x_patch_data_M_elems_V_5' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%x_patch_data_M_elems_V_6 = alloca i64 1" [Deit_cpp/src/layernorm.cpp:134]   --->   Operation 13 'alloca' 'x_patch_data_M_elems_V_6' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%x_patch_data_M_elems_V_7 = alloca i64 1" [Deit_cpp/src/layernorm.cpp:134]   --->   Operation 14 'alloca' 'x_patch_data_M_elems_V_7' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 15 [2/2] (1.95ns)   --->   "%call_ret = call i64 @layernorm_accumulate, i256 %inout2, i8 %patch_read, i64 %x_read, i32 %x_patch_data_M_elems_V, i32 %x_patch_data_M_elems_V_1, i32 %x_patch_data_M_elems_V_2, i32 %x_patch_data_M_elems_V_3, i32 %x_patch_data_M_elems_V_4, i32 %x_patch_data_M_elems_V_5, i32 %x_patch_data_M_elems_V_6, i32 %x_patch_data_M_elems_V_7" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.63>
ST_2 : Operation 16 [1/2] (6.63ns)   --->   "%call_ret = call i64 @layernorm_accumulate, i256 %inout2, i8 %patch_read, i64 %x_read, i32 %x_patch_data_M_elems_V, i32 %x_patch_data_M_elems_V_1, i32 %x_patch_data_M_elems_V_2, i32 %x_patch_data_M_elems_V_3, i32 %x_patch_data_M_elems_V_4, i32 %x_patch_data_M_elems_V_5, i32 %x_patch_data_M_elems_V_6, i32 %x_patch_data_M_elems_V_7" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 6.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mean_V = extractvalue i64 %call_ret" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 17 'extractvalue' 'mean_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%mean_sq_V = extractvalue i64 %call_ret" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 18 'extractvalue' 'mean_sq_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 5.98>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 19 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (5.98ns)   --->   "%call_ln139 = call void @layernorm_output, i256 %inout1, i8 %patch_read, i64 %out_read, i32 %x_patch_data_M_elems_V, i32 %x_patch_data_M_elems_V_1, i32 %x_patch_data_M_elems_V_2, i32 %x_patch_data_M_elems_V_3, i32 %x_patch_data_M_elems_V_4, i32 %x_patch_data_M_elems_V_5, i32 %x_patch_data_M_elems_V_6, i32 %x_patch_data_M_elems_V_7, i32 %mean_V, i32 %mean_sq_V, i128 %weights, i128 %bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:139]   --->   Operation 20 'call' 'call_ln139' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln133 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24" [Deit_cpp/src/layernorm.cpp:133]   --->   Operation 23 'specdataflowpipeline' 'specdataflowpipeline_ln133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln139 = call void @layernorm_output, i256 %inout1, i8 %patch_read, i64 %out_read, i32 %x_patch_data_M_elems_V, i32 %x_patch_data_M_elems_V_1, i32 %x_patch_data_M_elems_V_2, i32 %x_patch_data_M_elems_V_3, i32 %x_patch_data_M_elems_V_4, i32 %x_patch_data_M_elems_V_5, i32 %x_patch_data_M_elems_V_6, i32 %x_patch_data_M_elems_V_7, i32 %mean_V, i32 %mean_sq_V, i128 %weights, i128 %bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:139]   --->   Operation 24 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln139 = ret" [Deit_cpp/src/layernorm.cpp:139]   --->   Operation 25 'ret' 'ret_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ patch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_eps_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                     (read                ) [ 00100]
patch_read                 (read                ) [ 00111]
x_patch_data_M_elems_V     (alloca              ) [ 00111]
x_patch_data_M_elems_V_1   (alloca              ) [ 00111]
x_patch_data_M_elems_V_2   (alloca              ) [ 00111]
x_patch_data_M_elems_V_3   (alloca              ) [ 00111]
x_patch_data_M_elems_V_4   (alloca              ) [ 00111]
x_patch_data_M_elems_V_5   (alloca              ) [ 00111]
x_patch_data_M_elems_V_6   (alloca              ) [ 00111]
x_patch_data_M_elems_V_7   (alloca              ) [ 00111]
call_ret                   (call                ) [ 00000]
mean_V                     (extractvalue        ) [ 00011]
mean_sq_V                  (extractvalue        ) [ 00011]
out_read                   (read                ) [ 00001]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specdataflowpipeline_ln133 (specdataflowpipeline) [ 00000]
call_ln139                 (call                ) [ 00000]
ret_ln139                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="patch">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inout1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="norm_eps_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_eps_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layernorm_accumulate"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layernorm_output"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="x_patch_data_M_elems_V_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_patch_data_M_elems_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="x_patch_data_M_elems_V_1_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_patch_data_M_elems_V_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_patch_data_M_elems_V_2_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_patch_data_M_elems_V_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_patch_data_M_elems_V_3_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_patch_data_M_elems_V_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_patch_data_M_elems_V_4_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_patch_data_M_elems_V_4/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_patch_data_M_elems_V_5_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_patch_data_M_elems_V_5/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_patch_data_M_elems_V_6_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_patch_data_M_elems_V_6/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_patch_data_M_elems_V_7_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_patch_data_M_elems_V_7/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="patch_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patch_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="out_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_layernorm_accumulate_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="256" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="0" index="3" bw="64" slack="0"/>
<pin id="103" dir="0" index="4" bw="32" slack="0"/>
<pin id="104" dir="0" index="5" bw="32" slack="0"/>
<pin id="105" dir="0" index="6" bw="32" slack="0"/>
<pin id="106" dir="0" index="7" bw="32" slack="0"/>
<pin id="107" dir="0" index="8" bw="32" slack="0"/>
<pin id="108" dir="0" index="9" bw="32" slack="0"/>
<pin id="109" dir="0" index="10" bw="32" slack="0"/>
<pin id="110" dir="0" index="11" bw="32" slack="0"/>
<pin id="111" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_layernorm_output_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="256" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="2"/>
<pin id="128" dir="0" index="3" bw="64" slack="0"/>
<pin id="129" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="12" bw="32" slack="1"/>
<pin id="138" dir="0" index="13" bw="32" slack="1"/>
<pin id="139" dir="0" index="14" bw="128" slack="0"/>
<pin id="140" dir="0" index="15" bw="128" slack="0"/>
<pin id="141" dir="0" index="16" bw="3" slack="0"/>
<pin id="142" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln139/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="mean_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mean_V/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="mean_sq_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mean_sq_V/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="x_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="162" class="1005" name="patch_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patch_read "/>
</bind>
</comp>

<comp id="168" class="1005" name="mean_V_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean_V "/>
</bind>
</comp>

<comp id="173" class="1005" name="mean_sq_V_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean_sq_V "/>
</bind>
</comp>

<comp id="178" class="1005" name="out_read_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="86" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="115"><net_src comp="80" pin="2"/><net_sink comp="98" pin=3"/></net>

<net id="116"><net_src comp="48" pin="1"/><net_sink comp="98" pin=4"/></net>

<net id="117"><net_src comp="52" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="118"><net_src comp="56" pin="1"/><net_sink comp="98" pin=6"/></net>

<net id="119"><net_src comp="60" pin="1"/><net_sink comp="98" pin=7"/></net>

<net id="120"><net_src comp="64" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="121"><net_src comp="68" pin="1"/><net_sink comp="98" pin=9"/></net>

<net id="122"><net_src comp="72" pin="1"/><net_sink comp="98" pin=10"/></net>

<net id="123"><net_src comp="76" pin="1"/><net_sink comp="98" pin=11"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="145"><net_src comp="92" pin="2"/><net_sink comp="124" pin=3"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="124" pin=14"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="124" pin=15"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="124" pin=16"/></net>

<net id="152"><net_src comp="98" pin="12"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="98" pin="12"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="80" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="98" pin=3"/></net>

<net id="165"><net_src comp="86" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="171"><net_src comp="149" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="124" pin=12"/></net>

<net id="176"><net_src comp="153" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="124" pin=13"/></net>

<net id="181"><net_src comp="92" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="124" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout2 | {}
	Port: inout1 | {3 4 }
	Port: weights | {}
	Port: bias | {}
	Port: norm_eps_V | {}
 - Input state : 
	Port: dataflow_in_loop__ln131_for_each_patch : inout2 | {1 2 }
	Port: dataflow_in_loop__ln131_for_each_patch : patch | {1 }
	Port: dataflow_in_loop__ln131_for_each_patch : x | {1 }
	Port: dataflow_in_loop__ln131_for_each_patch : inout1 | {}
	Port: dataflow_in_loop__ln131_for_each_patch : out_r | {3 }
	Port: dataflow_in_loop__ln131_for_each_patch : weights | {3 4 }
	Port: dataflow_in_loop__ln131_for_each_patch : bias | {3 4 }
	Port: dataflow_in_loop__ln131_for_each_patch : norm_eps_V | {3 4 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		mean_V : 1
		mean_sq_V : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_layernorm_accumulate_fu_98 |    32   |  1.281  |   1262  |   1204  |
|          |   grp_layernorm_output_fu_124  |    59   |  5.124  |   7080  |  10021  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        x_read_read_fu_80       |    0    |    0    |    0    |    0    |
|   read   |      patch_read_read_fu_86     |    0    |    0    |    0    |    0    |
|          |       out_read_read_fu_92      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|extractvalue|          mean_V_fu_149         |    0    |    0    |    0    |    0    |
|          |        mean_sq_V_fu_153        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    91   |  6.405  |   8342  |  11225  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+------------------------+--------+--------+--------+--------+
|                        |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------+--------+--------+--------+--------+
| x_patch_data_M_elems_V |    1   |    0   |    0   |    0   |
|x_patch_data_M_elems_V_1|    1   |    0   |    0   |    0   |
|x_patch_data_M_elems_V_2|    1   |    0   |    0   |    0   |
|x_patch_data_M_elems_V_3|    1   |    0   |    0   |    0   |
|x_patch_data_M_elems_V_4|    1   |    0   |    0   |    0   |
|x_patch_data_M_elems_V_5|    1   |    0   |    0   |    0   |
|x_patch_data_M_elems_V_6|    1   |    0   |    0   |    0   |
|x_patch_data_M_elems_V_7|    1   |    0   |    0   |    0   |
+------------------------+--------+--------+--------+--------+
|          Total         |    8   |    0   |    0   |    0   |
+------------------------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  mean_V_reg_168  |   32   |
| mean_sq_V_reg_173|   32   |
| out_read_reg_178 |   64   |
|patch_read_reg_162|    8   |
|  x_read_reg_157  |   64   |
+------------------+--------+
|       Total      |   200  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_layernorm_accumulate_fu_98 |  p2  |   2  |   8  |   16   ||    9    |
| grp_layernorm_accumulate_fu_98 |  p3  |   2  |  64  |   128  ||    9    |
|   grp_layernorm_output_fu_124  |  p3  |   2  |  64  |   128  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   272  ||  1.281  ||    27   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   91   |    6   |  8342  |  11225 |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   200  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   91   |    7   |  8542  |  11252 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
