Analysis for QUEUE_SIZE = 15, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 11s -> 11s
Frequency: 100 MHz -> Implementation: 40s -> 40s
Frequency: 100 MHz -> Power: 0.458 W
Frequency: 100 MHz -> CLB LUTs Used: 392
Frequency: 100 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 100 MHz -> CLB Registers Used: 245
Frequency: 100 MHz -> CLB Registers Util%: 0.09 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 6.933 ns
Frequency: 100 MHz -> Achieved Frequency: 326.052 MHz


Frequency: 150 MHz -> Synthesis: 8s -> 8s
Frequency: 150 MHz -> Implementation: 37s -> 37s
Frequency: 150 MHz -> Power: 0.462 W
Frequency: 150 MHz -> CLB LUTs Used: 392
Frequency: 150 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 150 MHz -> CLB Registers Used: 245
Frequency: 150 MHz -> CLB Registers Util%: 0.09 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.792 ns
Frequency: 150 MHz -> Achieved Frequency: 347.866 MHz


Frequency: 200 MHz -> Synthesis: 8s -> 8s
Frequency: 200 MHz -> Implementation: 36s -> 36s
Frequency: 200 MHz -> Power: 0.466 W
Frequency: 200 MHz -> CLB LUTs Used: 392
Frequency: 200 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 200 MHz -> CLB Registers Used: 245
Frequency: 200 MHz -> CLB Registers Util%: 0.09 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.222 ns
Frequency: 200 MHz -> Achieved Frequency: 359.971 MHz


Frequency: 250 MHz -> Synthesis: 9s -> 9s
Frequency: 250 MHz -> Implementation: 36s -> 36s
Frequency: 250 MHz -> Power: 0.470 W
Frequency: 250 MHz -> CLB LUTs Used: 392
Frequency: 250 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 250 MHz -> CLB Registers Used: 245
Frequency: 250 MHz -> CLB Registers Util%: 0.09 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.287 ns
Frequency: 250 MHz -> Achieved Frequency: 368.596 MHz


Frequency: 300 MHz -> Synthesis: 7s -> 7s
Frequency: 300 MHz -> Implementation: 36s -> 36s
Frequency: 300 MHz -> Power: 0.475 W
Frequency: 300 MHz -> CLB LUTs Used: 392
Frequency: 300 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 300 MHz -> CLB Registers Used: 245
Frequency: 300 MHz -> CLB Registers Util%: 0.09 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.584 ns
Frequency: 300 MHz -> Achieved Frequency: 363.725 MHz


Frequency: 350 MHz -> Synthesis: 8s -> 8s
Frequency: 350 MHz -> Implementation: 37s -> 37s
Frequency: 350 MHz -> Power: 0.479 W
Frequency: 350 MHz -> CLB LUTs Used: 394
Frequency: 350 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 350 MHz -> CLB Registers Used: 245
Frequency: 350 MHz -> CLB Registers Util%: 0.09 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.477 ns
Frequency: 350 MHz -> Achieved Frequency: 420.143 MHz


Frequency: 400 MHz -> Synthesis: 8s -> 8s
Frequency: 400 MHz -> Implementation: 39s -> 39s
Frequency: 400 MHz -> Power: 0.480 W
Frequency: 400 MHz -> CLB LUTs Used: 396
Frequency: 400 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 400 MHz -> CLB Registers Used: 245
Frequency: 400 MHz -> CLB Registers Util%: 0.09 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.394 ns
Frequency: 400 MHz -> Achieved Frequency: 474.834 MHz


Frequency: 450 MHz -> Synthesis: 9s -> 9s
Frequency: 450 MHz -> Implementation: 47s -> 47s
Frequency: 450 MHz -> Power: 0.487 W
Frequency: 450 MHz -> CLB LUTs Used: 399
Frequency: 450 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 450 MHz -> CLB Registers Used: 245
Frequency: 450 MHz -> CLB Registers Util%: 0.09 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.127 ns
Frequency: 450 MHz -> Achieved Frequency: 477.276 MHz


Frequency: 500 MHz -> Synthesis: 8s -> 8s
Frequency: 500 MHz -> Implementation: 58s -> 58s
Frequency: 500 MHz -> Power: 0.492 W
Frequency: 500 MHz -> CLB LUTs Used: 401
Frequency: 500 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 500 MHz -> CLB Registers Used: 245
Frequency: 500 MHz -> CLB Registers Util%: 0.09 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.012 ns
Frequency: 500 MHz -> Achieved Frequency: 503.018 MHz


Frequency: 550 MHz -> Synthesis: 9s -> 9s
Frequency: 550 MHz -> Implementation: 1m 12s -> 72s
Frequency: 550 MHz -> Power: 0.492 W
Frequency: 550 MHz -> CLB LUTs Used: 402
Frequency: 550 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 550 MHz -> CLB Registers Used: 246
Frequency: 550 MHz -> CLB Registers Util%: 0.09 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.307 ns
Frequency: 550 MHz -> Achieved Frequency: 470.548 MHz


Frequency: 600 MHz -> Synthesis: 8s -> 8s
Frequency: 600 MHz -> Implementation: 1m 10s -> 70s
Frequency: 600 MHz -> Power: 0.494 W
Frequency: 600 MHz -> CLB LUTs Used: 403
Frequency: 600 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 600 MHz -> CLB Registers Used: 245
Frequency: 600 MHz -> CLB Registers Util%: 0.09 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.206 ns
Frequency: 600 MHz -> Achieved Frequency: 533.998 MHz


Frequency: 650 MHz -> Synthesis: 8s -> 8s
Frequency: 650 MHz -> Implementation: 1m 17s -> 77s
Frequency: 650 MHz -> Power: 0.504 W
Frequency: 650 MHz -> CLB LUTs Used: 403
Frequency: 650 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 650 MHz -> CLB Registers Used: 245
Frequency: 650 MHz -> CLB Registers Util%: 0.09 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.480 ns
Frequency: 650 MHz -> Achieved Frequency: 495.427 MHz


Frequency: 700 MHz -> Synthesis: 8s -> 8s
Frequency: 700 MHz -> Implementation: 1m 10s -> 70s
Frequency: 700 MHz -> Power: 0.507 W
Frequency: 700 MHz -> CLB LUTs Used: 404
Frequency: 700 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 700 MHz -> CLB Registers Used: 245
Frequency: 700 MHz -> CLB Registers Util%: 0.09 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.469 ns
Frequency: 700 MHz -> Achieved Frequency: 526.989 MHz


Frequency: 750 MHz -> Synthesis: 8s -> 8s
Frequency: 750 MHz -> Implementation: 1m 6s -> 66s
Frequency: 750 MHz -> Power: 0.510 W
Frequency: 750 MHz -> CLB LUTs Used: 409
Frequency: 750 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 750 MHz -> CLB Registers Used: 245
Frequency: 750 MHz -> CLB Registers Util%: 0.09 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.563 ns
Frequency: 750 MHz -> Achieved Frequency: 527.333 MHz


Frequency: 800 MHz -> Synthesis: 8s -> 8s
Frequency: 800 MHz -> Implementation: 1m 5s -> 65s
Frequency: 800 MHz -> Power: 0.515 W
Frequency: 800 MHz -> CLB LUTs Used: 422
Frequency: 800 MHz -> CLB LUTs Util%: 0.30 %
Frequency: 800 MHz -> CLB Registers Used: 245
Frequency: 800 MHz -> CLB Registers Util%: 0.09 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.643 ns
Frequency: 800 MHz -> Achieved Frequency: 528.262 MHz


