Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed May 20 18:52:23 2015
| Host              : MECHA-9 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file lab5top_timing_summary_routed.rpt -rpx lab5top_timing_summary_routed.rpx
| Design            : lab5top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 160 register/latch pins with no clock driven by root clock pin: ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 178 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.230        0.000                      0                 9655        0.065        0.000                      0                 9655        3.000        0.000                       0                  4162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
MMCM/U0/cm_clkin        {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  cm_clkout1_clk_wiz_0  {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MMCM/U0/cm_clkin                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
  cm_clkout1_clk_wiz_0       46.773        0.000                      0                  113        0.152        0.000                      0                  113       24.500        0.000                       0                    56  
sys_clk_pin                   1.230        0.000                      0                 9542        0.065        0.000                      0                 9542        3.750        0.000                       0                  4102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin           cm_clkout1_clk_wiz_0        3.568        0.000                      0                   14        0.388        0.000                      0                   14  
cm_clkout1_clk_wiz_0  sys_clk_pin                 4.956        0.000                      0                   24        0.169        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MMCM/U0/cm_clkin
  To Clock:  MMCM/U0/cm_clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM/U0/cm_clkin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { MMCM/U0/cm_clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                           
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { MMCM/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                             
Min Period  n/a     BUFG/I               n/a            2.155     50.000  47.845   BUFGCTRL_X0Y2    MMCM/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   50.000  50.000   MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  cm_clkout1_clk_wiz_0
  To Clock:  cm_clkout1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.773ns  (required time - arrival time)
  Source:                 ModemTransmitter/DAC/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.801ns (29.154%)  route 1.947ns (70.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 51.442 - 50.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.554     1.554    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X52Y27                                                      r  ModemTransmitter/DAC/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ModemTransmitter/DAC/current_state_reg[1]/Q
                         net (fo=22, routed)          1.422     3.455    ModemTransmitter/DAC/current_state[1]
    SLICE_X57Y29         LUT4 (Prop_lut4_I3_O)        0.323     3.778 r  ModemTransmitter/DAC/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.524     4.302    ModemTransmitter/DAC/p_1_in[3]
    SLICE_X56Y30         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.442    51.442    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y30                                                      r  ModemTransmitter/DAC/shift_reg_reg[3]/C
                         clock pessimism              0.080    51.522    
                         clock uncertainty           -0.194    51.328    
    SLICE_X56Y30         FDRE (Setup_fdre_C_D)       -0.253    51.075    ModemTransmitter/DAC/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.075    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 46.773    

Slack (MET) :             46.992ns  (required time - arrival time)
  Source:                 ModemTransmitter/DAC/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.773ns (30.003%)  route 1.803ns (69.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 51.442 - 50.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.554     1.554    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X52Y27                                                      r  ModemTransmitter/DAC/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ModemTransmitter/DAC/current_state_reg[1]/Q
                         net (fo=22, routed)          1.240     3.272    ModemTransmitter/DAC/current_state[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.295     3.567 r  ModemTransmitter/DAC/shift_reg[15]_i_1/O
                         net (fo=16, routed)          0.563     4.131    ModemTransmitter/DAC/n_0_shift_reg[15]_i_1
    SLICE_X57Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.442    51.442    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X57Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[7]/C
                         clock pessimism              0.080    51.522    
                         clock uncertainty           -0.194    51.328    
    SLICE_X57Y29         FDRE (Setup_fdre_C_CE)      -0.205    51.123    ModemTransmitter/DAC/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         51.123    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                 46.992    

Slack (MET) :             47.033ns  (required time - arrival time)
  Source:                 ModemTransmitter/DAC/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.773ns (30.499%)  route 1.762ns (69.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 51.441 - 50.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.554     1.554    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X52Y27                                                      r  ModemTransmitter/DAC/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ModemTransmitter/DAC/current_state_reg[1]/Q
                         net (fo=22, routed)          1.240     3.272    ModemTransmitter/DAC/current_state[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.295     3.567 r  ModemTransmitter/DAC/shift_reg[15]_i_1/O
                         net (fo=16, routed)          0.521     4.089    ModemTransmitter/DAC/n_0_shift_reg[15]_i_1
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.441    51.441    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[0]/C
                         clock pessimism              0.080    51.521    
                         clock uncertainty           -0.194    51.327    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    51.122    ModemTransmitter/DAC/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         51.122    
                         arrival time                          -4.089    
  -------------------------------------------------------------------
                         slack                                 47.033    

Slack (MET) :             47.033ns  (required time - arrival time)
  Source:                 ModemTransmitter/DAC/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.773ns (30.499%)  route 1.762ns (69.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 51.441 - 50.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.554     1.554    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X52Y27                                                      r  ModemTransmitter/DAC/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ModemTransmitter/DAC/current_state_reg[1]/Q
                         net (fo=22, routed)          1.240     3.272    ModemTransmitter/DAC/current_state[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.295     3.567 r  ModemTransmitter/DAC/shift_reg[15]_i_1/O
                         net (fo=16, routed)          0.521     4.089    ModemTransmitter/DAC/n_0_shift_reg[15]_i_1
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.441    51.441    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[10]/C
                         clock pessimism              0.080    51.521    
                         clock uncertainty           -0.194    51.327    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    51.122    ModemTransmitter/DAC/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         51.122    
                         arrival time                          -4.089    
  -------------------------------------------------------------------
                         slack                                 47.033    

Slack (MET) :             47.033ns  (required time - arrival time)
  Source:                 ModemTransmitter/DAC/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.773ns (30.499%)  route 1.762ns (69.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 51.441 - 50.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.554     1.554    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X52Y27                                                      r  ModemTransmitter/DAC/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ModemTransmitter/DAC/current_state_reg[1]/Q
                         net (fo=22, routed)          1.240     3.272    ModemTransmitter/DAC/current_state[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.295     3.567 r  ModemTransmitter/DAC/shift_reg[15]_i_1/O
                         net (fo=16, routed)          0.521     4.089    ModemTransmitter/DAC/n_0_shift_reg[15]_i_1
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.441    51.441    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[11]/C
                         clock pessimism              0.080    51.521    
                         clock uncertainty           -0.194    51.327    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    51.122    ModemTransmitter/DAC/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         51.122    
                         arrival time                          -4.089    
  -------------------------------------------------------------------
                         slack                                 47.033    

Slack (MET) :             47.033ns  (required time - arrival time)
  Source:                 ModemTransmitter/DAC/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.773ns (30.499%)  route 1.762ns (69.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 51.441 - 50.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.554     1.554    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X52Y27                                                      r  ModemTransmitter/DAC/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ModemTransmitter/DAC/current_state_reg[1]/Q
                         net (fo=22, routed)          1.240     3.272    ModemTransmitter/DAC/current_state[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.295     3.567 r  ModemTransmitter/DAC/shift_reg[15]_i_1/O
                         net (fo=16, routed)          0.521     4.089    ModemTransmitter/DAC/n_0_shift_reg[15]_i_1
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.441    51.441    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[12]/C
                         clock pessimism              0.080    51.521    
                         clock uncertainty           -0.194    51.327    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    51.122    ModemTransmitter/DAC/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         51.122    
                         arrival time                          -4.089    
  -------------------------------------------------------------------
                         slack                                 47.033    

Slack (MET) :             47.033ns  (required time - arrival time)
  Source:                 ModemTransmitter/DAC/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.773ns (30.499%)  route 1.762ns (69.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 51.441 - 50.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.554     1.554    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X52Y27                                                      r  ModemTransmitter/DAC/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ModemTransmitter/DAC/current_state_reg[1]/Q
                         net (fo=22, routed)          1.240     3.272    ModemTransmitter/DAC/current_state[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.295     3.567 r  ModemTransmitter/DAC/shift_reg[15]_i_1/O
                         net (fo=16, routed)          0.521     4.089    ModemTransmitter/DAC/n_0_shift_reg[15]_i_1
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.441    51.441    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[5]/C
                         clock pessimism              0.080    51.521    
                         clock uncertainty           -0.194    51.327    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    51.122    ModemTransmitter/DAC/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         51.122    
                         arrival time                          -4.089    
  -------------------------------------------------------------------
                         slack                                 47.033    

Slack (MET) :             47.033ns  (required time - arrival time)
  Source:                 ModemTransmitter/DAC/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.773ns (30.499%)  route 1.762ns (69.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 51.441 - 50.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.554     1.554    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X52Y27                                                      r  ModemTransmitter/DAC/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ModemTransmitter/DAC/current_state_reg[1]/Q
                         net (fo=22, routed)          1.240     3.272    ModemTransmitter/DAC/current_state[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.295     3.567 r  ModemTransmitter/DAC/shift_reg[15]_i_1/O
                         net (fo=16, routed)          0.521     4.089    ModemTransmitter/DAC/n_0_shift_reg[15]_i_1
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.441    51.441    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[6]/C
                         clock pessimism              0.080    51.521    
                         clock uncertainty           -0.194    51.327    
    SLICE_X55Y29         FDRE (Setup_fdre_C_CE)      -0.205    51.122    ModemTransmitter/DAC/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         51.122    
                         arrival time                          -4.089    
  -------------------------------------------------------------------
                         slack                                 47.033    

Slack (MET) :             47.078ns  (required time - arrival time)
  Source:                 ModemTransmitter/DAC/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.773ns (30.589%)  route 1.754ns (69.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 51.442 - 50.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.554     1.554    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X52Y27                                                      r  ModemTransmitter/DAC/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ModemTransmitter/DAC/current_state_reg[1]/Q
                         net (fo=22, routed)          1.240     3.272    ModemTransmitter/DAC/current_state[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.295     3.567 r  ModemTransmitter/DAC/shift_reg[15]_i_1/O
                         net (fo=16, routed)          0.514     4.081    ModemTransmitter/DAC/n_0_shift_reg[15]_i_1
    SLICE_X56Y30         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.442    51.442    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y30                                                      r  ModemTransmitter/DAC/shift_reg_reg[15]/C
                         clock pessimism              0.080    51.522    
                         clock uncertainty           -0.194    51.328    
    SLICE_X56Y30         FDRE (Setup_fdre_C_CE)      -0.169    51.159    ModemTransmitter/DAC/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         51.159    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 47.078    

Slack (MET) :             47.078ns  (required time - arrival time)
  Source:                 ModemTransmitter/DAC/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.773ns (30.589%)  route 1.754ns (69.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 51.442 - 50.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.554     1.554    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X52Y27                                                      r  ModemTransmitter/DAC/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ModemTransmitter/DAC/current_state_reg[1]/Q
                         net (fo=22, routed)          1.240     3.272    ModemTransmitter/DAC/current_state[1]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.295     3.567 r  ModemTransmitter/DAC/shift_reg[15]_i_1/O
                         net (fo=16, routed)          0.514     4.081    ModemTransmitter/DAC/n_0_shift_reg[15]_i_1
    SLICE_X56Y30         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.442    51.442    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y30                                                      r  ModemTransmitter/DAC/shift_reg_reg[3]/C
                         clock pessimism              0.080    51.522    
                         clock uncertainty           -0.194    51.328    
    SLICE_X56Y30         FDRE (Setup_fdre_C_CE)      -0.169    51.159    ModemTransmitter/DAC/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.159    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 47.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/ADC/adc_ch0_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.557     0.557    ModemReceiver/ADC/CLK
    SLICE_X43Y86                                                      r  ModemReceiver/ADC/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ModemReceiver/ADC/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     0.814    ModemReceiver/ADC/n_0_shift_reg_reg[3]
    SLICE_X44Y86         FDRE                                         r  ModemReceiver/ADC/adc_ch0_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.827    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[3]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.070     0.663    ModemReceiver/ADC/adc_ch0_word_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/ADC/adc_ch0_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.246%)  route 0.129ns (47.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.557     0.557    ModemReceiver/ADC/CLK
    SLICE_X43Y86                                                      r  ModemReceiver/ADC/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ModemReceiver/ADC/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.129     0.827    ModemReceiver/ADC/n_0_shift_reg_reg[2]
    SLICE_X44Y86         FDRE                                         r  ModemReceiver/ADC/adc_ch0_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.827    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[2]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.066     0.659    ModemReceiver/ADC/adc_ch0_word_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/ADC/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.886%)  route 0.131ns (48.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.559     0.559    ModemReceiver/ADC/CLK
    SLICE_X44Y87                                                      r  ModemReceiver/ADC/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ModemReceiver/ADC/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.131     0.830    ModemReceiver/ADC/n_0_shift_reg_reg[1]
    SLICE_X43Y86         FDRE                                         r  ModemReceiver/ADC/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.826    ModemReceiver/ADC/CLK
    SLICE_X43Y86                                                      r  ModemReceiver/ADC/shift_reg_reg[2]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.070     0.662    ModemReceiver/ADC/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/ADC/adc_ch0_word_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.257%)  route 0.124ns (46.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.560     0.560    ModemReceiver/ADC/CLK
    SLICE_X44Y89                                                      r  ModemReceiver/ADC/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ModemReceiver/ADC/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.124     0.824    ModemReceiver/ADC/n_0_shift_reg_reg[9]
    SLICE_X44Y88         FDRE                                         r  ModemReceiver/ADC/adc_ch0_word_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.830     0.830    ModemReceiver/ADC/CLK
    SLICE_X44Y88                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[9]/C
                         clock pessimism             -0.254     0.576    
    SLICE_X44Y88         FDRE (Hold_fdre_C_D)         0.070     0.646    ModemReceiver/ADC/adc_ch0_word_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/ADC/adc_ch0_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.257%)  route 0.124ns (46.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.559     0.559    ModemReceiver/ADC/CLK
    SLICE_X44Y87                                                      r  ModemReceiver/ADC/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ModemReceiver/ADC/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.124     0.823    ModemReceiver/ADC/n_0_shift_reg_reg[5]
    SLICE_X45Y86         FDRE                                         r  ModemReceiver/ADC/adc_ch0_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.827    ModemReceiver/ADC/CLK
    SLICE_X45Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[5]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X45Y86         FDRE (Hold_fdre_C_D)         0.070     0.643    ModemReceiver/ADC/adc_ch0_word_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/ADC/adc_ch0_word_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.729%)  route 0.132ns (48.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.560     0.560    ModemReceiver/ADC/CLK
    SLICE_X44Y89                                                      r  ModemReceiver/ADC/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ModemReceiver/ADC/shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.132     0.832    ModemReceiver/ADC/n_0_shift_reg_reg[10]
    SLICE_X44Y88         FDRE                                         r  ModemReceiver/ADC/adc_ch0_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.830     0.830    ModemReceiver/ADC/CLK
    SLICE_X44Y88                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[10]/C
                         clock pessimism             -0.254     0.576    
    SLICE_X44Y88         FDRE (Hold_fdre_C_D)         0.075     0.651    ModemReceiver/ADC/adc_ch0_word_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/ADC/adc_ch0_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.559     0.559    ModemReceiver/ADC/CLK
    SLICE_X44Y87                                                      r  ModemReceiver/ADC/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ModemReceiver/ADC/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.124     0.824    ModemReceiver/ADC/n_0_shift_reg_reg[4]
    SLICE_X45Y86         FDRE                                         r  ModemReceiver/ADC/adc_ch0_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.827    ModemReceiver/ADC/CLK
    SLICE_X45Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[4]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X45Y86         FDRE (Hold_fdre_C_D)         0.066     0.639    ModemReceiver/ADC/adc_ch0_word_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/ADC/adc_ch0_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.717%)  route 0.132ns (48.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.559     0.559    ModemReceiver/ADC/CLK
    SLICE_X44Y87                                                      r  ModemReceiver/ADC/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ModemReceiver/ADC/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.132     0.831    ModemReceiver/ADC/n_0_shift_reg_reg[1]
    SLICE_X44Y86         FDRE                                         r  ModemReceiver/ADC/adc_ch0_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.827    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[1]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.070     0.643    ModemReceiver/ADC/adc_ch0_word_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/ADC/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.718%)  route 0.137ns (49.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.560     0.560    ModemReceiver/ADC/CLK
    SLICE_X44Y89                                                      r  ModemReceiver/ADC/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ModemReceiver/ADC/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.137     0.838    ModemReceiver/ADC/n_0_shift_reg_reg[9]
    SLICE_X44Y89         FDRE                                         r  ModemReceiver/ADC/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.830     0.830    ModemReceiver/ADC/CLK
    SLICE_X44Y89                                                      r  ModemReceiver/ADC/shift_reg_reg[10]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X44Y89         FDRE (Hold_fdre_C_D)         0.070     0.630    ModemReceiver/ADC/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ModemTransmitter/DAC/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.188ns (48.451%)  route 0.200ns (51.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.557     0.557    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ModemTransmitter/DAC/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.200     0.898    ModemTransmitter/DAC/n_0_shift_reg_reg[0]
    SLICE_X56Y29         LUT4 (Prop_lut4_I1_O)        0.047     0.945 r  ModemTransmitter/DAC/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.945    ModemTransmitter/DAC/p_1_in[1]
    SLICE_X56Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.826    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[1]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.131     0.723    ModemTransmitter/DAC/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cm_clkout1_clk_wiz_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { MMCM/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                       
Min Period        n/a     BUFG/I              n/a            2.155     50.000  47.845   BUFGCTRL_X0Y0    MMCM/U0/clkout1_buf/I                     
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKOUT0             
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X45Y86     ModemReceiver/ADC/adc_ch0_word_reg[0]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X44Y88     ModemReceiver/ADC/adc_ch0_word_reg[10]/C  
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X44Y88     ModemReceiver/ADC/adc_ch0_word_reg[11]/C  
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X44Y86     ModemReceiver/ADC/adc_ch0_word_reg[1]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X44Y86     ModemReceiver/ADC/adc_ch0_word_reg[2]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X44Y86     ModemReceiver/ADC/adc_ch0_word_reg[3]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X45Y86     ModemReceiver/ADC/adc_ch0_word_reg[4]/C   
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X45Y86     ModemReceiver/ADC/adc_ch0_word_reg[5]/C   
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  MMCM/U0/mmcm_adv_inst/CLKOUT0             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X56Y29     ModemTransmitter/DAC/shift_reg_reg[13]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X56Y29     ModemTransmitter/DAC/shift_reg_reg[14]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X56Y30     ModemTransmitter/DAC/shift_reg_reg[15]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X56Y29     ModemTransmitter/DAC/shift_reg_reg[1]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X56Y29     ModemTransmitter/DAC/shift_reg_reg[2]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X56Y30     ModemTransmitter/DAC/shift_reg_reg[3]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X56Y30     ModemTransmitter/DAC/shift_reg_reg[4]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X57Y29     ModemTransmitter/DAC/shift_reg_reg[7]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X56Y29     ModemTransmitter/DAC/shift_reg_reg[8]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X56Y29     ModemTransmitter/DAC/shift_reg_reg[9]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y86     ModemReceiver/ADC/adc_ch0_word_reg[0]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X44Y88     ModemReceiver/ADC/adc_ch0_word_reg[10]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X44Y88     ModemReceiver/ADC/adc_ch0_word_reg[11]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X44Y86     ModemReceiver/ADC/adc_ch0_word_reg[1]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X44Y86     ModemReceiver/ADC/adc_ch0_word_reg[2]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X44Y86     ModemReceiver/ADC/adc_ch0_word_reg[3]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y86     ModemReceiver/ADC/adc_ch0_word_reg[4]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y86     ModemReceiver/ADC/adc_ch0_word_reg[5]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y87     ModemReceiver/ADC/adc_ch0_word_reg[6]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y87     ModemReceiver/ADC/adc_ch0_word_reg[7]/C   



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[11][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 0.419ns (4.980%)  route 7.994ns (95.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.554     5.075    ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y27                                                      r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=3365, routed)        7.994    13.488    ModemReceiver/MatchedFilter_Q/sample_clk
    SLICE_X51Y101        FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[11][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.613    14.954    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X51Y101                                                     r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[11][9]/C
                         clock pessimism              0.180    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.380    14.719    ModemReceiver/MatchedFilter_Q/Xbuf_reg[11][9]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[12][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 0.419ns (4.980%)  route 7.994ns (95.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.554     5.075    ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y27                                                      r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=3365, routed)        7.994    13.488    ModemReceiver/MatchedFilter_Q/sample_clk
    SLICE_X51Y101        FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[12][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.613    14.954    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X51Y101                                                     r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[12][9]/C
                         clock pessimism              0.180    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.380    14.719    ModemReceiver/MatchedFilter_Q/Xbuf_reg[12][9]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[13][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 0.419ns (4.980%)  route 7.994ns (95.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.554     5.075    ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y27                                                      r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=3365, routed)        7.994    13.488    ModemReceiver/MatchedFilter_Q/sample_clk
    SLICE_X51Y101        FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[13][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.613    14.954    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X51Y101                                                     r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[13][9]/C
                         clock pessimism              0.180    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.380    14.719    ModemReceiver/MatchedFilter_Q/Xbuf_reg[13][9]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[14][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 0.419ns (4.980%)  route 7.994ns (95.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.554     5.075    ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y27                                                      r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=3365, routed)        7.994    13.488    ModemReceiver/MatchedFilter_Q/sample_clk
    SLICE_X51Y101        FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[14][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.613    14.954    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X51Y101                                                     r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[14][9]/C
                         clock pessimism              0.180    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.380    14.719    ModemReceiver/MatchedFilter_Q/Xbuf_reg[14][9]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[8][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 0.419ns (4.980%)  route 7.994ns (95.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.554     5.075    ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y27                                                      r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=3365, routed)        7.994    13.488    ModemReceiver/MatchedFilter_Q/sample_clk
    SLICE_X51Y101        FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[8][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.613    14.954    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X51Y101                                                     r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[8][9]/C
                         clock pessimism              0.180    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.380    14.719    ModemReceiver/MatchedFilter_Q/Xbuf_reg[8][9]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[9][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 0.419ns (4.980%)  route 7.994ns (95.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.554     5.075    ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y27                                                      r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=3365, routed)        7.994    13.488    ModemReceiver/MatchedFilter_Q/sample_clk
    SLICE_X51Y101        FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[9][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.613    14.954    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X51Y101                                                     r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[9][9]/C
                         clock pessimism              0.180    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.380    14.719    ModemReceiver/MatchedFilter_Q/Xbuf_reg[9][9]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[82][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 0.419ns (5.119%)  route 7.767ns (94.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.554     5.075    ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y27                                                      r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=3365, routed)        7.767    13.261    ModemReceiver/MatchedFilter_Q/sample_clk
    SLICE_X37Y88         FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[82][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.432    14.773    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X37Y88                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[82][4]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X37Y88         FDRE (Setup_fdre_C_CE)      -0.380    14.537    ModemReceiver/MatchedFilter_Q/Xbuf_reg[82][4]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -13.261    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[100][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.419ns (5.099%)  route 7.799ns (94.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.554     5.075    ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y27                                                      r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=3365, routed)        7.799    13.293    ModemReceiver/MatchedFilter_Q/sample_clk
    SLICE_X38Y92         FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[100][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.434    14.775    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X38Y92                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[100][1]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X38Y92         FDRE (Setup_fdre_C_CE)      -0.344    14.575    ModemReceiver/MatchedFilter_Q/Xbuf_reg[100][1]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -13.293    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[40][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 0.419ns (5.124%)  route 7.758ns (94.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.554     5.075    ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y27                                                      r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=3365, routed)        7.758    13.252    ModemReceiver/MatchedFilter_Q/sample_clk
    SLICE_X43Y98         FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[40][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.438    14.779    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X43Y98                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[40][10]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X43Y98         FDRE (Setup_fdre_C_CE)      -0.380    14.543    ModemReceiver/MatchedFilter_Q/Xbuf_reg[40][10]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -13.252    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[111][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.179ns  (logic 0.419ns (5.123%)  route 7.760ns (94.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.554     5.075    ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y27                                                      r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=3365, routed)        7.760    13.254    ModemReceiver/MatchedFilter_Q/sample_clk
    SLICE_X53Y95         FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[111][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.442    14.783    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X53Y95                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[111][7]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.380    14.547    ModemReceiver/MatchedFilter_Q/Xbuf_reg[111][7]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                  1.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ModemReceiver/MatchedFilter_Q/Xbuf_reg[10][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[9][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.961%)  route 0.173ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.643     1.527    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X39Y100                                                     r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[10][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[10][10]/Q
                         net (fo=2, routed)           0.173     1.840    ModemReceiver/MatchedFilter_Q/Xbuf_reg[10]_249[10]
    SLICE_X37Y99         FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[9][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.831     1.958    ModemReceiver/MatchedFilter_Q/clk_BUFG
    SLICE_X37Y99                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[9][10]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.066     1.775    ModemReceiver/MatchedFilter_Q/Xbuf_reg[9][10]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.307%)  route 0.163ns (53.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.582     1.465    ModemTransmitter/CharBuffer/clk_BUFG
    SLICE_X63Y25                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[4]/Q
                         net (fo=19, routed)          0.163     1.770    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD4
    SLICE_X60Y25         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.848     1.975    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X60Y25                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.697    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.307%)  route 0.163ns (53.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.582     1.465    ModemTransmitter/CharBuffer/clk_BUFG
    SLICE_X63Y25                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[4]/Q
                         net (fo=19, routed)          0.163     1.770    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD4
    SLICE_X60Y25         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.848     1.975    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X60Y25                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.697    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.307%)  route 0.163ns (53.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.582     1.465    ModemTransmitter/CharBuffer/clk_BUFG
    SLICE_X63Y25                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[4]/Q
                         net (fo=19, routed)          0.163     1.770    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD4
    SLICE_X60Y25         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.848     1.975    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X60Y25                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.697    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.307%)  route 0.163ns (53.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.582     1.465    ModemTransmitter/CharBuffer/clk_BUFG
    SLICE_X63Y25                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[4]/Q
                         net (fo=19, routed)          0.163     1.770    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD4
    SLICE_X60Y25         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.848     1.975    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X60Y25                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.697    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.307%)  route 0.163ns (53.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.582     1.465    ModemTransmitter/CharBuffer/clk_BUFG
    SLICE_X63Y25                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[4]/Q
                         net (fo=19, routed)          0.163     1.770    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD4
    SLICE_X60Y25         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.848     1.975    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X60Y25                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.697    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.307%)  route 0.163ns (53.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.582     1.465    ModemTransmitter/CharBuffer/clk_BUFG
    SLICE_X63Y25                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[4]/Q
                         net (fo=19, routed)          0.163     1.770    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD4
    SLICE_X60Y25         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.848     1.975    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X60Y25                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.697    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.307%)  route 0.163ns (53.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.582     1.465    ModemTransmitter/CharBuffer/clk_BUFG
    SLICE_X63Y25                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[4]/Q
                         net (fo=19, routed)          0.163     1.770    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD4
    SLICE_X60Y25         RAMS32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.848     1.975    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X60Y25                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.697    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.307%)  route 0.163ns (53.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.582     1.465    ModemTransmitter/CharBuffer/clk_BUFG
    SLICE_X63Y25                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[4]/Q
                         net (fo=19, routed)          0.163     1.770    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD4
    SLICE_X60Y25         RAMS32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.848     1.975    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X60Y25                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD_D1/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.697    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.681%)  route 0.155ns (52.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.558     1.441    ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X51Y30                                                      r  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[4]/Q
                         net (fo=49, routed)          0.155     1.737    ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_6_6/A4
    SLICE_X52Y30         RAMD32                                       r  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.827     1.954    ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_6_6/WCLK
    SLICE_X52Y30                                                      r  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_6_6/DP/CLK
                         clock pessimism             -0.499     1.455    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.655    ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                       
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116  DSP48_X0Y26   ModemReceiver/CR_loop/x2_ploop_reg/CLK                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.687     10.000  6.313  DSP48_X0Y33   ModemReceiver/CR_loop/yI_reg/CLK                                                                                                                          
Min Period        n/a     DSP48E1/CLK         n/a            3.687     10.000  6.313  DSP48_X0Y31   ModemReceiver/CR_loop/yQ_reg/CLK                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X0Y13  ModemReceiver/CR_loop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X0Y13  ModemReceiver/CR_loop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X0Y14  ModemReceiver/CR_loop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X0Y14  ModemReceiver/CR_loop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y14  ModemReceiver/CR_loop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y14  ModemReceiver/CR_loop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y15  ModemReceiver/CR_loop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK  
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_2_2/DP/CLK      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_2_2/SP/CLK      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_3_3/DP/CLK      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_3_3/SP/CLK      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_4_4/DP/CLK      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_4_4/SP/CLK      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_5_5/DP/CLK      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_5_5/SP/CLK      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y24  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA/CLK                                                                                               
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y24  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA_D1/CLK                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_2_2/DP/CLK      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_2_2/SP/CLK      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_3_3/DP/CLK      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_3_3/SP/CLK      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_4_4/DP/CLK      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_4_4/SP/CLK      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_5_5/DP/CLK      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X52Y28  ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_5_5/SP/CLK      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y24  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA/CLK                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y24  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA_D1/CLK                                                                                            



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  cm_clkout1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        1.952ns  (logic 0.586ns (30.027%)  route 1.366ns (69.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 51.442 - 50.000 ) 
    Source Clock Delay      (SCD):    5.168ns = ( 45.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    43.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.647    45.168    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.434    45.602 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[19]
                         net (fo=1, routed)           0.842    46.443    ModemTransmitter/DAC/P[3]
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.152    46.595 r  ModemTransmitter/DAC/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.524    47.119    ModemTransmitter/DAC/p_1_in[3]
    SLICE_X56Y30         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.442    51.442    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y30                                                      r  ModemTransmitter/DAC/shift_reg_reg[3]/C
                         clock pessimism              0.000    51.442    
                         clock uncertainty           -0.502    50.941    
    SLICE_X56Y30         FDRE (Setup_fdre_C_D)       -0.253    50.688    ModemTransmitter/DAC/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.688    
                         arrival time                         -47.119    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        1.933ns  (logic 0.586ns (30.315%)  route 1.347ns (69.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 51.441 - 50.000 ) 
    Source Clock Delay      (SCD):    5.168ns = ( 45.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    43.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.647    45.168    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    45.602 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[21]
                         net (fo=1, routed)           1.347    46.949    ModemTransmitter/DAC/P[5]
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.152    47.101 r  ModemTransmitter/DAC/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    47.101    ModemTransmitter/DAC/p_1_in[5]
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.441    51.441    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[5]/C
                         clock pessimism              0.000    51.441    
                         clock uncertainty           -0.502    50.940    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.075    51.015    ModemTransmitter/DAC/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         51.015    
                         arrival time                         -47.101    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        1.851ns  (logic 0.558ns (30.152%)  route 1.293ns (69.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 51.441 - 50.000 ) 
    Source Clock Delay      (SCD):    5.168ns = ( 45.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    43.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.647    45.168    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.434    45.602 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[22]
                         net (fo=1, routed)           1.293    46.894    ModemTransmitter/DAC/P[6]
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.124    47.018 r  ModemTransmitter/DAC/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    47.018    ModemTransmitter/DAC/p_1_in[6]
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.441    51.441    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[6]/C
                         clock pessimism              0.000    51.441    
                         clock uncertainty           -0.502    50.940    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    50.971    ModemTransmitter/DAC/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         50.971    
                         arrival time                         -47.018    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        1.750ns  (logic 0.558ns (31.888%)  route 1.192ns (68.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 51.442 - 50.000 ) 
    Source Clock Delay      (SCD):    5.168ns = ( 45.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    43.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.647    45.168    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    45.602 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[23]
                         net (fo=1, routed)           1.192    46.794    ModemTransmitter/DAC/P[7]
    SLICE_X57Y29         LUT4 (Prop_lut4_I0_O)        0.124    46.918 r  ModemTransmitter/DAC/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    46.918    ModemTransmitter/DAC/p_1_in[7]
    SLICE_X57Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.442    51.442    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X57Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[7]/C
                         clock pessimism              0.000    51.442    
                         clock uncertainty           -0.502    50.941    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.029    50.970    ModemTransmitter/DAC/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         50.970    
                         arrival time                         -46.918    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        1.603ns  (logic 0.558ns (34.812%)  route 1.045ns (65.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 51.442 - 50.000 ) 
    Source Clock Delay      (SCD):    5.168ns = ( 45.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    43.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.647    45.168    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.434    45.602 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[24]
                         net (fo=1, routed)           1.045    46.647    ModemTransmitter/DAC/P[8]
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.124    46.771 r  ModemTransmitter/DAC/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    46.771    ModemTransmitter/DAC/p_1_in[8]
    SLICE_X56Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.442    51.442    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[8]/C
                         clock pessimism              0.000    51.442    
                         clock uncertainty           -0.502    50.941    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)        0.079    51.020    ModemTransmitter/DAC/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         51.020    
                         arrival time                         -46.771    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        1.583ns  (logic 0.586ns (37.028%)  route 0.997ns (62.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 51.442 - 50.000 ) 
    Source Clock Delay      (SCD):    5.168ns = ( 45.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    43.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.647    45.168    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    45.602 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[17]
                         net (fo=1, routed)           0.997    46.598    ModemTransmitter/DAC/P[1]
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.152    46.750 r  ModemTransmitter/DAC/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    46.750    ModemTransmitter/DAC/p_1_in[1]
    SLICE_X56Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.442    51.442    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[1]/C
                         clock pessimism              0.000    51.442    
                         clock uncertainty           -0.502    50.941    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)        0.118    51.059    ModemTransmitter/DAC/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         51.059    
                         arrival time                         -46.750    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        1.577ns  (logic 0.582ns (36.901%)  route 0.995ns (63.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 51.442 - 50.000 ) 
    Source Clock Delay      (SCD):    5.168ns = ( 45.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    43.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.647    45.168    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434    45.602 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[18]
                         net (fo=1, routed)           0.995    46.597    ModemTransmitter/DAC/P[2]
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.148    46.745 r  ModemTransmitter/DAC/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    46.745    ModemTransmitter/DAC/p_1_in[2]
    SLICE_X56Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.442    51.442    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[2]/C
                         clock pessimism              0.000    51.442    
                         clock uncertainty           -0.502    50.941    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)        0.118    51.059    ModemTransmitter/DAC/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         51.059    
                         arrival time                         -46.745    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        1.564ns  (logic 0.584ns (37.343%)  route 0.980ns (62.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 51.442 - 50.000 ) 
    Source Clock Delay      (SCD):    5.168ns = ( 45.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    43.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.647    45.168    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    45.602 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[20]
                         net (fo=1, routed)           0.980    46.582    ModemTransmitter/DAC/P[4]
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.150    46.732 r  ModemTransmitter/DAC/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    46.732    ModemTransmitter/DAC/p_1_in[4]
    SLICE_X56Y30         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.442    51.442    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y30                                                      r  ModemTransmitter/DAC/shift_reg_reg[4]/C
                         clock pessimism              0.000    51.442    
                         clock uncertainty           -0.502    50.941    
    SLICE_X56Y30         FDRE (Setup_fdre_C_D)        0.118    51.059    ModemTransmitter/DAC/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         51.059    
                         arrival time                         -46.732    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        1.443ns  (logic 0.558ns (38.661%)  route 0.885ns (61.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 51.441 - 50.000 ) 
    Source Clock Delay      (SCD):    5.168ns = ( 45.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    43.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.647    45.168    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    45.602 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[26]
                         net (fo=1, routed)           0.885    46.487    ModemTransmitter/DAC/P[10]
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.124    46.611 r  ModemTransmitter/DAC/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    46.611    ModemTransmitter/DAC/p_1_in[10]
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.441    51.441    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[10]/C
                         clock pessimism              0.000    51.441    
                         clock uncertainty           -0.502    50.940    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    50.971    ModemTransmitter/DAC/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         50.971    
                         arrival time                         -46.611    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cm_clkout1_clk_wiz_0 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        1.442ns  (logic 0.558ns (38.707%)  route 0.884ns (61.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 51.441 - 50.000 ) 
    Source Clock Delay      (SCD):    5.168ns = ( 45.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    43.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.647    45.168    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    45.602 f  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[27]
                         net (fo=1, routed)           0.884    46.485    ModemTransmitter/DAC/P[11]
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.124    46.609 r  ModemTransmitter/DAC/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    46.609    ModemTransmitter/DAC/p_1_in[11]
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457    51.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.441    51.441    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[11]/C
                         clock pessimism              0.000    51.441    
                         clock uncertainty           -0.502    50.940    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.032    50.972    ModemTransmitter/DAC/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         50.972    
                         arrival time                         -46.609    
  -------------------------------------------------------------------
                         slack                                  4.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ModemTransmitter/DAC/c_current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.163%)  route 0.208ns (52.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.556     1.439    ModemTransmitter/DAC/clk_BUFG
    SLICE_X51Y27                                                      r  ModemTransmitter/DAC/c_current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ModemTransmitter/DAC/c_current_state_reg/Q
                         net (fo=5, routed)           0.208     1.789    ModemTransmitter/DAC/c_current_state
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.834 r  ModemTransmitter/DAC/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    ModemTransmitter/DAC/n_0_current_state[0]_i_1
    SLICE_X52Y27         FDRE                                         r  ModemTransmitter/DAC/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.824     0.824    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X52Y27                                                      r  ModemTransmitter/DAC/current_state_reg[0]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.502     1.325    
    SLICE_X52Y27         FDRE (Hold_fdre_C_D)         0.120     1.445    ModemTransmitter/DAC/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.171ns (40.726%)  route 0.249ns (59.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.645     1.529    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126     1.655 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[25]
                         net (fo=1, routed)           0.249     1.904    ModemTransmitter/DAC/P[9]
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.949 r  ModemTransmitter/DAC/shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.949    ModemTransmitter/DAC/p_1_in[9]
    SLICE_X56Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.826    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[9]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.502     1.327    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.121     1.448    ModemTransmitter/DAC/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/c_current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemReceiver/ADC/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.208ns (42.073%)  route 0.286ns (57.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.558     1.441    ModemReceiver/ADC/clk_BUFG
    SLICE_X46Y85                                                      r  ModemReceiver/ADC/c_current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  ModemReceiver/ADC/c_current_state_reg/Q
                         net (fo=5, routed)           0.286     1.892    ModemReceiver/ADC/c_current_state
    SLICE_X45Y85         LUT4 (Prop_lut4_I1_O)        0.044     1.936 r  ModemReceiver/ADC/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.936    ModemReceiver/ADC/n_0_current_state[1]_i_1
    SLICE_X45Y85         FDRE                                         r  ModemReceiver/ADC/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.827    ModemReceiver/ADC/CLK
    SLICE_X45Y85                                                      r  ModemReceiver/ADC/current_state_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.502     1.328    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.107     1.435    ModemReceiver/ADC/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.171ns (40.887%)  route 0.247ns (59.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.645     1.529    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.126     1.655 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[16]
                         net (fo=1, routed)           0.247     1.902    ModemTransmitter/DAC/P[0]
    SLICE_X55Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.947 r  ModemTransmitter/DAC/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.947    ModemTransmitter/DAC/n_0_shift_reg[0]_i_1
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.826    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.502     1.327    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.091     1.418    ModemTransmitter/DAC/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.169ns (33.855%)  route 0.330ns (66.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.645     1.529    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126     1.655 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[18]
                         net (fo=1, routed)           0.330     1.985    ModemTransmitter/DAC/P[2]
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.043     2.028 r  ModemTransmitter/DAC/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.028    ModemTransmitter/DAC/p_1_in[2]
    SLICE_X56Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.826    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[2]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.502     1.327    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.131     1.458    ModemTransmitter/DAC/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.172ns (33.667%)  route 0.339ns (66.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.645     1.529    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126     1.655 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[20]
                         net (fo=1, routed)           0.339     1.994    ModemTransmitter/DAC/P[4]
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.046     2.040 r  ModemTransmitter/DAC/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.040    ModemTransmitter/DAC/p_1_in[4]
    SLICE_X56Y30         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.827     0.827    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y30                                                      r  ModemTransmitter/DAC/shift_reg_reg[4]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.502     1.328    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.131     1.459    ModemTransmitter/DAC/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.171ns (36.204%)  route 0.301ns (63.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.645     1.529    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126     1.655 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[26]
                         net (fo=1, routed)           0.301     1.956    ModemTransmitter/DAC/P[10]
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.045     2.001 r  ModemTransmitter/DAC/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.001    ModemTransmitter/DAC/p_1_in[10]
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.826    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[10]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.502     1.327    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092     1.419    ModemTransmitter/DAC/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.171ns (35.955%)  route 0.305ns (64.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.645     1.529    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126     1.655 f  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[27]
                         net (fo=1, routed)           0.305     1.959    ModemTransmitter/DAC/P[11]
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.045     2.004 r  ModemTransmitter/DAC/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.004    ModemTransmitter/DAC/p_1_in[11]
    SLICE_X55Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.826    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X55Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[11]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.502     1.327    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092     1.419    ModemTransmitter/DAC/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.170ns (32.909%)  route 0.347ns (67.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.645     1.529    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126     1.655 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[17]
                         net (fo=1, routed)           0.347     2.001    ModemTransmitter/DAC/P[1]
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.044     2.045 r  ModemTransmitter/DAC/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.045    ModemTransmitter/DAC/p_1_in[1]
    SLICE_X56Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.826    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[1]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.502     1.327    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.131     1.458    ModemTransmitter/DAC/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/DAC/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cm_clkout1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cm_clkout1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.171ns (32.150%)  route 0.361ns (67.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.645     1.529    ModemTransmitter/QPSK_Modulator/clk_BUFG
    DSP48_X1Y11                                                       r  ModemTransmitter/QPSK_Modulator/qpsk_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126     1.655 r  ModemTransmitter/QPSK_Modulator/qpsk_reg/P[24]
                         net (fo=1, routed)           0.361     2.016    ModemTransmitter/DAC/P[8]
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.045     2.061 r  ModemTransmitter/DAC/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.061    ModemTransmitter/DAC/p_1_in[8]
    SLICE_X56Y29         FDRE                                         r  ModemTransmitter/DAC/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.817     0.817    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.826     0.826    ModemTransmitter/DAC/ADC_spi_sclk_OBUF
    SLICE_X56Y29                                                      r  ModemTransmitter/DAC/shift_reg_reg[8]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.502     1.327    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.121     1.448    ModemTransmitter/DAC/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.612    





---------------------------------------------------------------------------------------------------
From Clock:  cm_clkout1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Iprod_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 1.610ns (20.530%)  route 6.232ns (79.470%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.550     1.550    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  ModemReceiver/ADC/adc_ch0_word_reg[2]/Q
                         net (fo=3, routed)           2.824     4.830    ModemReceiver/ADC/Q[2]
    SLICE_X46Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.954 r  ModemReceiver/ADC/Iprod[3]_i_4/O
                         net (fo=1, routed)           0.000     4.954    ModemReceiver/ADC/n_0_Iprod[3]_i_4
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.334 r  ModemReceiver/ADC/Iprod_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.334    ModemReceiver/ADC/n_0_Iprod_reg[3]_i_2
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.649 r  ModemReceiver/ADC/Iprod_reg[7]_i_2/O[3]
                         net (fo=2, routed)           3.408     9.057    ModemReceiver/IQ_Demodulator/O1[3]
    SLICE_X45Y87         LUT3 (Prop_lut3_I0_O)        0.335     9.392 r  ModemReceiver/IQ_Demodulator/Iprod[7]_i_1/O
                         net (fo=1, routed)           0.000     9.392    ModemReceiver/IQ_Demodulator/n_0_Iprod[7]_i_1
    SLICE_X45Y87         FDRE                                         r  ModemReceiver/IQ_Demodulator/Iprod_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.434    14.775    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X45Y87                                                      r  ModemReceiver/IQ_Demodulator/Iprod_reg[7]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.502    14.273    
    SLICE_X45Y87         FDRE (Setup_fdre_C_D)        0.075    14.348    ModemReceiver/IQ_Demodulator/Iprod_reg[7]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Iprod_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 1.727ns (22.754%)  route 5.863ns (77.246%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.550     1.550    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  ModemReceiver/ADC/adc_ch0_word_reg[2]/Q
                         net (fo=3, routed)           2.824     4.830    ModemReceiver/ADC/Q[2]
    SLICE_X46Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.954 r  ModemReceiver/ADC/Iprod[3]_i_4/O
                         net (fo=1, routed)           0.000     4.954    ModemReceiver/ADC/n_0_Iprod[3]_i_4
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.334 r  ModemReceiver/ADC/Iprod_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.334    ModemReceiver/ADC/n_0_Iprod_reg[3]_i_2
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.451 r  ModemReceiver/ADC/Iprod_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    ModemReceiver/ADC/n_0_Iprod_reg[7]_i_2
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.766 r  ModemReceiver/ADC/Iprod_reg[11]_i_3/O[3]
                         net (fo=2, routed)           3.039     8.805    ModemReceiver/IQ_Demodulator/O2[3]
    SLICE_X45Y87         LUT3 (Prop_lut3_I0_O)        0.335     9.140 r  ModemReceiver/IQ_Demodulator/Iprod[11]_i_2/O
                         net (fo=1, routed)           0.000     9.140    ModemReceiver/IQ_Demodulator/n_0_Iprod[11]_i_2
    SLICE_X45Y87         FDRE                                         r  ModemReceiver/IQ_Demodulator/Iprod_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.434    14.775    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X45Y87                                                      r  ModemReceiver/IQ_Demodulator/Iprod_reg[11]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.502    14.273    
    SLICE_X45Y87         FDRE (Setup_fdre_C_D)        0.075    14.348    ModemReceiver/IQ_Demodulator/Iprod_reg[11]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Iprod_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 1.617ns (21.379%)  route 5.946ns (78.621%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        3.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.550     1.550    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  ModemReceiver/ADC/adc_ch0_word_reg[2]/Q
                         net (fo=3, routed)           2.824     4.830    ModemReceiver/ADC/Q[2]
    SLICE_X46Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.954 r  ModemReceiver/ADC/Iprod[3]_i_4/O
                         net (fo=1, routed)           0.000     4.954    ModemReceiver/ADC/n_0_Iprod[3]_i_4
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.334 r  ModemReceiver/ADC/Iprod_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.334    ModemReceiver/ADC/n_0_Iprod_reg[3]_i_2
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.657 r  ModemReceiver/ADC/Iprod_reg[7]_i_2/O[1]
                         net (fo=2, routed)           3.122     8.779    ModemReceiver/IQ_Demodulator/O1[1]
    SLICE_X47Y86         LUT3 (Prop_lut3_I0_O)        0.334     9.113 r  ModemReceiver/IQ_Demodulator/Iprod[5]_i_1/O
                         net (fo=1, routed)           0.000     9.113    ModemReceiver/IQ_Demodulator/n_0_Iprod[5]_i_1
    SLICE_X47Y86         FDRE                                         r  ModemReceiver/IQ_Demodulator/Iprod_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.433    14.774    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y86                                                      r  ModemReceiver/IQ_Demodulator/Iprod_reg[5]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.502    14.272    
    SLICE_X47Y86         FDRE (Setup_fdre_C_D)        0.075    14.347    ModemReceiver/IQ_Demodulator/Iprod_reg[5]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Qprod_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.537ns  (logic 1.578ns (20.936%)  route 5.959ns (79.064%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.550     1.550    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  ModemReceiver/ADC/adc_ch0_word_reg[2]/Q
                         net (fo=3, routed)           2.824     4.830    ModemReceiver/ADC/Q[2]
    SLICE_X46Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.954 r  ModemReceiver/ADC/Iprod[3]_i_4/O
                         net (fo=1, routed)           0.000     4.954    ModemReceiver/ADC/n_0_Iprod[3]_i_4
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.334 r  ModemReceiver/ADC/Iprod_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.334    ModemReceiver/ADC/n_0_Iprod_reg[3]_i_2
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.649 r  ModemReceiver/ADC/Iprod_reg[7]_i_2/O[3]
                         net (fo=2, routed)           3.135     8.784    ModemReceiver/IQ_Demodulator/O1[3]
    SLICE_X47Y87         LUT3 (Prop_lut3_I0_O)        0.303     9.087 r  ModemReceiver/IQ_Demodulator/Qprod[7]_i_1/O
                         net (fo=1, routed)           0.000     9.087    ModemReceiver/IQ_Demodulator/n_0_Qprod[7]_i_1
    SLICE_X47Y87         FDRE                                         r  ModemReceiver/IQ_Demodulator/Qprod_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.434    14.775    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y87                                                      r  ModemReceiver/IQ_Demodulator/Qprod_reg[7]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.502    14.273    
    SLICE_X47Y87         FDRE (Setup_fdre_C_D)        0.075    14.348    ModemReceiver/IQ_Demodulator/Qprod_reg[7]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Qprod_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 1.591ns (21.240%)  route 5.900ns (78.760%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.550     1.550    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  ModemReceiver/ADC/adc_ch0_word_reg[2]/Q
                         net (fo=3, routed)           2.824     4.830    ModemReceiver/ADC/Q[2]
    SLICE_X46Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.954 r  ModemReceiver/ADC/Iprod[3]_i_4/O
                         net (fo=1, routed)           0.000     4.954    ModemReceiver/ADC/n_0_Iprod[3]_i_4
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.334 r  ModemReceiver/ADC/Iprod_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.334    ModemReceiver/ADC/n_0_Iprod_reg[3]_i_2
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.451 r  ModemReceiver/ADC/Iprod_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    ModemReceiver/ADC/n_0_Iprod_reg[7]_i_2
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.670 r  ModemReceiver/ADC/Iprod_reg[11]_i_3/O[0]
                         net (fo=2, routed)           3.076     8.746    ModemReceiver/IQ_Demodulator/O2[0]
    SLICE_X47Y87         LUT3 (Prop_lut3_I0_O)        0.295     9.041 r  ModemReceiver/IQ_Demodulator/Qprod[8]_i_1/O
                         net (fo=1, routed)           0.000     9.041    ModemReceiver/IQ_Demodulator/n_0_Qprod[8]_i_1
    SLICE_X47Y87         FDRE                                         r  ModemReceiver/IQ_Demodulator/Qprod_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.434    14.775    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y87                                                      r  ModemReceiver/IQ_Demodulator/Qprod_reg[8]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.502    14.273    
    SLICE_X47Y87         FDRE (Setup_fdre_C_D)        0.032    14.305    ModemReceiver/IQ_Demodulator/Qprod_reg[8]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Iprod_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.718ns (9.728%)  route 6.663ns (90.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.552     1.552    ModemReceiver/ADC/CLK
    SLICE_X44Y88                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.419     1.971 r  ModemReceiver/ADC/adc_ch0_word_reg[10]/Q
                         net (fo=3, routed)           6.663     8.634    ModemReceiver/IQ_Demodulator/Q[10]
    SLICE_X45Y87         LUT3 (Prop_lut3_I1_O)        0.299     8.933 r  ModemReceiver/IQ_Demodulator/Iprod[10]_i_1/O
                         net (fo=1, routed)           0.000     8.933    ModemReceiver/IQ_Demodulator/n_0_Iprod[10]_i_1
    SLICE_X45Y87         FDRE                                         r  ModemReceiver/IQ_Demodulator/Iprod_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.434    14.775    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X45Y87                                                      r  ModemReceiver/IQ_Demodulator/Iprod_reg[10]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.502    14.273    
    SLICE_X45Y87         FDRE (Setup_fdre_C_D)        0.029    14.302    ModemReceiver/IQ_Demodulator/Iprod_reg[10]
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Qprod_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 1.584ns (21.323%)  route 5.845ns (78.677%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.550     1.550    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  ModemReceiver/ADC/adc_ch0_word_reg[2]/Q
                         net (fo=3, routed)           2.824     4.830    ModemReceiver/ADC/Q[2]
    SLICE_X46Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.954 r  ModemReceiver/ADC/Iprod[3]_i_4/O
                         net (fo=1, routed)           0.000     4.954    ModemReceiver/ADC/n_0_Iprod[3]_i_4
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.334 r  ModemReceiver/ADC/Iprod_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.334    ModemReceiver/ADC/n_0_Iprod_reg[3]_i_2
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.657 r  ModemReceiver/ADC/Iprod_reg[7]_i_2/O[1]
                         net (fo=2, routed)           3.020     8.678    ModemReceiver/IQ_Demodulator/O1[1]
    SLICE_X45Y88         LUT3 (Prop_lut3_I0_O)        0.301     8.979 r  ModemReceiver/IQ_Demodulator/Qprod[5]_i_1/O
                         net (fo=1, routed)           0.000     8.979    ModemReceiver/IQ_Demodulator/n_0_Qprod[5]_i_1
    SLICE_X45Y88         FDRE                                         r  ModemReceiver/IQ_Demodulator/Qprod_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.435    14.776    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X45Y88                                                      r  ModemReceiver/IQ_Demodulator/Qprod_reg[5]/C
                         clock pessimism              0.000    14.776    
                         clock uncertainty           -0.502    14.274    
    SLICE_X45Y88         FDRE (Setup_fdre_C_D)        0.075    14.349    ModemReceiver/IQ_Demodulator/Qprod_reg[5]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Qprod_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 1.617ns (21.934%)  route 5.755ns (78.066%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.550     1.550    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  ModemReceiver/ADC/adc_ch0_word_reg[2]/Q
                         net (fo=3, routed)           2.824     4.830    ModemReceiver/ADC/Q[2]
    SLICE_X46Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.954 r  ModemReceiver/ADC/Iprod[3]_i_4/O
                         net (fo=1, routed)           0.000     4.954    ModemReceiver/ADC/n_0_Iprod[3]_i_4
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.334 r  ModemReceiver/ADC/Iprod_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.334    ModemReceiver/ADC/n_0_Iprod_reg[3]_i_2
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.451 r  ModemReceiver/ADC/Iprod_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    ModemReceiver/ADC/n_0_Iprod_reg[7]_i_2
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.690 r  ModemReceiver/ADC/Iprod_reg[11]_i_3/O[2]
                         net (fo=2, routed)           2.931     8.621    ModemReceiver/IQ_Demodulator/O2[2]
    SLICE_X45Y88         LUT3 (Prop_lut3_I0_O)        0.301     8.922 r  ModemReceiver/IQ_Demodulator/Qprod[10]_i_1/O
                         net (fo=1, routed)           0.000     8.922    ModemReceiver/IQ_Demodulator/n_0_Qprod[10]_i_1
    SLICE_X45Y88         FDRE                                         r  ModemReceiver/IQ_Demodulator/Qprod_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.435    14.776    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X45Y88                                                      r  ModemReceiver/IQ_Demodulator/Qprod_reg[10]/C
                         clock pessimism              0.000    14.776    
                         clock uncertainty           -0.502    14.274    
    SLICE_X45Y88         FDRE (Setup_fdre_C_D)        0.029    14.303    ModemReceiver/IQ_Demodulator/Qprod_reg[10]
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Qprod_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 1.307ns (17.637%)  route 6.103ns (82.363%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.550     1.550    ModemReceiver/ADC/CLK
    SLICE_X45Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  ModemReceiver/ADC/adc_ch0_word_reg[0]/Q
                         net (fo=3, routed)           2.675     4.681    ModemReceiver/ADC/Q[0]
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     5.232 r  ModemReceiver/ADC/Iprod_reg[3]_i_2/O[1]
                         net (fo=2, routed)           3.429     8.660    ModemReceiver/IQ_Demodulator/O[1]
    SLICE_X47Y87         LUT3 (Prop_lut3_I0_O)        0.300     8.960 r  ModemReceiver/IQ_Demodulator/Qprod[1]_i_1/O
                         net (fo=1, routed)           0.000     8.960    ModemReceiver/IQ_Demodulator/n_0_Qprod[1]_i_1
    SLICE_X47Y87         FDRE                                         r  ModemReceiver/IQ_Demodulator/Qprod_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.434    14.775    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y87                                                      r  ModemReceiver/IQ_Demodulator/Qprod_reg[1]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.502    14.273    
    SLICE_X47Y87         FDRE (Setup_fdre_C_D)        0.075    14.348    ModemReceiver/IQ_Demodulator/Qprod_reg[1]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Iprod_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.591ns (21.644%)  route 5.760ns (78.356%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        3.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.575     1.575    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.550     1.550    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  ModemReceiver/ADC/adc_ch0_word_reg[2]/Q
                         net (fo=3, routed)           2.824     4.830    ModemReceiver/ADC/Q[2]
    SLICE_X46Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.954 r  ModemReceiver/ADC/Iprod[3]_i_4/O
                         net (fo=1, routed)           0.000     4.954    ModemReceiver/ADC/n_0_Iprod[3]_i_4
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.334 r  ModemReceiver/ADC/Iprod_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.334    ModemReceiver/ADC/n_0_Iprod_reg[3]_i_2
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.451 r  ModemReceiver/ADC/Iprod_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.451    ModemReceiver/ADC/n_0_Iprod_reg[7]_i_2
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.670 r  ModemReceiver/ADC/Iprod_reg[11]_i_3/O[0]
                         net (fo=2, routed)           2.936     8.606    ModemReceiver/IQ_Demodulator/O2[0]
    SLICE_X47Y86         LUT3 (Prop_lut3_I0_O)        0.295     8.901 r  ModemReceiver/IQ_Demodulator/Iprod[8]_i_1/O
                         net (fo=1, routed)           0.000     8.901    ModemReceiver/IQ_Demodulator/n_0_Iprod[8]_i_1
    SLICE_X47Y86         FDRE                                         r  ModemReceiver/IQ_Demodulator/Iprod_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.433    14.774    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y86                                                      r  ModemReceiver/IQ_Demodulator/Iprod_reg[8]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.502    14.272    
    SLICE_X47Y86         FDRE (Setup_fdre_C_D)        0.032    14.304    ModemReceiver/IQ_Demodulator/Iprod_reg[8]
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Qprod_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.184ns (8.458%)  route 1.992ns (91.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.558     0.558    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ModemReceiver/ADC/adc_ch0_word_reg[3]/Q
                         net (fo=3, routed)           1.992     2.690    ModemReceiver/IQ_Demodulator/Q[3]
    SLICE_X47Y87         LUT3 (Prop_lut3_I2_O)        0.043     2.733 r  ModemReceiver/IQ_Demodulator/Qprod[3]_i_1/O
                         net (fo=1, routed)           0.000     2.733    ModemReceiver/IQ_Demodulator/n_0_Qprod[3]_i_1
    SLICE_X47Y87         FDRE                                         r  ModemReceiver/IQ_Demodulator/Qprod_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.827     1.955    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y87                                                      r  ModemReceiver/IQ_Demodulator/Qprod_reg[3]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.502     2.457    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.107     2.564    ModemReceiver/IQ_Demodulator/Qprod_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Qprod_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.206ns (9.233%)  route 2.025ns (90.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.559     0.559    ModemReceiver/ADC/CLK
    SLICE_X46Y87                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ModemReceiver/ADC/adc_ch0_word_reg[7]/Q
                         net (fo=3, routed)           2.025     2.748    ModemReceiver/IQ_Demodulator/Q[7]
    SLICE_X47Y87         LUT3 (Prop_lut3_I2_O)        0.042     2.790 r  ModemReceiver/IQ_Demodulator/Qprod[7]_i_1/O
                         net (fo=1, routed)           0.000     2.790    ModemReceiver/IQ_Demodulator/n_0_Qprod[7]_i_1
    SLICE_X47Y87         FDRE                                         r  ModemReceiver/IQ_Demodulator/Qprod_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.827     1.955    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y87                                                      r  ModemReceiver/IQ_Demodulator/Qprod_reg[7]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.502     2.457    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.107     2.564    ModemReceiver/IQ_Demodulator/Qprod_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Qprod_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.334%)  route 2.030ns (90.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.559     0.559    ModemReceiver/ADC/CLK
    SLICE_X46Y87                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ModemReceiver/ADC/adc_ch0_word_reg[6]/Q
                         net (fo=3, routed)           2.030     2.753    ModemReceiver/IQ_Demodulator/Q[6]
    SLICE_X47Y87         LUT3 (Prop_lut3_I2_O)        0.045     2.798 r  ModemReceiver/IQ_Demodulator/Qprod[6]_i_1/O
                         net (fo=1, routed)           0.000     2.798    ModemReceiver/IQ_Demodulator/n_0_Qprod[6]_i_1
    SLICE_X47Y87         FDRE                                         r  ModemReceiver/IQ_Demodulator/Qprod_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.827     1.955    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y87                                                      r  ModemReceiver/IQ_Demodulator/Qprod_reg[6]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.502     2.457    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.092     2.549    ModemReceiver/IQ_Demodulator/Qprod_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Iprod_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.186ns (8.209%)  route 2.080ns (91.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.558     0.558    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ModemReceiver/ADC/adc_ch0_word_reg[3]/Q
                         net (fo=3, routed)           2.080     2.778    ModemReceiver/IQ_Demodulator/Q[3]
    SLICE_X47Y86         LUT3 (Prop_lut3_I1_O)        0.045     2.823 r  ModemReceiver/IQ_Demodulator/Iprod[3]_i_1/O
                         net (fo=1, routed)           0.000     2.823    ModemReceiver/IQ_Demodulator/n_0_Iprod[3]_i_1
    SLICE_X47Y86         FDRE                                         r  ModemReceiver/IQ_Demodulator/Iprod_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.826     1.954    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y86                                                      r  ModemReceiver/IQ_Demodulator/Iprod_reg[3]/C
                         clock pessimism              0.000     1.954    
                         clock uncertainty            0.502     2.456    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.092     2.548    ModemReceiver/IQ_Demodulator/Iprod_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Qprod_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.187ns (8.185%)  route 2.098ns (91.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.558     0.558    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ModemReceiver/ADC/adc_ch0_word_reg[1]/Q
                         net (fo=3, routed)           2.098     2.796    ModemReceiver/IQ_Demodulator/Q[1]
    SLICE_X47Y87         LUT3 (Prop_lut3_I2_O)        0.046     2.842 r  ModemReceiver/IQ_Demodulator/Qprod[1]_i_1/O
                         net (fo=1, routed)           0.000     2.842    ModemReceiver/IQ_Demodulator/n_0_Qprod[1]_i_1
    SLICE_X47Y87         FDRE                                         r  ModemReceiver/IQ_Demodulator/Qprod_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.827     1.955    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y87                                                      r  ModemReceiver/IQ_Demodulator/Qprod_reg[1]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.502     2.457    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.107     2.564    ModemReceiver/IQ_Demodulator/Qprod_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Iprod_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.184ns (7.992%)  route 2.118ns (92.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.560     0.560    ModemReceiver/ADC/CLK
    SLICE_X44Y88                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ModemReceiver/ADC/adc_ch0_word_reg[9]/Q
                         net (fo=3, routed)           2.118     2.819    ModemReceiver/IQ_Demodulator/Q[9]
    SLICE_X47Y86         LUT3 (Prop_lut3_I1_O)        0.043     2.862 r  ModemReceiver/IQ_Demodulator/Iprod[9]_i_1/O
                         net (fo=1, routed)           0.000     2.862    ModemReceiver/IQ_Demodulator/n_0_Iprod[9]_i_1
    SLICE_X47Y86         FDRE                                         r  ModemReceiver/IQ_Demodulator/Iprod_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.826     1.954    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y86                                                      r  ModemReceiver/IQ_Demodulator/Iprod_reg[9]/C
                         clock pessimism              0.000     1.954    
                         clock uncertainty            0.502     2.456    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.107     2.563    ModemReceiver/IQ_Demodulator/Iprod_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Iprod_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.186ns (8.084%)  route 2.115ns (91.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.558     0.558    ModemReceiver/ADC/CLK
    SLICE_X44Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ModemReceiver/ADC/adc_ch0_word_reg[2]/Q
                         net (fo=3, routed)           2.115     2.813    ModemReceiver/IQ_Demodulator/Q[2]
    SLICE_X47Y86         LUT3 (Prop_lut3_I1_O)        0.045     2.858 r  ModemReceiver/IQ_Demodulator/Iprod[2]_i_1/O
                         net (fo=1, routed)           0.000     2.858    ModemReceiver/IQ_Demodulator/n_0_Iprod[2]_i_1
    SLICE_X47Y86         FDRE                                         r  ModemReceiver/IQ_Demodulator/Iprod_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.826     1.954    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y86                                                      r  ModemReceiver/IQ_Demodulator/Iprod_reg[2]/C
                         clock pessimism              0.000     1.954    
                         clock uncertainty            0.502     2.456    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.092     2.548    ModemReceiver/IQ_Demodulator/Iprod_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Qprod_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.931ns (19.601%)  route 3.819ns (80.399%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.457     1.457    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          1.435     1.435    ModemReceiver/ADC/CLK
    SLICE_X44Y88                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.367     1.802 f  ModemReceiver/ADC/adc_ch0_word_reg[11]/Q
                         net (fo=3, routed)           1.731     3.532    ModemReceiver/ADC/Q[11]
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.100     3.632 r  ModemReceiver/ADC/Iprod[11]_i_4/O
                         net (fo=1, routed)           0.000     3.632    ModemReceiver/ADC/n_0_Iprod[11]_i_4
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195     3.827 r  ModemReceiver/ADC/Iprod_reg[11]_i_3/O[3]
                         net (fo=2, routed)           2.088     5.916    ModemReceiver/IQ_Demodulator/O2[3]
    SLICE_X45Y88         LUT3 (Prop_lut3_I0_O)        0.269     6.185 r  ModemReceiver/IQ_Demodulator/Qprod[11]_i_2/O
                         net (fo=1, routed)           0.000     6.185    ModemReceiver/IQ_Demodulator/n_0_Qprod[11]_i_2
    SLICE_X45Y88         FDRE                                         r  ModemReceiver/IQ_Demodulator/Qprod_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        1.552     5.073    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X45Y88                                                      r  ModemReceiver/IQ_Demodulator/Qprod_reg[11]/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty            0.502     5.575    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.289     5.864    ModemReceiver/IQ_Demodulator/Qprod_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.864    
                         arrival time                           6.185    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Iprod_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.186ns (8.013%)  route 2.135ns (91.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.558     0.558    ModemReceiver/ADC/CLK
    SLICE_X45Y86                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ModemReceiver/ADC/adc_ch0_word_reg[0]/Q
                         net (fo=3, routed)           2.135     2.834    ModemReceiver/IQ_Demodulator/Q[0]
    SLICE_X47Y86         LUT3 (Prop_lut3_I1_O)        0.045     2.879 r  ModemReceiver/IQ_Demodulator/Iprod[0]_i_1/O
                         net (fo=1, routed)           0.000     2.879    ModemReceiver/IQ_Demodulator/n_0_Iprod[0]_i_1
    SLICE_X47Y86         FDRE                                         r  ModemReceiver/IQ_Demodulator/Iprod_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.826     1.954    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y86                                                      r  ModemReceiver/IQ_Demodulator/Iprod_reg[0]/C
                         clock pessimism              0.000     1.954    
                         clock uncertainty            0.502     2.456    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.091     2.547    ModemReceiver/IQ_Demodulator/Iprod_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 ModemReceiver/ADC/adc_ch0_word_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cm_clkout1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ModemReceiver/IQ_Demodulator/Qprod_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - cm_clkout1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.190ns (8.132%)  route 2.146ns (91.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cm_clkout1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.549     0.549    MMCM/U0/cm_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  MMCM/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MMCM/U0/cm_clkout1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MMCM/U0/clkout1_buf/O
                         net (fo=56, routed)          0.560     0.560    ModemReceiver/ADC/CLK
    SLICE_X44Y88                                                      r  ModemReceiver/ADC/adc_ch0_word_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ModemReceiver/ADC/adc_ch0_word_reg[9]/Q
                         net (fo=3, routed)           2.146     2.847    ModemReceiver/IQ_Demodulator/Q[9]
    SLICE_X47Y87         LUT3 (Prop_lut3_I2_O)        0.049     2.896 r  ModemReceiver/IQ_Demodulator/Qprod[9]_i_1/O
                         net (fo=1, routed)           0.000     2.896    ModemReceiver/IQ_Demodulator/n_0_Qprod[9]_i_1
    SLICE_X47Y87         FDRE                                         r  ModemReceiver/IQ_Demodulator/Qprod_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=4105, routed)        0.827     1.955    ModemReceiver/IQ_Demodulator/clk_BUFG
    SLICE_X47Y87                                                      r  ModemReceiver/IQ_Demodulator/Qprod_reg[9]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.502     2.457    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.107     2.564    ModemReceiver/IQ_Demodulator/Qprod_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.332    





