

================================================================
== Vivado HLS Report for 'Loop_Loop3_proc'
================================================================
* Date:           Sun Nov  7 14:28:05 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab4_z4m_prj
* Solution:       sol1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   | 10.00 ns | 9.216 ns |   0.10 ns  |
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16386|    16386| 0.164 ms | 0.164 ms |  16386|  16386|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop3   |    16384|    16384|         2|          1|          1|  16384|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|    80|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    54|    -|
|Register         |        -|      -|     37|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|     37|   134|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |data_out_d0              |     +    |      0|  0|  39|          32|          32|
    |k_fu_92_p2               |     +    |      0|  0|  22|          15|           1|
    |icmp_ln32_fu_86_p2       |   icmp   |      0|  0|  13|          15|          16|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  80|          66|          53|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |k_0_reg_75               |   9|          2|   15|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         11|   18|         39|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln32_reg_111        |   1|   0|    1|          0|
    |k_0_reg_75               |  15|   0|   15|          0|
    |zext_ln33_reg_120        |  15|   0|   64|         49|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  37|   0|   86|         49|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_done            | out |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|temp4_address0     | out |   14|  ap_memory |      temp4      |     array    |
|temp4_ce0          | out |    1|  ap_memory |      temp4      |     array    |
|temp4_q0           |  in |   32|  ap_memory |      temp4      |     array    |
|temp3_address0     | out |   14|  ap_memory |      temp3      |     array    |
|temp3_ce0          | out |    1|  ap_memory |      temp3      |     array    |
|temp3_q0           |  in |   32|  ap_memory |      temp3      |     array    |
|data_out_address0  | out |   14|  ap_memory |     data_out    |     array    |
|data_out_ce0       | out |    1|  ap_memory |     data_out    |     array    |
|data_out_we0       | out |    1|  ap_memory |     data_out    |     array    |
|data_out_d0        | out |   32|  ap_memory |     data_out    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

