<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">mcu_subsystem_generic_quad_spi_controller2_0</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments>
      <interconnectAssignment>
        <name>$system.qsys_mm.clockCrossingAdapter</name>
        <value>HANDSHAKE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>$system.qsys_mm.maxAdditionalLatency</name>
        <value>0</value>
      </interconnectAssignment>
    </interconnectAssignments>
    <className>mcu_subsystem_generic_quad_spi_controller2_0</className>
    <version>1.0</version>
    <name>mcu_subsystem_generic_quad_spi_controller2_0</name>
    <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">generic_quad_spi_controller2_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADDR_WIDTH</name>
            <value>25</value>
          </parameter>
          <parameter>
            <name>ASI_WIDTH</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>ASMI_ADDR_WIDTH</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>CHIP_SELS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>CS_WIDTH</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>DDASI</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>DEVICE_FAMILY</name>
            <value>Cyclone 10 GX</value>
          </parameter>
          <parameter>
            <name>ENABLE_4BYTE_ADDR</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>FLASH_TYPE</name>
            <value>MT25QU01G</value>
          </parameter>
          <parameter>
            <name>IO_MODE</name>
            <value>QUAD</value>
          </parameter>
          <parameter>
            <name>clkFreq</name>
            <value>40000000</value>
          </parameter>
          <parameter>
            <name>deviceFeaturesSystemInfo</name>
            <value>ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_REVE_SILICON 0 IS_SDM_LITE 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_CLOCK_REGION 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_SUPPORTS_VID_CALC 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_TIMING_CLOSURE_CORNERS 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DSPF_ROUTING_MODELS 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_TIMING_ROUTING_DELAYS 0 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</value>
          </parameter>
          <parameter>
            <name>gui_use_gpio</name>
            <value>true</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>$system.qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>$system.qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_generic_quad_spi_controller2</className>
        <version>18.1</version>
        <name>generic_quad_spi_controller2_0</name>
        <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0_altera_generic_quad_spi_controller2_181_5xz3lbq</uniqueName>
        <nonce>0</nonce>
        <incidentConnections></incidentConnections>
        <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">addr_adaption_1</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>25</value>
              </parameter>
              <parameter>
                <name>ASI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>ASMI_ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>CHIP_SELS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CS_WIDTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DDASI</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEVICE_FAMILY</name>
                <value>Cyclone 10 GX</value>
              </parameter>
              <parameter>
                <name>ENABLE_4BYTE_ADDR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>FLASH_TYPE</name>
                <value>MT25QU01G</value>
              </parameter>
              <parameter>
                <name>IO_MODE</name>
                <value>QUAD</value>
              </parameter>
              <parameter>
                <name>deviceFeaturesSystemInfo</name>
                <value>ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_REVE_SILICON 0 IS_SDM_LITE 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_CLOCK_REGION 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_SUPPORTS_VID_CALC 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_TIMING_CLOSURE_CORNERS 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DSPF_ROUTING_MODELS 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_TIMING_ROUTING_DELAYS 0 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_qspi_address_adaption</className>
            <version>18.1</version>
            <name>addr_adaption_1</name>
            <uniqueName>altera_qspi_address_adaption</uniqueName>
            <fixedName>altera_qspi_address_adaption</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>addr_adaption_1.asmi_csr/asmi2_inst_qspi_ctrl.avl_csr</name>
                <end>asmi2_inst_qspi_ctrl/avl_csr</end>
                <start>addr_adaption_1/asmi_csr</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>addr_adaption_1.asmi_mem/asmi2_inst_qspi_ctrl.avl_mem</name>
                <end>asmi2_inst_qspi_ctrl/avl_mem</end>
                <start>addr_adaption_1/asmi_mem</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>addr_adaption_1.chip_select/asmi2_inst_qspi_ctrl.chip_select</name>
                <end>asmi2_inst_qspi_ctrl/chip_select</end>
                <start>addr_adaption_1/chip_select</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>40000000</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="clock_sink" rate="40000000" domain="1" /&gt;&lt;/info&gt;</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk.out_clk/addr_adaption_1.clock_sink</name>
                <end>addr_adaption_1/clock_sink</end>
                <start>clk/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>reset.out_reset/addr_adaption_1.reset</name>
                <end>addr_adaption_1/reset</end>
                <start>reset/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.addr_adaption_1</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">asmi2_inst_qspi_ctrl</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>19</value>
              </parameter>
              <parameter>
                <name>ASMI_ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>CHIP_SELS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COM_ADDR_BYTES</name>
                <value>0,0,0,0,4,4</value>
              </parameter>
              <parameter>
                <name>COM_DATA_IN_BYTES</name>
                <value>0,0,1,0,0,0</value>
              </parameter>
              <parameter>
                <name>COM_DATA_OUT_BYTES</name>
                <value>0,0,0,1,0,0</value>
              </parameter>
              <parameter>
                <name>COM_DUMMY_BYTES</name>
                <value>0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>COM_ID</name>
                <value>0,1,2,3,4,5</value>
              </parameter>
              <parameter>
                <name>COM_OPCODE</name>
                <value>06,04,01,05,D8,20</value>
              </parameter>
              <parameter>
                <name>COM_OPERATION</name>
                <value>wr_enable,wr_disable,wr_status,rd_status,sector_erase,subsector_erase</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>QUAD</value>
              </parameter>
              <parameter>
                <name>DEBUG_OPTION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEVICE_FAMILY</name>
                <value>Cyclone 10 GX</value>
              </parameter>
              <parameter>
                <name>ENABLE_4BYTE_ADDR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_SIM</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>ENABLE_SIM_MODEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>EXTRA_EN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EXTRA_ID</name>
                <value>23,24,25,26,27</value>
              </parameter>
              <parameter>
                <name>EXTRA_OPERATION</name>
                <value>device_id_data_0,device_id_data_1,device_id_data_2,device_id_data_3,device_id_data_4</value>
              </parameter>
              <parameter>
                <name>FLASH_TYPE</name>
                <value>MT25QU01G</value>
              </parameter>
              <parameter>
                <name>INTENDED_DEVICE_FAMILY</name>
                <value>Cyclone 10 GX</value>
              </parameter>
              <parameter>
                <name>MISC_ADDR_BYTES</name>
                <value>0,0,0,0,0,4,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>MISC_DATA_IN_BYTES</name>
                <value>2,0,0,0,0,0,0,0,1,0</value>
              </parameter>
              <parameter>
                <name>MISC_DATA_OUT_BYTES</name>
                <value>0,2,1,0,0,0,0,0,0,20</value>
              </parameter>
              <parameter>
                <name>MISC_DUMMY_BYTES</name>
                <value>0,0,0,0,0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>MISC_EN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MISC_ID</name>
                <value>13,14,15,16,17,18,19,20,21,22</value>
              </parameter>
              <parameter>
                <name>MISC_OPCODE</name>
                <value>B1,B5,70,50,00,C4,B7,E9,01,9F</value>
              </parameter>
              <parameter>
                <name>MISC_OPERATION</name>
                <value>wr_NVCR,rd_NVCR,rd_flag_status,clr_flag_status,NA,die_erase,4bytes_addr_en,4bytes_addr_ex,sector_protect,rd_device_id</value>
              </parameter>
              <parameter>
                <name>NCS_NUM</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPE_CMD_GEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_CSR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_MUX_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_XIP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>POLL_OPCODE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>RD_DUMMY_BYTES</name>
                <value>0,8,8,A</value>
              </parameter>
              <parameter>
                <name>RD_EXTEND</name>
                <value>0,1,1,1</value>
              </parameter>
              <parameter>
                <name>RD_ID</name>
                <value>0,1,2,3</value>
              </parameter>
              <parameter>
                <name>RD_ID_LIST</name>
                <value>0 1 2 3</value>
              </parameter>
              <parameter>
                <name>RD_OPCODE</name>
                <value>03,0B,BB,EB</value>
              </parameter>
              <parameter>
                <name>RD_OPCODE_LIST</name>
                <value>D8 C4 B7 E9 </value>
              </parameter>
              <parameter>
                <name>RD_OPERATION</name>
                <value>Read,Fast_Read,Extended_Dual_Fast_Read,Extended_Quad_Fast_Read</value>
              </parameter>
              <parameter>
                <name>RD_OPERATION_LIST</name>
                <value>Read Fast_Read Extended_Dual_Fast_Read Extended_Quad_Fast_Read</value>
              </parameter>
              <parameter>
                <name>RW_ADDR_BYTES</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>USE_CHIP_SEL_FROM_CSR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WR_EXTEND</name>
                <value>0,1,1</value>
              </parameter>
              <parameter>
                <name>WR_ID</name>
                <value>0,1,2</value>
              </parameter>
              <parameter>
                <name>WR_ID_LIST</name>
                <value>0 1 2</value>
              </parameter>
              <parameter>
                <name>WR_OPCODE</name>
                <value>02,D2,38</value>
              </parameter>
              <parameter>
                <name>WR_OPCODE_LIST</name>
                <value>9F 05 70</value>
              </parameter>
              <parameter>
                <name>WR_OPERATION</name>
                <value>Write,Extended_Dual_Write,Extended_Quad_Write</value>
              </parameter>
              <parameter>
                <name>WR_OPERATION_LIST</name>
                <value>Write Extended_Dual_Write Extended_Quad_Write</value>
              </parameter>
              <parameter>
                <name>gui_use_asmiblock</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>gui_use_gpio</name>
                <value>true</value>
              </parameter>
            </parameters>
            <interconnectAssignments>
              <interconnectAssignment>
                <name>$system.qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </interconnectAssignment>
              <interconnectAssignment>
                <name>$system.qsys_mm.maxAdditionalLatency</name>
                <value>0</value>
              </interconnectAssignment>
            </interconnectAssignments>
            <className>altera_asmi_parallel2</className>
            <version>18.1</version>
            <name>asmi2_inst_qspi_ctrl</name>
            <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0_altera_asmi_parallel2_181_jbbczgq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>addr_adaption_1.asmi_csr/asmi2_inst_qspi_ctrl.avl_csr</name>
                <end>asmi2_inst_qspi_ctrl/avl_csr</end>
                <start>addr_adaption_1/asmi_csr</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>addr_adaption_1.asmi_mem/asmi2_inst_qspi_ctrl.avl_mem</name>
                <end>asmi2_inst_qspi_ctrl/avl_mem</end>
                <start>addr_adaption_1/asmi_mem</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>addr_adaption_1.chip_select/asmi2_inst_qspi_ctrl.chip_select</name>
                <end>asmi2_inst_qspi_ctrl/chip_select</end>
                <start>addr_adaption_1/chip_select</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>40000000</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="clk" rate="40000000" domain="1" /&gt;&lt;/info&gt;</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk.out_clk/asmi2_inst_qspi_ctrl.clk</name>
                <end>asmi2_inst_qspi_ctrl/clk</end>
                <start>clk/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>reset.out_reset/asmi2_inst_qspi_ctrl.reset</name>
                <end>asmi2_inst_qspi_ctrl/reset</end>
                <start>reset/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">asmi2_cmd_generator_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_asmi2_cmd_generator</className>
                <version>18.1</version>
                <name>asmi2_cmd_generator_0</name>
                <uniqueName>altera_asmi2_cmd_generator</uniqueName>
                <fixedName>altera_asmi2_cmd_generator</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.addr_bytes_xip/xip_controller.addr_bytes_xip</name>
                    <end>xip_controller/addr_bytes_xip</end>
                    <start>asmi2_cmd_generator_0/addr_bytes_xip</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.chip_select/asmi2_qspi_interface_0.chip_select</name>
                    <end>asmi2_qspi_interface_0/chip_select</end>
                    <start>asmi2_cmd_generator_0/chip_select</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.dummy_cycles/asmi2_qspi_interface_0.dummy_cycles</name>
                    <end>asmi2_qspi_interface_0/dummy_cycles</end>
                    <start>asmi2_cmd_generator_0/dummy_cycles</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.out_cmd_pck/asmi2_qspi_interface_0.in_cmd_pck</name>
                    <end>asmi2_qspi_interface_0/in_cmd_pck</end>
                    <start>asmi2_cmd_generator_0/out_cmd_pck</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.out_rsp_pck/merlin_demultiplexer_0.sink</name>
                    <end>merlin_demultiplexer_0/sink</end>
                    <start>asmi2_cmd_generator_0/out_rsp_pck</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.require_rdata/asmi2_qspi_interface_0.require_rdata</name>
                    <end>asmi2_qspi_interface_0/require_rdata</end>
                    <start>asmi2_cmd_generator_0/require_rdata</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>asmi2_qspi_interface_0.out_rsp_pck/asmi2_cmd_generator_0.in_rsp_pck</name>
                    <end>asmi2_cmd_generator_0/in_rsp_pck</end>
                    <start>asmi2_qspi_interface_0/out_rsp_pck</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/asmi2_cmd_generator_0.clk</name>
                    <end>asmi2_cmd_generator_0/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>csr_controller.addr_bytes_csr/asmi2_cmd_generator_0.addr_bytes_csr</name>
                    <end>asmi2_cmd_generator_0/addr_bytes_csr</end>
                    <start>csr_controller/addr_bytes_csr</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>multiplexer.src/asmi2_cmd_generator_0.in_cmd_pck</name>
                    <end>asmi2_cmd_generator_0/in_cmd_pck</end>
                    <start>multiplexer/src</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>asmi2_cmd_generator_0/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl.asmi2_cmd_generator_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">asmi2_qspi_interface_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>DATA_LENGTH</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>DATA_WIDTH</name>
                    <value>QUAD</value>
                  </parameter>
                  <parameter>
                    <name>DEV_FAMILY</name>
                    <value>Cyclone 10 GX</value>
                  </parameter>
                  <parameter>
                    <name>DISABLE_ASMIBLOCK</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_SIM</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_SIM_MODEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>MODE_LENGTH</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>NCS_LENGTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>NCS_NUM</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_GPIO</name>
                    <value>true</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_asmi2_qspi_interface</className>
                <version>18.1</version>
                <name>asmi2_qspi_interface_0</name>
                <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0_altera_asmi2_qspi_interface_181_zs4wdmq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.chip_select/asmi2_qspi_interface_0.chip_select</name>
                    <end>asmi2_qspi_interface_0/chip_select</end>
                    <start>asmi2_cmd_generator_0/chip_select</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.dummy_cycles/asmi2_qspi_interface_0.dummy_cycles</name>
                    <end>asmi2_qspi_interface_0/dummy_cycles</end>
                    <start>asmi2_cmd_generator_0/dummy_cycles</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.out_cmd_pck/asmi2_qspi_interface_0.in_cmd_pck</name>
                    <end>asmi2_qspi_interface_0/in_cmd_pck</end>
                    <start>asmi2_cmd_generator_0/out_cmd_pck</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.require_rdata/asmi2_qspi_interface_0.require_rdata</name>
                    <end>asmi2_qspi_interface_0/require_rdata</end>
                    <start>asmi2_cmd_generator_0/require_rdata</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>asmi2_qspi_interface_0.out_rsp_pck/asmi2_cmd_generator_0.in_rsp_pck</name>
                    <end>asmi2_cmd_generator_0/in_rsp_pck</end>
                    <start>asmi2_qspi_interface_0/out_rsp_pck</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/asmi2_qspi_interface_0.clk</name>
                    <end>asmi2_qspi_interface_0/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>csr_controller.qspi_interface_en/asmi2_qspi_interface_0.qspi_interface_en</name>
                    <end>asmi2_qspi_interface_0/qspi_interface_en</end>
                    <start>csr_controller/qspi_interface_en</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>asmi2_qspi_interface_0/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl.asmi2_qspi_interface_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">clk_bridge</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>DERIVED_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_CLOCK_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_clock_bridge</className>
                <version>18.1</version>
                <name>clk_bridge</name>
                <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0_altera_clock_bridge_181_cjcbgmi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/asmi2_cmd_generator_0.clk</name>
                    <end>asmi2_cmd_generator_0/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/asmi2_qspi_interface_0.clk</name>
                    <end>asmi2_qspi_interface_0/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/csr_controller.clk</name>
                    <end>csr_controller/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/merlin_demultiplexer_0.clk</name>
                    <end>merlin_demultiplexer_0/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/multiplexer.clk</name>
                    <end>multiplexer/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <end>rst_controller/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/xip_controller.clk</name>
                    <end>xip_controller/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl.clk_bridge</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">csr_controller</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>CHIP_SELECT_EN</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>COM_ADDR_BYTES</name>
                    <value>0,0,0,0,4,4</value>
                  </parameter>
                  <parameter>
                    <name>COM_DATA_IN_BYTES</name>
                    <value>0,0,1,0,0,0</value>
                  </parameter>
                  <parameter>
                    <name>COM_DATA_OUT_BYTES</name>
                    <value>0,0,0,1,0,0</value>
                  </parameter>
                  <parameter>
                    <name>COM_DUMMY_BYTES</name>
                    <value>0,0,0,0,0,0</value>
                  </parameter>
                  <parameter>
                    <name>COM_ID</name>
                    <value>0,1,2,3,4,5</value>
                  </parameter>
                  <parameter>
                    <name>COM_OPCODE</name>
                    <value>06,04,01,05,D8,20</value>
                  </parameter>
                  <parameter>
                    <name>COM_OPERATION</name>
                    <value>wr_enable,wr_disable,wr_status,rd_status,sector_erase,subsector_erase</value>
                  </parameter>
                  <parameter>
                    <name>EXTRA_EN</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EXTRA_ID</name>
                    <value>23,24,25,26,27</value>
                  </parameter>
                  <parameter>
                    <name>EXTRA_OPERATION</name>
                    <value>device_id_data_0,device_id_data_1,device_id_data_2,device_id_data_3,device_id_data_4</value>
                  </parameter>
                  <parameter>
                    <name>MISC_ADDR_BYTES</name>
                    <value>0,0,0,0,0,4,0,0,0,0</value>
                  </parameter>
                  <parameter>
                    <name>MISC_DATA_IN_BYTES</name>
                    <value>2,0,0,0,0,0,0,0,1,0</value>
                  </parameter>
                  <parameter>
                    <name>MISC_DATA_OUT_BYTES</name>
                    <value>0,2,1,0,0,0,0,0,0,20</value>
                  </parameter>
                  <parameter>
                    <name>MISC_DUMMY_BYTES</name>
                    <value>0,0,0,0,0,0,0,0,0,0</value>
                  </parameter>
                  <parameter>
                    <name>MISC_ID</name>
                    <value>13,14,15,16,17,18,19,20,21,22</value>
                  </parameter>
                  <parameter>
                    <name>MISC_OPCODE</name>
                    <value>B1,B5,70,50,00,C4,B7,E9,01,9F</value>
                  </parameter>
                  <parameter>
                    <name>MISC_OPERATION</name>
                    <value>wr_NVCR,rd_NVCR,rd_flag_status,clr_flag_status,NA,die_erase,4bytes_addr_en,4bytes_addr_ex,sector_protect,rd_device_id</value>
                  </parameter>
                  <parameter>
                    <name>OP_INFO</name>
                    <value>wr_enable:32'b00000000000000000000000000000110,wr_disable:32'b00000000000000000000000000000100,wr_status:32'b00000000000001000000010000000001,rd_status:32'b00000000000001000000100000000101,sector_erase:32'b00000000000000000000001111011000,subsector_erase:32'b00000000000000000000001100100000,isr:32'b00000000000000000000000000000000,ier:32'b00000000000000000000000000000000,chip_select:32'b00000000000000000000000000000000,status:32'b00000000000000000000000000000000,NA:32'b00000000000000000000000000000000,NA:32'b00000000000000000000000000000000,NA:32'b00000000000000000000000000000000,wr_NVCR:32'b00000000000010000000010010110001,rd_NVCR:32'b00000000000010000000100010110101,rd_flag_status:32'b00000000000001000000100001110000,clr_flag_status:32'b00000000000000000000000001010000,NA:32'b00000000000000000000000000000000,die_erase:32'b00000000000000000000001111000100,4bytes_addr_en:32'b00000000000000000000000010110111,4bytes_addr_ex:32'b00000000000000000000000011101001,sector_protect:32'b00000000000001000000010000000001,rd_device_id:32'b00000000010100000000100010011111</value>
                  </parameter>
                  <parameter>
                    <name>RD_ADDR_BYTES</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>RD_DUMMY_BYTES</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>RD_ENABLE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>RD_ID</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>RD_OPCODE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>RD_OPERATION</name>
                    <value>01</value>
                  </parameter>
                  <parameter>
                    <name>WR_ADDR_BYTES</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>WR_DUMMY_BYTES</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>WR_ENABLE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>WR_ID</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>WR_OPCODE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>WR_OPERATION</name>
                    <value>01</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_asmi2_csr_controller</className>
                <version>18.1</version>
                <name>csr_controller</name>
                <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0_altera_asmi2_csr_controller_181_spl33la</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/csr_controller.clk</name>
                    <end>csr_controller/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>csr_controller.addr_bytes_csr/asmi2_cmd_generator_0.addr_bytes_csr</name>
                    <end>asmi2_cmd_generator_0/addr_bytes_csr</end>
                    <start>csr_controller/addr_bytes_csr</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>csr_controller.cmd_pck/multiplexer.sink1</name>
                    <end>multiplexer/sink1</end>
                    <start>csr_controller/cmd_pck</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>csr_controller.qspi_interface_en/asmi2_qspi_interface_0.qspi_interface_en</name>
                    <end>asmi2_qspi_interface_0/qspi_interface_en</end>
                    <start>csr_controller/qspi_interface_en</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>merlin_demultiplexer_0.src1/csr_controller.rsp_pck</name>
                    <end>csr_controller/rsp_pck</end>
                    <start>merlin_demultiplexer_0/src1</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>csr_controller/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl.csr_controller</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">merlin_demultiplexer_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>MERLIN_PACKET_FORMAT</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>NUM_OUTPUTS</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>ST_CHANNEL_W</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>ST_DATA_W</name>
                    <value>32</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>VALID_WIDTH</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_demultiplexer</className>
                <version>18.1</version>
                <name>merlin_demultiplexer_0</name>
                <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0_altera_merlin_demultiplexer_181_hnib7fa</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.out_rsp_pck/merlin_demultiplexer_0.sink</name>
                    <end>merlin_demultiplexer_0/sink</end>
                    <start>asmi2_cmd_generator_0/out_rsp_pck</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/merlin_demultiplexer_0.clk</name>
                    <end>merlin_demultiplexer_0/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>merlin_demultiplexer_0.src0/xip_controller.rsp_pck</name>
                    <end>xip_controller/rsp_pck</end>
                    <start>merlin_demultiplexer_0/src0</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>merlin_demultiplexer_0.src1/csr_controller.rsp_pck</name>
                    <end>csr_controller/rsp_pck</end>
                    <start>merlin_demultiplexer_0/src1</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>merlin_demultiplexer_0/clk_reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl.merlin_demultiplexer_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">multiplexer</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ARBITRATION_SCHEME</name>
                    <value>fixed-priority</value>
                  </parameter>
                  <parameter>
                    <name>ARBITRATION_SHARES</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>MERLIN_PACKET_FORMAT</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>NUM_INPUTS</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_ARB</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>PKT_TRANS_LOCK</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>ST_CHANNEL_W</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>ST_DATA_W</name>
                    <value>32</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_EXTERNAL_ARB</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_multiplexer</className>
                <version>18.1</version>
                <name>multiplexer</name>
                <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0_altera_merlin_multiplexer_181_x7wtypi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/multiplexer.clk</name>
                    <end>multiplexer/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>csr_controller.cmd_pck/multiplexer.sink1</name>
                    <end>multiplexer/sink1</end>
                    <start>csr_controller/cmd_pck</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>multiplexer.src/asmi2_cmd_generator_0.in_cmd_pck</name>
                    <end>asmi2_cmd_generator_0/in_cmd_pck</end>
                    <start>multiplexer/src</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>multiplexer/clk_reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>xip_controller.cmd_pck/multiplexer.sink0</name>
                    <end>multiplexer/sink0</end>
                    <start>xip_controller/cmd_pck</start>
                  </incidentConnection>
                </incidentConnections>
                <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl.multiplexer</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">reset_bridge</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ACTIVE_LOW_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNCHRONOUS_EDGES</name>
                    <value>none</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_bridge</className>
                <version>18.1</version>
                <name>reset_bridge</name>
                <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0_altera_reset_bridge_181_mz7fnia</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>rst_controller/reset_in0</end>
                    <start>reset_bridge/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl.reset_bridge</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ADAPT_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MIN_RST_ASSERTION_TIME</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_INPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>OUTPUT_RESET_SYNC_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQUEST_PRESENT</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_EARLY_DSRT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_WAIT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_DEPTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN1</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN11</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN12</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN13</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN14</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN15</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN2</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN3</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN4</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN5</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN6</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN7</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN8</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN9</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_INPUT</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_controller</className>
                <version>18.1</version>
                <name>rst_controller</name>
                <uniqueName>altera_reset_controller</uniqueName>
                <fixedName>altera_reset_controller</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <end>rst_controller/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>rst_controller/reset_in0</end>
                    <start>reset_bridge/out_reset</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>asmi2_cmd_generator_0/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>asmi2_qspi_interface_0/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>csr_controller/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>merlin_demultiplexer_0/clk_reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>multiplexer/clk_reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>xip_controller/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl.rst_controller</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">xip_controller</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ADDR_WIDTH</name>
                    <value>32</value>
                  </parameter>
                  <parameter>
                    <name>BYTE_ADDRESSING</name>
                    <value>1'b1</value>
                  </parameter>
                  <parameter>
                    <name>CHIP_SELECT_EN</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>DATA_WIDTH</name>
                    <value>QUAD</value>
                  </parameter>
                  <parameter>
                    <name>POLL_OP</name>
                    <value>8'h70</value>
                  </parameter>
                  <parameter>
                    <name>POLL_OPCODE</name>
                    <value>70</value>
                  </parameter>
                  <parameter>
                    <name>RD_DUMMY_BYTES</name>
                    <value>0,8,8,A</value>
                  </parameter>
                  <parameter>
                    <name>RD_EXTEND</name>
                    <value>0,1,1,1</value>
                  </parameter>
                  <parameter>
                    <name>RD_HAS_DUMMY</name>
                    <value>1'b1</value>
                  </parameter>
                  <parameter>
                    <name>RD_ID</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>RD_OPCODE</name>
                    <value>03,0B,BB,EB</value>
                  </parameter>
                  <parameter>
                    <name>RD_OPERATION</name>
                    <value>01</value>
                  </parameter>
                  <parameter>
                    <name>READ_DUMMY_NUM</name>
                    <value>5'hA</value>
                  </parameter>
                  <parameter>
                    <name>READ_OP</name>
                    <value>8'hEB</value>
                  </parameter>
                  <parameter>
                    <name>RW_ADDR_BYTES</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>WRITE_OP</name>
                    <value>8'h38</value>
                  </parameter>
                  <parameter>
                    <name>WR_EXTEND</name>
                    <value>0,1,1</value>
                  </parameter>
                  <parameter>
                    <name>WR_HAS_DUMMY</name>
                    <value>1'b1</value>
                  </parameter>
                  <parameter>
                    <name>WR_ID</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>WR_OPCODE</name>
                    <value>02,D2,38</value>
                  </parameter>
                  <parameter>
                    <name>WR_OPERATION</name>
                    <value>01</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_asmi2_xip_controller</className>
                <version>18.1</version>
                <name>xip_controller</name>
                <uniqueName>altera_asmi2_xip_controller</uniqueName>
                <fixedName>altera_asmi2_xip_controller</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>asmi2_cmd_generator_0.addr_bytes_xip/xip_controller.addr_bytes_xip</name>
                    <end>xip_controller/addr_bytes_xip</end>
                    <start>asmi2_cmd_generator_0/addr_bytes_xip</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>clk_bridge.out_clk/xip_controller.clk</name>
                    <end>xip_controller/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>merlin_demultiplexer_0.src0/xip_controller.rsp_pck</name>
                    <end>xip_controller/rsp_pck</end>
                    <start>merlin_demultiplexer_0/src0</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>xip_controller/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon_streaming</className>
                    <version>18.1</version>
                    <name>xip_controller.cmd_pck/multiplexer.sink0</name>
                    <end>multiplexer/sink0</end>
                    <start>xip_controller/cmd_pck</start>
                  </incidentConnection>
                </incidentConnections>
                <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl.xip_controller</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">avst_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>64</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_asmi2_xip_controller</className>
                    <version>18.1</version>
                    <name>avst_fifo</name>
                    <uniqueName>avst_fifo</uniqueName>
                    <fixedName>avst_fifo</fixedName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl.xip_controller.avst_fifo</path>
                  </instanceData>
                  <children>
                    <node>
                      <instanceKey xsi:type="xs:string">avst_fifo</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>32</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_LATENCY</name>
                            <value>3</value>
                          </parameter>
                          <parameter>
                            <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                            <value>false</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EXPLICIT_MAXCHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>FIFO_DEPTH</name>
                            <value>64</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_EMPTY_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_FULL_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_FILL_LEVEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_MEMORY_BLOCKS</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>USE_STORE_FORWARD</name>
                            <value>0</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_avalon_sc_fifo</className>
                        <version>18.1</version>
                        <name>avst_fifo</name>
                        <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0_altera_avalon_sc_fifo_181_oywqgnq</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.asmi2_inst_qspi_ctrl.xip_controller.avst_fifo.avst_fifo</path>
                      </instanceData>
                      <children></children>
                    </node>
                  </children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">clk</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>40000000</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>18.1</version>
            <name>clk</name>
            <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0_altera_clock_bridge_181_cjcbgmi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>40000000</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="clock_sink" rate="40000000" domain="1" /&gt;&lt;/info&gt;</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk.out_clk/addr_adaption_1.clock_sink</name>
                <end>addr_adaption_1/clock_sink</end>
                <start>clk/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>40000000</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="clk" rate="40000000" domain="1" /&gt;&lt;/info&gt;</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk.out_clk/asmi2_inst_qspi_ctrl.clk</name>
                <end>asmi2_inst_qspi_ctrl/clk</end>
                <start>clk/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>40000000</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="clk" rate="40000000" domain="1" /&gt;&lt;/info&gt;</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk.out_clk/reset.clk</name>
                <end>reset/clk</end>
                <start>clk/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.clk</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">reset</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>18.1</version>
            <name>reset</name>
            <uniqueName>mcu_subsystem_generic_quad_spi_controller2_0_altera_reset_bridge_181_mz7fnia</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>40000000</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="clk" rate="40000000" domain="1" /&gt;&lt;/info&gt;</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk.out_clk/reset.clk</name>
                <end>reset/clk</end>
                <start>clk/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>reset.out_reset/addr_adaption_1.reset</name>
                <end>addr_adaption_1/reset</end>
                <start>reset/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>reset.out_reset/asmi2_inst_qspi_ctrl.reset</name>
                <end>asmi2_inst_qspi_ctrl/reset</end>
                <start>reset/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>mcu_subsystem_generic_quad_spi_controller2_0.generic_quad_spi_controller2_0.reset</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
  </children>
</node>