

================================================================
== Vivado HLS Report for 'Loop_Output_Row_proc'
================================================================
* Date:           Thu Dec 19 06:39:25 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   23|  67631|   23|  67631|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_updateBuffer_fu_303  |updateBuffer  |    6|  231|    6|  231|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |                                   |   Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |             Loop Name             | min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |- Output_Row                       |   22|  67630| 22 ~ 6763 |          -|          -| 1 ~ 10 |    no    |
        | + Initialize_Buffer_Outer_Loop    |    4|    220|   4 ~ 22  |          -|          -| 1 ~ 10 |    no    |
        |  ++ Initialize_Buffer_Inner_Loop  |    2|     20|          2|          -|          -| 1 ~ 10 |    no    |
        | + Output_Col                      |   15|   6540|  15 ~ 654 |          -|          -| 1 ~ 10 |    no    |
        |  ++ Cal_Outer_Loop                |    6|    420|   6 ~ 42  |          -|          -| 1 ~ 10 |    no    |
        |   +++ Cal_Inner_Loop              |    4|     40|          4|          -|          -| 1 ~ 10 |    no    |
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      3|       0|    896|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      1|     305|    485|
|Memory           |        0|      -|      64|     13|
|Multiplexer      |        -|      -|       -|    278|
|Register         |        -|      -|     994|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1363|   1672|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-----+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+--------------+---------+-------+-----+-----+
    |grp_updateBuffer_fu_303  |updateBuffer  |        0|      1|  305|  485|
    +-------------------------+--------------+---------+-------+-----+-----+
    |Total                    |              |        0|      1|  305|  485|
    +-------------------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |conv2D_mul_mul_8ndEe_U10  |conv2D_mul_mul_8ndEe  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +----------+----------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+----+----+------+-----+------+-------------+
    |buffer_U  |Loop_Output_Row_pcud  |        0|  64|  13|    25|   32|     1|          800|
    +----------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                      |        0|  64|  13|    25|   32|     1|          800|
    +----------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp_30_i_fu_561_p2         |     *    |      3|  0|  20|          32|          32|
    |i_buffer_fu_403_p2         |     +    |      0|  0|  39|          32|          32|
    |ik_col_2_fu_530_p2         |     +    |      0|  0|  38|          31|           1|
    |ik_col_fu_431_p2           |     +    |      0|  0|  38|          31|           1|
    |ik_row_2_fu_501_p2         |     +    |      0|  0|  38|           1|          31|
    |ik_row_fu_397_p2           |     +    |      0|  0|  38|          31|           1|
    |index_col_out_1_fu_471_p2  |     +    |      0|  0|  38|          31|           1|
    |index_row_out_fu_382_p2    |     +    |      0|  0|  38|           1|          31|
    |next_mul2_fu_481_p2        |     +    |      0|  0|  45|           7|          38|
    |next_mul4_fu_367_p2        |     +    |      0|  0|  45|           7|          38|
    |next_mul_fu_487_p2         |     +    |      0|  0|  39|          32|          32|
    |sum_1_fu_565_p2            |     +    |      0|  0|  39|          32|          32|
    |tmp_16_fu_329_p2           |     +    |      0|  0|  32|           1|          32|
    |tmp_19_i_fu_451_p2         |     +    |      0|  0|  39|           1|          32|
    |tmp_24_fu_570_p1           |     +    |      0|  0|  21|          15|          15|
    |tmp_26_fu_441_p2           |     +    |      0|  0|  21|          15|          15|
    |tmp_27_i_fu_536_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_28_fu_511_p2           |     +    |      0|  0|  21|          15|          15|
    |tmp_29_fu_551_p2           |     +    |      0|  0|  13|          11|          11|
    |tmp_fu_317_p2              |     +    |      0|  0|  32|           1|          32|
    |tmp_17_fu_335_p2           |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_323_p2            |     -    |      0|  0|  32|          32|          32|
    |tmp_17_i_fu_426_p2         |   icmp   |      0|  0|  18|          32|          32|
    |tmp_18_fu_377_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_21_fu_466_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_25_i_fu_525_p2         |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i3_fu_496_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_4_fu_392_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_341_p2            |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |smax_i_fu_351_p3           |  select  |      0|  0|  31|           1|          31|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      3|  0| 896|         649|         743|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  56|         13|    1|         13|
    |ap_done                       |   9|          2|    1|          2|
    |buffer_address0               |  21|          4|    5|         20|
    |buffer_ce0                    |  15|          3|    1|          3|
    |buffer_d0                     |  15|          3|   32|         96|
    |buffer_we0                    |  15|          3|    1|          3|
    |i_buffer_1_i_reg_199          |   9|          2|   32|         64|
    |i_buffer_i_reg_176            |   9|          2|   32|         64|
    |ik_col_i5_reg_292             |   9|          2|   31|         62|
    |ik_col_i_reg_210              |   9|          2|   31|         62|
    |ik_row_i1_reg_246             |   9|          2|   31|         62|
    |ik_row_i_reg_188              |   9|          2|   31|         62|
    |in_data_address0              |  15|          3|   14|         42|
    |in_data_ce0                   |  15|          3|    1|          3|
    |index_col_out_reg_221         |   9|          2|   31|         62|
    |index_row_out_assign_reg_153  |   9|          2|   31|         62|
    |phi_mul1_reg_269              |   9|          2|   38|         76|
    |phi_mul3_reg_165              |   9|          2|   38|         76|
    |phi_mul_reg_257               |   9|          2|   32|         64|
    |sum_1_i_reg_280               |   9|          2|   32|         64|
    |sum_reg_233                   |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 278|         60|  478|       1026|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  12|   0|   12|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |buffer_load_reg_714                   |  32|   0|   32|          0|
    |grp_updateBuffer_fu_303_ap_start_reg  |   1|   0|    1|          0|
    |i_buffer_1_i_reg_199                  |  32|   0|   32|          0|
    |i_buffer_i_reg_176                    |  32|   0|   32|          0|
    |i_buffer_reg_637                      |  32|   0|   32|          0|
    |ik_col_2_reg_699                      |  31|   0|   31|          0|
    |ik_col_i5_reg_292                     |  31|   0|   31|          0|
    |ik_col_i_reg_210                      |  31|   0|   31|          0|
    |ik_col_reg_650                        |  31|   0|   31|          0|
    |ik_row_2_reg_691                      |  31|   0|   31|          0|
    |ik_row_i1_reg_246                     |  31|   0|   31|          0|
    |ik_row_i_reg_188                      |  31|   0|   31|          0|
    |ik_row_reg_632                        |  31|   0|   31|          0|
    |index_col_out_1_reg_668               |  31|   0|   31|          0|
    |index_col_out_reg_221                 |  31|   0|   31|          0|
    |index_row_out_assign_reg_153          |  31|   0|   31|          0|
    |index_row_out_reg_624                 |  31|   0|   31|          0|
    |kernel_load_reg_719                   |  32|   0|   32|          0|
    |next_mul2_reg_678                     |  38|   0|   38|          0|
    |next_mul4_reg_616                     |  38|   0|   38|          0|
    |next_mul_reg_683                      |  32|   0|   32|          0|
    |phi_mul1_reg_269                      |  38|   0|   38|          0|
    |phi_mul3_reg_165                      |  38|   0|   38|          0|
    |phi_mul_reg_257                       |  32|   0|   32|          0|
    |smax_cast_i_reg_606                   |  31|   0|   32|          1|
    |sum_1_i_reg_280                       |  32|   0|   32|          0|
    |sum_reg_233                           |  32|   0|   32|          0|
    |tmp_17_reg_601                        |  32|   0|   32|          0|
    |tmp_23_reg_611                        |  15|   0|   15|          0|
    |tmp_24_reg_642                        |  15|   0|   15|          0|
    |tmp_30_i_reg_724                      |  32|   0|   32|          0|
    |tmp_32_reg_673                        |  11|   0|   11|          0|
    |tmp_s_reg_596                         |  32|   0|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 994|   0|  995|          1|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Loop_Output_Row_proc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Loop_Output_Row_proc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Loop_Output_Row_proc | return value |
|ap_done            | out |    1| ap_ctrl_hs | Loop_Output_Row_proc | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Loop_Output_Row_proc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Loop_Output_Row_proc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Loop_Output_Row_proc | return value |
|row_in             |  in |   32|   ap_none  |        row_in        |    scalar    |
|kernel_size_row    |  in |   32|   ap_none  |    kernel_size_row   |    scalar    |
|col_in             |  in |   32|   ap_none  |        col_in        |    scalar    |
|kernel_size_col    |  in |   32|   ap_none  |    kernel_size_col   |    scalar    |
|in_data_address0   | out |   14|  ap_memory |        in_data       |     array    |
|in_data_ce0        | out |    1|  ap_memory |        in_data       |     array    |
|in_data_q0         |  in |   32|  ap_memory |        in_data       |     array    |
|kernel_address0    | out |   10|  ap_memory |        kernel        |     array    |
|kernel_ce0         | out |    1|  ap_memory |        kernel        |     array    |
|kernel_q0          |  in |   32|  ap_memory |        kernel        |     array    |
|out_data_address0  | out |   14|  ap_memory |       out_data       |     array    |
|out_data_ce0       | out |    1|  ap_memory |       out_data       |     array    |
|out_data_we0       | out |    1|  ap_memory |       out_data       |     array    |
|out_data_d0        | out |   32|  ap_memory |       out_data       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

