module tb_8_up_down_counter_load(

    );
    
    reg clk, rst, mode, load;
    reg [7:0] din;
    wire [7:0] cnt_out;
    
    bit_8_up_down_counter_load U0 (clk, rst, mode, load, din, cnt_out);
    
    initial begin
    clk=1'b0;
    forever #10 clk=~clk;
    end
    
    initial begin
    rst=1'b0; mode=1'b1;
    #20 rst=1'b1;
    #20 rst=1'b0;
    #80 rst=1'b1; mode=1'b0;
    #20 rst=1'b0;
    #80 din=8'b1100_0011; load=1'b1;
    #20 load=1'b0;
    #20 $finish;
    end
