{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@61:71@HdlIdDef", "\nreg [1:0] match_counter = 2'h0;\nreg pattern_sync = 1'b0;\nreg pattern_match = 1'b0;\n\nreg [3:0] align = 4'h0;\nreg [1:0] cooldown = 2'h3;\n\nreg [8:0] data_d1 = 9'h00;\nreg [DATA_PATH_WIDTH*10+2:0] aligned_data_stage1;\nreg [DATA_PATH_WIDTH*10-1:0] aligned_data_stage2;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@65:75", "\nreg [3:0] align = 4'h0;\nreg [1:0] cooldown = 2'h3;\n\nreg [8:0] data_d1 = 9'h00;\nreg [DATA_PATH_WIDTH*10+2:0] aligned_data_stage1;\nreg [DATA_PATH_WIDTH*10-1:0] aligned_data_stage2;\nwire [(DATA_PATH_WIDTH+1)*10-2:0] full_data;\n\nassign full_data = {in_data,data_d1};\nassign out_data = aligned_data_stage2;\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@64:74", "reg pattern_match = 1'b0;\n\nreg [3:0] align = 4'h0;\nreg [1:0] cooldown = 2'h3;\n\nreg [8:0] data_d1 = 9'h00;\nreg [DATA_PATH_WIDTH*10+2:0] aligned_data_stage1;\nreg [DATA_PATH_WIDTH*10-1:0] aligned_data_stage2;\nwire [(DATA_PATH_WIDTH+1)*10-2:0] full_data;\n\nassign full_data = {in_data,data_d1};\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@59:69", "localparam [9:0] PATTERN_P = 10'b1010000011;\nlocalparam [9:0] PATTERN_N = 10'b0101111100;\n\nreg [1:0] match_counter = 2'h0;\nreg pattern_sync = 1'b0;\nreg pattern_match = 1'b0;\n\nreg [3:0] align = 4'h0;\nreg [1:0] cooldown = 2'h3;\n\nreg [8:0] data_d1 = 9'h00;\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@62:72", "reg [1:0] match_counter = 2'h0;\nreg pattern_sync = 1'b0;\nreg pattern_match = 1'b0;\n\nreg [3:0] align = 4'h0;\nreg [1:0] cooldown = 2'h3;\n\nreg [8:0] data_d1 = 9'h00;\nreg [DATA_PATH_WIDTH*10+2:0] aligned_data_stage1;\nreg [DATA_PATH_WIDTH*10-1:0] aligned_data_stage2;\nwire [(DATA_PATH_WIDTH+1)*10-2:0] full_data;\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@66:76", "reg [3:0] align = 4'h0;\nreg [1:0] cooldown = 2'h3;\n\nreg [8:0] data_d1 = 9'h00;\nreg [DATA_PATH_WIDTH*10+2:0] aligned_data_stage1;\nreg [DATA_PATH_WIDTH*10-1:0] aligned_data_stage2;\nwire [(DATA_PATH_WIDTH+1)*10-2:0] full_data;\n\nassign full_data = {in_data,data_d1};\nassign out_data = aligned_data_stage2;\n\n"]], "Diff Content": {"Delete": [[66, "reg [3:0] align = 4'h0;\n"]], "Add": []}}