// Seed: 1568088821
module module_0 #(
    parameter id_6 = 32'd17
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wor _id_6 = id_6 ? -1 : id_3 ^ id_3 * id_3;
  wire [1 : id_6] id_7 = id_6;
  logic [1 : -1] id_8;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd60
) (
    output tri id_0,
    input wire id_1,
    input tri0 _id_2,
    input supply1 id_3,
    output tri0 id_4,
    output logic id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output logic id_9,
    output supply0 id_10,
    input supply0 id_11,
    input tri id_12,
    input supply0 id_13,
    input tri id_14,
    input wire id_15,
    input tri id_16,
    output wand id_17,
    input supply0 id_18,
    input wire id_19,
    input supply0 id_20,
    input supply0 id_21,
    input tri id_22,
    input supply1 id_23,
    output tri id_24,
    output tri id_25,
    output wor id_26,
    input supply0 id_27,
    input supply0 id_28,
    output supply0 id_29
);
  assign id_25 = (-1);
  wire id_31;
  ;
  localparam id_32 = {-1{1}};
  wire [id_2 : 1] id_33;
  always @(posedge 1 or negedge -1) begin : LABEL_0
    id_5 = id_1;
    id_9 = 1;
  end
  module_0 modCall_1 (
      id_33,
      id_33,
      id_32,
      id_33,
      id_33
  );
  parameter id_34 = id_32;
  logic id_35;
  ;
  parameter id_36 = id_32 - 1;
  wire id_37;
endmodule
