{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665177326307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665177326307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 18:15:26 2022 " "Processing started: Fri Oct 07 18:15:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665177326307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665177326307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665177326307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665177326619 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processador.v " "Can't analyze file -- file processador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1665177326666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoprocessador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador_tb " "Found entity 1: projetoProcessador_tb" {  } { { "projetoProcessador_tb.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665177326666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665177326666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM Imm projetoprocessador.v(8) " "Verilog HDL Declaration information at projetoprocessador.v(8): object \"IMM\" differs only in case from object \"Imm\" in the same scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665177326713 ""}
{ "Warning" "WSGN_SEARCH_FILE" "projetoprocessador.v 4 4 " "Using design file projetoprocessador.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador " "Found entity 1: projetoProcessador" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 ""} { "Info" "ISGN_ENTITY_NAME" "4 Alu " "Found entity 4: Alu" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1665177326713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoProcessador " "Elaborating entity \"projetoProcessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665177326713 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IMM projetoprocessador.v(8) " "Verilog HDL or VHDL warning at projetoprocessador.v(8): object \"IMM\" assigned a value but never read" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A_in projetoprocessador.v(11) " "Verilog HDL or VHDL warning at projetoprocessador.v(11): object \"A_in\" assigned a value but never read" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_in projetoprocessador.v(14) " "Verilog HDL or VHDL warning at projetoprocessador.v(14): object \"IR_in\" assigned a value but never read" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Imm projetoprocessador.v(15) " "Verilog HDL warning at projetoprocessador.v(15): object Imm used but never assigned" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "G projetoprocessador.v(16) " "Verilog HDL warning at projetoprocessador.v(16): object G used but never assigned" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G_in projetoprocessador.v(18) " "Verilog HDL or VHDL warning at projetoprocessador.v(18): object \"G_in\" assigned a value but never read" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoprocessador.v(78) " "Verilog HDL Case Statement warning at projetoprocessador.v(78): incomplete case statement has no default case item" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoprocessador.v(123) " "Verilog HDL Case Statement warning at projetoprocessador.v(123): incomplete case statement has no default case item" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoprocessador.v(164) " "Verilog HDL Case Statement warning at projetoprocessador.v(164): incomplete case statement has no default case item" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 164 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR projetoprocessador.v(66) " "Verilog HDL Always Construct warning at projetoprocessador.v(66): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select projetoprocessador.v(66) " "Verilog HDL Always Construct warning at projetoprocessador.v(66): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tstep_Q projetoprocessador.v(180) " "Verilog HDL Always Construct warning at projetoprocessador.v(180): inferring latch(es) for variable \"Tstep_Q\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 180 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "projetoprocessador.v(213) " "Verilog HDL Case Statement warning at projetoprocessador.v(213): case item expression covers a value already covered by a previous case item" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 213 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "projetoprocessador.v(214) " "Verilog HDL Case Statement warning at projetoprocessador.v(214): case item expression covers a value already covered by a previous case item" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 214 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "projetoprocessador.v(215) " "Verilog HDL Case Statement warning at projetoprocessador.v(215): case item expression covers a value already covered by a previous case item" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 215 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "projetoprocessador.v(216) " "Verilog HDL Case Statement warning at projetoprocessador.v(216): case item expression covers a value already covered by a previous case item" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 216 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "projetoprocessador.v(217) " "Verilog HDL Case Statement warning at projetoprocessador.v(217): case item expression covers a value already covered by a previous case item" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 217 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "projetoprocessador.v(210) " "Verilog HDL Case Statement information at projetoprocessador.v(210): all case item expressions in this case statement are onehot" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 210 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imm 0 projetoprocessador.v(15) " "Net \"Imm\" at projetoprocessador.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G 0 projetoprocessador.v(16) " "Net \"G\" at projetoprocessador.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_Q.T3 projetoprocessador.v(181) " "Inferred latch for \"Tstep_Q.T3\" at projetoprocessador.v(181)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_Q.T2 projetoprocessador.v(181) " "Inferred latch for \"Tstep_Q.T2\" at projetoprocessador.v(181)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_Q.T1 projetoprocessador.v(181) " "Inferred latch for \"Tstep_Q.T1\" at projetoprocessador.v(181)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_Q.T0 projetoprocessador.v(181) " "Inferred latch for \"Tstep_Q.T0\" at projetoprocessador.v(181)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._IR7_0_0 projetoprocessador.v(66) " "Inferred latch for \"Select._IR7_0_0\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._IR8_IR8_0 projetoprocessador.v(66) " "Inferred latch for \"Select._IR8_IR8_0\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._G projetoprocessador.v(66) " "Inferred latch for \"Select._G\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R7 projetoprocessador.v(66) " "Inferred latch for \"Select._R7\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R6 projetoprocessador.v(66) " "Inferred latch for \"Select._R6\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R5 projetoprocessador.v(66) " "Inferred latch for \"Select._R5\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R4 projetoprocessador.v(66) " "Inferred latch for \"Select._R4\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R3 projetoprocessador.v(66) " "Inferred latch for \"Select._R3\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R2 projetoprocessador.v(66) " "Inferred latch for \"Select._R2\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R1 projetoprocessador.v(66) " "Inferred latch for \"Select._R1\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R0 projetoprocessador.v(66) " "Inferred latch for \"Select._R0\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] projetoprocessador.v(66) " "Inferred latch for \"IR\[0\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] projetoprocessador.v(66) " "Inferred latch for \"IR\[1\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] projetoprocessador.v(66) " "Inferred latch for \"IR\[2\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] projetoprocessador.v(66) " "Inferred latch for \"IR\[3\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] projetoprocessador.v(66) " "Inferred latch for \"IR\[4\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] projetoprocessador.v(66) " "Inferred latch for \"IR\[5\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] projetoprocessador.v(66) " "Inferred latch for \"IR\[6\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] projetoprocessador.v(66) " "Inferred latch for \"IR\[7\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] projetoprocessador.v(66) " "Inferred latch for \"IR\[8\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] projetoprocessador.v(66) " "Inferred latch for \"IR\[9\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] projetoprocessador.v(66) " "Inferred latch for \"IR\[10\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] projetoprocessador.v(66) " "Inferred latch for \"IR\[11\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] projetoprocessador.v(66) " "Inferred latch for \"IR\[13\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326713 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] projetoprocessador.v(66) " "Inferred latch for \"IR\[14\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326729 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] projetoprocessador.v(66) " "Inferred latch for \"IR\[15\]\" at projetoprocessador.v(66)" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665177326729 "|projetoProcessador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "projetoprocessador.v" "decX" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665177326744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "projetoprocessador.v" "reg_0" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665177326744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "projetoprocessador.v" "alu" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665177326775 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg " "Generated suppressed messages file C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665177327119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665177327228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327228 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "No output dependent on input pin \"DIN\[0\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "No output dependent on input pin \"DIN\[1\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "No output dependent on input pin \"DIN\[2\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "No output dependent on input pin \"DIN\[3\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "No output dependent on input pin \"DIN\[4\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[5\] " "No output dependent on input pin \"DIN\[5\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[6\] " "No output dependent on input pin \"DIN\[6\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[7\] " "No output dependent on input pin \"DIN\[7\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[8\] " "No output dependent on input pin \"DIN\[8\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[9\] " "No output dependent on input pin \"DIN\[9\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[10\] " "No output dependent on input pin \"DIN\[10\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[11\] " "No output dependent on input pin \"DIN\[11\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[12\] " "No output dependent on input pin \"DIN\[12\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[13\] " "No output dependent on input pin \"DIN\[13\]\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665177327260 "|projetoProcessador|DIN[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665177327260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665177327260 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665177327260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665177327260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665177327260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665177327291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 18:15:27 2022 " "Processing ended: Fri Oct 07 18:15:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665177327291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665177327291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665177327291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665177327291 ""}
