============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 30 2025  02:19:24 pm
  Module:                 fft_4pt
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (4700 ps) Setup Check with Pin X0_r_reg_reg[16]/CK->D
          Group: clk
     Startpoint: (R) C_r_reg_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) X0_r_reg_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     500          500     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10500          500     
                                              
             Setup:-     162                  
       Uncertainty:-     500                  
     Required Time:=    9838                  
      Launch Clock:-     500                  
         Data Path:-    4638                  
             Slack:=    4700                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  C_r_reg_reg[0]/CK         -       -      R     (arrival)    411    -     0     0     500    (-,-) 
  C_r_reg_reg[0]/Q          -       CK->Q  F     DFFRHQX1       4  7.8    76   357     857    (-,-) 
  ADD_TC_OP68_g429__7410/Y  -       A->Y   F     AND2X1         2  7.7    71   138     995    (-,-) 
  ADD_TC_OP68_g427__2346/CO -       CI->CO F     ADDFX1         1  4.9    96   243    1238    (-,-) 
  ADD_TC_OP68_g426__2883/CO -       CI->CO F     ADDFX1         1  4.9    96   250    1488    (-,-) 
  ADD_TC_OP68_g425__9945/CO -       CI->CO F     ADDFX1         1  4.9    96   250    1738    (-,-) 
  ADD_TC_OP68_g424__9315/CO -       CI->CO F     ADDFX1         1  4.9    96   250    1988    (-,-) 
  ADD_TC_OP68_g423__6161/CO -       CI->CO F     ADDFX1         1  4.9    96   250    2238    (-,-) 
  ADD_TC_OP68_g422__4733/CO -       CI->CO F     ADDFX1         1  4.9    96   250    2487    (-,-) 
  ADD_TC_OP68_g421__7482/CO -       CI->CO F     ADDFX1         1  4.9    96   250    2737    (-,-) 
  ADD_TC_OP68_g420__5115/CO -       CI->CO F     ADDFX1         1  4.9    96   250    2987    (-,-) 
  ADD_TC_OP68_g419__1881/CO -       CI->CO F     ADDFX1         1  4.9    96   250    3237    (-,-) 
  ADD_TC_OP68_g418__6131/CO -       CI->CO F     ADDFX1         1  4.9    96   250    3487    (-,-) 
  ADD_TC_OP68_g417__7098/CO -       CI->CO F     ADDFX1         1  4.9    96   250    3737    (-,-) 
  ADD_TC_OP68_g416__8246/CO -       CI->CO F     ADDFX1         1  4.9    96   250    3987    (-,-) 
  ADD_TC_OP68_g415__5122/CO -       CI->CO F     ADDFX1         1  4.9    96   250    4237    (-,-) 
  ADD_TC_OP68_g414__1705/CO -       CI->CO F     ADDFX1         1  4.9    96   250    4487    (-,-) 
  ADD_TC_OP68_g413__2802/CO -       CI->CO F     ADDFXL         1  2.7    88   224    4711    (-,-) 
  ADD_TC_OP68_g412/Y        -       A->Y   R     INVX1          1  4.9    59    69    4780    (-,-) 
  ADD_TC_OP68_g411__1617/S  -       CI->S  F     ADDFXL         1  1.6    73   297    5077    (-,-) 
  ADD_TC_OP68_g410/Y        -       A->Y   R     INVXL          1  2.3    52    61    5138    (-,-) 
  X0_r_reg_reg[16]/D        <<<     -      R     DFFRHQX1       1    -     -     0    5138    (-,-) 
#---------------------------------------------------------------------------------------------------

