/*
 * Copyright 2012-2015 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	hannstar_cabc {
		compatible = "hannstar,cabc";
		lvds0 {
			gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
		};
		lvds1 {
			gpios = <&gpio6 16 GPIO_ACTIVE_HIGH>;
		};
	};

	chosen {
		stdout-path = &uart1;
	};

	memory: memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
			vin-supply = <&swbst_reg>;
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 31 0>;
			enable-active-high;
			vin-supply = <&swbst_reg>;
		};

		reg_2p5v: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_pcie: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_pcie_reg>;
			regulator-name = "MPCIE_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio4 26 0>;
			regulator-always-on;
			enable-active-high;
		};

		reg_3p3v: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		wilink_wl_en: regulator@5 {
			compatible = "regulator-fixed";
			reg = <5>;
			regulator-name = "wilink_wl_en";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			gpio = <&gpio7 1 0>; /* WIFI ENABLE GPIO */
			startup-delay-us = <70000>;
			output_high;
			enable-active-high;
		};

	};

	sound {
		compatible = "fsl,imx6q-esomimx6-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6q-esomimx6-sgtl5000";
		ssi-controller = <&ssi1>; /* not sure to which SSI ANKAA is connected to */
		audio-codec = <&codec>;
		asrc-controller = <&asrc>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};
#if 0
	wlan {
		compatible = "ti,wilink8";
		interrupt-parent = <&gpio1>;
		interrupts = <07 0x04>;
		clocks = <&refclock>;
		clock-names = "refclock";
		 WiFi module enable GPIO; Required for proper fucntioning of WIFI down and up*/
/*		pwr-enable = <&gpio7 1 0>;

		refclock: refclock {
			compatible = "ti,wilink-clock";
			#clock-cells = <0>;
			clock-frequency = <38400000>;
		};
	};
*/
	wlan_bt_rfkill {
		compatible = "net,rfkill-gpio";
		name = "wlan_bt_rfkill";
		type = <2>;     /* bluetooth */
		gpios = <&gpio4 5 0>; /* BT enable */
	};
#endif
	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};
#if 0
	backlight_lvds0 {
		compatible = "pwm-backlight";
		pwms = <&pwm3 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
 	};

	backlight_lvds1{
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};
#endif
	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
};

&clks {
	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

#if 0
/* eSOMiMX6 does not have SPI NOR flash mounted */
&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

};
#endif

/* eSOMiMX6 supports two chip selects for ECSPI2; Since CSO is connected to SPI connector in ANKAA
   and CS1 is connected to GPIO header, properties has been defined as if only one chip select is
   supported */
#if 0
&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio2 26 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";
};
#endif
&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 27 0>;
	fsl,magic-packet;
	status = "okay";
};

/* In ANKAA, CAN1 signals are connected to GPIO header */
#if 0
&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can1>;
	status = "okay";
};
#endif

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can2>;
	status = "okay";
};

&gpc {
	fsl,ldo-bypass = <1>;
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	/* esomimx6 : lvds0 touch new driver*/
#if 0
	pixcir_ts@5C {
		compatible = "pixcir,pixcir_tangoc";
		reg = <0x5C>;
		interrupt-parent = <&gpio4>;
		interrupts = <23 2>;
		attb-gpio = <&gpio4 23 0>;
		touchscreen-size-x = <800>;
		touchscreen-size-y = <480>;
        };

	/* esomimx6 : lvds0 touch */
	egalax_ts@04 {
                compatible = "eeti,egalax_ts";
                reg = <0x04>;
                interrupt-parent = <&gpio4>;
                interrupts = <23 2>;
                wakeup-gpios = <&gpio4 23 0>;
        };
#endif
	ds1338_rtc@68 {
		compatible = "dallas,ds1338";
		reg = <0x68>;
	};

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_2p5v>;
		VDDIO-supply = <&reg_3p3v>;
	};

	/* ov5640 parallel camera 1 */
	ov5640_parallel_1: ov5640@3c {
		compatible = "ovti,ov564x";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_2>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&vgen4_reg>; /* 1.8v */
		AVDD-supply = <&vgen3_reg>;  /* 2.8v, on rev C board is VGEN3,
						on rev B board is VGEN5 */
		DVDD-supply = <&vgen2_reg>;  /* 1.5v*/
		pwn-gpios = <&gpio5 14 0>;   /* active low: SD1_DAT0 */
		rst-gpios = <&gpio5 9 1>;   /* active high: SD1_DAT1 */
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
	};
#if 0
	mt9p031_parallel_1: mt9p031@48 {
		compatible = "mt9p031m";
		reg = <0x48>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_2>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&vgen4_reg>; /* 1.8v */ /* Not sure of these three values */
		AVDD-supply = <&vgen3_reg>;  /* 2.8v, on rev C board is VGEN3,
						on rev B board is VGEN5 */
		DVDD-supply = <&vgen4_reg>;  /* 1.8v*/
		/* If proper GPIOs are given here, camera modules with proper GPIOs are not working
		   So, GPIOs are not given proper here. TODO: Given proper GPIOs and make camera modules
		   with porper GPIOs to work here
		*/
		pwn-gpios = <&gpio5 14 0>; /* eSOMiMX6*/
		rst-gpios = <&gpio5 9 1>;  /* eSOMiMX6 */
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
	};
	/* ov10633 parallel camera 1 */
	ov10633_parallel_1: ov10633@30 {
		compatible = "ovti,ov10633";
		reg = <0x30>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_2>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&vgen4_reg>; /* 1.8v */ /* Not sure of these three values */
 		AVDD-supply = <&vgen3_reg>;  /* 2.8v, on rev C board is VGEN3,
 						on rev B board is VGEN5 */
 		DVDD-supply = <&vgen2_reg>;  /* 1.5v*/
		pwn-gpios = <&gpio5 14 1>; /* eSOMiMX6 */
		rst-gpios = <&gpio5 9 0>; /* eSOMiMX6 */
		ipu_id = <0>;
 		csi_id = <0>;
 		mclk = <24000000>;
 		mclk_source = <0>;
 	};
#endif
};

&i2c2 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
#if 0
	ov5640_mipi: ov5640_mipi@3c { /* i2c2 driver */
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&vgen4_reg>; /* 1.8v */
		AVDD-supply = <&vgen3_reg>;  /* 2.8v, rev C board is VGEN3
						rev B board is VGEN5 */
		DVDD-supply = <&vgen2_reg>;  /* 1.5v*/
		pwn-gpios = <&gpio1 19 1>;   /* active low: SD1_CLK */
		rst-gpios = <&gpio1 20 0>;   /* active high: SD1_DAT2 */
		ipu_id = <0>;
		csi_id = <1>;
		vc = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		status="okay";
 	};

	/* esomimx6 : lvds1 touch new driver*/

	pixcir_ts@5C {
		compatible = "pixcir,pixcir_tangoc";
		reg = <0x5C>;
		interrupt-parent = <&gpio4>;
		interrupts = <24 2>;
		attb-gpio = <&gpio4 24 0>;
		touchscreen-size-x = <800>;
		touchscreen-size-y = <480>;
	};

	/* ANKAA : lvds1 touch */
        egalax_ts@04 {
                compatible = "eeti,egalax_ts";
                reg = <0x04>;
                interrupt-parent = <&gpio4>;
                interrupts = <24 2>;
                wakeup-gpios = <&gpio4 24 0>;
        };

	ov8825_mipi: ov8825_mipi@24 { /* i2c2 driver */
		compatible = "ovti,ov8825_mipi";
		reg = <0x24>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&vgen4_reg>; /* 1.8v */
		AVDD-supply = <&vgen3_reg>;  /* 2.8v, rev C board is VGEN3
						rev B board is VGEN5 */
		DVDD-supply = <&vgen2_reg>;  /* 1.5v*/
		pwn-gpios = <&gpio1 19 1>;   /* active low: SD1_CLK */
		rst-gpios = <&gpio1 20 0>;   /* active high: SD1_DAT2 */
		ipu_id = <0>;
		csi_id = <1>;
		vc = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		status="okay";
	};
#endif
	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <2500000>;
				regulator-max-microvolt = <2500000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};
		};
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
 	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-sabresd {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x80000000 /* Audio codec clock */
				MX6QDL_PAD_GPIO_8__XTALOSC_REF_CLK_32K 0x0001B0B0 /* WiFi clock */
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000 /* eMMC nRST; Not yet used */
				MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x80000000 /* emergency shutdown */
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x80000000 /* RGMII nRST; Not yet used */
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000 /* Indication LED2 */
				MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x80000000 /* BT_MOD_WU, need to know the purpose */
				/* GPIO header in ANKAA board */
				/* MIPI DSI lines are not clocked since they cannot be multiplexed */
				/* I2C3 lines are not muxed here as GPIO header since they are connected to HDMI display */
#if 0
				MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x80000000
				MX6QDL_PAD_GPIO_1__GPIO1_IO01 0x80000000
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27 0x80000000
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16 0x80000000
				MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16 0x80000000 /* Need to know if this will work? */
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30 0x80000000
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17 0x80000000
				MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x80000000
				MX6QDL_PAD_SD4_CLK__GPIO7_IO10 0x80000000
				MX6QDL_PAD_SD4_CMD__GPIO7_IO09 0x80000000
				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08 0x80000000
				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11 0x80000000
				MX6QDL_PAD_EIM_DA14__GPIO3_IO14 0x80000000
				MX6QDL_PAD_EIM_DA15__EIM_AD15 0x80000000
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 0x80000000
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12 0x80000000
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18 0x80000000
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19 0x80000000
				MX6QDL_PAD_DI0_PIN15__GPIO4_IO17 0x80000000
				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x80000000
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10 0x80000000
				MX6QDL_PAD_GPIO_16__GPIO7_IO11 0x80000000
				MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x80000000
				MX6QDL_PAD_EIM_DA13__GPIO3_IO13 0x80000000
				/* End of GPIO headers */
#endif

#if 1
				/* RE testing GPIOs */
				MX6QDL_PAD_EIM_DA13__GPIO3_IO13	0x00003040
#if 0
				MX6QDL_PAD_GPIO_5__GPIO1_IO05	0x00003040
				MX6QDL_PAD_GPIO_6__GPIO1_IO06	0x00003040
#endif
				MX6QDL_PAD_EIM_DA15__GPIO3_IO15	0x00003040
				MX6QDL_PAD_GPIO_17__GPIO7_IO12	0x00003040
				MX6QDL_PAD_GPIO_16__GPIO7_IO11	0x00003040
#if 0
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14	0x00003040
#endif
				MX6QDL_PAD_GPIO_3__GPIO1_IO03	0x00003040
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15	0x00003040
				MX6QDL_PAD_GPIO_1__GPIO1_IO01	0x00003040
#if 0
				MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27	0x00003040
				MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26	0x00003040
#endif
				MX6QDL_PAD_SD4_CLK__GPIO7_IO10	0x00003040
				MX6QDL_PAD_GPIO_9__GPIO1_IO09	0x00003040
				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11	0x00003040
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10	0x00003040
				MX6QDL_PAD_SD4_CMD__GPIO7_IO09	0x00003040
#if 0
				MX6QDL_PAD_GPIO_9__GPIO1_IO09	0x00003040
				MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31	0x00003040
				MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03	0x00003040
				MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29	0x00003040
#endif
				MX6QDL_PAD_EIM_DA14__GPIO3_IO14	0x00003040
#if 0
				MX6QDL_PAD_CSI0_DAT10__GPIO5_IO28	0x00003040
				MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30	0x00003040
				MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05	0x00003040	/* 26 */
				MX6QDL_PAD_EIM_D22__GPIO3_IO22	0x00003040
				MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02	0x00003040
				MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18	0x00003040
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21	0x00003040
				MX6QDL_PAD_CSI0_DAT15__GPIO6_IO01	0x00003040
				MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04	0x00003040
				MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00	0x00003040
				MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19	0x00003040
#endif
				MX6QDL_PAD_EIM_D21__GPIO3_IO21	0x00003040
#if 0
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	0x00003040
				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24	0x00003040
#endif
				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11	0x00003040
				MX6QDL_PAD_SD4_DAT1__GPIO2_IO09	0x00003040
				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08	0x00003040
				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11	0x00003040
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24	0x00003040
				MX6QDL_PAD_EIM_RW__GPIO2_IO26	0x00003040
				MX6QDL_PAD_EIM_OE__GPIO2_IO25	0x00003040
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27	0x00003040
				MX6QDL_PAD_EIM_CS0__GPIO2_IO23	0x00003040
				MX6QDL_PAD_EIM_D20__GPIO3_IO20	0x00003040	/* 156 */
#if 0
				MX6QDL_PAD_EIM_DA2__GPIO3_IO02	0x00003040
				MX6QDL_PAD_EIM_DA11__GPIO3_IO11	0x00003040
				MX6QDL_PAD_EIM_A20__GPIO2_IO18	0x00003040
				MX6QDL_PAD_EIM_DA0__GPIO3_IO00	0x00003040
				MX6QDL_PAD_EIM_A23__GPIO6_IO06	0x00003040
				MX6QDL_PAD_EIM_A24__GPIO5_IO04	0x00003040
				MX6QDL_PAD_EIM_A19__GPIO2_IO19	0x00003040
				MX6QDL_PAD_EIM_A22__GPIO2_IO16	0x00003040
				MX6QDL_PAD_EIM_A17__GPIO2_IO21	0x00003040
				MX6QDL_PAD_EIM_A18__GPIO2_IO20	0x00003040
				MX6QDL_PAD_EIM_DA1__GPIO3_IO01	0x00003040
				MX6QDL_PAD_EIM_A16__GPIO2_IO22	0x00003040
				MX6QDL_PAD_EIM_EB1__GPIO2_IO29	0x00003040
				MX6QDL_PAD_EIM_A21__GPIO2_IO17	0x00003040
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28	0x00003040
				MX6QDL_PAD_EIM_DA4__GPIO3_IO04	0x00003040
				MX6QDL_PAD_EIM_DA10__GPIO3_IO10	0x00003040
				MX6QDL_PAD_EIM_DA3__GPIO3_IO03	0x00003040
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09	0x00003040
				MX6QDL_PAD_EIM_DA6__GPIO3_IO06	0x00003040
				MX6QDL_PAD_EIM_DA5__GPIO3_IO05	0x00003040
				MX6QDL_PAD_EIM_DA7__GPIO3_IO07	0x00003040
				MX6QDL_PAD_EIM_DA12__GPIO3_IO12	0x00003040
				MX6QDL_PAD_EIM_DA8__GPIO3_IO08	0x00003040
#endif
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19	0x00003040
				MX6QDL_PAD_DI0_PIN15__GPIO4_IO17	0x00003040
#if 0
				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31	0x00003040
#endif
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x00003040
				MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07	0x00003040
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18	0x00003040
				MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22	0x00003040
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20	0x00003040
				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27	0x00003040
				MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21	0x00003040
				MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16	0x00003040
				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29	0x00003040
				MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23	0x00003040
				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	0x00003040
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28	0x00003040
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30	0x00003040
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26	0x00003040
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	0x00003040
#if 0
				MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05	0x00003040
#endif
				MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13	0x00003040
				MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08	0x00003040
				MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11	0x00003040
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12	0x00003040
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16	0x00003040
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17	0x00003040
				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14	0x00003040
				MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15	0x00003040
#if 0
				MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10	0x00003040			
#endif
				MX6QDL_PAD_EIM_D18__GPIO3_IO18	0x00003040
				MX6QDL_PAD_EIM_D17__GPIO3_IO17	0x00003040
				MX6QDL_PAD_EIM_D19__GPIO3_IO19	0x00003040
				MX6QDL_PAD_EIM_D16__GPIO3_IO16	0x00003040
				MX6QDL_PAD_GPIO_18__GPIO7_IO13	0x00003040
				
#endif


			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x100b1

			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_OE__ECSPI2_MISO		0x100b1
				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK		0x100b1
				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI		0x100b1
			>;
		};

		pinctrl_can1: can1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	0x80000000
			>;
		};

		pinctrl_can2: can2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX   	0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 	0x80000000
 			>;
 		};
 

		pinctrl_i2c2_egalax_int: egalax_i2c2_intgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x80000000
			>;
		};

		pinctrl_i2c3_egalax_int: egalax_i2c3_intgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0x4001b0a8
			>;
		};

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x108b0
			>;
		};

		pinctrl_hdmi_hdcp: hdmihdcpgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
			>;
		};

		pinctrl_ipu1: ipu1grp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};

		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x0001B0B0
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x0001B0B0
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x0001B0B0
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x0001B0B0
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x0001B0B0
			>;
		};

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27	0x1b0b0
			>;
		};

		pinctrl_pcie_reg: pciereggrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26	0x1b0b0
			>;
		};

		pinctrl_pwm3: pwm3grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT1__PWM3_OUT		0x1b0b1
			>;
		};

		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT2__PWM4_OUT		0x1b0b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B	0x1b0b1
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B	0x1b0b1
				MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	0x1b0b1

			>;
		};

		pinctrl_uart3: uart3grp {
 			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD3_RST__UART3_RTS_B		0x1b0b1
				MX6QDL_PAD_EIM_D23__UART3_CTS_B		0x1b0b1
 			>;
 		};
		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x17059
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD		0x17071
				MX6QDL_PAD_SD1_CLK__SD1_CLK		0x10071
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x17071
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x17071
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x17071
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x17071
				MX6QDL_PAD_NANDF_D0__SD1_DATA4		0x17071
				MX6QDL_PAD_NANDF_D1__SD1_DATA5		0x17071
				MX6QDL_PAD_NANDF_D2__SD1_DATA6		0x17071
				MX6QDL_PAD_NANDF_D3__SD1_DATA7		0x17071
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x1F059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x1F059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x1F059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x1F059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x1F059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x1F059
				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01     0x1F088
 	
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__WDOG2_B 0x80000000
			>;
		};
	};

	gpio_leds {
		pinctrl_gpio_leds: gpioledsgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b0
			>;
		};
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			teninches-mode = <&timing1>;
			timing0: 800x480M {
				clock-frequency = <35000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <40>;
				hfront-porch = <40>;
				vback-porch = <29>;
				vfront-porch = <13>;
				hsync-len = <48>;
				vsync-len = <3>;
			};
			timing1: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";

		display-timings {
			native-mode = <&timing2>;
			teninches-mode = <&timing3>;
			timing2: 800x480M {
				clock-frequency = <35000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <40>;
				hfront-porch = <40>;
				vback-porch = <29>;
				vfront-porch = <13>;
				hsync-len = <48>;
				vsync-len = <3>;
			};
			timing3: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
};
#if 0
&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio4 27 0>;
};
#endif
&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
 	status = "okay";
 };

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&snvs_poweroff {
	status = "okay";
};

&ssi1 {
	status = "okay";
};

/* Debug UART */
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

/* RS232 port */
&uart2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
};

/* esomimx6 : bluetooth */
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

/* eMMC */
&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	cd-gpios = <&gpio4 25 GPIO_ACTIVE_LOW>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";



};
#if 0
/* uSDHC1, TiWi wl1271 */
&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <4>;
	non-removable;
	vmmc-supply = <&wilink_wl_en>;
	ocr-limit = <0x80>;     /* 1.65v - 1.95v */
	/*cap-power-off-card;*/
	keep-power-in-suspend;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;
	wlcore: wlcore@2 {
		compatible = "ti,wilink6";
		reg = <2>;
		interrupt-parent = <&gpio1>;
		interrupts = <7 IRQ_TYPE_LEVEL_HIGH>;
		ref-clock-frequency = <38400000>;
	};

};
#endif
&wdog1 {
	status = "disabled";
};

&wdog2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,wdog_b;
	status = "okay";
};
