$date
	Sat Oct 22 22:12:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#754509
b101 !
1"
#754510
b101 &
b101 %
1$
#754511
0"
#754514
b10000 &
b10000 %
#754518
b1000 &
b1000 %
#754522
b100 &
b100 %
#754526
b10 &
b10 %
#754530
b1 &
b1 %
1#
#754534
b0 &
0#
b0 %
0$
#1766950
b100 &
b100 %
1$
b100 !
1"
#1766951
0"
#1766954
b10 &
b10 %
#1766958
b1 &
1#
b1 %
#1766962
b0 &
b0 %
0#
0$
#2823583
b10011 !
1"
#2823586
b10011 &
b10011 %
1$
#2823587
0"
#2823590
b111010 &
b111010 %
#2823594
b11101 &
b11101 %
#2823598
b1011000 &
b1011000 %
#2823602
b101100 &
b101100 %
#2823606
b10110 &
b10110 %
#2823610
b1011 &
b1011 %
#2823614
b100010 &
b100010 %
#2823618
b10001 &
b10001 %
#2823622
b110100 &
b110100 %
#2823626
b11010 &
b11010 %
#2823630
b1101 &
b1101 %
#2823634
b101000 &
b101000 %
#2823638
b10100 &
b10100 %
#2823642
b1010 &
b1010 %
#2823646
b101 &
b101 %
#2823650
b10000 &
b10000 %
#2823654
b1000 &
b1000 %
#2823658
b100 &
b100 %
#2823662
b10 &
b10 %
#2823666
b1 &
b1 %
1#
#2823670
b0 &
0#
b0 %
0$
#4500012
