Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 22 01:44:31 2021
| Host         : CCB-011 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file smvp_systolic_top_timing_summary_routed.rpt -pb smvp_systolic_top_timing_summary_routed.pb -rpx smvp_systolic_top_timing_summary_routed.rpx -warn_on_violation
| Design       : smvp_systolic_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.842        0.000                      0                 5137        0.031        0.000                      0                 5137        4.500        0.000                       0                  3337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.842        0.000                      0                 5137        0.031        0.000                      0                 5137        4.500        0.000                       0                  3337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 genblk1[6].genblk1[11].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[12].sel_add/i_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.870ns (19.955%)  route 3.490ns (80.045%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.565     5.086    genblk1[6].genblk1[11].sel_add/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  genblk1[6].genblk1[11].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           1.119     6.624    genblk1[6].genblk1[11].sel_add/i_xfer[12][6][2]
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.299     6.923 f  genblk1[6].genblk1[11].sel_add/i_out[7]_i_3__193/O
                         net (fo=8, routed)           1.268     8.191    genblk1[6].genblk1[11].sel_add/i_out[7]_i_3__193_n_0
    SLICE_X43Y34         LUT4 (Prop_lut4_I2_O)        0.152     8.343 r  genblk1[6].genblk1[11].sel_add/i_out[7]_i_1__194/O
                         net (fo=8, routed)           1.103     9.446    genblk1[6].genblk1[12].sel_add/i_out_reg[7]_1
    SLICE_X50Y37         FDRE                                         r  genblk1[6].genblk1[12].sel_add/i_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.448    14.789    genblk1[6].genblk1[12].sel_add/clk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  genblk1[6].genblk1[12].sel_add/i_out_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.726    14.288    genblk1[6].genblk1[12].sel_add/i_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 genblk1[6].genblk1[11].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[12].sel_add/i_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.870ns (19.955%)  route 3.490ns (80.045%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.565     5.086    genblk1[6].genblk1[11].sel_add/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  genblk1[6].genblk1[11].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           1.119     6.624    genblk1[6].genblk1[11].sel_add/i_xfer[12][6][2]
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.299     6.923 f  genblk1[6].genblk1[11].sel_add/i_out[7]_i_3__193/O
                         net (fo=8, routed)           1.268     8.191    genblk1[6].genblk1[11].sel_add/i_out[7]_i_3__193_n_0
    SLICE_X43Y34         LUT4 (Prop_lut4_I2_O)        0.152     8.343 r  genblk1[6].genblk1[11].sel_add/i_out[7]_i_1__194/O
                         net (fo=8, routed)           1.103     9.446    genblk1[6].genblk1[12].sel_add/i_out_reg[7]_1
    SLICE_X50Y37         FDRE                                         r  genblk1[6].genblk1[12].sel_add/i_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.448    14.789    genblk1[6].genblk1[12].sel_add/clk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  genblk1[6].genblk1[12].sel_add/i_out_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.726    14.288    genblk1[6].genblk1[12].sel_add/i_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 genblk1[6].genblk1[11].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[12].sel_add/i_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.870ns (19.955%)  route 3.490ns (80.045%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.565     5.086    genblk1[6].genblk1[11].sel_add/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  genblk1[6].genblk1[11].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           1.119     6.624    genblk1[6].genblk1[11].sel_add/i_xfer[12][6][2]
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.299     6.923 f  genblk1[6].genblk1[11].sel_add/i_out[7]_i_3__193/O
                         net (fo=8, routed)           1.268     8.191    genblk1[6].genblk1[11].sel_add/i_out[7]_i_3__193_n_0
    SLICE_X43Y34         LUT4 (Prop_lut4_I2_O)        0.152     8.343 r  genblk1[6].genblk1[11].sel_add/i_out[7]_i_1__194/O
                         net (fo=8, routed)           1.103     9.446    genblk1[6].genblk1[12].sel_add/i_out_reg[7]_1
    SLICE_X50Y37         FDRE                                         r  genblk1[6].genblk1[12].sel_add/i_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.448    14.789    genblk1[6].genblk1[12].sel_add/clk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  genblk1[6].genblk1[12].sel_add/i_out_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.726    14.288    genblk1[6].genblk1[12].sel_add/i_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 scroll_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.345ns (26.636%)  route 3.705ns (73.364%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  scroll_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  scroll_index_reg[1]/Q
                         net (fo=76, routed)          2.647     8.154    genblk1[6].genblk1[15].accum/Q[1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I2_O)        0.299     8.453 r  genblk1[6].genblk1[15].accum/scroll_value[0]_i_15/O
                         net (fo=1, routed)           0.000     8.453    genblk1[6].genblk1[11].accum/scroll_value_reg[0]_i_3
    SLICE_X53Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     8.670 r  genblk1[6].genblk1[11].accum/scroll_value_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     8.670    genblk1[6].genblk1[3].accum/scroll_value_reg[0]
    SLICE_X53Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     8.764 r  genblk1[6].genblk1[3].accum/scroll_value_reg[0]_i_3/O
                         net (fo=1, routed)           1.058     9.822    genblk1[6].genblk1[32].accum/scroll_value_reg[0]_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.316    10.138 r  genblk1[6].genblk1[32].accum/scroll_value[0]_i_1/O
                         net (fo=1, routed)           0.000    10.138    accum_result[0]
    SLICE_X52Y39         FDRE                                         r  scroll_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.450    14.791    clk_IBUF_BUFG
    SLICE_X52Y39         FDRE                                         r  scroll_value_reg[0]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X52Y39         FDRE (Setup_fdre_C_D)        0.077    15.107    scroll_value_reg[0]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 scroll_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 1.376ns (27.594%)  route 3.611ns (72.406%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  scroll_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  scroll_index_reg[1]/Q
                         net (fo=76, routed)          2.718     8.225    genblk1[6].genblk1[3].accum/Q[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I2_O)        0.299     8.524 r  genblk1[6].genblk1[3].accum/scroll_value[1]_i_12/O
                         net (fo=1, routed)           0.000     8.524    genblk1[6].genblk1[3].accum/scroll_value[1]_i_12_n_0
    SLICE_X47Y31         MUXF7 (Prop_muxf7_I0_O)      0.238     8.762 r  genblk1[6].genblk1[3].accum/scroll_value_reg[1]_i_6/O
                         net (fo=1, routed)           0.000     8.762    genblk1[6].genblk1[3].accum/scroll_value_reg[1]_i_6_n_0
    SLICE_X47Y31         MUXF8 (Prop_muxf8_I0_O)      0.104     8.866 r  genblk1[6].genblk1[3].accum/scroll_value_reg[1]_i_3/O
                         net (fo=1, routed)           0.892     9.759    genblk1[6].genblk1[32].accum/scroll_value_reg[1]_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.316    10.075 r  genblk1[6].genblk1[32].accum/scroll_value[1]_i_1/O
                         net (fo=1, routed)           0.000    10.075    accum_result[1]
    SLICE_X50Y39         FDRE                                         r  scroll_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.450    14.791    clk_IBUF_BUFG
    SLICE_X50Y39         FDRE                                         r  scroll_value_reg[1]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)        0.077    15.107    scroll_value_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 genblk1[6].genblk1[10].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[11].sel_add/i_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.868ns (20.580%)  route 3.350ns (79.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.564     5.085    genblk1[6].genblk1[10].sel_add/clk_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  genblk1[6].genblk1[10].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  genblk1[6].genblk1[10].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           1.438     6.943    genblk1[6].genblk1[10].sel_add/i_xfer[11][6][2]
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.296     7.239 f  genblk1[6].genblk1[10].sel_add/i_out[7]_i_3__192/O
                         net (fo=8, routed)           1.044     8.282    genblk1[6].genblk1[10].sel_add/i_out[7]_i_3__192_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.153     8.435 r  genblk1[6].genblk1[10].sel_add/i_out[7]_i_1__193/O
                         net (fo=8, routed)           0.868     9.303    genblk1[6].genblk1[11].sel_add/i_out_reg[7]_1
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.446    14.787    genblk1[6].genblk1[11].sel_add/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X48Y36         FDRE (Setup_fdre_C_R)       -0.632    14.380    genblk1[6].genblk1[11].sel_add/i_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 genblk1[6].genblk1[10].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[11].sel_add/i_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.868ns (20.580%)  route 3.350ns (79.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.564     5.085    genblk1[6].genblk1[10].sel_add/clk_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  genblk1[6].genblk1[10].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  genblk1[6].genblk1[10].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           1.438     6.943    genblk1[6].genblk1[10].sel_add/i_xfer[11][6][2]
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.296     7.239 f  genblk1[6].genblk1[10].sel_add/i_out[7]_i_3__192/O
                         net (fo=8, routed)           1.044     8.282    genblk1[6].genblk1[10].sel_add/i_out[7]_i_3__192_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.153     8.435 r  genblk1[6].genblk1[10].sel_add/i_out[7]_i_1__193/O
                         net (fo=8, routed)           0.868     9.303    genblk1[6].genblk1[11].sel_add/i_out_reg[7]_1
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.446    14.787    genblk1[6].genblk1[11].sel_add/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X48Y36         FDRE (Setup_fdre_C_R)       -0.632    14.380    genblk1[6].genblk1[11].sel_add/i_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 genblk1[6].genblk1[10].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[11].sel_add/i_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.868ns (20.580%)  route 3.350ns (79.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.564     5.085    genblk1[6].genblk1[10].sel_add/clk_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  genblk1[6].genblk1[10].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  genblk1[6].genblk1[10].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           1.438     6.943    genblk1[6].genblk1[10].sel_add/i_xfer[11][6][2]
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.296     7.239 f  genblk1[6].genblk1[10].sel_add/i_out[7]_i_3__192/O
                         net (fo=8, routed)           1.044     8.282    genblk1[6].genblk1[10].sel_add/i_out[7]_i_3__192_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.153     8.435 r  genblk1[6].genblk1[10].sel_add/i_out[7]_i_1__193/O
                         net (fo=8, routed)           0.868     9.303    genblk1[6].genblk1[11].sel_add/i_out_reg[7]_1
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.446    14.787    genblk1[6].genblk1[11].sel_add/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X48Y36         FDRE (Setup_fdre_C_R)       -0.632    14.380    genblk1[6].genblk1[11].sel_add/i_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 genblk1[6].genblk1[10].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[11].sel_add/i_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.868ns (20.580%)  route 3.350ns (79.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.564     5.085    genblk1[6].genblk1[10].sel_add/clk_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  genblk1[6].genblk1[10].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  genblk1[6].genblk1[10].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           1.438     6.943    genblk1[6].genblk1[10].sel_add/i_xfer[11][6][2]
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.296     7.239 f  genblk1[6].genblk1[10].sel_add/i_out[7]_i_3__192/O
                         net (fo=8, routed)           1.044     8.282    genblk1[6].genblk1[10].sel_add/i_out[7]_i_3__192_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.153     8.435 r  genblk1[6].genblk1[10].sel_add/i_out[7]_i_1__193/O
                         net (fo=8, routed)           0.868     9.303    genblk1[6].genblk1[11].sel_add/i_out_reg[7]_1
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.446    14.787    genblk1[6].genblk1[11].sel_add/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X48Y36         FDRE (Setup_fdre_C_R)       -0.632    14.380    genblk1[6].genblk1[11].sel_add/i_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 genblk1[6].genblk1[10].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[11].sel_add/i_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.868ns (20.580%)  route 3.350ns (79.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.564     5.085    genblk1[6].genblk1[10].sel_add/clk_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  genblk1[6].genblk1[10].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  genblk1[6].genblk1[10].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           1.438     6.943    genblk1[6].genblk1[10].sel_add/i_xfer[11][6][2]
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.296     7.239 f  genblk1[6].genblk1[10].sel_add/i_out[7]_i_3__192/O
                         net (fo=8, routed)           1.044     8.282    genblk1[6].genblk1[10].sel_add/i_out[7]_i_3__192_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.153     8.435 r  genblk1[6].genblk1[10].sel_add/i_out[7]_i_1__193/O
                         net (fo=8, routed)           0.868     9.303    genblk1[6].genblk1[11].sel_add/i_out_reg[7]_1
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        1.446    14.787    genblk1[6].genblk1[11].sel_add/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  genblk1[6].genblk1[11].sel_add/i_out_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X48Y36         FDRE (Setup_fdre_C_R)       -0.632    14.380    genblk1[6].genblk1[11].sel_add/i_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 genblk1[3].genblk1[13].sel_add/accum_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[13].sel_add/accum_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.212ns (52.835%)  route 0.189ns (47.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.558     1.441    genblk1[3].genblk1[13].sel_add/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  genblk1[3].genblk1[13].sel_add/accum_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  genblk1[3].genblk1[13].sel_add/accum_out_reg[1]/Q
                         net (fo=4, routed)           0.189     1.794    genblk1[3].genblk1[13].sel_add/accum_xfer[13][4][1]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.048     1.842 r  genblk1[3].genblk1[13].sel_add/accum_out[2]_i_1__78/O
                         net (fo=1, routed)           0.000     1.842    genblk1[4].genblk1[13].sel_add/accum_out1_in_2[2]
    SLICE_X37Y34         FDRE                                         r  genblk1[4].genblk1[13].sel_add/accum_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.826     1.953    genblk1[4].genblk1[13].sel_add/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  genblk1[4].genblk1[13].sel_add/accum_out_reg[2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.107     1.811    genblk1[4].genblk1[13].sel_add/accum_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 genblk1[6].genblk1[26].sel_add/accum_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[26].accum/sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.171%)  route 0.156ns (37.829%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.563     1.446    genblk1[6].genblk1[26].sel_add/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  genblk1[6].genblk1[26].sel_add/accum_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  genblk1[6].genblk1[26].sel_add/accum_out_reg[4]/Q
                         net (fo=1, routed)           0.156     1.743    genblk1[6].genblk1[26].accum/accum_xfer[26][7][4]
    SLICE_X47Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.788 r  genblk1[6].genblk1[26].accum/sum0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.788    genblk1[6].genblk1[26].accum/sum0_carry__0_i_3_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.858 r  genblk1[6].genblk1[26].accum/sum0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.858    genblk1[6].genblk1[26].accum/p_0_in__5[4]
    SLICE_X47Y47         FDRE                                         r  genblk1[6].genblk1[26].accum/sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.835     1.962    genblk1[6].genblk1[26].accum/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  genblk1[6].genblk1[26].accum/sum_reg[4]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.105     1.823    genblk1[6].genblk1[26].accum/sum_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 genblk1[1].genblk1[2].sel_add/accum_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].genblk1[2].sel_add/accum_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.364%)  route 0.207ns (52.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.556     1.439    genblk1[1].genblk1[2].sel_add/clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  genblk1[1].genblk1[2].sel_add/accum_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  genblk1[1].genblk1[2].sel_add/accum_out_reg[0]/Q
                         net (fo=3, routed)           0.207     1.787    genblk1[2].genblk1[1].sel_add/accum_xfer[2][2][0]
    SLICE_X37Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  genblk1[2].genblk1[1].sel_add/accum_out[0]_i_1__65/O
                         net (fo=1, routed)           0.000     1.832    genblk1[2].genblk1[2].sel_add/accum_out1_in_2[0]
    SLICE_X37Y17         FDRE                                         r  genblk1[2].genblk1[2].sel_add/accum_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.824     1.951    genblk1[2].genblk1[2].sel_add/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  genblk1[2].genblk1[2].sel_add/accum_out_reg[0]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.091     1.793    genblk1[2].genblk1[2].sel_add/accum_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 genblk1[3].genblk1[13].sel_add/accum_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[13].sel_add/accum_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.480%)  route 0.189ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.558     1.441    genblk1[3].genblk1[13].sel_add/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  genblk1[3].genblk1[13].sel_add/accum_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  genblk1[3].genblk1[13].sel_add/accum_out_reg[1]/Q
                         net (fo=4, routed)           0.189     1.794    genblk1[3].genblk1[13].sel_add/accum_xfer[13][4][1]
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  genblk1[3].genblk1[13].sel_add/accum_out[1]_i_1__111/O
                         net (fo=1, routed)           0.000     1.839    genblk1[4].genblk1[13].sel_add/accum_out1_in_2[1]
    SLICE_X37Y34         FDRE                                         r  genblk1[4].genblk1[13].sel_add/accum_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.826     1.953    genblk1[4].genblk1[13].sel_add/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  genblk1[4].genblk1[13].sel_add/accum_out_reg[1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.091     1.795    genblk1[4].genblk1[13].sel_add/accum_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 genblk1[1].genblk1[23].sel_add/ax_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].genblk1[24].sel_add/accum_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.210ns (50.285%)  route 0.208ns (49.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.559     1.442    genblk1[1].genblk1[23].sel_add/clk_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  genblk1[1].genblk1[23].sel_add/ax_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  genblk1[1].genblk1[23].sel_add/ax_out_reg[0]/Q
                         net (fo=3, routed)           0.208     1.814    genblk1[1].genblk1[23].sel_add/ax_xfer[24][1]
    SLICE_X37Y57         LUT5 (Prop_lut5_I1_O)        0.046     1.860 r  genblk1[1].genblk1[23].sel_add/accum_out[1]_i_1__23/O
                         net (fo=1, routed)           0.000     1.860    genblk1[1].genblk1[24].sel_add/accum_out1_in_1[1]
    SLICE_X37Y57         FDRE                                         r  genblk1[1].genblk1[24].sel_add/accum_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.828     1.956    genblk1[1].genblk1[24].sel_add/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  genblk1[1].genblk1[24].sel_add/accum_out_reg[1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.107     1.814    genblk1[1].genblk1[24].sel_add/accum_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 genblk1[5].genblk1[27].sel_add/accum_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[27].sel_add/accum_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.455%)  route 0.223ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.565     1.448    genblk1[5].genblk1[27].sel_add/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  genblk1[5].genblk1[27].sel_add/accum_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  genblk1[5].genblk1[27].sel_add/accum_out_reg[3]/Q
                         net (fo=4, routed)           0.223     1.812    genblk1[5].genblk1[27].sel_add/accum_xfer[27][6][3]
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  genblk1[5].genblk1[27].sel_add/accum_out[3]_i_1__125/O
                         net (fo=1, routed)           0.000     1.857    genblk1[6].genblk1[27].sel_add/accum_out1_in_1[3]
    SLICE_X51Y46         FDRE                                         r  genblk1[6].genblk1[27].sel_add/accum_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.837     1.964    genblk1[6].genblk1[27].sel_add/clk_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  genblk1[6].genblk1[27].sel_add/accum_out_reg[3]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.091     1.811    genblk1[6].genblk1[27].sel_add/accum_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 genblk1[5].genblk1[24].sel_add/accum_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[24].sel_add/accum_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.227ns (55.332%)  route 0.183ns (44.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.562     1.445    genblk1[5].genblk1[24].sel_add/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  genblk1[5].genblk1[24].sel_add/accum_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  genblk1[5].genblk1[24].sel_add/accum_out_reg[0]/Q
                         net (fo=5, routed)           0.183     1.756    genblk1[6].genblk1[23].sel_add/accum_out_reg[1]_0[0]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.099     1.855 r  genblk1[6].genblk1[23].sel_add/accum_out[1]_i_1__187/O
                         net (fo=1, routed)           0.000     1.855    genblk1[6].genblk1[24].sel_add/accum_out1_in_1[1]
    SLICE_X41Y49         FDRE                                         r  genblk1[6].genblk1[24].sel_add/accum_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.834     1.961    genblk1[6].genblk1[24].sel_add/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  genblk1[6].genblk1[24].sel_add/accum_out_reg[1]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.092     1.809    genblk1[6].genblk1[24].sel_add/accum_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 genblk1[5].genblk1[28].sel_add/accum_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[28].sel_add/accum_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.225ns (52.704%)  route 0.202ns (47.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.565     1.448    genblk1[5].genblk1[28].sel_add/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  genblk1[5].genblk1[28].sel_add/accum_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  genblk1[5].genblk1[28].sel_add/accum_out_reg[5]/Q
                         net (fo=2, routed)           0.202     1.778    genblk1[5].genblk1[28].sel_add/accum_xfer[28][6][5]
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.097     1.875 r  genblk1[5].genblk1[28].sel_add/accum_out[6]_i_1__27/O
                         net (fo=1, routed)           0.000     1.875    genblk1[6].genblk1[28].sel_add/accum_out1_in_1[6]
    SLICE_X51Y49         FDRE                                         r  genblk1[6].genblk1[28].sel_add/accum_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.838     1.965    genblk1[6].genblk1[28].sel_add/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  genblk1[6].genblk1[28].sel_add/accum_out_reg[6]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.107     1.828    genblk1[6].genblk1[28].sel_add/accum_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 genblk1[3].genblk1[10].sel_add/accum_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[10].sel_add/accum_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.188ns (42.371%)  route 0.256ns (57.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.554     1.437    genblk1[3].genblk1[10].sel_add/clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  genblk1[3].genblk1[10].sel_add/accum_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  genblk1[3].genblk1[10].sel_add/accum_out_reg[1]/Q
                         net (fo=4, routed)           0.256     1.834    genblk1[3].genblk1[10].sel_add/accum_xfer[10][4][1]
    SLICE_X38Y31         LUT5 (Prop_lut5_I1_O)        0.047     1.881 r  genblk1[3].genblk1[10].sel_add/accum_out[4]_i_1__9/O
                         net (fo=1, routed)           0.000     1.881    genblk1[4].genblk1[10].sel_add/accum_out1_in_2[4]
    SLICE_X38Y31         FDRE                                         r  genblk1[4].genblk1[10].sel_add/accum_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.823     1.950    genblk1[4].genblk1[10].sel_add/clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  genblk1[4].genblk1[10].sel_add/accum_out_reg[4]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.131     1.832    genblk1[4].genblk1[10].sel_add/accum_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 genblk1[3].genblk1[21].sel_add/i_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].genblk1[22].sel_add/i_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.226ns (55.305%)  route 0.183ns (44.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.560     1.443    genblk1[3].genblk1[21].sel_add/clk_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  genblk1[3].genblk1[21].sel_add/i_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  genblk1[3].genblk1[21].sel_add/i_out_reg[4]/Q
                         net (fo=3, routed)           0.183     1.754    genblk1[3].genblk1[21].sel_add/i_xfer[22][3][4]
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.098     1.852 r  genblk1[3].genblk1[21].sel_add/i_out[5]_i_1__117/O
                         net (fo=1, routed)           0.000     1.852    genblk1[3].genblk1[22].sel_add/i_out0_1[4]
    SLICE_X36Y54         FDRE                                         r  genblk1[3].genblk1[22].sel_add/i_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3336, routed)        0.829     1.957    genblk1[3].genblk1[22].sel_add/clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  genblk1[3].genblk1[22].sel_add/i_out_reg[5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.092     1.800    genblk1[3].genblk1[22].sel_add/i_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   big_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   big_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   big_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y31   big_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y31   big_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y31   big_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y31   big_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y32   big_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y59   genblk1[0].genblk1[22].sel_add/i_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   genblk1[6].genblk1[16].accum/sum_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   genblk1[6].genblk1[16].accum/sum_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   genblk1[6].genblk1[16].accum/sum_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   genblk1[6].genblk1[16].accum/sum_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   genblk1[6].genblk1[16].accum/sum_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   genblk1[6].genblk1[16].accum/sum_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   genblk1[6].genblk1[22].sel_add/accum_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   genblk1[6].genblk1[22].sel_add/accum_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   genblk1[6].genblk1[22].sel_add/i_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   genblk1[6].genblk1[22].sel_add/i_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   big_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   big_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   big_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   big_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   genblk1[1].genblk1[14].sel_add/i_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   genblk1[1].genblk1[14].sel_add/i_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   genblk1[1].genblk1[14].sel_add/i_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   genblk1[1].genblk1[14].sel_add/i_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   genblk1[1].genblk1[14].sel_add/i_out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   genblk1[1].genblk1[14].sel_add/i_out_reg[5]/C



