#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x562ba8d250a0 .scope module, "microc_tb" "microc_tb" 2 3;
 .timescale -9 -11;
v0x562ba8d7c400_0 .var "test_ALUOp", 2 0;
v0x562ba8d7c530_0 .net "test_Opcode", 5 0, L_0x562ba8d7cd00;  1 drivers
v0x562ba8d7c5f0_0 .net "test_carry", 0 0, v0x562ba8d76d40_0;  1 drivers
v0x562ba8d7c710_0 .var "test_clk", 0 0;
v0x562ba8d7c7b0_0 .var "test_reset", 0 0;
v0x562ba8d7c8a0_0 .var "test_s_inc", 0 0;
v0x562ba8d7c990_0 .var "test_s_inm", 0 0;
v0x562ba8d7ca80_0 .var "test_s_skip", 0 0;
v0x562ba8d7cb70_0 .var "test_we", 0 0;
v0x562ba8d7cc10_0 .net "test_zero", 0 0, v0x562ba8d76e50_0;  1 drivers
S_0x562ba8d1b9e0 .scope module, "t_microc" "microc" 2 10, 3 4 0, S_0x562ba8d250a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "s_skip";
    .port_info 6 /INPUT 1 "s_inc";
    .port_info 7 /INPUT 1 "s_inm";
    .port_info 8 /INPUT 1 "we";
    .port_info 9 /INPUT 3 "ALUOp";
v0x562ba8d7b3b0_0 .net "ALUOp", 2 0, v0x562ba8d7c400_0;  1 drivers
v0x562ba8d7b4a0_0 .net "Opcode", 5 0, L_0x562ba8d7cd00;  alias, 1 drivers
v0x562ba8d7b560_0 .net "RD1", 7 0, L_0x562ba8d8dc60;  1 drivers
v0x562ba8d7b680_0 .net "RD2", 7 0, L_0x562ba8d8e320;  1 drivers
v0x562ba8d7b790_0 .net "WD3", 7 0, L_0x562ba8d8d5a0;  1 drivers
v0x562ba8d7b8f0_0 .net "alu_a_mux", 7 0, v0x562ba8d76c60_0;  1 drivers
v0x562ba8d7ba00_0 .net "carry", 0 0, v0x562ba8d76d40_0;  alias, 1 drivers
v0x562ba8d7baa0_0 .net "clk", 0 0, v0x562ba8d7c710_0;  1 drivers
v0x562ba8d7bb40_0 .net "current_pc", 9 0, v0x562ba8d7ab50_0;  1 drivers
v0x562ba8d7bbe0_0 .net "instruccion", 15 0, L_0x562ba8d8d240;  1 drivers
v0x562ba8d7bca0_0 .net "mux_a_mux", 9 0, L_0x562ba8d7cff0;  1 drivers
v0x562ba8d7bd40_0 .net "mux_a_sum", 9 0, L_0x562ba8d7ce40;  1 drivers
v0x562ba8d7be50_0 .net "new_pc", 9 0, L_0x562ba8d8d1a0;  1 drivers
v0x562ba8d7bf60_0 .net "reset", 0 0, v0x562ba8d7c7b0_0;  1 drivers
v0x562ba8d7c000_0 .net "s_inc", 0 0, v0x562ba8d7c8a0_0;  1 drivers
v0x562ba8d7c0a0_0 .net "s_inm", 0 0, v0x562ba8d7c990_0;  1 drivers
v0x562ba8d7c140_0 .net "s_skip", 0 0, v0x562ba8d7ca80_0;  1 drivers
v0x562ba8d7c1e0_0 .net "we", 0 0, v0x562ba8d7cb70_0;  1 drivers
v0x562ba8d7c280_0 .net "zero", 0 0, v0x562ba8d76e50_0;  alias, 1 drivers
L_0x562ba8d7cd00 .part L_0x562ba8d8d240, 10, 6;
L_0x562ba8d7cf00 .part L_0x562ba8d8d240, 0, 10;
L_0x562ba8d8d660 .part L_0x562ba8d8d240, 4, 8;
L_0x562ba8d8e4c0 .part L_0x562ba8d8d240, 8, 4;
L_0x562ba8d8e560 .part L_0x562ba8d8d240, 4, 4;
L_0x562ba8d8e600 .part L_0x562ba8d8d240, 0, 4;
S_0x562ba8d52de0 .scope module, "ALU" "alu" 3 42, 4 1 0, S_0x562ba8d1b9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /INPUT 3 "Op";
v0x562ba8d23310_0 .net "A", 7 0, L_0x562ba8d8dc60;  alias, 1 drivers
v0x562ba8d76ac0_0 .net "B", 7 0, L_0x562ba8d8e320;  alias, 1 drivers
v0x562ba8d76ba0_0 .net "Op", 2 0, v0x562ba8d7c400_0;  alias, 1 drivers
v0x562ba8d76c60_0 .var "S", 7 0;
v0x562ba8d76d40_0 .var "carry", 0 0;
v0x562ba8d76e50_0 .var "zero", 0 0;
E_0x562ba8cf3720 .event edge, v0x562ba8d76ba0_0, v0x562ba8d76ac0_0, v0x562ba8d23310_0;
S_0x562ba8d76fd0 .scope module, "BancoRegistros" "regfile" 3 45, 5 4 0, S_0x562ba8d1b9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x562ba8d77310_0 .net "RA1", 3 0, L_0x562ba8d8e4c0;  1 drivers
v0x562ba8d77410_0 .net "RA2", 3 0, L_0x562ba8d8e560;  1 drivers
v0x562ba8d774f0_0 .net "RD1", 7 0, L_0x562ba8d8dc60;  alias, 1 drivers
v0x562ba8d77590_0 .net "RD2", 7 0, L_0x562ba8d8e320;  alias, 1 drivers
v0x562ba8d77630 .array "RegBank", 15 0, 7 0;
v0x562ba8d77720_0 .net "WA3", 3 0, L_0x562ba8d8e600;  1 drivers
v0x562ba8d77800_0 .net "WD3", 7 0, L_0x562ba8d8d5a0;  alias, 1 drivers
v0x562ba8d778e0_0 .net *"_ivl_0", 31 0, L_0x562ba8d8d750;  1 drivers
v0x562ba8d779c0_0 .net *"_ivl_10", 5 0, L_0x562ba8d8daa0;  1 drivers
L_0x7f6ef35f9180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562ba8d77aa0_0 .net *"_ivl_13", 1 0, L_0x7f6ef35f9180;  1 drivers
L_0x7f6ef35f91c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562ba8d77b80_0 .net/2u *"_ivl_14", 7 0, L_0x7f6ef35f91c8;  1 drivers
v0x562ba8d77c60_0 .net *"_ivl_18", 31 0, L_0x562ba8d8ddf0;  1 drivers
L_0x7f6ef35f9210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562ba8d77d40_0 .net *"_ivl_21", 27 0, L_0x7f6ef35f9210;  1 drivers
L_0x7f6ef35f9258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562ba8d77e20_0 .net/2u *"_ivl_22", 31 0, L_0x7f6ef35f9258;  1 drivers
v0x562ba8d77f00_0 .net *"_ivl_24", 0 0, L_0x562ba8d8dfb0;  1 drivers
v0x562ba8d77fc0_0 .net *"_ivl_26", 7 0, L_0x562ba8d8e0a0;  1 drivers
v0x562ba8d780a0_0 .net *"_ivl_28", 5 0, L_0x562ba8d8e190;  1 drivers
L_0x7f6ef35f90f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562ba8d78180_0 .net *"_ivl_3", 27 0, L_0x7f6ef35f90f0;  1 drivers
L_0x7f6ef35f92a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562ba8d78260_0 .net *"_ivl_31", 1 0, L_0x7f6ef35f92a0;  1 drivers
L_0x7f6ef35f92e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562ba8d78340_0 .net/2u *"_ivl_32", 7 0, L_0x7f6ef35f92e8;  1 drivers
L_0x7f6ef35f9138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562ba8d78420_0 .net/2u *"_ivl_4", 31 0, L_0x7f6ef35f9138;  1 drivers
v0x562ba8d78500_0 .net *"_ivl_6", 0 0, L_0x562ba8d8d8c0;  1 drivers
v0x562ba8d785c0_0 .net *"_ivl_8", 7 0, L_0x562ba8d8da00;  1 drivers
v0x562ba8d786a0_0 .net "clk", 0 0, v0x562ba8d7c710_0;  alias, 1 drivers
v0x562ba8d78760_0 .net "we3", 0 0, v0x562ba8d7cb70_0;  alias, 1 drivers
E_0x562ba8d2bac0 .event posedge, v0x562ba8d786a0_0;
L_0x562ba8d8d750 .concat [ 4 28 0 0], L_0x562ba8d8e4c0, L_0x7f6ef35f90f0;
L_0x562ba8d8d8c0 .cmp/ne 32, L_0x562ba8d8d750, L_0x7f6ef35f9138;
L_0x562ba8d8da00 .array/port v0x562ba8d77630, L_0x562ba8d8daa0;
L_0x562ba8d8daa0 .concat [ 4 2 0 0], L_0x562ba8d8e4c0, L_0x7f6ef35f9180;
L_0x562ba8d8dc60 .functor MUXZ 8, L_0x7f6ef35f91c8, L_0x562ba8d8da00, L_0x562ba8d8d8c0, C4<>;
L_0x562ba8d8ddf0 .concat [ 4 28 0 0], L_0x562ba8d8e560, L_0x7f6ef35f9210;
L_0x562ba8d8dfb0 .cmp/ne 32, L_0x562ba8d8ddf0, L_0x7f6ef35f9258;
L_0x562ba8d8e0a0 .array/port v0x562ba8d77630, L_0x562ba8d8e190;
L_0x562ba8d8e190 .concat [ 4 2 0 0], L_0x562ba8d8e560, L_0x7f6ef35f92a0;
L_0x562ba8d8e320 .functor MUXZ 8, L_0x7f6ef35f92e8, L_0x562ba8d8e0a0, L_0x562ba8d8dfb0, C4<>;
S_0x562ba8d78920 .scope module, "MemoriaProg" "memprog" 3 36, 6 3 0, S_0x562ba8d1b9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Datum";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x562ba8d8d240 .functor BUFZ 16, L_0x562ba8d8d3d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x562ba8d78b00_0 .net "Address", 9 0, v0x562ba8d7ab50_0;  alias, 1 drivers
v0x562ba8d78c00_0 .net "Datum", 15 0, L_0x562ba8d8d240;  alias, 1 drivers
v0x562ba8d78ce0 .array "Mem", 1023 0, 15 0;
v0x562ba8d78d80_0 .net *"_ivl_0", 15 0, L_0x562ba8d8d3d0;  1 drivers
v0x562ba8d78e60_0 .net *"_ivl_2", 11 0, L_0x562ba8d8d470;  1 drivers
L_0x7f6ef35f90a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562ba8d78f90_0 .net *"_ivl_5", 1 0, L_0x7f6ef35f90a8;  1 drivers
v0x562ba8d79070_0 .net "clk", 0 0, v0x562ba8d7c710_0;  alias, 1 drivers
L_0x562ba8d8d3d0 .array/port v0x562ba8d78ce0, L_0x562ba8d8d470;
L_0x562ba8d8d470 .concat [ 10 2 0 0], v0x562ba8d7ab50_0, L_0x7f6ef35f90a8;
S_0x562ba8d79170 .scope module, "MuxALU" "mux2" 3 39, 5 46 0, S_0x562ba8d1b9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x562ba8d79350 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x562ba8d79420_0 .net "D0", 7 0, v0x562ba8d76c60_0;  alias, 1 drivers
v0x562ba8d79510_0 .net "D1", 7 0, L_0x562ba8d8d660;  1 drivers
v0x562ba8d795d0_0 .net "Y", 7 0, L_0x562ba8d8d5a0;  alias, 1 drivers
v0x562ba8d796d0_0 .net "s", 0 0, v0x562ba8d7c990_0;  alias, 1 drivers
L_0x562ba8d8d5a0 .functor MUXZ 8, v0x562ba8d76c60_0, L_0x562ba8d8d660, v0x562ba8d7c990_0, C4<>;
S_0x562ba8d79820 .scope module, "MuxSumador" "mux2" 3 25, 5 46 0, S_0x562ba8d1b9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x562ba8d79a50 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x562ba8d79b60_0 .net "D0", 9 0, L_0x562ba8d7cf00;  1 drivers
v0x562ba8d79c60_0 .net "D1", 9 0, L_0x562ba8d7cff0;  alias, 1 drivers
v0x562ba8d79d40_0 .net "Y", 9 0, L_0x562ba8d7ce40;  alias, 1 drivers
v0x562ba8d79e30_0 .net "s", 0 0, v0x562ba8d7c8a0_0;  alias, 1 drivers
L_0x562ba8d7ce40 .functor MUXZ 10, L_0x562ba8d7cf00, L_0x562ba8d7cff0, v0x562ba8d7c8a0_0, C4<>;
S_0x562ba8d79fa0 .scope module, "MuxSumador2" "mux2" 3 27, 5 46 0, S_0x562ba8d1b9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x562ba8d7a180 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
L_0x7f6ef35f9018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x562ba8d7a2c0_0 .net "D0", 9 0, L_0x7f6ef35f9018;  1 drivers
L_0x7f6ef35f9060 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0x562ba8d7a3c0_0 .net "D1", 9 0, L_0x7f6ef35f9060;  1 drivers
v0x562ba8d7a4a0_0 .net "Y", 9 0, L_0x562ba8d7cff0;  alias, 1 drivers
v0x562ba8d7a5a0_0 .net "s", 0 0, v0x562ba8d7ca80_0;  alias, 1 drivers
L_0x562ba8d7cff0 .functor MUXZ 10, L_0x7f6ef35f9018, L_0x7f6ef35f9060, v0x562ba8d7ca80_0, C4<>;
S_0x562ba8d7a6f0 .scope module, "PC" "registro" 3 33, 5 35 0, S_0x562ba8d1b9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x562ba8d7a8d0 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x562ba8d7aa50_0 .net "D", 9 0, L_0x562ba8d8d1a0;  alias, 1 drivers
v0x562ba8d7ab50_0 .var "Q", 9 0;
v0x562ba8d7ac40_0 .net "clk", 0 0, v0x562ba8d7c710_0;  alias, 1 drivers
v0x562ba8d7ad60_0 .net "reset", 0 0, v0x562ba8d7c7b0_0;  alias, 1 drivers
E_0x562ba8d16a70 .event posedge, v0x562ba8d7ad60_0, v0x562ba8d786a0_0;
S_0x562ba8d7ae60 .scope module, "Sumador" "sum" 3 30, 5 28 0, S_0x562ba8d1b9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x562ba8d7b0b0_0 .net "A", 9 0, L_0x562ba8d7ce40;  alias, 1 drivers
v0x562ba8d7b190_0 .net "B", 9 0, v0x562ba8d7ab50_0;  alias, 1 drivers
v0x562ba8d7b280_0 .net "Y", 9 0, L_0x562ba8d8d1a0;  alias, 1 drivers
L_0x562ba8d8d1a0 .arith/sum 10, L_0x562ba8d7ce40, v0x562ba8d7ab50_0;
    .scope S_0x562ba8d7a6f0;
T_0 ;
    %wait E_0x562ba8d16a70;
    %load/vec4 v0x562ba8d7ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x562ba8d7ab50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562ba8d7aa50_0;
    %assign/vec4 v0x562ba8d7ab50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562ba8d78920;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x562ba8d78ce0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x562ba8d52de0;
T_2 ;
    %wait E_0x562ba8cf3720;
    %load/vec4 v0x562ba8d76ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x562ba8d76c60_0, 0, 8;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x562ba8d23310_0;
    %store/vec4 v0x562ba8d76c60_0, 0, 8;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x562ba8d23310_0;
    %inv;
    %store/vec4 v0x562ba8d76c60_0, 0, 8;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x562ba8d23310_0;
    %pad/u 9;
    %load/vec4 v0x562ba8d76ac0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x562ba8d76c60_0, 0, 8;
    %store/vec4 v0x562ba8d76d40_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x562ba8d23310_0;
    %pad/u 9;
    %load/vec4 v0x562ba8d76ac0_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x562ba8d76c60_0, 0, 8;
    %store/vec4 v0x562ba8d76d40_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x562ba8d23310_0;
    %load/vec4 v0x562ba8d76ac0_0;
    %and;
    %store/vec4 v0x562ba8d76c60_0, 0, 8;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x562ba8d23310_0;
    %load/vec4 v0x562ba8d76ac0_0;
    %or;
    %store/vec4 v0x562ba8d76c60_0, 0, 8;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x562ba8d23310_0;
    %load/vec4 v0x562ba8d76ac0_0;
    %xor;
    %store/vec4 v0x562ba8d76c60_0, 0, 8;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x562ba8d23310_0;
    %pad/u 9;
    %inv;
    %pushi/vec4 1, 0, 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x562ba8d76c60_0, 0, 8;
    %store/vec4 v0x562ba8d76d40_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %load/vec4 v0x562ba8d76c60_0;
    %or/r;
    %inv;
    %store/vec4 v0x562ba8d76e50_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562ba8d76fd0;
T_3 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x562ba8d77630 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x562ba8d76fd0;
T_4 ;
    %wait E_0x562ba8d2bac0;
    %load/vec4 v0x562ba8d78760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x562ba8d77800_0;
    %load/vec4 v0x562ba8d77720_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562ba8d77630, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562ba8d250a0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562ba8d7c7b0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562ba8d7c7b0_0, 0;
    %end;
    .thread T_5;
    .scope S_0x562ba8d250a0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c710_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c710_0, 0, 1;
    %delay 2000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562ba8d250a0;
T_7 ;
    %vpi_call 2 29 "$dumpfile", "microc.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %vpi_call 2 31 "$monitor", "tiempo=%0d inm=%b skip=%b inc=%b we=%b ALUOp=%b", $time, v0x562ba8d7c990_0, v0x562ba8d7ca80_0, v0x562ba8d7c8a0_0, v0x562ba8d7cb70_0, v0x562ba8d7c400_0 {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7c8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562ba8d7cb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562ba8d7c400_0, 0, 3;
    %delay 2000, 0;
    %vpi_call 2 185 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
