a.out: HalfAdd.v main.v; iverilog $^ && ./a.out
