#include "register_table.hpp"

struct Register mcTable[] = {
    { "MC_INTSTATUS_0", 0x000, },
    { "MC_INTMASK_0", 0x004, },
    { "MC_ERR_STATUS_0", 0x008, },
    { "MC_ERR_ADR_0", 0x00C, },
    { "MC_SMMU_CONFIG_0", 0x010, },
    { "MC_SMMU_PTB_ASID_0", 0x01C, },
    { "MC_SMMU_PTB_DATA_0", 0x020, },
    { "MC_SMMU_TLB_FLUSH_0", 0x030, },
    { "MC_SMMU_PTC_FLUSH_0_0", 0x034, },
    { "MC_EMEM_CFG_0", 0x050, },
    { "MC_EMEM_ADR_CFG_0", 0x054, },
    { "MC_EMEM_ARB_CFG_0", 0x090, },
    { "MC_EMEM_ARB_OUTSTANDING_REQ_0", 0x094, },
    { "MC_EMEM_ARB_TIMING_RCD_0", 0x098, },
    { "MC_EMEM_ARB_TIMING_RP_0", 0x09C, },
    { "MC_EMEM_ARB_TIMING_RC_0", 0x0A0, },
    { "MC_EMEM_ARB_TIMING_RAS_0", 0x0A4, },
    { "MC_EMEM_ARB_TIMING_FAW_0", 0x0A8, },
    { "MC_EMEM_ARB_TIMING_RRD_0", 0x0AC, },
    { "MC_EMEM_ARB_TIMING_RAP2PRE_0", 0x0B0, },
    { "MC_EMEM_ARB_TIMING_WAP2PRE_0", 0x0B4, },
    { "MC_EMEM_ARB_TIMING_R2R_0", 0x0B8, },
    { "MC_EMEM_ARB_TIMING_W2W_0", 0x0BC, },
    { "MC_EMEM_ARB_TIMING_R2W_0", 0x0C0, },
    { "MC_EMEM_ARB_TIMING_W2R_0", 0x0C4, },
    { "MC_EMEM_ARB_MISC2_0", 0x0C8, },
    { "MC_EMEM_ARB_DA_TURNS_0", 0x0D0, },
    { "MC_EMEM_ARB_DA_COVERS_0", 0x0D4, },
    { "MC_EMEM_ARB_MISC0_0", 0x0D8, },
    { "MC_EMEM_ARB_MISC1_0", 0x0DC, },
    { "MC_EMEM_ARB_RING1_THROTTLE_0", 0x0E0, },
    { "MC_CLIENT_HOTRESET_CTRL_0", 0x200, },
    { "MC_CLIENT_HOTRESET_STATUS_0", 0x204, },
    { "MC_SMMU_AFI_ASID_0", 0x238, },
    { "MC_SMMU_DC_ASID_0", 0x240, },
    { "MC_SMMU_DCB_ASID_0", 0x244, },
    { "MC_SMMU_HC_ASID_0", 0x250, },
    { "MC_SMMU_HDA_ASID_0", 0x254, },
    { "MC_SMMU_ISP2_ASID_0", 0x258, },
    { "MC_SMMU_MSENC_NVENC_ASID_0", 0x264, },
    { "MC_SMMU_NV_ASID_0", 0x268, },
    { "MC_SMMU_NV2_ASID_0", 0x26C, },
    { "MC_SMMU_PPCS_ASID_0", 0x270, },
    { "MC_SMMU_SATA_ASID_0", 0x274, },
    { "MC_SMMU_VI_ASID_0", 0x280, },
    { "MC_SMMU_VIC_ASID_0", 0x284, },
    { "MC_SMMU_XUSB_HOST_ASID_0", 0x288, },
    { "MC_SMMU_XUSB_DEV_ASID_0", 0x28C, },
    { "MC_SMMU_TSEC_ASID_0", 0x294, },
    { "MC_LATENCY_ALLOWANCE_AVPC_0", 0x2E4, },
    { "MC_LATENCY_ALLOWANCE_DC_0", 0x2E8, },
    { "MC_LATENCY_ALLOWANCE_DC_1", 0x2EC, },
    { "MC_LATENCY_ALLOWANCE_DCB_0", 0x2F4, },
    { "MC_LATENCY_ALLOWANCE_DCB_1", 0x2F8, },
    { "MC_LATENCY_ALLOWANCE_HC_0", 0x310, },
    { "MC_LATENCY_ALLOWANCE_HC_1", 0x314, },
    { "MC_LATENCY_ALLOWANCE_MPCORE_0", 0x320, },
    { "MC_LATENCY_ALLOWANCE_NVENC_0", 0x328, },
    { "MC_LATENCY_ALLOWANCE_PPCS_0", 0x344, },
    { "MC_LATENCY_ALLOWANCE_PPCS_1", 0x348, },
    { "MC_LATENCY_ALLOWANCE_ISP2_0", 0x370, },
    { "MC_LATENCY_ALLOWANCE_ISP2_1", 0x374, },
    { "MC_LATENCY_ALLOWANCE_XUSB_0", 0x37C, },
    { "MC_LATENCY_ALLOWANCE_XUSB_1", 0x380, },
    { "MC_LATENCY_ALLOWANCE_TSEC_0", 0x390, },
    { "MC_LATENCY_ALLOWANCE_VIC_0", 0x394, },
    { "MC_LATENCY_ALLOWANCE_VI2_0", 0x398, },
    { "MC_LATENCY_ALLOWANCE_GPU_0", 0x3AC, },
    { "MC_LATENCY_ALLOWANCE_SDMMCA_0", 0x3B8, },
    { "MC_LATENCY_ALLOWANCE_SDMMCAA_0", 0x3BC, },
    { "MC_LATENCY_ALLOWANCE_SDMMC_0", 0x3C0, },
    { "MC_LATENCY_ALLOWANCE_SDMMCAB_0", 0x3C4, },
    { "MC_LATENCY_ALLOWANCE_NVDEC_0", 0x3D8, },
    { "MC_LATENCY_ALLOWANCE_GPU2_0", 0x3E8, },
    { "MC_DIS_PTSA_RATE_0", 0x41C, },
    { "MC_DIS_PTSA_MIN_0", 0x420, },
    { "MC_DIS_PTSA_MAX_0", 0x424, },
    { "MC_DISB_PTSA_RATE_0", 0x428, },
    { "MC_DISB_PTSA_MIN_0", 0x42C, },
    { "MC_DISB_PTSA_MAX_0", 0x430, },
    { "MC_VE_PTSA_RATE_0", 0x434, },
    { "MC_VE_PTSA_MIN_0", 0x438, },
    { "MC_VE_PTSA_MAX_0", 0x43C, },
    { "MC_MLL_MPCORER_PTSA_RATE_0", 0x44C, },
    { "MC_RING1_PTSA_RATE_0", 0x47C, },
    { "MC_RING1_PTSA_MIN_0", 0x480, },
    { "MC_RING1_PTSA_MAX_0", 0x484, },
    { "MC_PCX_PTSA_RATE_0", 0x4AC, },
    { "MC_PCX_PTSA_MIN_0", 0x4B0, },
    { "MC_PCX_PTSA_MAX_0", 0x4B4, },
    { "MC_MSE_PTSA_RATE_0", 0x4C4, },
    { "MC_MSE_PTSA_MIN_0", 0x4C8, },
    { "MC_MSE_PTSA_MAX_0", 0x4CC, },
    { "MC_AHB_PTSA_RATE_0", 0x4DC, },
    { "MC_AHB_PTSA_MIN_0", 0x4E0, },
    { "MC_AHB_PTSA_MAX_0", 0x4E4, },
    { "MC_APB_PTSA_RATE_0", 0x4E8, },
    { "MC_APB_PTSA_MIN_0", 0x4EC, },
    { "MC_APB_PTSA_MAX_0", 0x4F0, },
    { "MC_FTOP_PTSA_RATE_0", 0x50C, },
    { "MC_HOST_PTSA_RATE_0", 0x518, },
    { "MC_HOST_PTSA_MIN_0", 0x51C, },
    { "MC_HOST_PTSA_MAX_0", 0x520, },
    { "MC_USBX_PTSA_RATE_0", 0x524, },
    { "MC_USBX_PTSA_MIN_0", 0x528, },
    { "MC_USBX_PTSA_MAX_0", 0x52C, },
    { "MC_USBD_PTSA_RATE_0", 0x530, },
    { "MC_USBD_PTSA_MIN_0", 0x534, },
    { "MC_USBD_PTSA_MAX_0", 0x538, },
    { "MC_GK_PTSA_RATE_0", 0x53C, },
    { "MC_GK_PTSA_MIN_0", 0x540, },
    { "MC_GK_PTSA_MAX_0", 0x544, },
    { "MC_AUD_PTSA_RATE_0", 0x548, },
    { "MC_AUD_PTSA_MIN_0", 0x54C, },
    { "MC_AUD_PTSA_MAX_0", 0x550, },
    { "MC_VICPC_PTSA_RATE_0", 0x554, },
    { "MC_VICPC_PTSA_MIN_0", 0x558, },
    { "MC_VICPC_PTSA_MAX_0", 0x55C, },
    { "MC_JPG_PTSA_RATE_0", 0x584, },
    { "MC_JPG_PTSA_MIN_0", 0x588, },
    { "MC_JPG_PTSA_MAX_0", 0x58C, },
    { "MC_GK2_PTSA_RATE_0", 0x610, },
    { "MC_GK2_PTSA_MIN_0", 0x614, },
    { "MC_GK2_PTSA_MAX_0", 0x618, },
    { "MC_SDM_PTSA_RATE_0", 0x61C, },
    { "MC_SDM_PTSA_MIN_0", 0x620, },
    { "MC_SDM_PTSA_MAX_0", 0x624, },
    { "MC_HDAPC_PTSA_RATE_0", 0x628, },
    { "MC_HDAPC_PTSA_MIN_0", 0x62C, },
    { "MC_HDAPC_PTSA_MAX_0", 0x630, },
    { "MC_SEC_CARVEOUT_BOM_0", 0x670, },
    { "MC_SEC_CARVEOUT_SIZE_MB_0", 0x674, },
    { "MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0", 0x690, },
    { "MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0", 0x694, },
    { "MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0", 0x698, },
    { "MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0", 0x69C, },
    { "MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0", 0x6A0, },
    { "MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0", 0x6A4, },
    { "MC_EMEM_ARB_TIMING_RFCPB_0", 0x6C0, },
    { "MC_EMEM_ARB_TIMING_CCDMW_0", 0x6C4, },
    { "MC_EMEM_ARB_REFPB_HP_CTRL_0", 0x6F0, },
    { "MC_EMEM_ARB_REFPB_BANK_CTRL_0", 0x6F4, },
    { "MC_PTSA_GRANT_DECREMENT_0", 0x960, },
    { "MC_CLIENT_HOTRESET_CTRL_1", 0x970, },
    { "MC_CLIENT_HOTRESET_STATUS_1", 0x974, },
    { "MC_SMMU_PTC_FLUSH_1", 0x9B8, },
    { "MC_SMMU_DC1_ASID_0", 0xA88, },
    { "MC_SMMU_SDMMC1A_ASID_0", 0xA94, },
    { "MC_SMMU_SDMMC2A_ASID_0", 0xA98, },
    { "MC_SMMU_SDMMC3A_ASID_0", 0xA9C, },
    { "MC_SMMU_SDMMC4A_ASID_0", 0xAA0, },
    { "MC_SMMU_ISP2B_ASID_0", 0xAA4, },
    { "MC_SMMU_GPU_ASID_0", 0xAA8, },
    { "MC_SMMU_GPUB_ASID_0", 0xAAC, },
    { "MC_SMMU_PPCS2_ASID_0", 0xAB0, },
    { "MC_SMMU_NVDEC_ASID_0", 0xAB4, },
    { "MC_SMMU_APE_ASID_0", 0xAB8, },
    { "MC_SMMU_SE_ASID_0", 0xABC, },
    { "MC_SMMU_NVJPG_ASID_0", 0xAC0, },
    { "MC_SMMU_HC1_ASID_0", 0xAC4, },
    { "MC_SMMU_SE1_ASID_0", 0xAC8, },
    { "MC_SMMU_AXIAP_ASID_0", 0xACC, },
    { "MC_SMMU_ETR_ASID_0", 0xAD0, },
    { "MC_SMMU_TSECB_ASID_0", 0xAD4, },
    { "MC_SMMU_TSEC1_ASID_0", 0xAD8, },
    { "MC_SMMU_TSECB1_ASID_0", 0xADC, },
    { "MC_SMMU_NVDEC1_ASID_0", 0xAE0, },
    { "MC_EMEM_ARB_DHYST_CTRL_0", 0xBCC, },
    { "MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_0", 0xBD0, },
    { "MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_1", 0xBD4, },
    { "MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_2", 0xBD8, },
    { "MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_3", 0xBDC, },
    { "MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_4", 0xBE0, },
    { "MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_5", 0xBE4, },
    { "MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_6", 0xBE8, },
    { "MC_EMEM_ARB_DHYST_TIMEOUT_UTIL_7", 0xBEC, },
    { "MC_ERR_GENERALIZED_CARVEOUT_STATUS_0", 0xC00, },
    { "MC_SECURITY_CARVEOUT2_BOM_0", 0xC5C, },
    { "MC_SECURITY_CARVEOUT3_BOM_0", 0xCAC, },
};

inline const size_t mcTableSize = sizeof(mcTable) / sizeof(Register);
