    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C_I2C_FF
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_I2C_IRQ
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_SCL
I2C_SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
I2C_SCL__0__MASK EQU 0x01
I2C_SCL__0__PC EQU CYREG_PRT12_PC0
I2C_SCL__0__PORT EQU 12
I2C_SCL__0__SHIFT EQU 0
I2C_SCL__AG EQU CYREG_PRT12_AG
I2C_SCL__BIE EQU CYREG_PRT12_BIE
I2C_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SCL__BYP EQU CYREG_PRT12_BYP
I2C_SCL__DM0 EQU CYREG_PRT12_DM0
I2C_SCL__DM1 EQU CYREG_PRT12_DM1
I2C_SCL__DM2 EQU CYREG_PRT12_DM2
I2C_SCL__DR EQU CYREG_PRT12_DR
I2C_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2C_SCL__MASK EQU 0x01
I2C_SCL__PORT EQU 12
I2C_SCL__PRT EQU CYREG_PRT12_PRT
I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SCL__PS EQU CYREG_PRT12_PS
I2C_SCL__SHIFT EQU 0
I2C_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SCL__SLW EQU CYREG_PRT12_SLW

; I2C_SDA
I2C_SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
I2C_SDA__0__MASK EQU 0x02
I2C_SDA__0__PC EQU CYREG_PRT12_PC1
I2C_SDA__0__PORT EQU 12
I2C_SDA__0__SHIFT EQU 1
I2C_SDA__AG EQU CYREG_PRT12_AG
I2C_SDA__BIE EQU CYREG_PRT12_BIE
I2C_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SDA__BYP EQU CYREG_PRT12_BYP
I2C_SDA__DM0 EQU CYREG_PRT12_DM0
I2C_SDA__DM1 EQU CYREG_PRT12_DM1
I2C_SDA__DM2 EQU CYREG_PRT12_DM2
I2C_SDA__DR EQU CYREG_PRT12_DR
I2C_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2C_SDA__MASK EQU 0x02
I2C_SDA__PORT EQU 12
I2C_SDA__PRT EQU CYREG_PRT12_PRT
I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SDA__PS EQU CYREG_PRT12_PS
I2C_SDA__SHIFT EQU 1
I2C_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SDA__SLW EQU CYREG_PRT12_SLW

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB05_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB05_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB06_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB06_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB06_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB06_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB06_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB06_F1
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST

; SPIM_IntClock
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__INDEX EQU 0x00
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x01
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x01

; SPIM_MISO
SPIM_MISO__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
SPIM_MISO__0__MASK EQU 0x10
SPIM_MISO__0__PC EQU CYREG_PRT3_PC4
SPIM_MISO__0__PORT EQU 3
SPIM_MISO__0__SHIFT EQU 4
SPIM_MISO__AG EQU CYREG_PRT3_AG
SPIM_MISO__AMUX EQU CYREG_PRT3_AMUX
SPIM_MISO__BIE EQU CYREG_PRT3_BIE
SPIM_MISO__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SPIM_MISO__BYP EQU CYREG_PRT3_BYP
SPIM_MISO__CTL EQU CYREG_PRT3_CTL
SPIM_MISO__DM0 EQU CYREG_PRT3_DM0
SPIM_MISO__DM1 EQU CYREG_PRT3_DM1
SPIM_MISO__DM2 EQU CYREG_PRT3_DM2
SPIM_MISO__DR EQU CYREG_PRT3_DR
SPIM_MISO__INP_DIS EQU CYREG_PRT3_INP_DIS
SPIM_MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SPIM_MISO__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SPIM_MISO__LCD_EN EQU CYREG_PRT3_LCD_EN
SPIM_MISO__MASK EQU 0x10
SPIM_MISO__PORT EQU 3
SPIM_MISO__PRT EQU CYREG_PRT3_PRT
SPIM_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SPIM_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SPIM_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SPIM_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SPIM_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SPIM_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SPIM_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SPIM_MISO__PS EQU CYREG_PRT3_PS
SPIM_MISO__SHIFT EQU 4
SPIM_MISO__SLW EQU CYREG_PRT3_SLW

; SPIM_MOSI
SPIM_MOSI__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
SPIM_MOSI__0__MASK EQU 0x80
SPIM_MOSI__0__PC EQU CYREG_PRT3_PC7
SPIM_MOSI__0__PORT EQU 3
SPIM_MOSI__0__SHIFT EQU 7
SPIM_MOSI__AG EQU CYREG_PRT3_AG
SPIM_MOSI__AMUX EQU CYREG_PRT3_AMUX
SPIM_MOSI__BIE EQU CYREG_PRT3_BIE
SPIM_MOSI__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SPIM_MOSI__BYP EQU CYREG_PRT3_BYP
SPIM_MOSI__CTL EQU CYREG_PRT3_CTL
SPIM_MOSI__DM0 EQU CYREG_PRT3_DM0
SPIM_MOSI__DM1 EQU CYREG_PRT3_DM1
SPIM_MOSI__DM2 EQU CYREG_PRT3_DM2
SPIM_MOSI__DR EQU CYREG_PRT3_DR
SPIM_MOSI__INP_DIS EQU CYREG_PRT3_INP_DIS
SPIM_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SPIM_MOSI__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SPIM_MOSI__LCD_EN EQU CYREG_PRT3_LCD_EN
SPIM_MOSI__MASK EQU 0x80
SPIM_MOSI__PORT EQU 3
SPIM_MOSI__PRT EQU CYREG_PRT3_PRT
SPIM_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SPIM_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SPIM_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SPIM_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SPIM_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SPIM_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SPIM_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SPIM_MOSI__PS EQU CYREG_PRT3_PS
SPIM_MOSI__SHIFT EQU 7
SPIM_MOSI__SLW EQU CYREG_PRT3_SLW

; SPIM_SCLK
SPIM_SCLK__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
SPIM_SCLK__0__MASK EQU 0x40
SPIM_SCLK__0__PC EQU CYREG_PRT3_PC6
SPIM_SCLK__0__PORT EQU 3
SPIM_SCLK__0__SHIFT EQU 6
SPIM_SCLK__AG EQU CYREG_PRT3_AG
SPIM_SCLK__AMUX EQU CYREG_PRT3_AMUX
SPIM_SCLK__BIE EQU CYREG_PRT3_BIE
SPIM_SCLK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SPIM_SCLK__BYP EQU CYREG_PRT3_BYP
SPIM_SCLK__CTL EQU CYREG_PRT3_CTL
SPIM_SCLK__DM0 EQU CYREG_PRT3_DM0
SPIM_SCLK__DM1 EQU CYREG_PRT3_DM1
SPIM_SCLK__DM2 EQU CYREG_PRT3_DM2
SPIM_SCLK__DR EQU CYREG_PRT3_DR
SPIM_SCLK__INP_DIS EQU CYREG_PRT3_INP_DIS
SPIM_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SPIM_SCLK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SPIM_SCLK__LCD_EN EQU CYREG_PRT3_LCD_EN
SPIM_SCLK__MASK EQU 0x40
SPIM_SCLK__PORT EQU 3
SPIM_SCLK__PRT EQU CYREG_PRT3_PRT
SPIM_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SPIM_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SPIM_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SPIM_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SPIM_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SPIM_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SPIM_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SPIM_SCLK__PS EQU CYREG_PRT3_PS
SPIM_SCLK__SHIFT EQU 6
SPIM_SCLK__SLW EQU CYREG_PRT3_SLW

; SPIM_SS
SPIM_SS__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SPIM_SS__0__MASK EQU 0x20
SPIM_SS__0__PC EQU CYREG_PRT3_PC5
SPIM_SS__0__PORT EQU 3
SPIM_SS__0__SHIFT EQU 5
SPIM_SS__AG EQU CYREG_PRT3_AG
SPIM_SS__AMUX EQU CYREG_PRT3_AMUX
SPIM_SS__BIE EQU CYREG_PRT3_BIE
SPIM_SS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SPIM_SS__BYP EQU CYREG_PRT3_BYP
SPIM_SS__CTL EQU CYREG_PRT3_CTL
SPIM_SS__DM0 EQU CYREG_PRT3_DM0
SPIM_SS__DM1 EQU CYREG_PRT3_DM1
SPIM_SS__DM2 EQU CYREG_PRT3_DM2
SPIM_SS__DR EQU CYREG_PRT3_DR
SPIM_SS__INP_DIS EQU CYREG_PRT3_INP_DIS
SPIM_SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SPIM_SS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SPIM_SS__LCD_EN EQU CYREG_PRT3_LCD_EN
SPIM_SS__MASK EQU 0x20
SPIM_SS__PORT EQU 3
SPIM_SS__PRT EQU CYREG_PRT3_PRT
SPIM_SS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SPIM_SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SPIM_SS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SPIM_SS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SPIM_SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SPIM_SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SPIM_SS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SPIM_SS__PS EQU CYREG_PRT3_PS
SPIM_SS__SHIFT EQU 5
SPIM_SS__SLW EQU CYREG_PRT3_SLW

; DEBUG_UART_BUART
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
DEBUG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
DEBUG_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
DEBUG_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
DEBUG_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
DEBUG_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
DEBUG_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
DEBUG_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
DEBUG_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
DEBUG_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
DEBUG_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
DEBUG_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
DEBUG_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
DEBUG_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
DEBUG_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
DEBUG_UART_BUART_sRX_RxSts__3__POS EQU 3
DEBUG_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
DEBUG_UART_BUART_sRX_RxSts__4__POS EQU 4
DEBUG_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
DEBUG_UART_BUART_sRX_RxSts__5__POS EQU 5
DEBUG_UART_BUART_sRX_RxSts__MASK EQU 0x38
DEBUG_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
DEBUG_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
DEBUG_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
DEBUG_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
DEBUG_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
DEBUG_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
DEBUG_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
DEBUG_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
DEBUG_UART_BUART_sTX_TxSts__0__POS EQU 0
DEBUG_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
DEBUG_UART_BUART_sTX_TxSts__1__POS EQU 1
DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
DEBUG_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
DEBUG_UART_BUART_sTX_TxSts__2__POS EQU 2
DEBUG_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
DEBUG_UART_BUART_sTX_TxSts__3__POS EQU 3
DEBUG_UART_BUART_sTX_TxSts__MASK EQU 0x0F
DEBUG_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
DEBUG_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
DEBUG_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

; DEBUG_UART_IntClock
DEBUG_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
DEBUG_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
DEBUG_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
DEBUG_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DEBUG_UART_IntClock__INDEX EQU 0x01
DEBUG_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DEBUG_UART_IntClock__PM_ACT_MSK EQU 0x02
DEBUG_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DEBUG_UART_IntClock__PM_STBY_MSK EQU 0x02

; DEBUG_UART_RX
DEBUG_UART_RX__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
DEBUG_UART_RX__0__MASK EQU 0x04
DEBUG_UART_RX__0__PC EQU CYREG_IO_PC_PRT15_PC2
DEBUG_UART_RX__0__PORT EQU 15
DEBUG_UART_RX__0__SHIFT EQU 2
DEBUG_UART_RX__AG EQU CYREG_PRT15_AG
DEBUG_UART_RX__AMUX EQU CYREG_PRT15_AMUX
DEBUG_UART_RX__BIE EQU CYREG_PRT15_BIE
DEBUG_UART_RX__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DEBUG_UART_RX__BYP EQU CYREG_PRT15_BYP
DEBUG_UART_RX__CTL EQU CYREG_PRT15_CTL
DEBUG_UART_RX__DM0 EQU CYREG_PRT15_DM0
DEBUG_UART_RX__DM1 EQU CYREG_PRT15_DM1
DEBUG_UART_RX__DM2 EQU CYREG_PRT15_DM2
DEBUG_UART_RX__DR EQU CYREG_PRT15_DR
DEBUG_UART_RX__INP_DIS EQU CYREG_PRT15_INP_DIS
DEBUG_UART_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DEBUG_UART_RX__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DEBUG_UART_RX__LCD_EN EQU CYREG_PRT15_LCD_EN
DEBUG_UART_RX__MASK EQU 0x04
DEBUG_UART_RX__PORT EQU 15
DEBUG_UART_RX__PRT EQU CYREG_PRT15_PRT
DEBUG_UART_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DEBUG_UART_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DEBUG_UART_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DEBUG_UART_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DEBUG_UART_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DEBUG_UART_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DEBUG_UART_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DEBUG_UART_RX__PS EQU CYREG_PRT15_PS
DEBUG_UART_RX__SHIFT EQU 2
DEBUG_UART_RX__SLW EQU CYREG_PRT15_SLW

; DEBUG_UART_TX
DEBUG_UART_TX__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
DEBUG_UART_TX__0__MASK EQU 0x08
DEBUG_UART_TX__0__PC EQU CYREG_IO_PC_PRT15_PC3
DEBUG_UART_TX__0__PORT EQU 15
DEBUG_UART_TX__0__SHIFT EQU 3
DEBUG_UART_TX__AG EQU CYREG_PRT15_AG
DEBUG_UART_TX__AMUX EQU CYREG_PRT15_AMUX
DEBUG_UART_TX__BIE EQU CYREG_PRT15_BIE
DEBUG_UART_TX__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DEBUG_UART_TX__BYP EQU CYREG_PRT15_BYP
DEBUG_UART_TX__CTL EQU CYREG_PRT15_CTL
DEBUG_UART_TX__DM0 EQU CYREG_PRT15_DM0
DEBUG_UART_TX__DM1 EQU CYREG_PRT15_DM1
DEBUG_UART_TX__DM2 EQU CYREG_PRT15_DM2
DEBUG_UART_TX__DR EQU CYREG_PRT15_DR
DEBUG_UART_TX__INP_DIS EQU CYREG_PRT15_INP_DIS
DEBUG_UART_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DEBUG_UART_TX__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DEBUG_UART_TX__LCD_EN EQU CYREG_PRT15_LCD_EN
DEBUG_UART_TX__MASK EQU 0x08
DEBUG_UART_TX__PORT EQU 15
DEBUG_UART_TX__PRT EQU CYREG_PRT15_PRT
DEBUG_UART_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DEBUG_UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DEBUG_UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DEBUG_UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DEBUG_UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DEBUG_UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DEBUG_UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DEBUG_UART_TX__PS EQU CYREG_PRT15_PS
DEBUG_UART_TX__SHIFT EQU 3
DEBUG_UART_TX__SLW EQU CYREG_PRT15_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E11E069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
