# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ImprovedNanoprocessor.srcs/sources_1/imports/new/SixteenWay4BitMUX.vhd" \
"../../../../ImprovedNanoprocessor.srcs/sim_1/imports/dinur/ProjectImproved/Project/SixteenWay4BitMUX/SixteenWay4BitMUX.srcs/sim_1/new/SixteenWay4BitMUXSim.vhd" \

# Do not sort compile order
nosort
