/*
 * @file   epin_private.c
 * @author Mikhail Ezhov <ezhov93@gmail.com>
 * @brief  Private pin file.
 */
 
#include "epio_private.h"
#include "MDR32F9Qx_rst_clk.h"          // Keil::Drivers:RST_CLK

#if defined (USE_MDR1986VE1T) 
const PinMap pinMap[] =  {
    {MDR_PORTA, PORT_Pin_0,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA0 */
    {MDR_PORTA, PORT_Pin_1,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA1 */
    {MDR_PORTA, PORT_Pin_2,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA2 */
    {MDR_PORTA, PORT_Pin_3,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA3 */
    {MDR_PORTA, PORT_Pin_4,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA4 */
    {MDR_PORTA, PORT_Pin_5,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA5 */
    {MDR_PORTA, PORT_Pin_6,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA6 */
    {MDR_PORTA, PORT_Pin_7,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA7 */
    {MDR_PORTA, PORT_Pin_8,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA8 */
    {MDR_PORTA, PORT_Pin_9,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA9 */
    {MDR_PORTA, PORT_Pin_10, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA10 */
    {MDR_PORTA, PORT_Pin_11, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA11 */
    {MDR_PORTA, PORT_Pin_12, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA12 */
    {MDR_PORTA, PORT_Pin_13, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA13 */
    {MDR_PORTA, PORT_Pin_14, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA14 */
    {MDR_PORTA, PORT_Pin_15, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA15 */
    {MDR_PORTB, PORT_Pin_0,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB0 */
    {MDR_PORTB, PORT_Pin_1,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB1 */
    {MDR_PORTB, PORT_Pin_2,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB2 */
    {MDR_PORTB, PORT_Pin_3,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB3 */
    {MDR_PORTB, PORT_Pin_4,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB4 */
    {MDR_PORTB, PORT_Pin_5,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB5 */
    {MDR_PORTB, PORT_Pin_6,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB6 */
    {MDR_PORTB, PORT_Pin_7,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB7 */
    {MDR_PORTB, PORT_Pin_8,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB8 */
    {MDR_PORTB, PORT_Pin_9,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB9 */
    {MDR_PORTB, PORT_Pin_10, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB10 */
    {MDR_PORTB, PORT_Pin_11, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB11 */
    {MDR_PORTB, PORT_Pin_12, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB12 */
    {MDR_PORTB, PORT_Pin_13, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB13 */
    {MDR_PORTB, PORT_Pin_14, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB14 */
    {MDR_PORTB, PORT_Pin_15, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB15 */
    {MDR_PORTC, PORT_Pin_0,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC0 */
    {MDR_PORTC, PORT_Pin_1,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC1 */
    {MDR_PORTC, PORT_Pin_2,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC2 */
    {MDR_PORTC, PORT_Pin_3,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC3 */
    {MDR_PORTC, PORT_Pin_4,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC4 */
    {MDR_PORTC, PORT_Pin_5,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC5 */
    {MDR_PORTC, PORT_Pin_6,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC6 */
    {MDR_PORTC, PORT_Pin_7,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC7 */
    {MDR_PORTC, PORT_Pin_8,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC8 */
    {MDR_PORTC, PORT_Pin_9,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC9 */
    {MDR_PORTC, PORT_Pin_10, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC10 */
    {MDR_PORTC, PORT_Pin_11, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC11 */
    {MDR_PORTC, PORT_Pin_12, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC12 */
    {MDR_PORTC, PORT_Pin_13, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC13 */
    {MDR_PORTC, PORT_Pin_14, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC14 */
    {MDR_PORTC, PORT_Pin_15, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC15 */
    {MDR_PORTD, PORT_Pin_0,  RST_CLK_PCLK_PORTD, NONE, NONE},  /* PD0 */
    {MDR_PORTD, PORT_Pin_1,  RST_CLK_PCLK_PORTD, NONE, NONE},  /* PD1 */
    {MDR_PORTD, PORT_Pin_2,  RST_CLK_PCLK_PORTD, NONE, NONE},  /* PD2 */
    {MDR_PORTD, PORT_Pin_3,  RST_CLK_PCLK_PORTD, NONE, NONE},  /* PD3 */
    {MDR_PORTD, PORT_Pin_4,  RST_CLK_PCLK_PORTD, NONE, NONE},  /* PD4 */
    {MDR_PORTD, PORT_Pin_5,  RST_CLK_PCLK_PORTD, NONE, NONE},  /* PD5 */
    {MDR_PORTD, PORT_Pin_6,  RST_CLK_PCLK_PORTD, NONE, NONE},  /* PD6 */
    {MDR_PORTD, PORT_Pin_7,  RST_CLK_PCLK_PORTD,    0, NONE},  /* PD7 */
    {MDR_PORTD, PORT_Pin_8,  RST_CLK_PCLK_PORTD,    1, NONE},  /* PD8 */
    {MDR_PORTD, PORT_Pin_9,  RST_CLK_PCLK_PORTD,    2, NONE},  /* PD9 */
    {MDR_PORTD, PORT_Pin_10, RST_CLK_PCLK_PORTD,    3, NONE},  /* PD10 */
    {MDR_PORTD, PORT_Pin_11, RST_CLK_PCLK_PORTD,    4, NONE},  /* PD11 */
    {MDR_PORTD, PORT_Pin_12, RST_CLK_PCLK_PORTD,    5, NONE},  /* PD12 */
    {MDR_PORTD, PORT_Pin_13, RST_CLK_PCLK_PORTD,    6, NONE},  /* PD13 */
    {MDR_PORTD, PORT_Pin_14, RST_CLK_PCLK_PORTD,    7, NONE},  /* PD14 */
    {MDR_PORTD, PORT_Pin_15, RST_CLK_PCLK_PORTD, NONE, NONE},  /* PD15 */
    {MDR_PORTE, PORT_Pin_0,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE0 */
    {MDR_PORTE, PORT_Pin_1,  RST_CLK_PCLK_PORTE, NONE,    1},  /* PE1 */
    {MDR_PORTE, PORT_Pin_2,  RST_CLK_PCLK_PORTE, NONE,    2},  /* PE2 */
    {MDR_PORTE, PORT_Pin_3,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE3 */
    {MDR_PORTE, PORT_Pin_4,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE4 */
    {MDR_PORTE, PORT_Pin_5,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE5 */
    {MDR_PORTE, PORT_Pin_6,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE6 */
    {MDR_PORTE, PORT_Pin_7,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE7 */
    {MDR_PORTE, PORT_Pin_8,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE8 */
    {MDR_PORTE, PORT_Pin_9,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE9 */
    {MDR_PORTE, PORT_Pin_10, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE10 */
    {MDR_PORTE, PORT_Pin_11, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE11 */
    {MDR_PORTE, PORT_Pin_12, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE12 */
    {MDR_PORTE, PORT_Pin_13, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE13 */
    {MDR_PORTE, PORT_Pin_14, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE14 */
    {MDR_PORTE, PORT_Pin_15, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE15 */
    {MDR_PORTF, PORT_Pin_0,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF0 */
    {MDR_PORTF, PORT_Pin_1,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF1 */
    {MDR_PORTF, PORT_Pin_2,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF2 */
    {MDR_PORTF, PORT_Pin_3,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF3 */
    {MDR_PORTF, PORT_Pin_4,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF4 */
    {MDR_PORTF, PORT_Pin_5,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF5 */
    {MDR_PORTF, PORT_Pin_6,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF6 */
    {MDR_PORTF, PORT_Pin_7,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF7 */
    {MDR_PORTF, PORT_Pin_8,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF8 */
    {MDR_PORTF, PORT_Pin_9,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF9 */
    {MDR_PORTF, PORT_Pin_10, RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF10 */
    {MDR_PORTF, PORT_Pin_11, RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF11 */
    {MDR_PORTF, PORT_Pin_12, RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF12 */
    {MDR_PORTF, PORT_Pin_13, RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF13 */
    {MDR_PORTF, PORT_Pin_14, RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF14 */
    {MDR_PORTF, PORT_Pin_15, RST_CLK_PCLK_PORTF, NONE, NONE}   /* PF15 */
  };
#elif defined (USE_MDR1986VE9x)
const PinMap pinMap[] =  {
    {MDR_PORTA, PORT_Pin_0,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA0 */
    {MDR_PORTA, PORT_Pin_1,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA1 */
    {MDR_PORTA, PORT_Pin_2,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA2 */
    {MDR_PORTA, PORT_Pin_3,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA3 */
    {MDR_PORTA, PORT_Pin_4,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA4 */
    {MDR_PORTA, PORT_Pin_5,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA5 */
    {MDR_PORTA, PORT_Pin_6,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA6 */
    {MDR_PORTA, PORT_Pin_7,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA7 */
    {MDR_PORTA, PORT_Pin_8,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA8 */
    {MDR_PORTA, PORT_Pin_9,  RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA9 */
    {MDR_PORTA, PORT_Pin_10, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA10 */
    {MDR_PORTA, PORT_Pin_11, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA11 */
    {MDR_PORTA, PORT_Pin_12, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA12 */
    {MDR_PORTA, PORT_Pin_13, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA13 */
    {MDR_PORTA, PORT_Pin_14, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA14 */
    {MDR_PORTA, PORT_Pin_15, RST_CLK_PCLK_PORTA, NONE, NONE},  /* PA15 */
    {MDR_PORTB, PORT_Pin_0,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB0 */
    {MDR_PORTB, PORT_Pin_1,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB1 */
    {MDR_PORTB, PORT_Pin_2,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB2 */
    {MDR_PORTB, PORT_Pin_3,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB3 */
    {MDR_PORTB, PORT_Pin_4,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB4 */
    {MDR_PORTB, PORT_Pin_5,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB5 */
    {MDR_PORTB, PORT_Pin_6,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB6 */
    {MDR_PORTB, PORT_Pin_7,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB7 */
    {MDR_PORTB, PORT_Pin_8,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB8 */
    {MDR_PORTB, PORT_Pin_9,  RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB9 */
    {MDR_PORTB, PORT_Pin_10, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB10 */
    {MDR_PORTB, PORT_Pin_11, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB11 */
    {MDR_PORTB, PORT_Pin_12, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB12 */
    {MDR_PORTB, PORT_Pin_13, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB13 */
    {MDR_PORTB, PORT_Pin_14, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB14 */
    {MDR_PORTB, PORT_Pin_15, RST_CLK_PCLK_PORTB, NONE, NONE},  /* PB15 */
    {MDR_PORTC, PORT_Pin_0,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC0 */
    {MDR_PORTC, PORT_Pin_1,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC1 */
    {MDR_PORTC, PORT_Pin_2,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC2 */
    {MDR_PORTC, PORT_Pin_3,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC3 */
    {MDR_PORTC, PORT_Pin_4,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC4 */
    {MDR_PORTC, PORT_Pin_5,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC5 */
    {MDR_PORTC, PORT_Pin_6,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC6 */
    {MDR_PORTC, PORT_Pin_7,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC7 */
    {MDR_PORTC, PORT_Pin_8,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC8 */
    {MDR_PORTC, PORT_Pin_9,  RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC9 */
    {MDR_PORTC, PORT_Pin_10, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC10 */
    {MDR_PORTC, PORT_Pin_11, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC11 */
    {MDR_PORTC, PORT_Pin_12, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC12 */
    {MDR_PORTC, PORT_Pin_13, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC13 */
    {MDR_PORTC, PORT_Pin_14, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC14 */
    {MDR_PORTC, PORT_Pin_15, RST_CLK_PCLK_PORTC, NONE, NONE},  /* PC15 */
    {MDR_PORTD, PORT_Pin_0,  RST_CLK_PCLK_PORTD,    0, NONE},  /* PD0 */
    {MDR_PORTD, PORT_Pin_1,  RST_CLK_PCLK_PORTD,    1, NONE},  /* PD1 */
    {MDR_PORTD, PORT_Pin_2,  RST_CLK_PCLK_PORTD,    2, NONE},  /* PD2 */
    {MDR_PORTD, PORT_Pin_3,  RST_CLK_PCLK_PORTD,    3, NONE},  /* PD3 */
    {MDR_PORTD, PORT_Pin_4,  RST_CLK_PCLK_PORTD,    4, NONE},  /* PD4 */
    {MDR_PORTD, PORT_Pin_5,  RST_CLK_PCLK_PORTD,    5, NONE},  /* PD5 */
    {MDR_PORTD, PORT_Pin_6,  RST_CLK_PCLK_PORTD,    6, NONE},  /* PD6 */
    {MDR_PORTD, PORT_Pin_7,  RST_CLK_PCLK_PORTD,    7, NONE},  /* PD7 */
    {MDR_PORTD, PORT_Pin_8,  RST_CLK_PCLK_PORTD,    8, NONE},  /* PD8 */
    {MDR_PORTD, PORT_Pin_9,  RST_CLK_PCLK_PORTD,    9, NONE},  /* PD9 */
    {MDR_PORTD, PORT_Pin_10, RST_CLK_PCLK_PORTD,   10, NONE},  /* PD10 */
    {MDR_PORTD, PORT_Pin_11, RST_CLK_PCLK_PORTD,   11, NONE},  /* PD11 */
    {MDR_PORTD, PORT_Pin_12, RST_CLK_PCLK_PORTD,   12, NONE},  /* PD12 */
    {MDR_PORTD, PORT_Pin_13, RST_CLK_PCLK_PORTD,   13, NONE},  /* PD13 */
    {MDR_PORTD, PORT_Pin_14, RST_CLK_PCLK_PORTD,   14, NONE},  /* PD14 */
    {MDR_PORTD, PORT_Pin_15, RST_CLK_PCLK_PORTD,   15, NONE},  /* PD15 */
    {MDR_PORTE, PORT_Pin_0,  RST_CLK_PCLK_PORTE, NONE,    2},  /* PE0 */
    {MDR_PORTE, PORT_Pin_1,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE1 */
    {MDR_PORTE, PORT_Pin_2,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE2 */
    {MDR_PORTE, PORT_Pin_3,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE3 */
    {MDR_PORTE, PORT_Pin_4,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE4 */
    {MDR_PORTE, PORT_Pin_5,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE5 */
    {MDR_PORTE, PORT_Pin_6,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE6 */
    {MDR_PORTE, PORT_Pin_7,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE7 */
    {MDR_PORTE, PORT_Pin_8,  RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE8 */
    {MDR_PORTE, PORT_Pin_9,  RST_CLK_PCLK_PORTE, NONE,    1},  /* PE9 */
    {MDR_PORTE, PORT_Pin_10, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE10 */
    {MDR_PORTE, PORT_Pin_11, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE11 */
    {MDR_PORTE, PORT_Pin_12, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE12 */
    {MDR_PORTE, PORT_Pin_13, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE13 */
    {MDR_PORTE, PORT_Pin_14, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE14 */
    {MDR_PORTE, PORT_Pin_15, RST_CLK_PCLK_PORTE, NONE, NONE},  /* PE15 */
    {MDR_PORTF, PORT_Pin_0,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF0 */
    {MDR_PORTF, PORT_Pin_1,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF1 */
    {MDR_PORTF, PORT_Pin_2,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF2 */
    {MDR_PORTF, PORT_Pin_3,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF3 */
    {MDR_PORTF, PORT_Pin_4,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF4 */
    {MDR_PORTF, PORT_Pin_5,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF5 */
    {MDR_PORTF, PORT_Pin_6,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF6 */
    {MDR_PORTF, PORT_Pin_7,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF7 */
    {MDR_PORTF, PORT_Pin_8,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF8 */
    {MDR_PORTF, PORT_Pin_9,  RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF9 */
    {MDR_PORTF, PORT_Pin_10, RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF10 */
    {MDR_PORTF, PORT_Pin_11, RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF11 */
    {MDR_PORTF, PORT_Pin_12, RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF12 */
    {MDR_PORTF, PORT_Pin_13, RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF13 */
    {MDR_PORTF, PORT_Pin_14, RST_CLK_PCLK_PORTF, NONE, NONE},  /* PF14 */
    {MDR_PORTF, PORT_Pin_15, RST_CLK_PCLK_PORTF, NONE, NONE}   /* PF15 */
}; 
#endif


