<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_mips_processor_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">resetn:reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>read_data_3</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>read_data_3</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.READ_DATA_3.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>mips_processor</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Dec 15 21:10:30 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:23e0f593</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:23e0f593</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_mips_processor_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Dec 15 21:10:30 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:23e0f593</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>mips_processor</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Dec 15 21:10:30 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4419c7c2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_mips_processor_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Dec 15 21:10:30 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4419c7c2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Dec 15 21:11:56 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:23e0f593</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>read_data_3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_bits&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>unsigned</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>data_bits</spirit:name>
        <spirit:displayName>Data Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.data_bits" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>mem_address_bits</spirit:name>
        <spirit:displayName>Mem Address Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.mem_address_bits" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>reg_address_bits</spirit:name>
        <spirit:displayName>Reg Address Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.reg_address_bits" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>imm_bits</spirit:name>
        <spirit:displayName>Imm Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.imm_bits" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>word_base</spirit:name>
        <spirit:displayName>Word Base</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.word_base" spirit:minimum="0" spirit:rangeType="long">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>shift_bits</spirit:name>
        <spirit:displayName>Shift Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.shift_bits" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/alu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/RAM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/ip_manager.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/stages/fetch.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/control_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/helpers.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/stages/decode.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/stages/execute.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/delayed_decode_stage_function.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/Registers.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/ram.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/Processor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_mips_processor_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/alu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/RAM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/ip_manager.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/stages/fetch.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/control_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/helpers.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/stages/decode.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/stages/execute.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/delayed_decode_stage_function.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/Registers.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/ram.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/fbba/vivado_project.srcs/sources_1/new/Processor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_mips_processor_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_mips_processor_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mips_processor_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mips_processor_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mips_processor_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mips_processor_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>mips_processor_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>data_bits</spirit:name>
      <spirit:displayName>Data Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.data_bits" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>mem_address_bits</spirit:name>
      <spirit:displayName>Mem Address Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.mem_address_bits" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>reg_address_bits</spirit:name>
      <spirit:displayName>Reg Address Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.reg_address_bits" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>imm_bits</spirit:name>
      <spirit:displayName>Imm Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.imm_bits" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>word_base</spirit:name>
      <spirit:displayName>Word Base</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.word_base" spirit:minimum="0" spirit:rangeType="long">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>shift_bits</spirit:name>
      <spirit:displayName>Shift Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.shift_bits" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_mips_processor_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>mips_processor_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2239cb1_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46cc40a0_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f43ecf5_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37289c6f_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ee1da4_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba2e254_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c458f7_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fb7168_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d55ec69_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4468d8e6_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3722e456_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de7f274_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28dbbecc_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609da55c_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf459ed_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8e9dda_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c9903f_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b0ebd1_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1382a2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a91f48_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfad871_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360960a9_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bbfabf_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138553d5_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423f738b_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1547c16c_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b3d88d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bac3021_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c6a142_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b045ccd_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1ac083_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c757758_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457885ab_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701e9a62_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e56370d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fd987d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bcc001c_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34613977_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d0315d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f92a44a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5c51a2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783d5f25_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@801ef3c_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39786fe4_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b562f47_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d78da2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f652785_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2a8dc9_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca8d0c4_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691a4fd7_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca98eb5_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5291275f_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd17350_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9296b9_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138f6560_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d7ef80_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3420a30c_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2497c510_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b25f26_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de49f13_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4b328e_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31352bde_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257d6c50_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.READ_DATA_3.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9731e45e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="94a2e078"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="cc72a26a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1c1eda64"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6fe5e732"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
