/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [8:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [21:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [27:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= in_data[191:186];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_8z[1:0], celloutsig_0_2z, celloutsig_0_8z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_10z;
  assign celloutsig_0_0z = in_data[95] & ~(in_data[93]);
  assign celloutsig_1_2z = _00_[5] & ~(celloutsig_1_0z);
  assign celloutsig_1_3z = _00_[4] & ~(celloutsig_1_2z);
  assign celloutsig_1_4z = _00_[2] & ~(celloutsig_1_3z);
  assign celloutsig_1_5z = celloutsig_1_3z & ~(celloutsig_1_0z);
  assign celloutsig_1_9z = _00_[1] & ~(celloutsig_1_3z);
  assign celloutsig_0_4z = in_data[20] & ~(celloutsig_0_1z[9]);
  assign celloutsig_1_10z = celloutsig_1_4z & ~(celloutsig_1_3z);
  assign celloutsig_1_15z = celloutsig_1_8z[4] & ~(celloutsig_1_10z);
  assign celloutsig_1_16z = celloutsig_1_10z & ~(celloutsig_1_13z[17]);
  assign celloutsig_1_18z = celloutsig_1_6z[0] & ~(celloutsig_1_7z[5]);
  assign celloutsig_0_6z = celloutsig_0_1z[8] & ~(in_data[23]);
  assign celloutsig_0_7z = celloutsig_0_6z & ~(celloutsig_0_1z[3]);
  assign celloutsig_0_11z = celloutsig_0_10z[0] & ~(celloutsig_0_10z[1]);
  assign celloutsig_0_12z = celloutsig_0_1z[11] & ~(celloutsig_0_0z);
  assign celloutsig_0_15z = celloutsig_0_1z[6] & ~(celloutsig_0_7z);
  assign celloutsig_0_18z = celloutsig_0_13z[0] & ~(celloutsig_0_11z);
  assign celloutsig_1_0z = in_data[144] & ~(in_data[111]);
  assign celloutsig_0_3z = celloutsig_0_2z[3:1] % { 1'h1, celloutsig_0_1z[2], celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z, _00_, celloutsig_1_4z } % { 1'h1, _00_[4:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_6z[7:3], celloutsig_1_3z } % { 1'h1, _00_[4:0] };
  assign celloutsig_1_8z = celloutsig_1_7z[4:0] % { 1'h1, celloutsig_1_6z[6:3] };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_3z, _00_, celloutsig_1_10z } % { 1'h1, _00_[1], celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_13z = { in_data[166:154], celloutsig_1_10z, _00_, _00_, celloutsig_1_2z, celloutsig_1_9z } % { 1'h1, in_data[155:130], in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_6z[4:2], celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_8z } % { 1'h1, celloutsig_1_11z[5:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_5z = in_data[19:7] % { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_8z = celloutsig_0_5z[7:5] % { 1'h1, in_data[93], celloutsig_0_4z };
  assign celloutsig_0_10z = in_data[80:77] % { 1'h1, celloutsig_0_2z[2:1], celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[23:15], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[63:56], celloutsig_0_0z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_13z = _01_[8:1] % { 1'h1, in_data[90], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_16z = { _01_[5:0], celloutsig_0_8z, _01_, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[10:4], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_2z % { 1'h1, celloutsig_0_8z[1:0], celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[32:29] % { 1'h1, in_data[26:25], celloutsig_0_0z };
  assign celloutsig_0_22z = { _01_[3:1], _02_, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_19z } % { 1'h1, celloutsig_0_5z[8:3], _01_ };
  assign celloutsig_0_29z = celloutsig_0_16z[21:12] % { 1'h1, celloutsig_0_22z[12:5], celloutsig_0_15z };
  assign celloutsig_0_30z = { celloutsig_0_5z[9:2], celloutsig_0_18z } % { 1'h1, celloutsig_0_19z[2:0], celloutsig_0_0z, celloutsig_0_10z };
  assign { out_data[128], out_data[113:96], out_data[41:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
