Initialize opt latency for DFG nodes: 
Deciding fusion strategy for DFG nodes: 
Initialize additional functionality on CGRA nodes: 
call-fp2fx : [4,8,7,11]: 4 8 7 11 
complex-BrT : [4,5,6,7]: 4 5 6 7 
complex-CoT : [8,9,10,11]: 8 9 10 11 
complex-Ctrl : [0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15]: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
div : [0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15]: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
load : [0,1,2,3]: 0 1 2 3 
store : [0,1,2,3]: 0 1 2 3 
Finding fusion pattern for DFG: 
4 : ["phi","add","icmp","br"]: "phi" "add" "icmp" "br" 
[function 'main' is not in our target list]
Initialize opt latency for DFG nodes: 
Deciding fusion strategy for DFG nodes: 
Initialize additional functionality on CGRA nodes: 
call-fp2fx : [4,8,7,11]: 4 8 7 11 
complex-BrT : [4,5,6,7]: 4 5 6 7 
complex-CoT : [8,9,10,11]: 8 9 10 11 
complex-Ctrl : [0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15]: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
div : [0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15]: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
load : [0,1,2,3]: 0 1 2 3 
store : [0,1,2,3]: 0 1 2 3 
Finding fusion pattern for DFG: 
4 : ["phi","add","icmp","br"]: "phi" "add" "icmp" "br" 
==================================
[function 'kernel' is one of our targets]
*** current function: kernel
==================================
==================================
[reorder DFG along with the longest path]
replace edge: [delete] 70->0 [new] 69->0
replace edge: [delete] 1->2 [new] 0->2
replace edge: [delete] 1->4 [new] 0->4
==================================
==================================
[show opcode count]
add : 8
ashr : 2
getelementptr : 12
icmpbr : 1
load : 16
mul : 8
or : 3
phiadd : 1
shl : 4
store : 8
sub : 6
DFG node count: 69; DFG edge count: 98; SIMD node count: 0
==================================
[generate dot for DFG]
==================================
[generate JSON for DFG]
==================================
[ResMII: 5]
==================================
[RecMII: 2]
==================================
[heuristic]
----------------------------------------
[DEBUG] start heuristic algorithm with II=5
[DEBUG] schedule dfg node[68] onto fu[10] at cycle 0 within II: 5
[DEBUG] setDFGNode 68 onto CGRANode 10 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[69] onto fu[6] at cycle 1 within II: 5
[DEBUG] setDFGNode 69 onto CGRANode 6 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 6; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[6] (bypass:0) dfgNode: 68 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 68
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[0] onto fu[9] at cycle 1 within II: 5
[DEBUG] setDFGNode 0 onto CGRANode 9 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 9; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[9] (bypass:0) dfgNode: 68 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 68
[DEBUG] in shareSameCycle is true: node 0
[DEBUG] tryToRoute -- srcDFGNode: 0, srcCGRANode: 9; dstDFGNode: 68, dstCGRANode: 10; backEdge: 1
[DEBUG] in shareSameCycle is true: node 68
[DEBUG] check route size: 2
[DEBUG] reset duration: 4 t_dstCycle: 0 previous: 1 II: 5
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 10; link: 2 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[10] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[6] onto fu[10] at cycle 2 within II: 5
[DEBUG] setDFGNode 6 onto CGRANode 10 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 1 CGRA node: 10; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[10] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[7] onto fu[5] at cycle 2 within II: 5
[DEBUG] setDFGNode 7 onto CGRANode 5 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 5; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[5] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[34] onto fu[6] at cycle 3 within II: 5
[DEBUG] setDFGNode 34 onto CGRANode 6 at cycle: 3
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 0 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 6; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[6] (bypass:0) dfgNode: 0 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[35] onto fu[11] at cycle 3 within II: 5
[DEBUG] setDFGNode 35 onto CGRANode 11 at cycle: 3
[DEBUG] occupy link[9]-->[10] (bypass:1) dfgNode: 0 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 0 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[2] onto fu[4] at cycle 0 within II: 5
[DEBUG] setDFGNode 2 onto CGRANode 4 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[4] onto fu[7] at cycle 0 within II: 5
[DEBUG] setDFGNode 4 onto CGRANode 7 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[8] onto fu[9] at cycle 3 within II: 5
[DEBUG] setDFGNode 8 onto CGRANode 9 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 9; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[9] (bypass:0) dfgNode: 7 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 7
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[20] onto fu[14] at cycle 3 within II: 5
[DEBUG] setDFGNode 20 onto CGRANode 14 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 6 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 6
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[27] onto fu[5] at cycle 4 within II: 5
[DEBUG] setDFGNode 27 onto CGRANode 5 at cycle: 4
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 6 at cycle 2
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 6 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 6
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[36] onto fu[7] at cycle 4 within II: 5
[DEBUG] setDFGNode 36 onto CGRANode 7 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 7; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[7] (bypass:0) dfgNode: 35 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 35
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[38] onto fu[15] at cycle 4 within II: 5
[DEBUG] setDFGNode 38 onto CGRANode 15 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 15; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[15] (bypass:0) dfgNode: 35 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 35
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[40] onto fu[10] at cycle 4 within II: 5
[DEBUG] setDFGNode 40 onto CGRANode 10 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 1 CGRA node: 10; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[10] (bypass:0) dfgNode: 34 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 34
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[41] onto fu[14] at cycle 5 within II: 5
[DEBUG] setDFGNode 41 onto CGRANode 14 at cycle: 5
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 34 at cycle 3
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 34 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 34
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 3 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[3] onto fu[2] at cycle 3 within II: 5
[DEBUG] setDFGNode 3 onto CGRANode 2 at cycle: 3
[DEBUG] occupy link[4]-->[0] (bypass:1) dfgNode: 2 at cycle 0
[DEBUG] occupy link[0]-->[1] (bypass:1) dfgNode: 2 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 2; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[2] (bypass:0) dfgNode: 2 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 2
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 5 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[5] onto fu[2] at cycle 2 within II: 5
[DEBUG] setDFGNode 5 onto CGRANode 2 at cycle: 2
[DEBUG] occupy link[7]-->[3] (bypass:1) dfgNode: 4 at cycle 0
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 2; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[2] (bypass:0) dfgNode: 4 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 4
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[9] onto fu[8] at cycle 4 within II: 5
[DEBUG] setDFGNode 9 onto CGRANode 8 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 8; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[8] (bypass:0) dfgNode: 8 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 8
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 21 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[21] onto fu[3] at cycle 7 within II: 5
[DEBUG] setDFGNode 21 onto CGRANode 3 at cycle: 7
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 20 at cycle 3
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 20 at cycle 4
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 20 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 3; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[3] (bypass:0) dfgNode: 20 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 20
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 24 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[24] onto fu[1] at cycle 7 within II: 5
[DEBUG] setDFGNode 24 onto CGRANode 1 at cycle: 7
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 20 at cycle 3
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 20 at cycle 4
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 20 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 1; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 20 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 20
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 28 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[28] onto fu[1] at cycle 5 within II: 5
[DEBUG] setDFGNode 28 onto CGRANode 1 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 1; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[1] (bypass:0) dfgNode: 27 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 27
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 31 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[31] onto fu[0] at cycle 6 within II: 5
[DEBUG] setDFGNode 31 onto CGRANode 0 at cycle: 6
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 27 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 0; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[0] (bypass:0) dfgNode: 27 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 27
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 37 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[37] onto fu[2] at cycle 6 within II: 5
[DEBUG] setDFGNode 37 onto CGRANode 2 at cycle: 6
[DEBUG] occupy link[7]-->[3] (bypass:1) dfgNode: 36 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 2; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[2] (bypass:0) dfgNode: 36 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 36
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 39 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[39] onto fu[1] at cycle 9 within II: 5
[DEBUG] setDFGNode 39 onto CGRANode 1 at cycle: 9
[DEBUG] occupy link[15]-->[11] (bypass:1) dfgNode: 38 at cycle 4
[DEBUG] occupy link[11]-->[7] (bypass:1) dfgNode: 38 at cycle 5
[DEBUG] occupy link[7]-->[6] (bypass:1) dfgNode: 38 at cycle 6
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 38 at cycle 7
[DEBUG] in allocateReg() t_cycle: 8; i: 0 CGRA node: 1; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 38 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 38
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[42] onto fu[13] at cycle 6 within II: 5
[DEBUG] setDFGNode 42 onto CGRANode 13 at cycle: 6
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 13; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[13] (bypass:0) dfgNode: 41 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 41
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[54] onto fu[9] at cycle 5 within II: 5
[DEBUG] setDFGNode 54 onto CGRANode 9 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 9; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[9] (bypass:0) dfgNode: 40 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 40
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[61] onto fu[11] at cycle 5 within II: 5
[DEBUG] setDFGNode 61 onto CGRANode 11 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 40 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 40
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[10] onto fu[10] at cycle 6 within II: 5
[DEBUG] setDFGNode 10 onto CGRANode 10 at cycle: 6
[DEBUG] occupy link[8]-->[9] (bypass:1) dfgNode: 9 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 10; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[10] (bypass:0) dfgNode: 9 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 9
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[13] onto fu[11] at cycle 7 within II: 5
[DEBUG] setDFGNode 13 onto CGRANode 11 at cycle: 7
[DEBUG] occupy link[8]-->[9] (bypass:1) dfgNode: 9 at cycle 4
[DEBUG] occupy link[9]-->[10] (bypass:1) dfgNode: 9 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 9 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 9
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[43] onto fu[9] at cycle 7 within II: 5
[DEBUG] setDFGNode 43 onto CGRANode 9 at cycle: 7
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 9; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[9] (bypass:0) dfgNode: 42 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 42
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 55 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[55] onto fu[0] at cycle 8 within II: 5
[DEBUG] setDFGNode 55 onto CGRANode 0 at cycle: 8
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 54 at cycle 5
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 54 at cycle 6
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 0; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[0] (bypass:0) dfgNode: 54 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 54
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 58 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[58] onto fu[3] at cycle 9 within II: 5
[DEBUG] setDFGNode 58 onto CGRANode 3 at cycle: 9
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 54 at cycle 5
[DEBUG] occupy link[5]-->[6] (bypass:1) dfgNode: 54 at cycle 6
[DEBUG] occupy link[6]-->[7] (bypass:1) dfgNode: 54 at cycle 7
[DEBUG] in allocateReg() t_cycle: 8; i: 0 CGRA node: 3; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[3] (bypass:0) dfgNode: 54 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 54
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 62 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[62] onto fu[3] at cycle 8 within II: 5
[DEBUG] setDFGNode 62 onto CGRANode 3 at cycle: 8
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 7; link: 0 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[7] (bypass:0) dfgNode: 61 at cycle 5
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 3; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[3] (bypass:0) dfgNode: 61 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 61
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 65 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[65] onto fu[2] at cycle 9 within II: 5
[DEBUG] setDFGNode 65 onto CGRANode 2 at cycle: 9
[DEBUG] occupy link[11]-->[7] (bypass:1) dfgNode: 61 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 1 CGRA node: 3; link: 0 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[3] (bypass:0) dfgNode: 61 at cycle 6
[DEBUG] in allocateReg() t_cycle: 8; i: 0 CGRA node: 2; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[2] (bypass:0) dfgNode: 61 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 61
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 11 on CGRA node 4 within II 5; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 5 within II 5; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 6 within II 5; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 7 within II 5; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 8 within II 5; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 9 within II 5; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 10 within II 5; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 11 within II 5; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 12 within II 5; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 13 within II 5; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 14 within II 5; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 15 within II 5; path size: 4.
[DEBUG] schedule dfg node[11] onto fu[2] at cycle 10 within II: 5
[DEBUG] setDFGNode 11 onto CGRANode 2 at cycle: 10
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 10 at cycle 6
[DEBUG] in allocateReg() t_cycle: 7; i: 1 CGRA node: 2; link: 0 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[2] (bypass:0) dfgNode: 10 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 10
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 14 on CGRA node 2 within II 5; path size: 2.
[DEBUG] no available path for DFG node 14 on CGRA node 4 within II 5; path size: 3.
[DEBUG] no available path for DFG node 14 on CGRA node 5 within II 5; path size: 3.
[DEBUG] no available path for DFG node 14 on CGRA node 6 within II 5; path size: 3.
[DEBUG] no available path for DFG node 14 on CGRA node 7 within II 5; path size: 3.
[DEBUG] no available path for DFG node 14 on CGRA node 8 within II 5; path size: 3.
[DEBUG] no available path for DFG node 14 on CGRA node 9 within II 5; path size: 3.
[DEBUG] no available path for DFG node 14 on CGRA node 10 within II 5; path size: 3.
[DEBUG] no available path for DFG node 14 on CGRA node 11 within II 5; path size: 3.
[DEBUG] no available path for DFG node 14 on CGRA node 12 within II 5; path size: 3.
[DEBUG] no available path for DFG node 14 on CGRA node 13 within II 5; path size: 3.
[DEBUG] no available path for DFG node 14 on CGRA node 14 within II 5; path size: 3.
[DEBUG] no available path for DFG node 14 on CGRA node 15 within II 5; path size: 3.
[DEBUG] schedule dfg node[14] onto fu[1] at cycle 11 within II: 5
[DEBUG] setDFGNode 14 onto CGRANode 1 at cycle: 11
[DEBUG] occupy link[11]-->[7] (bypass:1) dfgNode: 13 at cycle 7
[DEBUG] occupy link[7]-->[6] (bypass:1) dfgNode: 13 at cycle 8
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 13 at cycle 9
[DEBUG] in allocateReg() t_cycle: 10; i: 0 CGRA node: 1; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 13 at cycle 10
[DEBUG] skip predecessor routing -- dfgNode: 13
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 44 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[44] onto fu[6] at cycle 9 within II: 5
[DEBUG] setDFGNode 44 onto CGRANode 6 at cycle: 9
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 43 at cycle 7
[DEBUG] in allocateReg() t_cycle: 8; i: 0 CGRA node: 6; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[6] (bypass:0) dfgNode: 43 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 43
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 47 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[47] onto fu[5] at cycle 8 within II: 5
[DEBUG] setDFGNode 47 onto CGRANode 5 at cycle: 8
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 5; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[5] (bypass:0) dfgNode: 43 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 43
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 12 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[12] onto fu[4] at cycle 13 within II: 5
[DEBUG] setDFGNode 12 onto CGRANode 4 at cycle: 13
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 11 at cycle 10
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 11 at cycle 11
[DEBUG] in allocateReg() t_cycle: 12; i: 0 CGRA node: 4; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[4] (bypass:0) dfgNode: 11 at cycle 12
[DEBUG] tryToRoute -- srcDFGNode: 3, srcCGRANode: 2; dstDFGNode: 12, dstCGRANode: 4; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 3 at cycle 3
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 3 at cycle 4
[DEBUG] reset duration: 3 t_dstCycle: 13 previous: 5 II: 5
[DEBUG] in allocateReg() t_cycle: 5; i: 1 CGRA node: 4; link: 3 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[4] (bypass:0) dfgNode: 3 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 11
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 15 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[15] onto fu[4] at cycle 14 within II: 5
[DEBUG] setDFGNode 15 onto CGRANode 4 at cycle: 14
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 14 at cycle 11
[DEBUG] in allocateReg() t_cycle: 12; i: 2 CGRA node: 4; link: 3 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[4] (bypass:0) dfgNode: 14 at cycle 12
[DEBUG] tryToRoute -- srcDFGNode: 5, srcCGRANode: 2; dstDFGNode: 15, dstCGRANode: 4; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 5 at cycle 2
[DEBUG] reset duration: 1 t_dstCycle: 14 previous: 3 II: 5
[DEBUG] in allocateReg() t_cycle: 3; i: 1 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 5 at cycle 3
[DEBUG] reset duration: 3 t_dstCycle: 14 previous: 6 II: 5
[DEBUG] in allocateReg() t_cycle: 6; i: 3 CGRA node: 4; link: 3 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[4] (bypass:0) dfgNode: 5 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 14
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 17 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[17] onto fu[7] at cycle 12 within II: 5
[DEBUG] setDFGNode 17 onto CGRANode 7 at cycle: 12
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 11 at cycle 10
[DEBUG] in allocateReg() t_cycle: 11; i: 1 CGRA node: 7; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[7] (bypass:0) dfgNode: 11 at cycle 11
[DEBUG] tryToRoute -- srcDFGNode: 5, srcCGRANode: 2; dstDFGNode: 17, dstCGRANode: 7; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[2]-->[3] (bypass:1) dfgNode: 5 at cycle 2
[DEBUG] reset duration: 4 t_dstCycle: 12 previous: 3 II: 5
[DEBUG] in allocateReg() t_cycle: 3; i: 2 CGRA node: 7; link: 1 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[7] (bypass:0) dfgNode: 5 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 11
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 18 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[18] onto fu[12] at cycle 15 within II: 5
[DEBUG] setDFGNode 18 onto CGRANode 12 at cycle: 15
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 14 at cycle 11
[DEBUG] occupy link[5]-->[4] (bypass:1) dfgNode: 14 at cycle 12
[DEBUG] occupy link[4]-->[8] (bypass:1) dfgNode: 14 at cycle 13
[DEBUG] in allocateReg() t_cycle: 14; i: 0 CGRA node: 12; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[12] (bypass:0) dfgNode: 14 at cycle 14
[DEBUG] tryToRoute -- srcDFGNode: 3, srcCGRANode: 2; dstDFGNode: 18, dstCGRANode: 12; backEdge: 0
[DEBUG] check route size: 6
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 3 at cycle 3
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 3 at cycle 4
[DEBUG] occupy link[5]-->[4] (bypass:1) dfgNode: 3 at cycle 5
[DEBUG] occupy link[4]-->[8] (bypass:1) dfgNode: 3 at cycle 6
[DEBUG] reset duration: 3 t_dstCycle: 15 previous: 7 II: 5
[DEBUG] in allocateReg() t_cycle: 7; i: 1 CGRA node: 12; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[12] (bypass:0) dfgNode: 3 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 14
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 45 on CGRA node 2 within II 5; path size: 2.
[DEBUG] no available path for DFG node 45 on CGRA node 4 within II 5; path size: 3.
[DEBUG] no available path for DFG node 45 on CGRA node 5 within II 5; path size: 3.
[DEBUG] no available path for DFG node 45 on CGRA node 6 within II 5; path size: 3.
[DEBUG] no available path for DFG node 45 on CGRA node 7 within II 5; path size: 3.
[DEBUG] no available path for DFG node 45 on CGRA node 8 within II 5; path size: 3.
[DEBUG] no available path for DFG node 45 on CGRA node 9 within II 5; path size: 3.
[DEBUG] no available path for DFG node 45 on CGRA node 10 within II 5; path size: 3.
[DEBUG] no available path for DFG node 45 on CGRA node 11 within II 5; path size: 3.
[DEBUG] no available path for DFG node 45 on CGRA node 12 within II 5; path size: 3.
[DEBUG] no available path for DFG node 45 on CGRA node 13 within II 5; path size: 3.
[DEBUG] no available path for DFG node 45 on CGRA node 14 within II 5; path size: 3.
[DEBUG] no available path for DFG node 45 on CGRA node 15 within II 5; path size: 3.
[DEBUG] schedule dfg node[45] onto fu[0] at cycle 19 within II: 5
[DEBUG] setDFGNode 45 onto CGRANode 0 at cycle: 19
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 44 at cycle 9
[DEBUG] occupy link[10]-->[14] (bypass:1) dfgNode: 44 at cycle 10
[DEBUG] in allocateReg() t_cycle: 11; i: 0 CGRA node: 13; link: 3 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[13] (bypass:0) dfgNode: 44 at cycle 11
[DEBUG] occupy link[13]-->[12] (bypass:1) dfgNode: 44 at cycle 13
[DEBUG] occupy link[12]-->[8] (bypass:1) dfgNode: 44 at cycle 14
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 44 at cycle 15
[DEBUG] in allocateReg() t_cycle: 16; i: 1 CGRA node: 0; link: 0 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 44 at cycle 16
[DEBUG] skip predecessor routing -- dfgNode: 44
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 48 on CGRA node 2 within II 5; path size: 2.
[DEBUG] no available path for DFG node 48 on CGRA node 4 within II 5; path size: 3.
[DEBUG] no available path for DFG node 48 on CGRA node 5 within II 5; path size: 3.
[DEBUG] no available path for DFG node 48 on CGRA node 6 within II 5; path size: 3.
[DEBUG] no available path for DFG node 48 on CGRA node 7 within II 5; path size: 3.
[DEBUG] no available path for DFG node 48 on CGRA node 8 within II 5; path size: 3.
[DEBUG] no available path for DFG node 48 on CGRA node 9 within II 5; path size: 3.
[DEBUG] no available path for DFG node 48 on CGRA node 10 within II 5; path size: 3.
[DEBUG] no available path for DFG node 48 on CGRA node 11 within II 5; path size: 3.
[DEBUG] no available path for DFG node 48 on CGRA node 12 within II 5; path size: 3.
[DEBUG] no available path for DFG node 48 on CGRA node 13 within II 5; path size: 3.
[DEBUG] no available path for DFG node 48 on CGRA node 14 within II 5; path size: 3.
[DEBUG] no available path for DFG node 48 on CGRA node 15 within II 5; path size: 3.
[DEBUG] schedule dfg node[48] onto fu[0] at cycle 10 within II: 5
[DEBUG] setDFGNode 48 onto CGRANode 0 at cycle: 10
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 47 at cycle 8
[DEBUG] in allocateReg() t_cycle: 9; i: 0 CGRA node: 0; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[0] (bypass:0) dfgNode: 47 at cycle 9
[DEBUG] skip predecessor routing -- dfgNode: 47
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 16 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[16] onto fu[8] at cycle 15 within II: 5
[DEBUG] setDFGNode 16 onto CGRANode 8 at cycle: 15
[DEBUG] in allocateReg() t_cycle: 13; i: 1 CGRA node: 8; link: 1 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[8] (bypass:0) dfgNode: 12 at cycle 13
[DEBUG] skip predecessor routing -- dfgNode: 12
[DEBUG] tryToRoute -- srcDFGNode: 15, srcCGRANode: 4; dstDFGNode: 16, dstCGRANode: 8; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 1 t_dstCycle: 15 previous: 14 II: 5
[DEBUG] in allocateReg() t_cycle: 14; i: 0 CGRA node: 8; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[8] (bypass:0) dfgNode: 15 at cycle 14
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 19 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[19] onto fu[14] at cycle 17 within II: 5
[DEBUG] setDFGNode 19 onto CGRANode 14 at cycle: 17
[DEBUG] occupy link[7]-->[11] (bypass:1) dfgNode: 17 at cycle 12
[DEBUG] occupy link[11]-->[10] (bypass:1) dfgNode: 17 at cycle 13
[DEBUG] in allocateReg() t_cycle: 14; i: 1 CGRA node: 14; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 17 at cycle 14
[DEBUG] skip predecessor routing -- dfgNode: 17
[DEBUG] tryToRoute -- srcDFGNode: 18, srcCGRANode: 12; dstDFGNode: 19, dstCGRANode: 14; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[12]-->[13] (bypass:1) dfgNode: 18 at cycle 15
[DEBUG] reset duration: 1 t_dstCycle: 17 previous: 16 II: 5
[DEBUG] in allocateReg() t_cycle: 16; i: 0 CGRA node: 14; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[14] (bypass:0) dfgNode: 18 at cycle 16
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 46 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[46] onto fu[13] at cycle 23 within II: 5
[DEBUG] setDFGNode 46 onto CGRANode 13 at cycle: 23
[DEBUG] occupy link[0]-->[1] (bypass:1) dfgNode: 45 at cycle 19
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 45 at cycle 20
[DEBUG] occupy link[5]-->[9] (bypass:1) dfgNode: 45 at cycle 21
[DEBUG] in allocateReg() t_cycle: 22; i: 1 CGRA node: 13; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[13] (bypass:0) dfgNode: 45 at cycle 22
[DEBUG] tryToRoute -- srcDFGNode: 37, srcCGRANode: 2; dstDFGNode: 46, dstCGRANode: 13; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 37 at cycle 6
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 37 at cycle 7
[DEBUG] occupy link[10]-->[9] (bypass:1) dfgNode: 37 at cycle 8
[DEBUG] reset duration: 4 t_dstCycle: 23 previous: 9 II: 5
[DEBUG] in allocateReg() t_cycle: 9; i: 2 CGRA node: 13; link: 1 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[13] (bypass:0) dfgNode: 37 at cycle 9
[DEBUG] skip predecessor routing -- dfgNode: 45
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 49 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[49] onto fu[6] at cycle 15 within II: 5
[DEBUG] setDFGNode 49 onto CGRANode 6 at cycle: 15
[DEBUG] occupy link[1]-->[2] (bypass:1) dfgNode: 39 at cycle 9
[DEBUG] occupy link[2]-->[3] (bypass:1) dfgNode: 39 at cycle 10
[DEBUG] occupy link[3]-->[7] (bypass:1) dfgNode: 39 at cycle 11
[DEBUG] in allocateReg() t_cycle: 12; i: 1 CGRA node: 6; link: 3 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[6] (bypass:0) dfgNode: 39 at cycle 12
[DEBUG] skip predecessor routing -- dfgNode: 39
[DEBUG] tryToRoute -- srcDFGNode: 48, srcCGRANode: 0; dstDFGNode: 49, dstCGRANode: 6; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[0]-->[4] (bypass:1) dfgNode: 48 at cycle 10
[DEBUG] reset duration: 4 t_dstCycle: 15 previous: 11 II: 5
[DEBUG] in allocateReg() t_cycle: 11; i: 2 CGRA node: 5; link: 2 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[5] (bypass:0) dfgNode: 48 at cycle 11
[DEBUG] reset duration: 2 t_dstCycle: 15 previous: 13 II: 5
[DEBUG] in allocateReg() t_cycle: 13; i: 2 CGRA node: 6; link: 2 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[6] (bypass:0) dfgNode: 48 at cycle 13
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 51 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[51] onto fu[14] at cycle 24 within II: 5
[DEBUG] setDFGNode 51 onto CGRANode 14 at cycle: 24
[DEBUG] occupy link[0]-->[1] (bypass:1) dfgNode: 45 at cycle 19
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 45 at cycle 20
[DEBUG] occupy link[5]-->[9] (bypass:1) dfgNode: 45 at cycle 21
[DEBUG] occupy link[9]-->[13] (bypass:1) dfgNode: 45 at cycle 22
[DEBUG] in allocateReg() t_cycle: 23; i: 0 CGRA node: 14; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[14] (bypass:0) dfgNode: 45 at cycle 23
[DEBUG] tryToRoute -- srcDFGNode: 39, srcCGRANode: 1; dstDFGNode: 51, dstCGRANode: 14; backEdge: 0
[DEBUG] check route size: 7
[DEBUG] occupy link[1]-->[2] (bypass:1) dfgNode: 39 at cycle 9
[DEBUG] occupy link[2]-->[3] (bypass:1) dfgNode: 39 at cycle 10
[DEBUG] occupy link[3]-->[7] (bypass:1) dfgNode: 39 at cycle 11
[DEBUG] reset duration: 2 t_dstCycle: 24 previous: 12 II: 5
[DEBUG] in allocateReg() t_cycle: 12; i: 1 CGRA node: 11; link: 1 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[11] (bypass:0) dfgNode: 39 at cycle 12
[DEBUG] occupy link[11]-->[10] (bypass:1) dfgNode: 39 at cycle 15
[DEBUG] reset duration: 3 t_dstCycle: 24 previous: 16 II: 5
[DEBUG] in allocateReg() t_cycle: 16; i: 2 CGRA node: 14; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 39 at cycle 16
[DEBUG] skip predecessor routing -- dfgNode: 45
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 52 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[52] onto fu[4] at cycle 11 within II: 5
[DEBUG] setDFGNode 52 onto CGRANode 4 at cycle: 11
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 37 at cycle 6
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 37 at cycle 7
[DEBUG] in allocateReg() t_cycle: 8; i: 0 CGRA node: 4; link: 3 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[4] (bypass:0) dfgNode: 37 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 37
[DEBUG] tryToRoute -- srcDFGNode: 48, srcCGRANode: 0; dstDFGNode: 52, dstCGRANode: 4; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 1 t_dstCycle: 11 previous: 10 II: 5
[DEBUG] in allocateReg() t_cycle: 10; i: 2 CGRA node: 4; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[0]-->[4] (bypass:0) dfgNode: 48 at cycle 10
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 22 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[22] onto fu[13] at cycle 17 within II: 5
[DEBUG] setDFGNode 22 onto CGRANode 13 at cycle: 17
[DEBUG] occupy link[8]-->[9] (bypass:1) dfgNode: 16 at cycle 15
[DEBUG] in allocateReg() t_cycle: 16; i: 1 CGRA node: 13; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[13] (bypass:0) dfgNode: 16 at cycle 16
[DEBUG] tryToRoute -- srcDFGNode: 21, srcCGRANode: 3; dstDFGNode: 22, dstCGRANode: 13; backEdge: 0
[DEBUG] check route size: 6
[DEBUG] reset duration: 0 t_dstCycle: 17 previous: 7 II: 5
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 7; i: 3 CGRA node: 7; link: 1 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[7] (bypass:0) dfgNode: 21 at cycle 7
[DEBUG] occupy link[7]-->[6] (bypass:1) dfgNode: 21 at cycle 10
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 21 at cycle 11
[DEBUG] occupy link[10]-->[9] (bypass:1) dfgNode: 21 at cycle 12
[DEBUG] reset duration: 4 t_dstCycle: 17 previous: 13 II: 5
[DEBUG] in allocateReg() t_cycle: 13; i: 3 CGRA node: 13; link: 1 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[13] (bypass:0) dfgNode: 21 at cycle 13
[DEBUG] skip predecessor routing -- dfgNode: 16
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 25 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[25] onto fu[12] at cycle 16 within II: 5
[DEBUG] setDFGNode 25 onto CGRANode 12 at cycle: 16
[DEBUG] in allocateReg() t_cycle: 15; i: 0 CGRA node: 12; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[12] (bypass:0) dfgNode: 16 at cycle 15
[DEBUG] skip predecessor routing -- dfgNode: 16
[DEBUG] tryToRoute -- srcDFGNode: 24, srcCGRANode: 1; dstDFGNode: 25, dstCGRANode: 12; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 24 at cycle 7
[DEBUG] reset duration: 3 t_dstCycle: 16 previous: 8 II: 5
[DEBUG] in allocateReg() t_cycle: 8; i: 1 CGRA node: 9; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[9] (bypass:0) dfgNode: 24 at cycle 8
[DEBUG] occupy link[9]-->[13] (bypass:1) dfgNode: 24 at cycle 10
[DEBUG] reset duration: 0 t_dstCycle: 16 previous: 11 II: 5
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 11; i: 2 CGRA node: 12; link: 3 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[12] (bypass:0) dfgNode: 24 at cycle 11
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 29 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[29] onto fu[15] at cycle 18 within II: 5
[DEBUG] setDFGNode 29 onto CGRANode 15 at cycle: 18
[DEBUG] in allocateReg() t_cycle: 17; i: 0 CGRA node: 15; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[15] (bypass:0) dfgNode: 19 at cycle 17
[DEBUG] tryToRoute -- srcDFGNode: 28, srcCGRANode: 1; dstDFGNode: 29, dstCGRANode: 15; backEdge: 0
[DEBUG] check route size: 6
[DEBUG] occupy link[1]-->[2] (bypass:1) dfgNode: 28 at cycle 5
[DEBUG] reset duration: 2 t_dstCycle: 18 previous: 6 II: 5
[DEBUG] in allocateReg() t_cycle: 6; i: 2 CGRA node: 3; link: 2 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[3] (bypass:0) dfgNode: 28 at cycle 6
[DEBUG] occupy link[3]-->[7] (bypass:1) dfgNode: 28 at cycle 10
[DEBUG] occupy link[7]-->[11] (bypass:1) dfgNode: 28 at cycle 11
[DEBUG] reset duration: 1 t_dstCycle: 18 previous: 12 II: 5
[DEBUG] in allocateReg() t_cycle: 12; i: 1 CGRA node: 15; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[15] (bypass:0) dfgNode: 28 at cycle 12
[DEBUG] skip predecessor routing -- dfgNode: 19
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 32 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[32] onto fu[11] at cycle 19 within II: 5
[DEBUG] setDFGNode 32 onto CGRANode 11 at cycle: 19
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 19 at cycle 17
[DEBUG] in allocateReg() t_cycle: 18; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 19 at cycle 18
[DEBUG] skip predecessor routing -- dfgNode: 19
[DEBUG] tryToRoute -- srcDFGNode: 31, srcCGRANode: 0; dstDFGNode: 32, dstCGRANode: 11; backEdge: 0
[DEBUG] check route size: 8
[DEBUG] occupy link[0]-->[4] (bypass:1) dfgNode: 31 at cycle 6
[DEBUG] occupy link[4]-->[8] (bypass:1) dfgNode: 31 at cycle 7
[DEBUG] occupy link[8]-->[12] (bypass:1) dfgNode: 31 at cycle 8
[DEBUG] occupy link[12]-->[13] (bypass:1) dfgNode: 31 at cycle 9
[DEBUG] occupy link[13]-->[14] (bypass:1) dfgNode: 31 at cycle 10
[DEBUG] occupy link[14]-->[15] (bypass:1) dfgNode: 31 at cycle 11
[DEBUG] reset duration: 2 t_dstCycle: 19 previous: 12 II: 5
[DEBUG] in allocateReg() t_cycle: 12; i: 2 CGRA node: 11; link: 0 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[15]-->[11] (bypass:0) dfgNode: 31 at cycle 12
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 50 on CGRA node 2 within II 5; path size: 2.
[DEBUG] schedule dfg node[50] onto fu[9] at cycle 24 within II: 5
[DEBUG] setDFGNode 50 onto CGRANode 9 at cycle: 24
[DEBUG] in allocateReg() t_cycle: 23; i: 0 CGRA node: 9; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[9] (bypass:0) dfgNode: 46 at cycle 23
[DEBUG] skip predecessor routing -- dfgNode: 46
[DEBUG] tryToRoute -- srcDFGNode: 49, srcCGRANode: 6; dstDFGNode: 50, dstCGRANode: 9; backEdge: 0
[DEBUG] check route size: 7
[DEBUG] reset duration: 4 t_dstCycle: 24 previous: 15 II: 5
[DEBUG] in allocateReg() t_cycle: 15; i: 4 CGRA node: 7; link: 2 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[7] (bypass:0) dfgNode: 49 at cycle 15
[DEBUG] occupy link[7]-->[11] (bypass:1) dfgNode: 49 at cycle 19
[DEBUG] occupy link[11]-->[15] (bypass:1) dfgNode: 49 at cycle 20
[DEBUG] occupy link[15]-->[14] (bypass:1) dfgNode: 49 at cycle 21
[DEBUG] occupy link[14]-->[13] (bypass:1) dfgNode: 49 at cycle 22
[DEBUG] reset duration: 1 t_dstCycle: 24 previous: 23 II: 5
[DEBUG] in allocateReg() t_cycle: 23; i: 2 CGRA node: 9; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[9] (bypass:0) dfgNode: 49 at cycle 23
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 53 on CGRA node 2 within II 5; path size: 2.
[DEBUG] no available path for DFG node 53 on CGRA node 9 within II 5; path size: 8.
[DEBUG] schedule dfg node[53] onto fu[15] at cycle 25 within II: 5
[DEBUG] setDFGNode 53 onto CGRANode 15 at cycle: 25
[DEBUG] in allocateReg() t_cycle: 24; i: 0 CGRA node: 15; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[15] (bypass:0) dfgNode: 51 at cycle 24
[DEBUG] skip predecessor routing -- dfgNode: 51
[DEBUG] tryToRoute -- srcDFGNode: 52, srcCGRANode: 4; dstDFGNode: 53, dstCGRANode: 15; backEdge: 0
[DEBUG] check route size: 6
[DEBUG] reset duration: 4 t_dstCycle: 25 previous: 11 II: 5
[DEBUG] in allocateReg() t_cycle: 11; i: 3 CGRA node: 5; link: 2 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[5] (bypass:0) dfgNode: 52 at cycle 11
[DEBUG] occupy link[5]-->[6] (bypass:1) dfgNode: 52 at cycle 14
[DEBUG] reset duration: 0 t_dstCycle: 25 previous: 15 II: 5
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 15; i: 5 CGRA node: 7; link: 2 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[7] (bypass:0) dfgNode: 52 at cycle 15
[DEBUG] reset duration: 1 t_dstCycle: 25 previous: 19 II: 5
[DEBUG] in allocateReg() t_cycle: 19; i: 1 CGRA node: 11; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[11] (bypass:0) dfgNode: 52 at cycle 19
[DEBUG] reset duration: 4 t_dstCycle: 25 previous: 21 II: 5
[DEBUG] in allocateReg() t_cycle: 21; i: 2 CGRA node: 15; link: 1 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[15] (bypass:0) dfgNode: 52 at cycle 21
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 23 on CGRA node 2 within II 5; path size: 2.
[DEBUG] no available path for DFG node 23 on CGRA node 4 within II 5; path size: 3.
[DEBUG] no available path for DFG node 23 on CGRA node 5 within II 5; path size: 3.
[DEBUG] no available path for DFG node 23 on CGRA node 6 within II 5; path size: 3.
[DEBUG] no available path for DFG node 23 on CGRA node 7 within II 5; path size: 3.
[DEBUG] no available path for DFG node 23 on CGRA node 8 within II 5; path size: 3.
[DEBUG] no available path for DFG node 23 on CGRA node 9 within II 5; path size: 3.
[DEBUG] no available path for DFG node 23 on CGRA node 10 within II 5; path size: 3.
[DEBUG] no available path for DFG node 23 on CGRA node 11 within II 5; path size: 3.
[DEBUG] no available path for DFG node 23 on CGRA node 12 within II 5; path size: 3.
[DEBUG] no available path for DFG node 23 on CGRA node 13 within II 5; path size: 3.
[DEBUG] no available path for DFG node 23 on CGRA node 14 within II 5; path size: 3.
[DEBUG] no available path for DFG node 23 on CGRA node 15 within II 5; path size: 3.
[DEBUG] schedule dfg node[23] onto fu[1] at cycle 23 within II: 5
[DEBUG] setDFGNode 23 onto CGRANode 1 at cycle: 23
[DEBUG] occupy link[13]-->[9] (bypass:1) dfgNode: 22 at cycle 17
[DEBUG] in allocateReg() t_cycle: 18; i: 0 CGRA node: 5; link: 0 duration 0
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[5] (bypass:0) dfgNode: 22 at cycle 18
[DEBUG] in allocateReg() t_cycle: 20; i: 1 CGRA node: 1; link: 0 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[1] (bypass:0) dfgNode: 22 at cycle 20
[DEBUG] skip predecessor routing -- dfgNode: 22
[DEBUG] tryToRoute -- srcDFGNode: 10, srcCGRANode: 10; dstDFGNode: 23, dstCGRANode: 1; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 10 at cycle 6
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 10 at cycle 7
[DEBUG] reset duration: 0 t_dstCycle: 23 previous: 8 II: 5
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 8; i: 2 CGRA node: 1; link: 3 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 10 at cycle 8
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 26 on CGRA node 1 within II 5; path size: 1.
[DEBUG] no available path for DFG node 26 on CGRA node 2 within II 5; path size: 1.
[DEBUG] no available path for DFG node 26 on CGRA node 4 within II 5; path size: 2.
[DEBUG] no available path for DFG node 26 on CGRA node 5 within II 5; path size: 2.
[DEBUG] no available path for DFG node 26 on CGRA node 6 within II 5; path size: 2.
[DEBUG] no available path for DFG node 26 on CGRA node 7 within II 5; path size: 2.
[DEBUG] no available path for DFG node 26 on CGRA node 8 within II 5; path size: 2.
[DEBUG] no available path for DFG node 26 on CGRA node 9 within II 5; path size: 2.
[DEBUG] no available path for DFG node 26 on CGRA node 10 within II 5; path size: 2.
[DEBUG] no available path for DFG node 26 on CGRA node 11 within II 5; path size: 2.
[DEBUG] no available path for DFG node 26 on CGRA node 12 within II 5; path size: 2.
[DEBUG] no available path for DFG node 26 on CGRA node 13 within II 5; path size: 2.
[DEBUG] no available path for DFG node 26 on CGRA node 14 within II 5; path size: 2.
[DEBUG] no available path for DFG node 26 on CGRA node 15 within II 5; path size: 2.
[DEBUG] schedule dfg node[26] onto fu[0] at cycle 22 within II: 5
[DEBUG] setDFGNode 26 onto CGRANode 0 at cycle: 22
[DEBUG] occupy link[12]-->[8] (bypass:1) dfgNode: 25 at cycle 16
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 25 at cycle 17
[DEBUG] in allocateReg() t_cycle: 18; i: 2 CGRA node: 0; link: 0 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 25 at cycle 18
[DEBUG] skip predecessor routing -- dfgNode: 25
[DEBUG] tryToRoute -- srcDFGNode: 20, srcCGRANode: 14; dstDFGNode: 26, dstCGRANode: 0; backEdge: 0
[DEBUG] check route size: 6
[DEBUG] occupy link[14]-->[13] (bypass:1) dfgNode: 20 at cycle 3
[DEBUG] occupy link[13]-->[12] (bypass:1) dfgNode: 20 at cycle 4
[DEBUG] occupy link[12]-->[8] (bypass:1) dfgNode: 20 at cycle 5
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 20 at cycle 6
[DEBUG] reset duration: 0 t_dstCycle: 22 previous: 7 II: 5
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 7; i: 3 CGRA node: 0; link: 0 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 20 at cycle 7
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 30 on CGRA node 0 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 1 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 2 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 3 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 4 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 5 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 6 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 7 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 8 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 9 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 10 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 11 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 12 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 13 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 14 within II 5; path size: 0.
[DEBUG] no available path for DFG node 30 on CGRA node 15 within II 5; path size: 0.
[DEBUG] *else* no available path for DFG node 30 within II 5.
----------------------------------------
[DEBUG] start heuristic algorithm with II=6
[DEBUG] schedule dfg node[68] onto fu[10] at cycle 0 within II: 6
[DEBUG] setDFGNode 68 onto CGRANode 10 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[69] onto fu[6] at cycle 1 within II: 6
[DEBUG] setDFGNode 69 onto CGRANode 6 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 6; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[6] (bypass:0) dfgNode: 68 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 68
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[0] onto fu[9] at cycle 1 within II: 6
[DEBUG] setDFGNode 0 onto CGRANode 9 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 9; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[9] (bypass:0) dfgNode: 68 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 68
[DEBUG] in shareSameCycle is true: node 0
[DEBUG] tryToRoute -- srcDFGNode: 0, srcCGRANode: 9; dstDFGNode: 68, dstCGRANode: 10; backEdge: 1
[DEBUG] in shareSameCycle is true: node 68
[DEBUG] check route size: 2
[DEBUG] reset duration: 5 t_dstCycle: 0 previous: 1 II: 6
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 10; link: 2 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[10] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[6] onto fu[10] at cycle 2 within II: 6
[DEBUG] setDFGNode 6 onto CGRANode 10 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 1 CGRA node: 10; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[10] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[7] onto fu[5] at cycle 2 within II: 6
[DEBUG] setDFGNode 7 onto CGRANode 5 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 5; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[5] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[34] onto fu[6] at cycle 3 within II: 6
[DEBUG] setDFGNode 34 onto CGRANode 6 at cycle: 3
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 0 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 6; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[6] (bypass:0) dfgNode: 0 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[35] onto fu[11] at cycle 3 within II: 6
[DEBUG] setDFGNode 35 onto CGRANode 11 at cycle: 3
[DEBUG] occupy link[9]-->[10] (bypass:1) dfgNode: 0 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 0 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[2] onto fu[4] at cycle 0 within II: 6
[DEBUG] setDFGNode 2 onto CGRANode 4 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[4] onto fu[7] at cycle 0 within II: 6
[DEBUG] setDFGNode 4 onto CGRANode 7 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[8] onto fu[9] at cycle 3 within II: 6
[DEBUG] setDFGNode 8 onto CGRANode 9 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 9; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[9] (bypass:0) dfgNode: 7 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 7
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[20] onto fu[14] at cycle 3 within II: 6
[DEBUG] setDFGNode 20 onto CGRANode 14 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 6 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 6
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[27] onto fu[5] at cycle 4 within II: 6
[DEBUG] setDFGNode 27 onto CGRANode 5 at cycle: 4
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 6 at cycle 2
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 6 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 6
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[36] onto fu[7] at cycle 4 within II: 6
[DEBUG] setDFGNode 36 onto CGRANode 7 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 7; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[7] (bypass:0) dfgNode: 35 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 35
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[38] onto fu[15] at cycle 4 within II: 6
[DEBUG] setDFGNode 38 onto CGRANode 15 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 15; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[15] (bypass:0) dfgNode: 35 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 35
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[40] onto fu[10] at cycle 4 within II: 6
[DEBUG] setDFGNode 40 onto CGRANode 10 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 1 CGRA node: 10; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[10] (bypass:0) dfgNode: 34 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 34
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[41] onto fu[14] at cycle 5 within II: 6
[DEBUG] setDFGNode 41 onto CGRANode 14 at cycle: 5
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 34 at cycle 3
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 34 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 34
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 3 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[3] onto fu[2] at cycle 3 within II: 6
[DEBUG] setDFGNode 3 onto CGRANode 2 at cycle: 3
[DEBUG] occupy link[4]-->[0] (bypass:1) dfgNode: 2 at cycle 0
[DEBUG] occupy link[0]-->[1] (bypass:1) dfgNode: 2 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 2; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[2] (bypass:0) dfgNode: 2 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 2
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 5 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[5] onto fu[2] at cycle 2 within II: 6
[DEBUG] setDFGNode 5 onto CGRANode 2 at cycle: 2
[DEBUG] occupy link[7]-->[3] (bypass:1) dfgNode: 4 at cycle 0
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 2; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[2] (bypass:0) dfgNode: 4 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 4
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[9] onto fu[8] at cycle 4 within II: 6
[DEBUG] setDFGNode 9 onto CGRANode 8 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 8; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[8] (bypass:0) dfgNode: 8 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 8
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 21 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[21] onto fu[1] at cycle 7 within II: 6
[DEBUG] setDFGNode 21 onto CGRANode 1 at cycle: 7
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 20 at cycle 3
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 20 at cycle 4
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 20 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 1; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 20 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 20
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 24 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[24] onto fu[3] at cycle 7 within II: 6
[DEBUG] setDFGNode 24 onto CGRANode 3 at cycle: 7
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 20 at cycle 3
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 20 at cycle 4
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 20 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 3; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[3] (bypass:0) dfgNode: 20 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 20
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 28 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[28] onto fu[1] at cycle 5 within II: 6
[DEBUG] setDFGNode 28 onto CGRANode 1 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 1; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[1] (bypass:0) dfgNode: 27 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 27
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 31 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[31] onto fu[0] at cycle 6 within II: 6
[DEBUG] setDFGNode 31 onto CGRANode 0 at cycle: 6
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 27 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 0; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[0] (bypass:0) dfgNode: 27 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 27
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 37 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[37] onto fu[2] at cycle 6 within II: 6
[DEBUG] setDFGNode 37 onto CGRANode 2 at cycle: 6
[DEBUG] occupy link[7]-->[3] (bypass:1) dfgNode: 36 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 2; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[2] (bypass:0) dfgNode: 36 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 36
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 39 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[39] onto fu[1] at cycle 9 within II: 6
[DEBUG] setDFGNode 39 onto CGRANode 1 at cycle: 9
[DEBUG] occupy link[15]-->[11] (bypass:1) dfgNode: 38 at cycle 4
[DEBUG] occupy link[11]-->[7] (bypass:1) dfgNode: 38 at cycle 5
[DEBUG] occupy link[7]-->[6] (bypass:1) dfgNode: 38 at cycle 6
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 38 at cycle 7
[DEBUG] in allocateReg() t_cycle: 8; i: 0 CGRA node: 1; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 38 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 38
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[42] onto fu[13] at cycle 6 within II: 6
[DEBUG] setDFGNode 42 onto CGRANode 13 at cycle: 6
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 13; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[13] (bypass:0) dfgNode: 41 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 41
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[54] onto fu[9] at cycle 5 within II: 6
[DEBUG] setDFGNode 54 onto CGRANode 9 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 9; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[9] (bypass:0) dfgNode: 40 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 40
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[61] onto fu[11] at cycle 5 within II: 6
[DEBUG] setDFGNode 61 onto CGRANode 11 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 40 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 40
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[10] onto fu[5] at cycle 6 within II: 6
[DEBUG] setDFGNode 10 onto CGRANode 5 at cycle: 6
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 9 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 5; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[5] (bypass:0) dfgNode: 9 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 9
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[13] onto fu[4] at cycle 5 within II: 6
[DEBUG] setDFGNode 13 onto CGRANode 4 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 4; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[4] (bypass:0) dfgNode: 9 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 9
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[43] onto fu[14] at cycle 7 within II: 6
[DEBUG] setDFGNode 43 onto CGRANode 14 at cycle: 7
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 14; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[14] (bypass:0) dfgNode: 42 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 42
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 55 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[55] onto fu[0] at cycle 8 within II: 6
[DEBUG] setDFGNode 55 onto CGRANode 0 at cycle: 8
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 54 at cycle 5
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 54 at cycle 6
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 0; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[0] (bypass:0) dfgNode: 54 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 54
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 58 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[58] onto fu[3] at cycle 9 within II: 6
[DEBUG] setDFGNode 58 onto CGRANode 3 at cycle: 9
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 54 at cycle 5
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 54 at cycle 6
[DEBUG] occupy link[1]-->[2] (bypass:1) dfgNode: 54 at cycle 7
[DEBUG] in allocateReg() t_cycle: 8; i: 0 CGRA node: 3; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[3] (bypass:0) dfgNode: 54 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 54
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 62 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[62] onto fu[1] at cycle 10 within II: 6
[DEBUG] setDFGNode 62 onto CGRANode 1 at cycle: 10
[DEBUG] in allocateReg() t_cycle: 5; i: 1 CGRA node: 7; link: 0 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[7] (bypass:0) dfgNode: 61 at cycle 5
[DEBUG] occupy link[7]-->[6] (bypass:1) dfgNode: 61 at cycle 7
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 61 at cycle 8
[DEBUG] in allocateReg() t_cycle: 9; i: 0 CGRA node: 1; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 61 at cycle 9
[DEBUG] skip predecessor routing -- dfgNode: 61
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 65 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[65] onto fu[0] at cycle 11 within II: 6
[DEBUG] setDFGNode 65 onto CGRANode 0 at cycle: 11
[DEBUG] occupy link[11]-->[7] (bypass:1) dfgNode: 61 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 1 CGRA node: 6; link: 3 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[6] (bypass:0) dfgNode: 61 at cycle 6
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 61 at cycle 8
[DEBUG] occupy link[2]-->[1] (bypass:1) dfgNode: 61 at cycle 9
[DEBUG] in allocateReg() t_cycle: 10; i: 0 CGRA node: 0; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[0] (bypass:0) dfgNode: 61 at cycle 10
[DEBUG] skip predecessor routing -- dfgNode: 61
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 11 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[11] onto fu[2] at cycle 10 within II: 6
[DEBUG] setDFGNode 11 onto CGRANode 2 at cycle: 10
[DEBUG] occupy link[5]-->[6] (bypass:1) dfgNode: 10 at cycle 6
[DEBUG] in allocateReg() t_cycle: 7; i: 1 CGRA node: 2; link: 0 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[2] (bypass:0) dfgNode: 10 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 10
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 14 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[14] onto fu[1] at cycle 8 within II: 6
[DEBUG] setDFGNode 14 onto CGRANode 1 at cycle: 8
[DEBUG] occupy link[4]-->[0] (bypass:1) dfgNode: 13 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 1 CGRA node: 1; link: 2 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[0]-->[1] (bypass:0) dfgNode: 13 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 13
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[44] onto fu[13] at cycle 8 within II: 6
[DEBUG] setDFGNode 44 onto CGRANode 13 at cycle: 8
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 13; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[13] (bypass:0) dfgNode: 43 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 43
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[47] onto fu[6] at cycle 11 within II: 6
[DEBUG] setDFGNode 47 onto CGRANode 6 at cycle: 11
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 43 at cycle 7
[DEBUG] occupy link[10]-->[9] (bypass:1) dfgNode: 43 at cycle 8
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 43 at cycle 9
[DEBUG] in allocateReg() t_cycle: 10; i: 0 CGRA node: 6; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[6] (bypass:0) dfgNode: 43 at cycle 10
[DEBUG] skip predecessor routing -- dfgNode: 43
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[12] onto fu[11] at cycle 13 within II: 6
[DEBUG] setDFGNode 12 onto CGRANode 11 at cycle: 13
[DEBUG] occupy link[2]-->[3] (bypass:1) dfgNode: 11 at cycle 10
[DEBUG] occupy link[3]-->[7] (bypass:1) dfgNode: 11 at cycle 11
[DEBUG] in allocateReg() t_cycle: 12; i: 0 CGRA node: 11; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[11] (bypass:0) dfgNode: 11 at cycle 12
[DEBUG] tryToRoute -- srcDFGNode: 3, srcCGRANode: 2; dstDFGNode: 12, dstCGRANode: 11; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[2]-->[3] (bypass:1) dfgNode: 3 at cycle 3
[DEBUG] occupy link[3]-->[7] (bypass:1) dfgNode: 3 at cycle 4
[DEBUG] reset duration: 2 t_dstCycle: 13 previous: 5 II: 6
[DEBUG] in allocateReg() t_cycle: 5; i: 1 CGRA node: 11; link: 1 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[11] (bypass:0) dfgNode: 3 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 11
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[15] onto fu[12] at cycle 12 within II: 6
[DEBUG] setDFGNode 15 onto CGRANode 12 at cycle: 12
[DEBUG] occupy link[1]-->[0] (bypass:1) dfgNode: 14 at cycle 8
[DEBUG] occupy link[0]-->[4] (bypass:1) dfgNode: 14 at cycle 9
[DEBUG] occupy link[4]-->[8] (bypass:1) dfgNode: 14 at cycle 10
[DEBUG] in allocateReg() t_cycle: 11; i: 0 CGRA node: 12; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[12] (bypass:0) dfgNode: 14 at cycle 11
[DEBUG] tryToRoute -- srcDFGNode: 5, srcCGRANode: 2; dstDFGNode: 15, dstCGRANode: 12; backEdge: 0
[DEBUG] check route size: 6
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 5 at cycle 2
[DEBUG] reset duration: 3 t_dstCycle: 12 previous: 3 II: 6
[DEBUG] in allocateReg() t_cycle: 3; i: 1 CGRA node: 5; link: 3 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 5 at cycle 3
[DEBUG] occupy link[5]-->[4] (bypass:1) dfgNode: 5 at cycle 5
[DEBUG] occupy link[4]-->[8] (bypass:1) dfgNode: 5 at cycle 6
[DEBUG] reset duration: 5 t_dstCycle: 12 previous: 7 II: 6
[DEBUG] in allocateReg() t_cycle: 7; i: 1 CGRA node: 12; link: 1 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[12] (bypass:0) dfgNode: 5 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 14
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[17] onto fu[15] at cycle 14 within II: 6
[DEBUG] setDFGNode 17 onto CGRANode 15 at cycle: 14
[DEBUG] occupy link[2]-->[3] (bypass:1) dfgNode: 11 at cycle 10
[DEBUG] occupy link[3]-->[7] (bypass:1) dfgNode: 11 at cycle 11
[DEBUG] occupy link[7]-->[11] (bypass:1) dfgNode: 11 at cycle 12
[DEBUG] in allocateReg() t_cycle: 13; i: 0 CGRA node: 15; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[15] (bypass:0) dfgNode: 11 at cycle 13
[DEBUG] tryToRoute -- srcDFGNode: 5, srcCGRANode: 2; dstDFGNode: 17, dstCGRANode: 15; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 5 at cycle 2
[DEBUG] occupy link[6]-->[7] (bypass:1) dfgNode: 5 at cycle 3
[DEBUG] occupy link[7]-->[11] (bypass:1) dfgNode: 5 at cycle 4
[DEBUG] reset duration: 3 t_dstCycle: 14 previous: 5 II: 6
[DEBUG] in allocateReg() t_cycle: 5; i: 1 CGRA node: 15; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[15] (bypass:0) dfgNode: 5 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 11
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[18] onto fu[8] at cycle 11 within II: 6
[DEBUG] setDFGNode 18 onto CGRANode 8 at cycle: 11
[DEBUG] occupy link[1]-->[0] (bypass:1) dfgNode: 14 at cycle 8
[DEBUG] occupy link[0]-->[4] (bypass:1) dfgNode: 14 at cycle 9
[DEBUG] in allocateReg() t_cycle: 10; i: 0 CGRA node: 8; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[8] (bypass:0) dfgNode: 14 at cycle 10
[DEBUG] tryToRoute -- srcDFGNode: 3, srcCGRANode: 2; dstDFGNode: 18, dstCGRANode: 8; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 3 at cycle 3
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 3 at cycle 4
[DEBUG] occupy link[5]-->[9] (bypass:1) dfgNode: 3 at cycle 5
[DEBUG] reset duration: 5 t_dstCycle: 11 previous: 6 II: 6
[DEBUG] in allocateReg() t_cycle: 6; i: 1 CGRA node: 8; link: 3 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[8] (bypass:0) dfgNode: 3 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 14
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 45 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[45] onto fu[2] at cycle 13 within II: 6
[DEBUG] setDFGNode 45 onto CGRANode 2 at cycle: 13
[DEBUG] occupy link[13]-->[9] (bypass:1) dfgNode: 44 at cycle 8
[DEBUG] occupy link[9]-->[10] (bypass:1) dfgNode: 44 at cycle 9
[DEBUG] in allocateReg() t_cycle: 10; i: 2 CGRA node: 6; link: 0 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[6] (bypass:0) dfgNode: 44 at cycle 10
[DEBUG] in allocateReg() t_cycle: 12; i: 0 CGRA node: 2; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[2] (bypass:0) dfgNode: 44 at cycle 12
[DEBUG] skip predecessor routing -- dfgNode: 44
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 48 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[48] onto fu[3] at cycle 16 within II: 6
[DEBUG] setDFGNode 48 onto CGRANode 3 at cycle: 16
[DEBUG] occupy link[6]-->[7] (bypass:1) dfgNode: 47 at cycle 11
[DEBUG] in allocateReg() t_cycle: 12; i: 1 CGRA node: 3; link: 0 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[3] (bypass:0) dfgNode: 47 at cycle 12
[DEBUG] skip predecessor routing -- dfgNode: 47
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[16] onto fu[9] at cycle 16 within II: 6
[DEBUG] setDFGNode 16 onto CGRANode 9 at cycle: 16
[DEBUG] occupy link[11]-->[10] (bypass:1) dfgNode: 12 at cycle 13
[DEBUG] in allocateReg() t_cycle: 14; i: 1 CGRA node: 9; link: 3 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[9] (bypass:0) dfgNode: 12 at cycle 14
[DEBUG] skip predecessor routing -- dfgNode: 12
[DEBUG] tryToRoute -- srcDFGNode: 15, srcCGRANode: 12; dstDFGNode: 16, dstCGRANode: 9; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[12]-->[8] (bypass:1) dfgNode: 15 at cycle 12
[DEBUG] reset duration: 3 t_dstCycle: 16 previous: 13 II: 6
[DEBUG] in allocateReg() t_cycle: 13; i: 2 CGRA node: 9; link: 2 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[9] (bypass:0) dfgNode: 15 at cycle 13
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[19] onto fu[13] at cycle 16 within II: 6
[DEBUG] setDFGNode 19 onto CGRANode 13 at cycle: 16
[DEBUG] occupy link[15]-->[14] (bypass:1) dfgNode: 17 at cycle 14
[DEBUG] in allocateReg() t_cycle: 15; i: 0 CGRA node: 13; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[13] (bypass:0) dfgNode: 17 at cycle 15
[DEBUG] skip predecessor routing -- dfgNode: 17
[DEBUG] tryToRoute -- srcDFGNode: 18, srcCGRANode: 8; dstDFGNode: 19, dstCGRANode: 13; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[8]-->[9] (bypass:1) dfgNode: 18 at cycle 11
[DEBUG] reset duration: 4 t_dstCycle: 16 previous: 12 II: 6
[DEBUG] in allocateReg() t_cycle: 12; i: 1 CGRA node: 13; link: 1 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[13] (bypass:0) dfgNode: 18 at cycle 12
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[46] onto fu[6] at cycle 14 within II: 6
[DEBUG] setDFGNode 46 onto CGRANode 6 at cycle: 14
[DEBUG] in allocateReg() t_cycle: 13; i: 0 CGRA node: 6; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[6] (bypass:0) dfgNode: 45 at cycle 13
[DEBUG] tryToRoute -- srcDFGNode: 37, srcCGRANode: 2; dstDFGNode: 46, dstCGRANode: 6; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 2 t_dstCycle: 14 previous: 6 II: 6
[DEBUG] in allocateReg() t_cycle: 6; i: 3 CGRA node: 6; link: 1 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[6] (bypass:0) dfgNode: 37 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 45
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[49] onto fu[7] at cycle 19 within II: 6
[DEBUG] setDFGNode 49 onto CGRANode 7 at cycle: 19
[DEBUG] in allocateReg() t_cycle: 16; i: 0 CGRA node: 7; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[7] (bypass:0) dfgNode: 48 at cycle 16
[DEBUG] tryToRoute -- srcDFGNode: 39, srcCGRANode: 1; dstDFGNode: 49, dstCGRANode: 7; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[1]-->[2] (bypass:1) dfgNode: 39 at cycle 9
[DEBUG] reset duration: 3 t_dstCycle: 19 previous: 10 II: 6
[DEBUG] in allocateReg() t_cycle: 10; i: 4 CGRA node: 6; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[6] (bypass:0) dfgNode: 39 at cycle 10
[DEBUG] reset duration: 1 t_dstCycle: 19 previous: 12 II: 6
[DEBUG] in allocateReg() t_cycle: 12; i: 2 CGRA node: 7; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[7] (bypass:0) dfgNode: 39 at cycle 12
[DEBUG] skip predecessor routing -- dfgNode: 48
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[51] onto fu[5] at cycle 15 within II: 6
[DEBUG] setDFGNode 51 onto CGRANode 5 at cycle: 15
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 45 at cycle 13
[DEBUG] in allocateReg() t_cycle: 14; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 45 at cycle 14
[DEBUG] tryToRoute -- srcDFGNode: 39, srcCGRANode: 1; dstDFGNode: 51, dstCGRANode: 5; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 0 t_dstCycle: 15 previous: 9 II: 6
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 9; i: 2 CGRA node: 5; link: 1 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[5] (bypass:0) dfgNode: 39 at cycle 9
[DEBUG] skip predecessor routing -- dfgNode: 45
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[52] onto fu[7] at cycle 17 within II: 6
[DEBUG] setDFGNode 52 onto CGRANode 7 at cycle: 17
[DEBUG] in allocateReg() t_cycle: 16; i: 1 CGRA node: 7; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[7] (bypass:0) dfgNode: 48 at cycle 16
[DEBUG] tryToRoute -- srcDFGNode: 37, srcCGRANode: 2; dstDFGNode: 52, dstCGRANode: 7; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 37 at cycle 6
[DEBUG] reset duration: 4 t_dstCycle: 17 previous: 7 II: 6
[DEBUG] in allocateReg() t_cycle: 7; i: 2 CGRA node: 7; link: 2 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[7] (bypass:0) dfgNode: 37 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 48
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[22] onto fu[10] at cycle 17 within II: 6
[DEBUG] setDFGNode 22 onto CGRANode 10 at cycle: 17
[DEBUG] in allocateReg() t_cycle: 16; i: 1 CGRA node: 10; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[10] (bypass:0) dfgNode: 16 at cycle 16
[DEBUG] tryToRoute -- srcDFGNode: 21, srcCGRANode: 1; dstDFGNode: 22, dstCGRANode: 10; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 21 at cycle 7
[DEBUG] reset duration: 3 t_dstCycle: 17 previous: 8 II: 6
[DEBUG] in allocateReg() t_cycle: 8; i: 3 CGRA node: 6; link: 2 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[6] (bypass:0) dfgNode: 21 at cycle 8
[DEBUG] reset duration: 1 t_dstCycle: 17 previous: 10 II: 6
[DEBUG] in allocateReg() t_cycle: 10; i: 2 CGRA node: 10; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[10] (bypass:0) dfgNode: 21 at cycle 10
[DEBUG] skip predecessor routing -- dfgNode: 16
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[25] onto fu[14] at cycle 18 within II: 6
[DEBUG] setDFGNode 25 onto CGRANode 14 at cycle: 18
[DEBUG] occupy link[9]-->[10] (bypass:1) dfgNode: 16 at cycle 16
[DEBUG] in allocateReg() t_cycle: 17; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 16 at cycle 17
[DEBUG] skip predecessor routing -- dfgNode: 16
[DEBUG] tryToRoute -- srcDFGNode: 24, srcCGRANode: 3; dstDFGNode: 25, dstCGRANode: 14; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[3]-->[7] (bypass:1) dfgNode: 24 at cycle 7
[DEBUG] occupy link[7]-->[11] (bypass:1) dfgNode: 24 at cycle 8
[DEBUG] reset duration: 3 t_dstCycle: 18 previous: 9 II: 6
[DEBUG] in allocateReg() t_cycle: 9; i: 3 CGRA node: 10; link: 3 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[10] (bypass:0) dfgNode: 24 at cycle 9
[DEBUG] reset duration: 1 t_dstCycle: 18 previous: 11 II: 6
[DEBUG] in allocateReg() t_cycle: 11; i: 1 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 24 at cycle 11
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[29] onto fu[12] at cycle 17 within II: 6
[DEBUG] setDFGNode 29 onto CGRANode 12 at cycle: 17
[DEBUG] in allocateReg() t_cycle: 16; i: 0 CGRA node: 12; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[12] (bypass:0) dfgNode: 19 at cycle 16
[DEBUG] tryToRoute -- srcDFGNode: 28, srcCGRANode: 1; dstDFGNode: 29, dstCGRANode: 12; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 28 at cycle 5
[DEBUG] occupy link[5]-->[4] (bypass:1) dfgNode: 28 at cycle 6
[DEBUG] occupy link[4]-->[8] (bypass:1) dfgNode: 28 at cycle 7
[DEBUG] reset duration: 3 t_dstCycle: 17 previous: 8 II: 6
[DEBUG] in allocateReg() t_cycle: 8; i: 2 CGRA node: 12; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[12] (bypass:0) dfgNode: 28 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 19
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[32] onto fu[15] at cycle 18 within II: 6
[DEBUG] setDFGNode 32 onto CGRANode 15 at cycle: 18
[DEBUG] occupy link[13]-->[14] (bypass:1) dfgNode: 19 at cycle 16
[DEBUG] in allocateReg() t_cycle: 17; i: 0 CGRA node: 15; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[15] (bypass:0) dfgNode: 19 at cycle 17
[DEBUG] skip predecessor routing -- dfgNode: 19
[DEBUG] tryToRoute -- srcDFGNode: 31, srcCGRANode: 0; dstDFGNode: 32, dstCGRANode: 15; backEdge: 0
[DEBUG] check route size: 7
[DEBUG] occupy link[0]-->[4] (bypass:1) dfgNode: 31 at cycle 6
[DEBUG] occupy link[4]-->[5] (bypass:1) dfgNode: 31 at cycle 7
[DEBUG] reset duration: 4 t_dstCycle: 18 previous: 8 II: 6
[DEBUG] in allocateReg() t_cycle: 8; i: 5 CGRA node: 6; link: 2 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[6] (bypass:0) dfgNode: 31 at cycle 8
[DEBUG] reset duration: 2 t_dstCycle: 18 previous: 10 II: 6
[DEBUG] in allocateReg() t_cycle: 10; i: 4 CGRA node: 10; link: 1 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[10] (bypass:0) dfgNode: 31 at cycle 10
[DEBUG] occupy link[10]-->[14] (bypass:1) dfgNode: 31 at cycle 12
[DEBUG] reset duration: 5 t_dstCycle: 18 previous: 13 II: 6
[DEBUG] in allocateReg() t_cycle: 13; i: 2 CGRA node: 15; link: 2 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[15] (bypass:0) dfgNode: 31 at cycle 13
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[50] onto fu[7] at cycle 20 within II: 6
[DEBUG] setDFGNode 50 onto CGRANode 7 at cycle: 20
[DEBUG] in allocateReg() t_cycle: 14; i: 0 CGRA node: 7; link: 2 duration 0
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[7] (bypass:0) dfgNode: 46 at cycle 14
[DEBUG] skip predecessor routing -- dfgNode: 46
[DEBUG] tryToRoute -- srcDFGNode: 49, srcCGRANode: 7; dstDFGNode: 50, dstCGRANode: 7; backEdge: 0
[DEBUG] check route size: 1
[DEBUG] allocate for local reg maintain... duration=1 last cycle: 19
[DEBUG] in allocateReg() t_cycle: 19; i: 0 CGRA node: 7; link: 4 duration 1
[DEBUG] done reg allocation
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[53] onto fu[6] at cycle 22 within II: 6
[DEBUG] setDFGNode 53 onto CGRANode 6 at cycle: 22
[DEBUG] in allocateReg() t_cycle: 17; i: 6 CGRA node: 6; link: 3 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[6] (bypass:0) dfgNode: 52 at cycle 17
[DEBUG] tryToRoute -- srcDFGNode: 51, srcCGRANode: 5; dstDFGNode: 53, dstCGRANode: 6; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 1 t_dstCycle: 22 previous: 15 II: 6
[DEBUG] in allocateReg() t_cycle: 15; i: 0 CGRA node: 6; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[6] (bypass:0) dfgNode: 51 at cycle 15
[DEBUG] skip predecessor routing -- dfgNode: 52
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 23 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[23] onto fu[0] at cycle 21 within II: 6
[DEBUG] setDFGNode 23 onto CGRANode 0 at cycle: 21
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 22 at cycle 17
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 22 at cycle 18
[DEBUG] occupy link[5]-->[4] (bypass:1) dfgNode: 22 at cycle 19
[DEBUG] in allocateReg() t_cycle: 20; i: 0 CGRA node: 0; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 22 at cycle 20
[DEBUG] skip predecessor routing -- dfgNode: 22
[DEBUG] tryToRoute -- srcDFGNode: 10, srcCGRANode: 5; dstDFGNode: 23, dstCGRANode: 0; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] reset duration: 3 t_dstCycle: 21 previous: 6 II: 6
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 4; link: 3 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[4] (bypass:0) dfgNode: 10 at cycle 6
[DEBUG] reset duration: 0 t_dstCycle: 21 previous: 9 II: 6
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 9; i: 1 CGRA node: 0; link: 0 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 10 at cycle 9
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 26 on CGRA node 4 within II 6; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 5 within II 6; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 6 within II 6; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 7 within II 6; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 8 within II 6; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 9 within II 6; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 10 within II 6; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 11 within II 6; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 12 within II 6; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 13 within II 6; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 14 within II 6; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 15 within II 6; path size: 4.
[DEBUG] schedule dfg node[26] onto fu[2] at cycle 23 within II: 6
[DEBUG] setDFGNode 26 onto CGRANode 2 at cycle: 23
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 25 at cycle 18
[DEBUG] occupy link[10]-->[11] (bypass:1) dfgNode: 25 at cycle 19
[DEBUG] occupy link[11]-->[7] (bypass:1) dfgNode: 25 at cycle 20
[DEBUG] occupy link[7]-->[3] (bypass:1) dfgNode: 25 at cycle 21
[DEBUG] in allocateReg() t_cycle: 22; i: 0 CGRA node: 2; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[2] (bypass:0) dfgNode: 25 at cycle 22
[DEBUG] skip predecessor routing -- dfgNode: 25
[DEBUG] tryToRoute -- srcDFGNode: 20, srcCGRANode: 14; dstDFGNode: 26, dstCGRANode: 2; backEdge: 0
[DEBUG] check route size: 6
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 20 at cycle 3
[DEBUG] reset duration: 1 t_dstCycle: 23 previous: 4 II: 6
[DEBUG] in allocateReg() t_cycle: 4; i: 1 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 20 at cycle 4
[DEBUG] occupy link[11]-->[7] (bypass:1) dfgNode: 20 at cycle 7
[DEBUG] occupy link[7]-->[3] (bypass:1) dfgNode: 20 at cycle 8
[DEBUG] reset duration: 2 t_dstCycle: 23 previous: 9 II: 6
[DEBUG] in allocateReg() t_cycle: 9; i: 2 CGRA node: 2; link: 3 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[2] (bypass:0) dfgNode: 20 at cycle 9
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 30 on CGRA node 2 within II 6; path size: 2.
[DEBUG] no available path for DFG node 30 on CGRA node 4 within II 6; path size: 3.
[DEBUG] no available path for DFG node 30 on CGRA node 5 within II 6; path size: 3.
[DEBUG] no available path for DFG node 30 on CGRA node 6 within II 6; path size: 3.
[DEBUG] no available path for DFG node 30 on CGRA node 7 within II 6; path size: 3.
[DEBUG] no available path for DFG node 30 on CGRA node 8 within II 6; path size: 3.
[DEBUG] no available path for DFG node 30 on CGRA node 9 within II 6; path size: 3.
[DEBUG] no available path for DFG node 30 on CGRA node 10 within II 6; path size: 3.
[DEBUG] no available path for DFG node 30 on CGRA node 11 within II 6; path size: 3.
[DEBUG] no available path for DFG node 30 on CGRA node 12 within II 6; path size: 3.
[DEBUG] no available path for DFG node 30 on CGRA node 13 within II 6; path size: 3.
[DEBUG] no available path for DFG node 30 on CGRA node 14 within II 6; path size: 3.
[DEBUG] no available path for DFG node 30 on CGRA node 15 within II 6; path size: 3.
[DEBUG] schedule dfg node[30] onto fu[0] at cycle 25 within II: 6
[DEBUG] setDFGNode 30 onto CGRANode 0 at cycle: 25
[DEBUG] occupy link[12]-->[8] (bypass:1) dfgNode: 29 at cycle 17
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 29 at cycle 18
[DEBUG] in allocateReg() t_cycle: 19; i: 0 CGRA node: 0; link: 0 duration 0
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 29 at cycle 19
[DEBUG] skip predecessor routing -- dfgNode: 29
[DEBUG] tryToRoute -- srcDFGNode: 13, srcCGRANode: 4; dstDFGNode: 30, dstCGRANode: 0; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 2 t_dstCycle: 25 previous: 5 II: 6
[DEBUG] in allocateReg() t_cycle: 5; i: 2 CGRA node: 0; link: 0 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 13 at cycle 5
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 33 on CGRA node 2 within II 6; path size: 2.
[DEBUG] no available path for DFG node 33 on CGRA node 4 within II 6; path size: 3.
[DEBUG] no available path for DFG node 33 on CGRA node 5 within II 6; path size: 3.
[DEBUG] no available path for DFG node 33 on CGRA node 6 within II 6; path size: 3.
[DEBUG] no available path for DFG node 33 on CGRA node 7 within II 6; path size: 3.
[DEBUG] no available path for DFG node 33 on CGRA node 8 within II 6; path size: 3.
[DEBUG] no available path for DFG node 33 on CGRA node 9 within II 6; path size: 3.
[DEBUG] no available path for DFG node 33 on CGRA node 10 within II 6; path size: 3.
[DEBUG] no available path for DFG node 33 on CGRA node 11 within II 6; path size: 3.
[DEBUG] no available path for DFG node 33 on CGRA node 12 within II 6; path size: 3.
[DEBUG] no available path for DFG node 33 on CGRA node 13 within II 6; path size: 3.
[DEBUG] no available path for DFG node 33 on CGRA node 14 within II 6; path size: 3.
[DEBUG] no available path for DFG node 33 on CGRA node 15 within II 6; path size: 3.
[DEBUG] schedule dfg node[33] onto fu[3] at cycle 32 within II: 6
[DEBUG] setDFGNode 33 onto CGRANode 3 at cycle: 32
[DEBUG] occupy link[15]-->[14] (bypass:1) dfgNode: 32 at cycle 18
[DEBUG] in allocateReg() t_cycle: 19; i: 2 CGRA node: 13; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[13] (bypass:0) dfgNode: 32 at cycle 19
[DEBUG] occupy link[13]-->[9] (bypass:1) dfgNode: 32 at cycle 23
[DEBUG] in allocateReg() t_cycle: 24; i: 0 CGRA node: 8; link: 3 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[8] (bypass:0) dfgNode: 32 at cycle 24
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 32 at cycle 26
[DEBUG] in allocateReg() t_cycle: 27; i: 3 CGRA node: 0; link: 0 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 32 at cycle 27
[DEBUG] occupy link[0]-->[1] (bypass:1) dfgNode: 32 at cycle 29
[DEBUG] occupy link[1]-->[2] (bypass:1) dfgNode: 32 at cycle 30
[DEBUG] in allocateReg() t_cycle: 31; i: 0 CGRA node: 3; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[3] (bypass:0) dfgNode: 32 at cycle 31
[DEBUG] skip predecessor routing -- dfgNode: 32
[DEBUG] tryToRoute -- srcDFGNode: 27, srcCGRANode: 5; dstDFGNode: 33, dstCGRANode: 3; backEdge: 0
[DEBUG] cannot route due to a path cannot be constructed
DEBUG target DFG node: 33 on fu: 3 failed, mapped pred DFG node: 27; return false
[DEBUG] fail1 in schedule() II: 6
[DEBUG] the failed path -- cycle: 29 CGRANode: 0
[DEBUG] the failed path -- cycle: 30 CGRANode: 1
[DEBUG] the failed path -- cycle: 31 CGRANode: 2
[DEBUG] the failed path -- cycle: 32 CGRANode: 3
[DEBUG] the failed path -- cycle: 27 CGRANode: 4
[DEBUG] the failed path -- cycle: 26 CGRANode: 8
[DEBUG] the failed path -- cycle: 24 CGRANode: 9
[DEBUG] the failed path -- cycle: 23 CGRANode: 13
[DEBUG] the failed path -- cycle: 19 CGRANode: 14
[DEBUG] the failed path -- cycle: 18 CGRANode: 15
----------------------------------------
[DEBUG] start heuristic algorithm with II=7
[DEBUG] schedule dfg node[68] onto fu[10] at cycle 0 within II: 7
[DEBUG] setDFGNode 68 onto CGRANode 10 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[69] onto fu[6] at cycle 1 within II: 7
[DEBUG] setDFGNode 69 onto CGRANode 6 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 6; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[6] (bypass:0) dfgNode: 68 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 68
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[0] onto fu[9] at cycle 1 within II: 7
[DEBUG] setDFGNode 0 onto CGRANode 9 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 9; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[9] (bypass:0) dfgNode: 68 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 68
[DEBUG] in shareSameCycle is true: node 0
[DEBUG] tryToRoute -- srcDFGNode: 0, srcCGRANode: 9; dstDFGNode: 68, dstCGRANode: 10; backEdge: 1
[DEBUG] in shareSameCycle is true: node 68
[DEBUG] check route size: 2
[DEBUG] reset duration: 6 t_dstCycle: 0 previous: 1 II: 7
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 10; link: 2 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[10] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[6] onto fu[10] at cycle 2 within II: 7
[DEBUG] setDFGNode 6 onto CGRANode 10 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 1 CGRA node: 10; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[10] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[7] onto fu[5] at cycle 2 within II: 7
[DEBUG] setDFGNode 7 onto CGRANode 5 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 5; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[5] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[34] onto fu[6] at cycle 3 within II: 7
[DEBUG] setDFGNode 34 onto CGRANode 6 at cycle: 3
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 0 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 6; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[6] (bypass:0) dfgNode: 0 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[35] onto fu[11] at cycle 3 within II: 7
[DEBUG] setDFGNode 35 onto CGRANode 11 at cycle: 3
[DEBUG] occupy link[9]-->[10] (bypass:1) dfgNode: 0 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 0 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[2] onto fu[4] at cycle 0 within II: 7
[DEBUG] setDFGNode 2 onto CGRANode 4 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[4] onto fu[7] at cycle 0 within II: 7
[DEBUG] setDFGNode 4 onto CGRANode 7 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[8] onto fu[9] at cycle 3 within II: 7
[DEBUG] setDFGNode 8 onto CGRANode 9 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 9; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[9] (bypass:0) dfgNode: 7 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 7
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[20] onto fu[14] at cycle 3 within II: 7
[DEBUG] setDFGNode 20 onto CGRANode 14 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 6 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 6
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[27] onto fu[5] at cycle 4 within II: 7
[DEBUG] setDFGNode 27 onto CGRANode 5 at cycle: 4
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 6 at cycle 2
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 6 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 6
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[36] onto fu[7] at cycle 4 within II: 7
[DEBUG] setDFGNode 36 onto CGRANode 7 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 7; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[7] (bypass:0) dfgNode: 35 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 35
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[38] onto fu[15] at cycle 4 within II: 7
[DEBUG] setDFGNode 38 onto CGRANode 15 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 15; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[15] (bypass:0) dfgNode: 35 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 35
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[40] onto fu[10] at cycle 4 within II: 7
[DEBUG] setDFGNode 40 onto CGRANode 10 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 1 CGRA node: 10; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[10] (bypass:0) dfgNode: 34 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 34
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[41] onto fu[14] at cycle 5 within II: 7
[DEBUG] setDFGNode 41 onto CGRANode 14 at cycle: 5
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 34 at cycle 3
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 34 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 34
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 3 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 3 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[3] onto fu[2] at cycle 3 within II: 7
[DEBUG] setDFGNode 3 onto CGRANode 2 at cycle: 3
[DEBUG] occupy link[4]-->[0] (bypass:1) dfgNode: 2 at cycle 0
[DEBUG] occupy link[0]-->[1] (bypass:1) dfgNode: 2 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 2; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[2] (bypass:0) dfgNode: 2 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 2
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 5 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 5 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[5] onto fu[2] at cycle 2 within II: 7
[DEBUG] setDFGNode 5 onto CGRANode 2 at cycle: 2
[DEBUG] occupy link[7]-->[3] (bypass:1) dfgNode: 4 at cycle 0
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 2; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[2] (bypass:0) dfgNode: 4 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 4
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[9] onto fu[8] at cycle 4 within II: 7
[DEBUG] setDFGNode 9 onto CGRANode 8 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 8; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[8] (bypass:0) dfgNode: 8 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 8
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 21 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 21 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[21] onto fu[1] at cycle 7 within II: 7
[DEBUG] setDFGNode 21 onto CGRANode 1 at cycle: 7
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 20 at cycle 3
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 20 at cycle 4
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 20 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 1; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 20 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 20
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 24 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 24 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[24] onto fu[3] at cycle 7 within II: 7
[DEBUG] setDFGNode 24 onto CGRANode 3 at cycle: 7
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 20 at cycle 3
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 20 at cycle 4
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 20 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 3; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[3] (bypass:0) dfgNode: 20 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 20
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 28 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 28 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[28] onto fu[1] at cycle 5 within II: 7
[DEBUG] setDFGNode 28 onto CGRANode 1 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 1; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[1] (bypass:0) dfgNode: 27 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 27
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 31 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 31 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[31] onto fu[0] at cycle 6 within II: 7
[DEBUG] setDFGNode 31 onto CGRANode 0 at cycle: 6
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 27 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 0; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[0] (bypass:0) dfgNode: 27 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 27
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 37 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 37 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[37] onto fu[2] at cycle 6 within II: 7
[DEBUG] setDFGNode 37 onto CGRANode 2 at cycle: 6
[DEBUG] occupy link[7]-->[3] (bypass:1) dfgNode: 36 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 2; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[2] (bypass:0) dfgNode: 36 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 36
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 39 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 39 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[39] onto fu[2] at cycle 8 within II: 7
[DEBUG] setDFGNode 39 onto CGRANode 2 at cycle: 8
[DEBUG] occupy link[15]-->[11] (bypass:1) dfgNode: 38 at cycle 4
[DEBUG] occupy link[11]-->[7] (bypass:1) dfgNode: 38 at cycle 5
[DEBUG] occupy link[7]-->[3] (bypass:1) dfgNode: 38 at cycle 6
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 2; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[2] (bypass:0) dfgNode: 38 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 38
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[42] onto fu[13] at cycle 6 within II: 7
[DEBUG] setDFGNode 42 onto CGRANode 13 at cycle: 6
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 13; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[13] (bypass:0) dfgNode: 41 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 41
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[54] onto fu[9] at cycle 5 within II: 7
[DEBUG] setDFGNode 54 onto CGRANode 9 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 9; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[9] (bypass:0) dfgNode: 40 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 40
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[61] onto fu[11] at cycle 5 within II: 7
[DEBUG] setDFGNode 61 onto CGRANode 11 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 40 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 40
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[10] onto fu[10] at cycle 6 within II: 7
[DEBUG] setDFGNode 10 onto CGRANode 10 at cycle: 6
[DEBUG] occupy link[8]-->[9] (bypass:1) dfgNode: 9 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 1 CGRA node: 10; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[10] (bypass:0) dfgNode: 9 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 9
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[13] onto fu[11] at cycle 7 within II: 7
[DEBUG] setDFGNode 13 onto CGRANode 11 at cycle: 7
[DEBUG] occupy link[8]-->[9] (bypass:1) dfgNode: 9 at cycle 4
[DEBUG] occupy link[9]-->[10] (bypass:1) dfgNode: 9 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 9 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 9
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[43] onto fu[14] at cycle 7 within II: 7
[DEBUG] setDFGNode 43 onto CGRANode 14 at cycle: 7
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 14; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[14] (bypass:0) dfgNode: 42 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 42
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 55 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 55 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[55] onto fu[0] at cycle 8 within II: 7
[DEBUG] setDFGNode 55 onto CGRANode 0 at cycle: 8
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 54 at cycle 5
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 54 at cycle 6
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 0; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[0] (bypass:0) dfgNode: 54 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 54
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 58 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 58 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[58] onto fu[3] at cycle 9 within II: 7
[DEBUG] setDFGNode 58 onto CGRANode 3 at cycle: 9
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 54 at cycle 5
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 54 at cycle 6
[DEBUG] occupy link[1]-->[2] (bypass:1) dfgNode: 54 at cycle 7
[DEBUG] in allocateReg() t_cycle: 8; i: 0 CGRA node: 3; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[3] (bypass:0) dfgNode: 54 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 54
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 62 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 62 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[62] onto fu[1] at cycle 9 within II: 7
[DEBUG] setDFGNode 62 onto CGRANode 1 at cycle: 9
[DEBUG] occupy link[11]-->[10] (bypass:1) dfgNode: 61 at cycle 5
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 61 at cycle 6
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 61 at cycle 7
[DEBUG] in allocateReg() t_cycle: 8; i: 0 CGRA node: 1; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 61 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 61
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 65 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 65 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[65] onto fu[0] at cycle 10 within II: 7
[DEBUG] setDFGNode 65 onto CGRANode 0 at cycle: 10
[DEBUG] occupy link[11]-->[10] (bypass:1) dfgNode: 61 at cycle 5
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 61 at cycle 6
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 61 at cycle 7
[DEBUG] occupy link[2]-->[1] (bypass:1) dfgNode: 61 at cycle 8
[DEBUG] in allocateReg() t_cycle: 9; i: 0 CGRA node: 0; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[0] (bypass:0) dfgNode: 61 at cycle 9
[DEBUG] skip predecessor routing -- dfgNode: 61
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 11 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 11 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[11] onto fu[3] at cycle 10 within II: 7
[DEBUG] setDFGNode 11 onto CGRANode 3 at cycle: 10
[DEBUG] in allocateReg() t_cycle: 6; i: 1 CGRA node: 11; link: 2 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 10 at cycle 6
[DEBUG] occupy link[11]-->[7] (bypass:1) dfgNode: 10 at cycle 8
[DEBUG] in allocateReg() t_cycle: 9; i: 0 CGRA node: 3; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[3] (bypass:0) dfgNode: 10 at cycle 9
[DEBUG] skip predecessor routing -- dfgNode: 10
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 14 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 14 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[14] onto fu[2] at cycle 12 within II: 7
[DEBUG] setDFGNode 14 onto CGRANode 2 at cycle: 12
[DEBUG] in allocateReg() t_cycle: 7; i: 1 CGRA node: 7; link: 0 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[7] (bypass:0) dfgNode: 13 at cycle 7
[DEBUG] occupy link[7]-->[3] (bypass:1) dfgNode: 13 at cycle 10
[DEBUG] in allocateReg() t_cycle: 11; i: 0 CGRA node: 2; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[2] (bypass:0) dfgNode: 13 at cycle 11
[DEBUG] skip predecessor routing -- dfgNode: 13
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[44] onto fu[9] at cycle 9 within II: 7
[DEBUG] setDFGNode 44 onto CGRANode 9 at cycle: 9
[DEBUG] occupy link[14]-->[13] (bypass:1) dfgNode: 43 at cycle 7
[DEBUG] in allocateReg() t_cycle: 8; i: 0 CGRA node: 9; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[9] (bypass:0) dfgNode: 43 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 43
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[47] onto fu[13] at cycle 8 within II: 7
[DEBUG] setDFGNode 47 onto CGRANode 13 at cycle: 8
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 13; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[13] (bypass:0) dfgNode: 43 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 43
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[12] onto fu[6] at cycle 12 within II: 7
[DEBUG] setDFGNode 12 onto CGRANode 6 at cycle: 12
[DEBUG] occupy link[3]-->[7] (bypass:1) dfgNode: 11 at cycle 10
[DEBUG] in allocateReg() t_cycle: 11; i: 0 CGRA node: 6; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[6] (bypass:0) dfgNode: 11 at cycle 11
[DEBUG] tryToRoute -- srcDFGNode: 3, srcCGRANode: 2; dstDFGNode: 12, dstCGRANode: 6; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 2 t_dstCycle: 12 previous: 3 II: 7
[DEBUG] in allocateReg() t_cycle: 3; i: 1 CGRA node: 6; link: 1 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[6] (bypass:0) dfgNode: 3 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 11
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[15] onto fu[6] at cycle 13 within II: 7
[DEBUG] setDFGNode 15 onto CGRANode 6 at cycle: 13
[DEBUG] in allocateReg() t_cycle: 12; i: 0 CGRA node: 6; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[6] (bypass:0) dfgNode: 14 at cycle 12
[DEBUG] tryToRoute -- srcDFGNode: 5, srcCGRANode: 2; dstDFGNode: 15, dstCGRANode: 6; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 4 t_dstCycle: 13 previous: 2 II: 7
[DEBUG] in allocateReg() t_cycle: 2; i: 2 CGRA node: 6; link: 1 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[6] (bypass:0) dfgNode: 5 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 14
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[17] onto fu[5] at cycle 13 within II: 7
[DEBUG] setDFGNode 17 onto CGRANode 5 at cycle: 13
[DEBUG] occupy link[3]-->[7] (bypass:1) dfgNode: 11 at cycle 10
[DEBUG] occupy link[7]-->[6] (bypass:1) dfgNode: 11 at cycle 11
[DEBUG] in allocateReg() t_cycle: 12; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 11 at cycle 12
[DEBUG] tryToRoute -- srcDFGNode: 5, srcCGRANode: 2; dstDFGNode: 17, dstCGRANode: 5; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[2]-->[1] (bypass:1) dfgNode: 5 at cycle 2
[DEBUG] reset duration: 3 t_dstCycle: 13 previous: 3 II: 7
[DEBUG] in allocateReg() t_cycle: 3; i: 1 CGRA node: 5; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[5] (bypass:0) dfgNode: 5 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 11
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[18] onto fu[4] at cycle 15 within II: 7
[DEBUG] setDFGNode 18 onto CGRANode 4 at cycle: 15
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 14 at cycle 12
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 14 at cycle 13
[DEBUG] in allocateReg() t_cycle: 14; i: 0 CGRA node: 4; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[4] (bypass:0) dfgNode: 14 at cycle 14
[DEBUG] tryToRoute -- srcDFGNode: 3, srcCGRANode: 2; dstDFGNode: 18, dstCGRANode: 4; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[2]-->[1] (bypass:1) dfgNode: 3 at cycle 3
[DEBUG] occupy link[1]-->[0] (bypass:1) dfgNode: 3 at cycle 4
[DEBUG] reset duration: 3 t_dstCycle: 15 previous: 5 II: 7
[DEBUG] in allocateReg() t_cycle: 5; i: 1 CGRA node: 4; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[0]-->[4] (bypass:0) dfgNode: 3 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 14
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 45 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 45 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[45] onto fu[1] at cycle 11 within II: 7
[DEBUG] setDFGNode 45 onto CGRANode 1 at cycle: 11
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 44 at cycle 9
[DEBUG] in allocateReg() t_cycle: 10; i: 0 CGRA node: 1; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[1] (bypass:0) dfgNode: 44 at cycle 10
[DEBUG] skip predecessor routing -- dfgNode: 44
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 48 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 48 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[48] onto fu[1] at cycle 13 within II: 7
[DEBUG] setDFGNode 48 onto CGRANode 1 at cycle: 13
[DEBUG] occupy link[13]-->[12] (bypass:1) dfgNode: 47 at cycle 8
[DEBUG] occupy link[12]-->[8] (bypass:1) dfgNode: 47 at cycle 9
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 47 at cycle 10
[DEBUG] occupy link[4]-->[0] (bypass:1) dfgNode: 47 at cycle 11
[DEBUG] in allocateReg() t_cycle: 12; i: 0 CGRA node: 1; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[0]-->[1] (bypass:0) dfgNode: 47 at cycle 12
[DEBUG] skip predecessor routing -- dfgNode: 47
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[16] onto fu[6] at cycle 14 within II: 7
[DEBUG] setDFGNode 16 onto CGRANode 6 at cycle: 14
[DEBUG] tryToRoute -- srcDFGNode: 12, srcCGRANode: 6; dstDFGNode: 16, dstCGRANode: 6; backEdge: 0
[DEBUG] check route size: 1
[DEBUG] allocate for local reg maintain... duration=2 last cycle: 12
[DEBUG] in allocateReg() t_cycle: 12; i: 1 CGRA node: 6; link: 4 duration 2
[DEBUG] done reg allocation
[DEBUG] tryToRoute -- srcDFGNode: 15, srcCGRANode: 6; dstDFGNode: 16, dstCGRANode: 6; backEdge: 0
[DEBUG] check route size: 1
[DEBUG] allocate for local reg maintain... duration=1 last cycle: 13
[DEBUG] in allocateReg() t_cycle: 13; i: 0 CGRA node: 6; link: 4 duration 1
[DEBUG] done reg allocation
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[19] onto fu[8] at cycle 16 within II: 7
[DEBUG] setDFGNode 19 onto CGRANode 8 at cycle: 16
[DEBUG] in allocateReg() t_cycle: 15; i: 0 CGRA node: 8; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[8] (bypass:0) dfgNode: 18 at cycle 15
[DEBUG] tryToRoute -- srcDFGNode: 17, srcCGRANode: 5; dstDFGNode: 19, dstCGRANode: 8; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[5]-->[9] (bypass:1) dfgNode: 17 at cycle 13
[DEBUG] reset duration: 2 t_dstCycle: 16 previous: 14 II: 7
[DEBUG] in allocateReg() t_cycle: 14; i: 1 CGRA node: 8; link: 3 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[8] (bypass:0) dfgNode: 17 at cycle 14
[DEBUG] skip predecessor routing -- dfgNode: 18
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[46] onto fu[4] at cycle 13 within II: 7
[DEBUG] setDFGNode 46 onto CGRANode 4 at cycle: 13
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 45 at cycle 11
[DEBUG] in allocateReg() t_cycle: 12; i: 0 CGRA node: 4; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[4] (bypass:0) dfgNode: 45 at cycle 12
[DEBUG] tryToRoute -- srcDFGNode: 37, srcCGRANode: 2; dstDFGNode: 46, dstCGRANode: 4; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 37 at cycle 6
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 37 at cycle 7
[DEBUG] reset duration: 5 t_dstCycle: 13 previous: 8 II: 7
[DEBUG] in allocateReg() t_cycle: 8; i: 2 CGRA node: 4; link: 3 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[4] (bypass:0) dfgNode: 37 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 45
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[49] onto fu[5] at cycle 14 within II: 7
[DEBUG] setDFGNode 49 onto CGRANode 5 at cycle: 14
[DEBUG] in allocateReg() t_cycle: 13; i: 0 CGRA node: 5; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[5] (bypass:0) dfgNode: 48 at cycle 13
[DEBUG] tryToRoute -- srcDFGNode: 39, srcCGRANode: 2; dstDFGNode: 49, dstCGRANode: 5; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 39 at cycle 8
[DEBUG] reset duration: 5 t_dstCycle: 14 previous: 9 II: 7
[DEBUG] in allocateReg() t_cycle: 9; i: 2 CGRA node: 5; link: 3 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 39 at cycle 9
[DEBUG] skip predecessor routing -- dfgNode: 48
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[51] onto fu[12] at cycle 15 within II: 7
[DEBUG] setDFGNode 51 onto CGRANode 12 at cycle: 15
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 45 at cycle 11
[DEBUG] occupy link[5]-->[4] (bypass:1) dfgNode: 45 at cycle 12
[DEBUG] occupy link[4]-->[8] (bypass:1) dfgNode: 45 at cycle 13
[DEBUG] in allocateReg() t_cycle: 14; i: 0 CGRA node: 12; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[12] (bypass:0) dfgNode: 45 at cycle 14
[DEBUG] tryToRoute -- srcDFGNode: 39, srcCGRANode: 2; dstDFGNode: 51, dstCGRANode: 12; backEdge: 0
[DEBUG] check route size: 6
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 39 at cycle 8
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 39 at cycle 9
[DEBUG] occupy link[5]-->[4] (bypass:1) dfgNode: 39 at cycle 10
[DEBUG] occupy link[4]-->[8] (bypass:1) dfgNode: 39 at cycle 11
[DEBUG] reset duration: 3 t_dstCycle: 15 previous: 12 II: 7
[DEBUG] in allocateReg() t_cycle: 12; i: 1 CGRA node: 12; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[12] (bypass:0) dfgNode: 39 at cycle 12
[DEBUG] skip predecessor routing -- dfgNode: 45
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[52] onto fu[7] at cycle 16 within II: 7
[DEBUG] setDFGNode 52 onto CGRANode 7 at cycle: 16
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 48 at cycle 13
[DEBUG] occupy link[5]-->[6] (bypass:1) dfgNode: 48 at cycle 14
[DEBUG] in allocateReg() t_cycle: 15; i: 0 CGRA node: 7; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[7] (bypass:0) dfgNode: 48 at cycle 15
[DEBUG] tryToRoute -- srcDFGNode: 37, srcCGRANode: 2; dstDFGNode: 52, dstCGRANode: 7; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[2]-->[6] (bypass:1) dfgNode: 37 at cycle 6
[DEBUG] reset duration: 2 t_dstCycle: 16 previous: 7 II: 7
[DEBUG] in allocateReg() t_cycle: 7; i: 2 CGRA node: 7; link: 2 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[7] (bypass:0) dfgNode: 37 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 48
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[22] onto fu[11] at cycle 16 within II: 7
[DEBUG] setDFGNode 22 onto CGRANode 11 at cycle: 16
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 16 at cycle 14
[DEBUG] in allocateReg() t_cycle: 15; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 16 at cycle 15
[DEBUG] tryToRoute -- srcDFGNode: 21, srcCGRANode: 1; dstDFGNode: 22, dstCGRANode: 11; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 21 at cycle 7
[DEBUG] occupy link[5]-->[6] (bypass:1) dfgNode: 21 at cycle 8
[DEBUG] occupy link[6]-->[7] (bypass:1) dfgNode: 21 at cycle 9
[DEBUG] reset duration: 6 t_dstCycle: 16 previous: 10 II: 7
[DEBUG] in allocateReg() t_cycle: 10; i: 2 CGRA node: 11; link: 1 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[11] (bypass:0) dfgNode: 21 at cycle 10
[DEBUG] skip predecessor routing -- dfgNode: 16
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[25] onto fu[15] at cycle 17 within II: 7
[DEBUG] setDFGNode 25 onto CGRANode 15 at cycle: 17
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 16 at cycle 14
[DEBUG] occupy link[10]-->[11] (bypass:1) dfgNode: 16 at cycle 15
[DEBUG] in allocateReg() t_cycle: 16; i: 0 CGRA node: 15; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[15] (bypass:0) dfgNode: 16 at cycle 16
[DEBUG] skip predecessor routing -- dfgNode: 16
[DEBUG] tryToRoute -- srcDFGNode: 24, srcCGRANode: 3; dstDFGNode: 25, dstCGRANode: 15; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[3]-->[7] (bypass:1) dfgNode: 24 at cycle 7
[DEBUG] occupy link[7]-->[11] (bypass:1) dfgNode: 24 at cycle 8
[DEBUG] reset duration: 1 t_dstCycle: 17 previous: 9 II: 7
[DEBUG] in allocateReg() t_cycle: 9; i: 1 CGRA node: 15; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[15] (bypass:0) dfgNode: 24 at cycle 9
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[29] onto fu[12] at cycle 17 within II: 7
[DEBUG] setDFGNode 29 onto CGRANode 12 at cycle: 17
[DEBUG] in allocateReg() t_cycle: 16; i: 0 CGRA node: 12; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[12] (bypass:0) dfgNode: 19 at cycle 16
[DEBUG] tryToRoute -- srcDFGNode: 28, srcCGRANode: 1; dstDFGNode: 29, dstCGRANode: 12; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[1]-->[5] (bypass:1) dfgNode: 28 at cycle 5
[DEBUG] occupy link[5]-->[4] (bypass:1) dfgNode: 28 at cycle 6
[DEBUG] occupy link[4]-->[8] (bypass:1) dfgNode: 28 at cycle 7
[DEBUG] reset duration: 2 t_dstCycle: 17 previous: 8 II: 7
[DEBUG] in allocateReg() t_cycle: 8; i: 1 CGRA node: 12; link: 1 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[12] (bypass:0) dfgNode: 28 at cycle 8
[DEBUG] skip predecessor routing -- dfgNode: 19
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[32] onto fu[13] at cycle 18 within II: 7
[DEBUG] setDFGNode 32 onto CGRANode 13 at cycle: 18
[DEBUG] occupy link[8]-->[9] (bypass:1) dfgNode: 19 at cycle 16
[DEBUG] in allocateReg() t_cycle: 17; i: 0 CGRA node: 13; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[13] (bypass:0) dfgNode: 19 at cycle 17
[DEBUG] skip predecessor routing -- dfgNode: 19
[DEBUG] tryToRoute -- srcDFGNode: 31, srcCGRANode: 0; dstDFGNode: 32, dstCGRANode: 13; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[0]-->[4] (bypass:1) dfgNode: 31 at cycle 6
[DEBUG] occupy link[4]-->[5] (bypass:1) dfgNode: 31 at cycle 7
[DEBUG] occupy link[5]-->[9] (bypass:1) dfgNode: 31 at cycle 8
[DEBUG] reset duration: 2 t_dstCycle: 18 previous: 9 II: 7
[DEBUG] in allocateReg() t_cycle: 9; i: 1 CGRA node: 13; link: 1 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[13] (bypass:0) dfgNode: 31 at cycle 9
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[50] onto fu[4] at cycle 17 within II: 7
[DEBUG] setDFGNode 50 onto CGRANode 4 at cycle: 17
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 49 at cycle 14
[DEBUG] occupy link[1]-->[0] (bypass:1) dfgNode: 49 at cycle 15
[DEBUG] in allocateReg() t_cycle: 16; i: 0 CGRA node: 4; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[0]-->[4] (bypass:0) dfgNode: 49 at cycle 16
[DEBUG] tryToRoute -- srcDFGNode: 46, srcCGRANode: 4; dstDFGNode: 50, dstCGRANode: 4; backEdge: 0
[DEBUG] check route size: 1
[DEBUG] allocate for local reg maintain... duration=4 last cycle: 13
[DEBUG] in allocateReg() t_cycle: 13; i: 3 CGRA node: 4; link: 4 duration 4
[DEBUG] done reg allocation
[DEBUG] skip predecessor routing -- dfgNode: 49
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[53] onto fu[9] at cycle 20 within II: 7
[DEBUG] setDFGNode 53 onto CGRANode 9 at cycle: 20
[DEBUG] occupy link[7]-->[6] (bypass:1) dfgNode: 52 at cycle 16
[DEBUG] in allocateReg() t_cycle: 17; i: 3 CGRA node: 5; link: 3 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 52 at cycle 17
[DEBUG] in allocateReg() t_cycle: 19; i: 0 CGRA node: 9; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[9] (bypass:0) dfgNode: 52 at cycle 19
[DEBUG] tryToRoute -- srcDFGNode: 51, srcCGRANode: 12; dstDFGNode: 53, dstCGRANode: 9; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[12]-->[13] (bypass:1) dfgNode: 51 at cycle 15
[DEBUG] reset duration: 4 t_dstCycle: 20 previous: 16 II: 7
[DEBUG] in allocateReg() t_cycle: 16; i: 1 CGRA node: 9; link: 0 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[9] (bypass:0) dfgNode: 51 at cycle 16
[DEBUG] skip predecessor routing -- dfgNode: 52
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 23 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 23 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[23] onto fu[3] at cycle 22 within II: 7
[DEBUG] setDFGNode 23 onto CGRANode 3 at cycle: 22
[DEBUG] occupy link[11]-->[7] (bypass:1) dfgNode: 22 at cycle 16
[DEBUG] in allocateReg() t_cycle: 17; i: 3 CGRA node: 6; link: 3 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[6] (bypass:0) dfgNode: 22 at cycle 17
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 22 at cycle 20
[DEBUG] in allocateReg() t_cycle: 21; i: 0 CGRA node: 3; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[3] (bypass:0) dfgNode: 22 at cycle 21
[DEBUG] skip predecessor routing -- dfgNode: 22
[DEBUG] tryToRoute -- srcDFGNode: 10, srcCGRANode: 10; dstDFGNode: 23, dstCGRANode: 3; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[10]-->[11] (bypass:1) dfgNode: 10 at cycle 6
[DEBUG] reset duration: 1 t_dstCycle: 22 previous: 7 II: 7
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 7; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[7] (bypass:0) dfgNode: 10 at cycle 7
[DEBUG] reset duration: 6 t_dstCycle: 22 previous: 9 II: 7
[DEBUG] in allocateReg() t_cycle: 9; i: 1 CGRA node: 3; link: 0 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[3] (bypass:0) dfgNode: 10 at cycle 9
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 26 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 26 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[26] onto fu[0] at cycle 25 within II: 7
[DEBUG] setDFGNode 26 onto CGRANode 0 at cycle: 25
[DEBUG] occupy link[15]-->[14] (bypass:1) dfgNode: 25 at cycle 17
[DEBUG] occupy link[14]-->[13] (bypass:1) dfgNode: 25 at cycle 18
[DEBUG] occupy link[13]-->[9] (bypass:1) dfgNode: 25 at cycle 19
[DEBUG] occupy link[9]-->[8] (bypass:1) dfgNode: 25 at cycle 20
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 25 at cycle 21
[DEBUG] in allocateReg() t_cycle: 22; i: 1 CGRA node: 0; link: 0 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 25 at cycle 22
[DEBUG] skip predecessor routing -- dfgNode: 25
[DEBUG] tryToRoute -- srcDFGNode: 20, srcCGRANode: 14; dstDFGNode: 26, dstCGRANode: 0; backEdge: 0
[DEBUG] check route size: 6
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 20 at cycle 3
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 20 at cycle 4
[DEBUG] occupy link[6]-->[2] (bypass:1) dfgNode: 20 at cycle 5
[DEBUG] occupy link[2]-->[1] (bypass:1) dfgNode: 20 at cycle 6
[DEBUG] reset duration: 4 t_dstCycle: 25 previous: 7 II: 7
[DEBUG] in allocateReg() t_cycle: 7; i: 2 CGRA node: 0; link: 3 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[0] (bypass:0) dfgNode: 20 at cycle 7
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 30 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 30 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 30 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 30 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 30 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 30 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 30 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 30 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 30 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 30 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 30 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 30 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[30] onto fu[0] at cycle 21 within II: 7
[DEBUG] setDFGNode 30 onto CGRANode 0 at cycle: 21
[DEBUG] occupy link[12]-->[8] (bypass:1) dfgNode: 29 at cycle 17
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 29 at cycle 18
[DEBUG] in allocateReg() t_cycle: 19; i: 1 CGRA node: 0; link: 0 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 29 at cycle 19
[DEBUG] skip predecessor routing -- dfgNode: 29
[DEBUG] tryToRoute -- srcDFGNode: 13, srcCGRANode: 11; dstDFGNode: 30, dstCGRANode: 0; backEdge: 0
[DEBUG] check route size: 6
[DEBUG] occupy link[11]-->[10] (bypass:1) dfgNode: 13 at cycle 7
[DEBUG] reset duration: 6 t_dstCycle: 21 previous: 8 II: 7
[DEBUG] in allocateReg() t_cycle: 8; i: 2 CGRA node: 9; link: 3 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[9] (bypass:0) dfgNode: 13 at cycle 8
[DEBUG] reset duration: 4 t_dstCycle: 21 previous: 10 II: 7
[DEBUG] in allocateReg() t_cycle: 10; i: 1 CGRA node: 8; link: 3 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[8] (bypass:0) dfgNode: 13 at cycle 10
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 13 at cycle 13
[DEBUG] reset duration: 0 t_dstCycle: 21 previous: 14 II: 7
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 14; i: 3 CGRA node: 0; link: 0 duration 7
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 13 at cycle 14
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 33 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 33 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 33 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 33 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 33 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 33 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 33 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 33 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 33 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 33 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 33 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 33 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[33] onto fu[1] at cycle 24 within II: 7
[DEBUG] setDFGNode 33 onto CGRANode 1 at cycle: 24
[DEBUG] in allocateReg() t_cycle: 18; i: 3 CGRA node: 9; link: 0 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[9] (bypass:0) dfgNode: 32 at cycle 18
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 32 at cycle 21
[DEBUG] in allocateReg() t_cycle: 22; i: 1 CGRA node: 1; link: 0 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[1] (bypass:0) dfgNode: 32 at cycle 22
[DEBUG] skip predecessor routing -- dfgNode: 32
[DEBUG] tryToRoute -- srcDFGNode: 27, srcCGRANode: 5; dstDFGNode: 33, dstCGRANode: 1; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 6 t_dstCycle: 24 previous: 4 II: 7
[DEBUG] in allocateReg() t_cycle: 4; i: 2 CGRA node: 1; link: 0 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[1] (bypass:0) dfgNode: 27 at cycle 4
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[56] onto fu[7] at cycle 20 within II: 7
[DEBUG] setDFGNode 56 onto CGRANode 7 at cycle: 20
[DEBUG] occupy link[4]-->[5] (bypass:1) dfgNode: 50 at cycle 17
[DEBUG] occupy link[5]-->[6] (bypass:1) dfgNode: 50 at cycle 18
[DEBUG] in allocateReg() t_cycle: 19; i: 0 CGRA node: 7; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[7] (bypass:0) dfgNode: 50 at cycle 19
[DEBUG] tryToRoute -- srcDFGNode: 55, srcCGRANode: 0; dstDFGNode: 56, dstCGRANode: 7; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] reset duration: 5 t_dstCycle: 20 previous: 8 II: 7
[DEBUG] in allocateReg() t_cycle: 8; i: 3 CGRA node: 1; link: 2 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[0]-->[1] (bypass:0) dfgNode: 55 at cycle 8
[DEBUG] occupy link[1]-->[2] (bypass:1) dfgNode: 55 at cycle 10
[DEBUG] occupy link[2]-->[3] (bypass:1) dfgNode: 55 at cycle 11
[DEBUG] reset duration: 1 t_dstCycle: 20 previous: 12 II: 7
[DEBUG] in allocateReg() t_cycle: 12; i: 1 CGRA node: 7; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[3]-->[7] (bypass:0) dfgNode: 55 at cycle 12
[DEBUG] skip predecessor routing -- dfgNode: 50
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[59] onto fu[8] at cycle 20 within II: 7
[DEBUG] setDFGNode 59 onto CGRANode 8 at cycle: 20
[DEBUG] occupy link[4]-->[5] (bypass:1) dfgNode: 50 at cycle 17
[DEBUG] occupy link[5]-->[9] (bypass:1) dfgNode: 50 at cycle 18
[DEBUG] in allocateReg() t_cycle: 19; i: 0 CGRA node: 8; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[8] (bypass:0) dfgNode: 50 at cycle 19
[DEBUG] skip predecessor routing -- dfgNode: 50
[DEBUG] tryToRoute -- srcDFGNode: 58, srcCGRANode: 3; dstDFGNode: 59, dstCGRANode: 8; backEdge: 0
[DEBUG] check route size: 6
[DEBUG] occupy link[3]-->[2] (bypass:1) dfgNode: 58 at cycle 9
[DEBUG] reset duration: 3 t_dstCycle: 20 previous: 10 II: 7
[DEBUG] in allocateReg() t_cycle: 10; i: 1 CGRA node: 1; link: 3 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 58 at cycle 10
[DEBUG] occupy link[1]-->[0] (bypass:1) dfgNode: 58 at cycle 13
[DEBUG] reset duration: 6 t_dstCycle: 20 previous: 14 II: 7
[DEBUG] in allocateReg() t_cycle: 14; i: 4 CGRA node: 4; link: 1 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[0]-->[4] (bypass:0) dfgNode: 58 at cycle 14
[DEBUG] reset duration: 4 t_dstCycle: 20 previous: 16 II: 7
[DEBUG] in allocateReg() t_cycle: 16; i: 2 CGRA node: 8; link: 1 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[8] (bypass:0) dfgNode: 58 at cycle 16
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[63] onto fu[14] at cycle 22 within II: 7
[DEBUG] setDFGNode 63 onto CGRANode 14 at cycle: 22
[DEBUG] occupy link[9]-->[10] (bypass:1) dfgNode: 53 at cycle 20
[DEBUG] in allocateReg() t_cycle: 21; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 53 at cycle 21
[DEBUG] tryToRoute -- srcDFGNode: 62, srcCGRANode: 1; dstDFGNode: 63, dstCGRANode: 14; backEdge: 0
[DEBUG] check route size: 7
[DEBUG] reset duration: 6 t_dstCycle: 22 previous: 9 II: 7
[DEBUG] in allocateReg() t_cycle: 9; i: 1 CGRA node: 2; link: 2 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[2] (bypass:0) dfgNode: 62 at cycle 9
[DEBUG] occupy link[2]-->[3] (bypass:1) dfgNode: 62 at cycle 12
[DEBUG] occupy link[3]-->[7] (bypass:1) dfgNode: 62 at cycle 13
[DEBUG] occupy link[7]-->[11] (bypass:1) dfgNode: 62 at cycle 14
[DEBUG] occupy link[11]-->[15] (bypass:1) dfgNode: 62 at cycle 15
[DEBUG] reset duration: 6 t_dstCycle: 22 previous: 16 II: 7
[DEBUG] in allocateReg() t_cycle: 16; i: 1 CGRA node: 14; link: 3 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[15]-->[14] (bypass:0) dfgNode: 62 at cycle 16
[DEBUG] skip predecessor routing -- dfgNode: 53
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[66] onto fu[13] at cycle 21 within II: 7
[DEBUG] setDFGNode 66 onto CGRANode 13 at cycle: 21
[DEBUG] in allocateReg() t_cycle: 20; i: 0 CGRA node: 13; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[13] (bypass:0) dfgNode: 53 at cycle 20
[DEBUG] skip predecessor routing -- dfgNode: 53
[DEBUG] tryToRoute -- srcDFGNode: 65, srcCGRANode: 0; dstDFGNode: 66, dstCGRANode: 13; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[0]-->[4] (bypass:1) dfgNode: 65 at cycle 10
[DEBUG] reset duration: 3 t_dstCycle: 21 previous: 11 II: 7
[DEBUG] in allocateReg() t_cycle: 11; i: 3 CGRA node: 8; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[8] (bypass:0) dfgNode: 65 at cycle 11
[DEBUG] occupy link[8]-->[12] (bypass:1) dfgNode: 65 at cycle 13
[DEBUG] reset duration: 0 t_dstCycle: 21 previous: 14 II: 7
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 14; i: 2 CGRA node: 13; link: 2 duration 7
[DEBUG] done reg allocation
[DEBUG] occupy link[12]-->[13] (bypass:0) dfgNode: 65 at cycle 14
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 57 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 57 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 57 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 57 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 57 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 57 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 57 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 57 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 57 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 57 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 57 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 57 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[57] onto fu[2] at cycle 25 within II: 7
[DEBUG] setDFGNode 57 onto CGRANode 2 at cycle: 25
[DEBUG] occupy link[7]-->[6] (bypass:1) dfgNode: 56 at cycle 20
[DEBUG] in allocateReg() t_cycle: 21; i: 2 CGRA node: 2; link: 0 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[2] (bypass:0) dfgNode: 56 at cycle 21
[DEBUG] skip predecessor routing -- dfgNode: 56
[DEBUG] tryToRoute -- srcDFGNode: 44, srcCGRANode: 9; dstDFGNode: 57, dstCGRANode: 2; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 44 at cycle 9
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 44 at cycle 10
[DEBUG] reset duration: 0 t_dstCycle: 25 previous: 11 II: 7
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 11; i: 3 CGRA node: 2; link: 2 duration 7
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[2] (bypass:0) dfgNode: 44 at cycle 11
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 60 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 60 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 60 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 60 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 60 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 60 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 60 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 60 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 60 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 60 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 60 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 60 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[60] onto fu[0] at cycle 26 within II: 7
[DEBUG] setDFGNode 60 onto CGRANode 0 at cycle: 26
[DEBUG] in allocateReg() t_cycle: 20; i: 5 CGRA node: 4; link: 0 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[4] (bypass:0) dfgNode: 59 at cycle 20
[DEBUG] in allocateReg() t_cycle: 23; i: 4 CGRA node: 0; link: 0 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 59 at cycle 23
[DEBUG] skip predecessor routing -- dfgNode: 59
[DEBUG] tryToRoute -- srcDFGNode: 54, srcCGRANode: 9; dstDFGNode: 60, dstCGRANode: 0; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 54 at cycle 5
[DEBUG] occupy link[5]-->[1] (bypass:1) dfgNode: 54 at cycle 6
[DEBUG] reset duration: 5 t_dstCycle: 26 previous: 7 II: 7
[DEBUG] in allocateReg() t_cycle: 7; i: 5 CGRA node: 0; link: 3 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[0] (bypass:0) dfgNode: 54 at cycle 7
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 64 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 64 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 64 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 64 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 64 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 64 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 64 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 64 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 64 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 64 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 64 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 64 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[64] onto fu[3] at cycle 32 within II: 7
[DEBUG] setDFGNode 64 onto CGRANode 3 at cycle: 32
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 63 at cycle 22
[DEBUG] in allocateReg() t_cycle: 23; i: 4 CGRA node: 6; link: 0 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[6] (bypass:0) dfgNode: 63 at cycle 23
[DEBUG] in allocateReg() t_cycle: 27; i: 4 CGRA node: 2; link: 0 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[2] (bypass:0) dfgNode: 63 at cycle 27
[DEBUG] in allocateReg() t_cycle: 30; i: 2 CGRA node: 3; link: 2 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[3] (bypass:0) dfgNode: 63 at cycle 30
[DEBUG] skip predecessor routing -- dfgNode: 63
[DEBUG] tryToRoute -- srcDFGNode: 47, srcCGRANode: 13; dstDFGNode: 64, dstCGRANode: 3; backEdge: 0
[DEBUG] check route size: 8
[DEBUG] occupy link[13]-->[12] (bypass:1) dfgNode: 47 at cycle 8
[DEBUG] occupy link[12]-->[8] (bypass:1) dfgNode: 47 at cycle 9
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 47 at cycle 10
[DEBUG] occupy link[4]-->[0] (bypass:1) dfgNode: 47 at cycle 11
[DEBUG] occupy link[0]-->[1] (bypass:1) dfgNode: 47 at cycle 12
[DEBUG] occupy link[1]-->[2] (bypass:1) dfgNode: 47 at cycle 13
[DEBUG] reset duration: 4 t_dstCycle: 32 previous: 14 II: 7
[DEBUG] in allocateReg() t_cycle: 14; i: 3 CGRA node: 3; link: 2 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[3] (bypass:0) dfgNode: 47 at cycle 14
[DEBUG] success in schedule()
[DEBUG] no available path for DFG node 67 on CGRA node 4 within II 7; path size: 4.
[DEBUG] no available path for DFG node 67 on CGRA node 5 within II 7; path size: 4.
[DEBUG] no available path for DFG node 67 on CGRA node 6 within II 7; path size: 4.
[DEBUG] no available path for DFG node 67 on CGRA node 7 within II 7; path size: 4.
[DEBUG] no available path for DFG node 67 on CGRA node 8 within II 7; path size: 4.
[DEBUG] no available path for DFG node 67 on CGRA node 9 within II 7; path size: 4.
[DEBUG] no available path for DFG node 67 on CGRA node 10 within II 7; path size: 4.
[DEBUG] no available path for DFG node 67 on CGRA node 11 within II 7; path size: 4.
[DEBUG] no available path for DFG node 67 on CGRA node 12 within II 7; path size: 4.
[DEBUG] no available path for DFG node 67 on CGRA node 13 within II 7; path size: 4.
[DEBUG] no available path for DFG node 67 on CGRA node 14 within II 7; path size: 4.
[DEBUG] no available path for DFG node 67 on CGRA node 15 within II 7; path size: 4.
[DEBUG] schedule dfg node[67] onto fu[2] at cycle 28 within II: 7
[DEBUG] setDFGNode 67 onto CGRANode 2 at cycle: 28
[DEBUG] occupy link[13]-->[12] (bypass:1) dfgNode: 66 at cycle 21
[DEBUG] occupy link[12]-->[8] (bypass:1) dfgNode: 66 at cycle 22
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 66 at cycle 23
[DEBUG] occupy link[4]-->[0] (bypass:1) dfgNode: 66 at cycle 24
[DEBUG] occupy link[0]-->[1] (bypass:1) dfgNode: 66 at cycle 25
[DEBUG] in allocateReg() t_cycle: 26; i: 2 CGRA node: 2; link: 2 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[2] (bypass:0) dfgNode: 66 at cycle 26
[DEBUG] skip predecessor routing -- dfgNode: 66
[DEBUG] tryToRoute -- srcDFGNode: 61, srcCGRANode: 11; dstDFGNode: 67, dstCGRANode: 2; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[11]-->[10] (bypass:1) dfgNode: 61 at cycle 5
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 61 at cycle 6
[DEBUG] reset duration: 0 t_dstCycle: 28 previous: 7 II: 7
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 7; i: 5 CGRA node: 2; link: 0 duration 7
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[2] (bypass:0) dfgNode: 61 at cycle 7
[DEBUG] success in schedule()
Mapping algorithm elapsed time=478ms
--------------------------- cycle:0 ---------------------------
[     ]  [     ]  [     ]   [     ]
                                 
[     ]  [     ]  [ 68  ]  [     ]
                               
[  2  ]  [     ]  [     ]  [  4  ]
                               
[     ]  [     ]  [     ]  [     ]
--------------------------- cycle:1 ---------------------------
[     ]  [     ]   [     ]   [     ]
                               
[     ]   [  0  ]  [     ]  [     ]
                                
[     ]  [     ]  [ 69  ]  [     ]
                                
[     ]  [     ]  [     ]  [     ]
--------------------------- cycle:2 ---------------------------
[     ]   [     ]   [     ]  [     ]
                               
[     ]  [     ]   [  6  ]  [     ]
                               
[     ]   [  7  ]  [     ]  [     ]
                                
[     ]  [     ]  [  5  ]  [     ]
--------------------------- cycle:3 ---------------------------
[     ]   [     ]   [ 20  ]  [     ]
                               
[     ]  [  8  ]   [     ]   [ 35  ]
                                
[     ]  [     ]  [ 34  ]  [     ]
                               
[     ]   [     ]  [  3  ]   [     ]
--------------------------- cycle:4 ---------------------------
[     ]   [     ]  [     ]   [ 38  ]
                                
[  9  ]  [     ]  [ 40  ]  [     ]
                                
[     ]   [ 27  ]  [     ]  [ 36  ]
                                
[     ]  [     ]  [     ]  [     ]
--------------------------- cycle:5 ---------------------------
[     ]   [     ]  [ 41  ]   [     ]
                                 
[     ]  [ 54  ]  [     ]  [ 61  ]
                                 
[     ]  [     ]  [     ]  [     ]
                               
[     ]  [ 28  ]  [     ]  [     ]
--------------------------- cycle:6 ---------------------------
[     ]   [ 42  ]  [     ]   [     ]
                                 
[     ]  [     ]  [ 10  ]  [     ]
                                
[     ]  [     ]  [     ]  [     ]
                               
[ 31  ]  [     ]  [ 37  ]  [     ]
--------------------------- cycle:7 ---------------------------
[     ]  [     ]  [ 43  ]   [     ]
                                 
[     ]  [     ]  [ 68  ]  [ 13  ]
                               
[  2  ]  [     ]  [     ]  [  4  ]
                               
[     ]  [ 21  ]  [     ]  [ 24  ]
--------------------------- cycle:8 ---------------------------
[     ]  [ 47  ]   [     ]   [     ]
                               
[     ]   [  0  ]  [     ]  [     ]
                                
[     ]  [     ]  [ 69  ]  [     ]
                                
[ 55  ]  [     ]  [ 39  ]  [     ]
--------------------------- cycle:9 ---------------------------
[     ]   [     ]   [     ]  [     ]
                               
[     ]  [ 44  ]   [  6  ]  [     ]
                               
[     ]   [  7  ]  [     ]  [     ]
                                
[     ]  [ 62  ]  [  5  ]  [ 58  ]
--------------------------- cycle:10 ---------------------------
[     ]   [     ]   [ 20  ]  [     ]
                               
[     ]  [  8  ]   [     ]   [ 35  ]
                                
[     ]  [     ]  [ 34  ]  [     ]
                               
[ 65  ]   [     ]  [  3  ]   [ 11  ]
--------------------------- cycle:11 ---------------------------
[     ]   [     ]  [     ]   [ 38  ]
                                
[  9  ]  [     ]  [ 40  ]  [     ]
                                
[     ]   [ 27  ]  [     ]  [ 36  ]
                                
[     ]  [ 45  ]  [     ]  [     ]
--------------------------- cycle:12 ---------------------------
[     ]   [     ]  [ 41  ]   [     ]
                                 
[     ]  [ 54  ]  [     ]  [ 61  ]
                                 
[     ]  [     ]  [ 12  ]  [     ]
                               
[     ]  [ 28  ]  [ 14  ]  [     ]
--------------------------- cycle:13 ---------------------------
[     ]   [ 42  ]  [     ]   [     ]
                                 
[     ]  [     ]  [ 10  ]  [     ]
                                
[ 46  ]  [ 17  ]  [ 15  ]  [     ]
                               
[ 31  ]  [ 48  ]  [ 37  ]  [     ]
--------------------------- cycle:14 ---------------------------
[     ]  [     ]  [ 43  ]   [     ]
                                 
[     ]  [     ]  [ 68  ]  [ 13  ]
                               
[  2  ]  [ 49  ]  [ 16  ]  [  4  ]
                               
[     ]  [ 21  ]  [     ]  [ 24  ]
--------------------------- cycle:15 ---------------------------
[ 51  ]  [ 47  ]   [     ]   [     ]
                               
[     ]   [  0  ]  [     ]  [     ]
                                
[ 18  ]  [     ]  [ 69  ]  [     ]
                                
[ 55  ]  [     ]  [ 39  ]  [     ]
--------------------------- cycle:16 ---------------------------
[     ]   [     ]   [     ]  [     ]
                               
[ 19  ]  [ 44  ]   [  6  ]  [ 22  ]
                               
[     ]   [  7  ]  [     ]  [ 52  ]
                                
[     ]  [ 62  ]  [  5  ]  [ 58  ]
--------------------------- cycle:17 ---------------------------
[ 29  ]   [     ]   [ 20  ]  [ 25  ]
                               
[     ]  [  8  ]   [     ]   [ 35  ]
                                
[ 50  ]  [     ]  [ 34  ]  [     ]
                               
[ 65  ]   [     ]  [  3  ]   [ 11  ]
--------------------------- cycle:18 ---------------------------
[     ]   [ 32  ]  [     ]   [ 38  ]
                                
[  9  ]  [     ]  [ 40  ]  [     ]
                                
[     ]   [ 27  ]  [     ]  [ 36  ]
                                
[     ]  [ 45  ]  [     ]  [     ]
--------------------------- cycle:19 ---------------------------
[     ]   [     ]  [ 41  ]   [     ]
                                 
[     ]  [ 54  ]  [     ]  [ 61  ]
                                 
[     ]  [     ]  [ 12  ]  [     ]
                               
[     ]  [ 28  ]  [ 14  ]  [     ]
--------------------------- cycle:20 ---------------------------
[     ]   [ 42  ]  [     ]   [     ]
                                 
[ 59  ]  [ 53  ]  [ 10  ]  [     ]
                                
[ 46  ]  [ 17  ]  [ 15  ]  [ 56  ]
                               
[ 31  ]  [ 48  ]  [ 37  ]  [     ]
--------------------------- cycle:21 ---------------------------
[     ]  [ 66  ]  [ 43  ]   [     ]
                                 
[     ]  [     ]  [ 68  ]  [ 13  ]
                               
[  2  ]  [ 49  ]  [ 16  ]  [  4  ]
                               
[ 30  ]  [ 21  ]  [     ]  [ 24  ]
--------------------------- cycle:22 ---------------------------
[ 51  ]  [ 47  ]   [ 63  ]   [     ]
                               
[     ]   [  0  ]  [     ]  [     ]
                                
[ 18  ]  [     ]  [ 69  ]  [     ]
                                
[ 55  ]  [     ]  [ 39  ]  [ 23  ]
--------------------------- cycle:23 ---------------------------
[     ]   [     ]   [     ]  [     ]
                               
[ 19  ]  [ 44  ]   [  6  ]  [ 22  ]
                               
[     ]   [  7  ]  [     ]  [ 52  ]
                                
[     ]  [ 62  ]  [  5  ]  [ 58  ]
--------------------------- cycle:24 ---------------------------
[ 29  ]   [     ]   [ 20  ]  [ 25  ]
                               
[     ]  [  8  ]   [     ]   [ 35  ]
                                
[ 50  ]  [     ]  [ 34  ]  [     ]
                               
[ 65  ]   [ 33  ]  [  3  ]   [ 11  ]
--------------------------- cycle:25 ---------------------------
[     ]   [ 32  ]  [     ]   [ 38  ]
                                
[  9  ]  [     ]  [ 40  ]  [     ]
                                
[     ]   [ 27  ]  [     ]  [ 36  ]
                                
[ 26  ]  [ 45  ]  [ 57  ]  [     ]
--------------------------- cycle:26 ---------------------------
[     ]   [     ]  [ 41  ]   [     ]
                                 
[     ]  [ 54  ]  [     ]  [ 61  ]
                                 
[     ]  [     ]  [ 12  ]  [     ]
                               
[ 60  ]  [ 28  ]  [ 14  ]  [     ]
--------------------------- cycle:27 ---------------------------
[     ]   [ 42  ]  [     ]   [     ]
                                 
[ 59  ]  [ 53  ]  [ 10  ]  [     ]
                                
[ 46  ]  [ 17  ]  [ 15  ]  [ 56  ]
                               
[ 31  ]  [ 48  ]  [ 37  ]  [     ]
--------------------------- cycle:28 ---------------------------
[     ]  [ 66  ]  [ 43  ]   [     ]
                                 
[     ]  [     ]  [ 68  ]  [ 13  ]
                               
[  2  ]  [ 49  ]  [ 16  ]  [  4  ]
                               
[ 30  ]  [ 21  ]  [ 67  ]  [ 24  ]
--------------------------- cycle:29 ---------------------------
[ 51  ]  [ 47  ]   [ 63  ]   [     ]
                               
[     ]   [  0  ]  [     ]  [     ]
                                
[ 18  ]  [     ]  [ 69  ]  [     ]
                                
[ 55  ]  [     ]  [ 39  ]  [ 23  ]
--------------------------- cycle:30 ---------------------------
[     ]   [     ]   [     ]  [     ]
                               
[ 19  ]  [ 44  ]   [  6  ]  [ 22  ]
                               
[     ]   [  7  ]  [     ]  [ 52  ]
                                
[     ]  [ 62  ]  [  5  ]  [ 58  ]
--------------------------- cycle:31 ---------------------------
[ 29  ]   [     ]   [ 20  ]  [ 25  ]
                               
[     ]  [  8  ]   [     ]   [ 35  ]
                                
[ 50  ]  [     ]  [ 34  ]  [     ]
                               
[ 65  ]   [ 33  ]  [  3  ]   [ 11  ]
--------------------------- cycle:32 ---------------------------
[     ]   [ 32  ]  [     ]   [ 38  ]
                                
[  9  ]  [     ]  [ 40  ]  [     ]
                                
[     ]   [ 27  ]  [     ]  [ 36  ]
                                
[ 26  ]  [ 45  ]  [ 57  ]  [ 64  ]
[Mapping II: 7]
[Mapping Success]
==================================
[ExpandableII: 4]
==================================
[Utilization & DVFS stats]
tile avg fu utilization: 61.6071%; avg xbar utilization: 96.4286%; avg overall utilization: 96.4286%
histogram 0% tile utilization: 0
histogram (0%, 25%] tile utilization: 0
histogram (25%, 50%] tile utilization: 0
histogram (50%, 100%] tile utilization: 16
tile average DVFS frequency level: 100%
histogram 0% tile DVFS frequency ratio: 0
histogram 25% tile DVFS frequency ratio: 0
histogram 50% tile DVFS frequency ratio: 0
histogram 100% tile DVFS frequency ratio: 16
==================================
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 2...
[DEBUG] inside roi for CGRA node 2...
[DEBUG] inside roi for CGRA node 3...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 7...
[DEBUG] inside roi for CGRA node 8...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 11...
[DEBUG] inside roi for CGRA node 12...
[DEBUG] inside roi for CGRA node 13...
[DEBUG] inside roi for CGRA node 0...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 7...
[DEBUG] inside roi for CGRA node 8...
[DEBUG] inside roi for CGRA node 9...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 11...
[DEBUG] inside roi for CGRA node 12...
[DEBUG] inside roi for CGRA node 13...
[DEBUG] inside roi for CGRA node 15...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 2...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 7...
[DEBUG] inside roi for CGRA node 7...
[DEBUG] inside roi for CGRA node 8...
[DEBUG] inside roi for CGRA node 9...
[DEBUG] inside roi for CGRA node 0...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 2...
[DEBUG] inside roi for CGRA node 3...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 7...
[DEBUG] inside roi for CGRA node 8...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 14...
[DEBUG] inside roi for CGRA node 0...
[DEBUG] inside roi for CGRA node 0...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 3...
[DEBUG] inside roi for CGRA node 3...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 9...
[DEBUG] inside roi for CGRA node 9...
[DEBUG] inside roi for CGRA node 11...
[DEBUG] inside roi for CGRA node 13...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 2...
[DEBUG] inside roi for CGRA node 2...
[DEBUG] inside roi for CGRA node 3...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 7...
[DEBUG] inside roi for CGRA node 8...
[DEBUG] inside roi for CGRA node 9...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 0...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 2...
[DEBUG] inside roi for CGRA node 3...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 7...
[DEBUG] inside roi for CGRA node 8...
[DEBUG] inside roi for CGRA node 8...
[DEBUG] inside roi for CGRA node 9...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 11...
[DEBUG] inside roi for CGRA node 12...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 2...
[DEBUG] inside roi for CGRA node 2...
[DEBUG] inside roi for CGRA node 3...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 7...
[DEBUG] inside roi for CGRA node 8...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 11...
[DEBUG] inside roi for CGRA node 11...
[DEBUG] inside roi for CGRA node 12...
[DEBUG] inside roi for CGRA node 13...
[Output Json]
[Output Json for Incremental Mapping]
==================================
BC5     b0$JYfmOQL   !  
  !       #AI29%bEBB28K
2RHp!#DAd CF 2R*(*1|\          2"H	 d""LLt3 	( (A	2# JRJ@(Tb1M@r` 0 0 i Q    F&0 !!!`a svr sphrhxxtpz(y  aAaa!0p`y(htp6`r8p`6rzxyh{Hrt    0p`y(pwhuv6pv(y !a 0p`y(pwhyHspr 6rw60xhvz@ A!yr ypuhxwrzxyhqs0r6tr   !` |;h;ps(zhs(pzr`a`a`  8rprtwp0rhs6hpt !a a svr 6A0 Pm@ C8<@<C;C;;C9 P0m PPm`@9;C9 ;C;<9CC8: 0 m m@ C8<@;<9C9CC9;C<A;=`P   pm@ <C9 <C8:<;C9=<89C9CC:C9 x p@m0P >@C89=9C8C=C9xk`0kl0k0Prkxp A  C9C9C:@;C8C99CC8: 0 0@m`@9;C9 Nf  	aA!!0p`y(0yv(6wHwr a ! svr vHwhv(svh{(qw6t z@  a! svr wx6Pzhxhzq`r !a! svr wx6t8w(rh}(yxyhs6hpt !a !! zz(zqX6yxz(qw6z0s(yhyH}(  A<6: zy8r60rzy(y ``A```aA`  `s(w(yHq zpys(60xhvz@ `!0p`y(`A(``  6I     `B L(0	  &|;;6qhvHw|hspz`
 w z0rs m rpqs z0r w z`tv@mv@z`tpq xzvs z`trJ@4BN,wLtx$      @ ;$	(      !II $@     $iK!
      Td@         	0B @       H!U
        @@1         @b@ay ,   2L	&GC
# 4J         3f=C8Byxsq 3Bf0=C8=C==xtp{yHppzpvxp 0n0P3!!af0;;C9<<;v`{h7hrh7pp`v(vvxw_qry,0ba!aC9C9C9C98C8;/<;;ipXrpthx`ttS P@ P3 (A!fQ8C:;P$v`{h7`wxxQLP3ja!~!aT8;C=C9<C;;
ywtz(r\P0#AfH;=8C9<9;<Hqv`qqX` 0 Pn00P0#a!!!!!f ;C=99XppwxzzHwp  y   I   rH C	r2H #D(d<12B! j
Ode wchar_sizeUbuntu clang version 12.0.0-3ubuntu1~20.04.5floatomnipotent charSimple C/C++ TBAAllvm.loop.mustprogressllvm.loop.vectorize.widthllvm.loop.unroll.disable  #C20(#20CP020<-3 2\\F	T\F	        
r(wzXpC=8C9A!!4`P @ Py(p`vxqz(rXp8;=        <;;=<C8   a   T   C,      :hfQ# lO1A# AZ	APYe#fi@Y  0     +J(   #`(DAD@	D@&D0xT0l@ 0x0l@ 0x0l@  pC,#`x4#`0eD@5bp!eA 8e      ["F m 2,ehhA(   !1  
     # @ b        a   a  e  D   
 AJ AA 
 A!
0 aJP Aa

@
<
P|
0 	H VFdGE EIEEEEMEEa 
<@$4C{,0 (,V8WD?PGE EEEEP	VxPB  0     "GQ   llvm.loop.isvectorized  +K%Q+LD&Q
B(nIA    `1KT4&Cp Bt B@
`Ac9@,8qD `Q@`\@0l@ F{- Bt B@t A'!g@:8qD `Q`\@0l@  7 Bt ;P F<`|0\Pw< P %t ArDr!'``\`@0l@ t D 1l@<  )E0 ^wI /4P A 6AP A Gqd`!'`\`@0l@ t D 1l@<  )E0 `AO,1h!dA@E+8wY nsP )t ArDr!'`\`@0l@ t D 1l@<  )E0 Fw^ P A AP A Gqe`!'P`\`@0l@ t D 1l@<  )E0 m,QM{(S` 0`t @h	p` q``H{qL Gq!rB P FM0 4qH D@~Lq `Qp~,\w| !&P A (BP A Gqg`!' #`\`@0l@ t D 1l@<  )E0 (2,r);P Fq #w,A2PR	\&w chP 1t 	ArDr!' '`\`@0l@ t D 1l@<  )E0 bzr	`'*`\0*`rDrB P FM0 4qH D@Lq `Qr*00
2(I*00
2,F0PCW
P F,3PR\+wA P -t ArDr!'.`\`@0l@ t D 1l@<  )E0 br`//` 2`\rDwrB (P FM0 4qH D@Lq `Qr20024L{/003`t @
$s85` 9s`3 6`HqM Gq!'rB jP FM0 4qH D@Lq `Qp,\ 7wA tyP A {CP A Gqh`!'0:`\`@0l@ t D 1l@<  )E0 (,h,M{Pd`70;`t @h	DAa s`;;`HqL Gq!rB P FM0 4qH D@Lq `Qp,\>w P A CP A Gqg`!' B`\`@0l@ t D 1l@<  )E0 (",+P Fq?w,4Pa  ]?e@qL :DP 5=D	t C1l@4  !E0 f4Q HO0 4qJ Defl0p5Qt Q@Wt Ag!@9qD `QG`\@0l@ 7n=7qT4d@aF0J`t @h	XXU9X0p+wRt R@pK`AcE@/9qD `Q0N`\@0l@ \6N] KA:e@;qdH<qeArj@	t C1l@4  !E0 4Q HO0 4qJ D >pC O`0pYH@H@R`(] O;KT48\a )u`R S`HLqM Gq!'rB :P FM0 4qH D@OMq `QpO-\ VwJdiP A kEP A Gqh`!'0W`\`@0l@ t D 1l@<  )E0 (uZ,Chw_,VEVUVUVUVuVuVipqZbpBjp	pZb08dpBG;7@7@%RE'zDt ^u ^u ^u _pxp~la Z0[As)c!dF+:`.r2eZj5ua^pymBdp;ZAVkapd ^k
ZA#Vkd@fk2R` C[5 m2u[n C[5`m2u[ou\}\$rB +A kAHd*#8&a 1|2_| A_uD'ypyru	A\QD\pG\*(	Gy wq-=
z 
o 'qr rB D\1
Iw sA6^l*`lA:blbladlAdl@85`Qt2;bcn@:6;6<6@<60=6 =6l@  \<7>T4dh|p@EaPg0 k`t @h	QfeP %t ArDr!'`n`\`@0l@ t D 1l@<  )E0 geP A FP A Gqd`!'o`\`@0l@ t D 1l@<  )E0 g"x(P FBv\\r s`\HqJ Gq!rB <P FM0 4qH D@Mq `Qp}v]\sv`\v`rDGrB tP FM0 4qH D@Mq `Q`w002|^ zc zd zcz.ze z07P7'':`7 
7 'C'zDp	pD{b0 UdpBG; `t u u u @E3a\{@@A @oA=@?#1^2WzsweU_
d.An;i./z2z @z7@^]5%Au@X|)c!pd^NH:P02KA `{wBXps]xrjp	AhrB 'q@$dd 
d6 ` NB2R2;@U7@7 7l@ \*` ,A0P~c0Pb
0A@jF7pGmdll`\HB`Ac=@B`\`@0l@ t b0Q HO0 4qJ Dy,~@)`t b0P /dlB,`\H,`Ac=@.`\`@0l@ t b0Q HO0 4qJ D A/00b d0   [ A m 2,eh@
-@[,[ m 2xe  2A m p@[8-hpe 2A m@@[P-*ah e 2B mn!@[]-/h@e8 2C m!@[y-C=he 2Tm!!@[-Ka&hPe 2D mt"<@[-O,hex 2E m"t@[-^!/he2F mH#@[-m!7he 2F m#@[-z=h@e 2G m#@[-Dh0"Re0 2H md$5@[	-Gh&e 2I m$h@[7	-!Oh'e 2I m@%@[Q	-CUj*ex 2J mt%@[r	-\h.eX 2K m%@[{	-!dh02e  2L mP&*@[	-Cfj03e 2L m&i@[	-mh 7e 2M m&|@[	-uh:eX 2N m^'@[	-CHw$k;e 2O m'@[	-~h?e 2O m'$@[
-hCe 2P mn(8@[
-CIh Fe` 2Q m(x@[<
-hGe  2R mR)@[Y
-C-hKe 2R mz)@[q-C9I!hNe 2S m) @[
-HhpRe@ 2T mb*4@[
-COh Ve 2U m*g@[-C[hWe 2V mJ+@[
-jhZex 2V mr+@[
-xhp^eH 2W m+%U[-hPfe 2Z mT-@[-Ihre 2\ m~.a@[-hveH 2] m.t@[-Ch ze 2^ mJ/@[-Cah`{e 2^ m/@[-h~ex 2_ m/@[- 2`@[hPA mP0-Ce {a 2b@[[hA m1-C=Re a$ 2d@[hA m`2-Le 6& 2d@[hA m2-Zex qA. 2e@[hA m2-^e@  !1      ` ,8C a` [`@ ` [@@s@ 0|m `Z`@ `Z0 ]-  C B Z@pS C B {Z0 8-  D  a ji ` >Z@G  ` C  ` Y@P> g @! vg  t6! f ,l2! Lf ] # (C ! Xe!@,`NB " 7Y0, FB ! c!@}, @F  C ! b {`X0 O,$ @ C ! a  WXp@ ,( `A@ 3X` @d` `A  (8oA-@B `tW Tea0I8(	rlQ, Y9AZdPA`^_p[viUH5	lp4x$op`s Pt - 
'"ADoL80eu @ $@8Ie<!QXyH(Yp
E HUY-
3Em\}`b0dPfphjlnpr0tPvpxz|~
0
P
Sp(:DlQ(m:01 203@4P5`6p789:;<=>? PQ R`&0 	C x &M0@5ai ! 	C 8 `&L 01a c ! 	C       q      2"hx     e  I   8      A      L      X       X            G      Z      	                        $      $       $  (   	   (   	   $  1      1       $  7   
   7   
   $      	       	      	   	   	   	         	      	         	      	          ]         data_realdata_imagcoef_realcoef_imagmaininput_dspkerneloutput_dsp12.0.0x86_64-pc-linux-gnu./kernels/fft/fft.c       