$date
	Thu Jan 22 14:45:26 2026
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module top_tb $end
$var wire 1 ! yellow $end
$var wire 1 " red $end
$var wire 1 # green $end
$var reg 1 $ button $end
$var reg 1 % clk $end
$var reg 1 & nrst $end
$var integer 32 ' tb_passed [31:0] $end
$var integer 32 ( tb_test_num [31:0] $end
$scope module DUT $end
$var wire 1 $ button $end
$var wire 1 % clk $end
$var wire 1 & nrst $end
$var wire 1 ! yellow $end
$var wire 1 " red $end
$var wire 1 # green $end
$var wire 1 ) count_max $end
$var wire 1 * count_en $end
$var wire 1 + count_clr $end
$scope module src1 $end
$var wire 1 % clk $end
$var wire 1 & nrst $end
$var wire 1 * enable $end
$var wire 1 + clear $end
$var reg 8 , count_d [7:0] $end
$var reg 8 - count_q [7:0] $end
$var reg 1 ) max_count $end
$scope begin count_register $end
$upscope $end
$scope begin next_count_logic $end
$upscope $end
$scope begin output_logic $end
$upscope $end
$upscope $end
$scope module src2 $end
$var wire 1 $ button $end
$var wire 1 % clk $end
$var wire 1 ) count_max $end
$var wire 1 & nrst $end
$var reg 1 + count_clr $end
$var reg 1 * count_en $end
$var reg 1 # green $end
$var reg 1 " red $end
$var reg 2 . state_d [1:0] $end
$var reg 2 / state_q [1:0] $end
$var reg 1 ! yellow $end
$scope begin count_register $end
$upscope $end
$scope begin next_state_logic $end
$upscope $end
$upscope $end
$upscope $end
$scope task reset_dut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
b0 .
b0 -
b1 ,
0+
1*
0)
bx (
bx '
0&
0%
0$
0#
1"
0!
$end
#500
1%
#1000
0%
#1500
1%
#2000
1&
0%
#2500
b10 ,
b1 -
1%
#3000
0%
#3500
b11 ,
b10 -
1%
#4000
0%
#4500
b100 ,
b11 -
1%
#5000
0%
#5500
b101 ,
b100 -
1%
#6000
0%
#6500
b110 ,
b101 -
1%
#7000
0%
#7500
b111 ,
b110 -
1%
#8000
0%
#8500
b1000 ,
b111 -
1%
#9000
0%
#9500
b1001 ,
b1000 -
1%
#10000
0%
#10500
b1010 ,
b1001 -
1%
#11000
0%
#11500
b10 .
1*
1"
1)
b0 ,
b1010 -
1%
#12000
0%
#12500
1+
1#
0*
0"
0)
b10 /
b0 -
1%
#13000
0%
#13500
1%
#14000
0%
#14500
1%
#15000
0%
#15500
1%
#16000
0%
#16500
1%
#17000
0%
#17500
1%
#18000
0%
#18500
1%
#19000
0%
#19500
1%
#20000
0%
#20500
1%
#21000
0%
#21500
1%
#22000
0%
#22500
1%
#23000
0%
#23500
1%
#24000
0%
#24500
1%
#25000
0%
#25500
1%
#26000
0%
#26500
1%
#27000
0%
#27500
1%
#28000
0%
#28500
1%
#29000
0%
#29500
1%
#30000
0%
#30500
1%
#31000
0%
#31500
1%
#32000
0%
#32500
1%
#33000
0%
#33500
1%
#34000
b1 .
1+
1#
1$
0%
#34500
b1 ,
1*
1!
0+
0#
b1 /
1%
#35000
b1 ,
1*
1!
0$
0%
#35500
b10 ,
b1 -
1%
#36000
0%
#36500
b11 ,
b10 -
1%
#37000
0%
#37500
b100 ,
b11 -
1%
#38000
0%
#38500
b101 ,
b100 -
1%
#39000
0%
#39500
b110 ,
b101 -
1%
#40000
0%
#40500
b111 ,
b110 -
1%
#41000
0%
#41500
b1000 ,
b111 -
1%
#42000
0%
#42500
b1001 ,
b1000 -
1%
#43000
0%
#43500
b1010 ,
b1001 -
1%
#44000
0%
#44500
b0 .
1*
1!
1)
b0 ,
b1010 -
1%
#45000
0%
#45500
b1 ,
1"
1*
0!
0)
b0 /
b0 -
1%
#46000
0%
#46500
b10 ,
b1 -
1%
#47000
0%
#47500
b11 ,
b10 -
1%
#48000
0%
#48500
b100 ,
b11 -
1%
#49000
0%
#49500
b101 ,
b100 -
1%
#50000
0%
#50500
b110 ,
b101 -
1%
#51000
0%
#51500
b111 ,
b110 -
1%
#52000
0%
#52500
b1000 ,
b111 -
1%
#53000
0%
#53500
b1001 ,
b1000 -
1%
#54000
0%
#54500
b1010 ,
b1001 -
1%
#55000
0%
#55500
b10 .
1*
1"
1)
b0 ,
b1010 -
1%
#56000
0%
#56500
1+
1#
0*
0"
0)
b10 /
b0 -
1%
#57000
0%
#57500
1%
#58000
0%
#58500
1%
#59000
0%
#59500
1%
#60000
0%
#60500
1%
#61000
0%
#61500
1%
#62000
0%
#62500
1%
#63000
0%
#63500
1%
#64000
0%
#64500
1%
#65000
0%
