

================================================================
== Vitis HLS Report for 'deQAM'
================================================================
* Date:           Mon Dec  5 17:17:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.118 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206   |deQAM_Pipeline_VITIS_LOOP_33_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241   |deQAM_Pipeline_VITIS_LOOP_77_3   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251   |deQAM_Pipeline_VITIS_LOOP_95_4   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261  |deQAM_Pipeline_VITIS_LOOP_129_6  |        4|        4|  80.000 ns|  80.000 ns|    4|    4|       no|
        |grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268  |deQAM_Pipeline_VITIS_LOOP_105_5  |        4|        4|  80.000 ns|  80.000 ns|    4|    4|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_61_2  |        ?|        ?|    5 ~ 10|          -|          -|  1 ~ ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     233|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     370|     634|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     302|    -|
|Register         |        -|     -|     421|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     791|    1169|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268  |deQAM_Pipeline_VITIS_LOOP_105_5  |        0|   0|    8|  167|    0|
    |grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261  |deQAM_Pipeline_VITIS_LOOP_129_6  |        0|   0|    8|   93|    0|
    |grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206   |deQAM_Pipeline_VITIS_LOOP_33_1   |        0|   0|  186|   70|    0|
    |grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241   |deQAM_Pipeline_VITIS_LOOP_77_3   |        0|   0|   84|  142|    0|
    |grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251   |deQAM_Pipeline_VITIS_LOOP_95_4   |        0|   0|   84|  142|    0|
    |dsqrt_64ns_64ns_64_10_no_dsp_1_U43          |dsqrt_64ns_64ns_64_10_no_dsp_1   |        0|   0|    0|    0|    0|
    |mul_32s_32s_32_1_1_U44                      |mul_32s_32s_32_1_1               |        0|   3|    0|   20|    0|
    |sitodp_32ns_64_2_no_dsp_1_U42               |sitodp_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|   3|  370|  634|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_335_p2                                         |         +|   0|  0|  38|          31|           1|
    |read_in_imag_V_fu_454_p2                                   |         -|   0|  0|  29|           1|          22|
    |read_in_real_V_1_fu_387_p2                                 |         -|   0|  0|  29|           1|          22|
    |ap_predicate_op83_read_state17                             |       and|   0|  0|   2|           1|           1|
    |grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1827_2_fu_429_p2                                    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln1827_fu_317_p2                                      |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln61_1_fu_330_p2                                      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln61_fu_299_p2                                        |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state17                                           |        or|   0|  0|   2|           1|           1|
    |ap_block_state18_on_subcall_done                           |        or|   0|  0|   2|           1|           1|
    |or_ln1827_fu_435_p2                                        |        or|   0|  0|   2|           1|           1|
    |read_in_imag_V_1_fu_460_p3                                 |    select|   0|  0|  21|           1|          22|
    |read_in_real_V_2_fu_393_p3                                 |    select|   0|  0|  21|           1|          22|
    |select_ln70_1_cast_fu_469_p3                               |    select|   0|  0|   2|           1|           2|
    |select_ln70_cast_fu_402_p3                                 |    select|   0|  0|   2|           1|           2|
    |select_ln77_fu_411_p3                                      |    select|   0|  0|   3|           1|           3|
    |select_ln95_fu_478_p3                                      |    select|   0|  0|   3|           1|           3|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                      |          |   0|  0| 233|         171|         140|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  121|         24|    1|         24|
    |ap_phi_mux_v_out_V_phi_fu_197_p6  |   14|          3|    4|         12|
    |data_in_TDATA_blk_n               |    9|          2|    1|          2|
    |data_in_TREADY_int_regslice       |   14|          3|    1|          3|
    |data_out_TDATA_blk_n              |    9|          2|    1|          2|
    |data_out_TDATA_int_regslice       |   14|          3|   64|        192|
    |data_out_TDEST_int_regslice       |   14|          3|    1|          3|
    |data_out_TID_int_regslice         |   14|          3|    1|          3|
    |data_out_TKEEP_int_regslice       |   14|          3|    8|         24|
    |data_out_TLAST_int_regslice       |   14|          3|    1|          3|
    |data_out_TSTRB_int_regslice       |   14|          3|    8|         24|
    |data_out_TUSER_int_regslice       |   14|          3|    1|          3|
    |data_out_TVALID_int_regslice      |   14|          3|    1|          3|
    |k_fu_146                          |    9|          2|   31|         62|
    |v_out_V_reg_193                   |   14|          3|    4|         12|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  302|         63|  128|        372|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |add_ln61_reg_601                                         |  31|   0|   31|          0|
    |ap_CS_fsm                                                |  23|   0|   23|          0|
    |bitcast_ln1827_reg_588                                   |  64|   0|   64|          0|
    |conv_i1_reg_576                                          |  64|   0|   64|          0|
    |grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_start_reg  |   1|   0|    1|          0|
    |grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_start_reg   |   1|   0|    1|          0|
    |grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_start_reg   |   1|   0|    1|          0|
    |grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln1827_reg_593                                      |   1|   0|    1|          0|
    |icmp_ln61_reg_565                                        |   1|   0|    1|          0|
    |k_fu_146                                                 |  31|   0|   31|          0|
    |mul_reg_560                                              |  32|   0|   32|          0|
    |op2_assign_reg_581                                       |  64|   0|   64|          0|
    |or_ln1827_reg_651                                        |   1|   0|    1|          0|
    |qam_num_2_loc_load_reg_556                               |  32|   0|   32|          0|
    |read_in_imag_V_1_reg_657                                 |  22|   0|   22|          0|
    |read_in_real_V_2_reg_636                                 |  22|   0|   22|          0|
    |select_ln70_1_cast_reg_662                               |   1|   0|    2|          1|
    |select_ln70_cast_reg_641                                 |   1|   0|    2|          1|
    |select_ln77_reg_646                                      |   1|   0|    3|          2|
    |select_ln95_reg_667                                      |   1|   0|    3|          2|
    |tmp_10_reg_621                                           |   1|   0|    1|          0|
    |tmp_11_reg_626                                           |   1|   0|    1|          0|
    |tmp_12_reg_631                                           |   1|   0|    1|          0|
    |tmp_7_reg_606                                            |   8|   0|    8|          0|
    |tmp_8_reg_611                                            |   8|   0|    8|          0|
    |tmp_9_reg_616                                            |   1|   0|    1|          0|
    |v_out_V_reg_193                                          |   4|   0|    4|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 421|   0|  427|          6|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|              deQAM|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|              deQAM|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TDEST    |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_in_TUSER    |   in|    1|          axis|   data_in_V_user_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TID      |   in|    1|          axis|     data_in_V_id_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TDEST   |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
|data_out_TUSER   |  out|    1|          axis|  data_out_V_user_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TID     |  out|    1|          axis|    data_out_V_id_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 17 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 21 22 
20 --> 21 
21 --> 23 
22 --> 21 
23 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v_out_V_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'v_out_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v_out_V_loc = alloca i64 1"   --->   Operation 25 'alloca' 'v_out_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v_V_1_loc = alloca i64 1"   --->   Operation 26 'alloca' 'v_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v_V_0_loc = alloca i64 1"   --->   Operation 27 'alloca' 'v_V_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sym_num_3_loc = alloca i64 1"   --->   Operation 28 'alloca' 'sym_num_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc = alloca i64 1"   --->   Operation 29 'alloca' 'DATA_LEN_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%qam_num_2_loc = alloca i64 1"   --->   Operation 30 'alloca' 'qam_num_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 32 [2/2] (1.10ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_33_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %qam_num_2_loc, i32 %DATA_LEN_1_loc, i32 %sym_num_3_loc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_33_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %qam_num_2_loc, i32 %DATA_LEN_1_loc, i32 %sym_num_3_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 10.6>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 34 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_user_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_id_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_dest_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_user_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_id_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_dest_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%qam_num_2_loc_load = load i32 %qam_num_2_loc"   --->   Operation 52 'load' 'qam_num_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc_load = load i32 %DATA_LEN_1_loc"   --->   Operation 53 'load' 'DATA_LEN_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sym_num_3_loc_load = load i32 %sym_num_3_loc"   --->   Operation 54 'load' 'sym_num_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.42ns)   --->   "%mul = mul i32 %DATA_LEN_1_loc_load, i32 %sym_num_3_loc_load"   --->   Operation 56 'mul' 'mul' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_sgt  i32 %mul, i32 0" [../deQAM.cpp:61]   --->   Operation 57 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %._crit_edge, void %.lr.ph" [../deQAM.cpp:61]   --->   Operation 58 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 59 'alloca' 'k' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (10.6ns)   --->   "%conv_i1 = sitodp i32 %qam_num_2_loc_load" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 60 'sitodp' 'conv_i1' <Predicate = (icmp_ln61)> <Delay = 10.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln61 = store i31 0, i31 %k" [../deQAM.cpp:61]   --->   Operation 61 'store' 'store_ln61' <Predicate = (icmp_ln61)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 10.6>
ST_5 : Operation 62 [1/2] (10.6ns)   --->   "%conv_i1 = sitodp i32 %qam_num_2_loc_load" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 62 'sitodp' 'conv_i1' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 14.1>
ST_6 : Operation 63 [10/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 63 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 14.1>
ST_7 : Operation 64 [9/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 64 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 14.1>
ST_8 : Operation 65 [8/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 65 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 14.1>
ST_9 : Operation 66 [7/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 66 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 14.1>
ST_10 : Operation 67 [6/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 67 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 14.1>
ST_11 : Operation 68 [5/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 68 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 14.1>
ST_12 : Operation 69 [4/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 69 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 14.1>
ST_13 : Operation 70 [3/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 70 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 14.1>
ST_14 : Operation 71 [2/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 71 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 14.1>
ST_15 : Operation 72 [1/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 72 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.14>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln1827 = bitcast i64 %op2_assign"   --->   Operation 73 'bitcast' 'bitcast_ln1827' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1827 = trunc i64 %bitcast_ln1827"   --->   Operation 74 'trunc' 'trunc_ln1827' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (1.14ns)   --->   "%icmp_ln1827 = icmp_eq  i52 %trunc_ln1827, i52 0"   --->   Operation 75 'icmp' 'icmp_ln1827' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit399" [../deQAM.cpp:61]   --->   Operation 76 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.68>
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "%k_load = load i31 %k" [../deQAM.cpp:61]   --->   Operation 77 'load' 'k_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k_load" [../deQAM.cpp:61]   --->   Operation 78 'zext' 'k_cast' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.99ns)   --->   "%icmp_ln61_1 = icmp_eq  i32 %k_cast, i32 %mul" [../deQAM.cpp:61]   --->   Operation 79 'icmp' 'icmp_ln61_1' <Predicate = (icmp_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 80 'speclooptripcount' 'empty_16' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (1.00ns)   --->   "%add_ln61 = add i31 %k_load, i31 1" [../deQAM.cpp:61]   --->   Operation 81 'add' 'add_ln61' <Predicate = (icmp_ln61)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit399.split, void %._crit_edge.loopexit" [../deQAM.cpp:61]   --->   Operation 82 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "%empty_17 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 83 'read' 'empty_17' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_15 = extractvalue i84 %empty_17"   --->   Operation 84 'extractvalue' 'tmp_15' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = extractvalue i84 %empty_17"   --->   Operation 85 'extractvalue' 'tmp_7' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_8 = extractvalue i84 %empty_17"   --->   Operation 86 'extractvalue' 'tmp_8' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_9 = extractvalue i84 %empty_17"   --->   Operation 87 'extractvalue' 'tmp_9' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_10 = extractvalue i84 %empty_17"   --->   Operation 88 'extractvalue' 'tmp_10' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11 = extractvalue i84 %empty_17"   --->   Operation 89 'extractvalue' 'tmp_11' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_12 = extractvalue i84 %empty_17"   --->   Operation 90 'extractvalue' 'tmp_12' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_15, i32 32, i32 53"   --->   Operation 91 'partselect' 'p_Result_s' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_15, i32 53"   --->   Operation 92 'bitselect' 'tmp' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.91ns)   --->   "%read_in_real_V_1 = sub i22 0, i22 %p_Result_s"   --->   Operation 93 'sub' 'read_in_real_V_1' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 94 [1/1] (0.34ns)   --->   "%read_in_real_V_2 = select i1 %tmp, i22 %read_in_real_V_1, i22 %p_Result_s" [../deQAM.cpp:67]   --->   Operation 94 'select' 'read_in_real_V_2' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 95 [1/1] (0.17ns)   --->   "%select_ln70_cast = select i1 %tmp, i2 3, i2 1"   --->   Operation 95 'select' 'select_ln70_cast' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 96 [1/1] (0.20ns)   --->   "%select_ln77 = select i1 %tmp, i3 6, i3 2" [../deQAM.cpp:77]   --->   Operation 96 'select' 'select_ln77' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1827, i32 52, i32 62"   --->   Operation 97 'partselect' 'tmp_s' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.94ns)   --->   "%icmp_ln1827_2 = icmp_ne  i11 %tmp_s, i11 2047"   --->   Operation 98 'icmp' 'icmp_ln1827_2' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.28ns)   --->   "%or_ln1827 = or i1 %icmp_ln1827, i1 %icmp_ln1827_2"   --->   Operation 99 'or' 'or_ln1827' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [2/2] (0.42ns)   --->   "%call_ln1549 = call void @deQAM_Pipeline_VITIS_LOOP_77_3, i2 %select_ln70_cast, i1 %or_ln1827, i64 %op2_assign, i22 %read_in_real_V_2, i3 %select_ln77, i4 %v_V_0_loc"   --->   Operation 100 'call' 'call_ln1549' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i64 %tmp_15"   --->   Operation 101 'trunc' 'p_Result_1' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_15, i32 21"   --->   Operation 102 'bitselect' 'tmp_13' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.91ns)   --->   "%read_in_imag_V = sub i22 0, i22 %p_Result_1"   --->   Operation 103 'sub' 'read_in_imag_V' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [1/1] (0.34ns)   --->   "%read_in_imag_V_1 = select i1 %tmp_13, i22 %read_in_imag_V, i22 %p_Result_1" [../deQAM.cpp:85]   --->   Operation 104 'select' 'read_in_imag_V_1' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.17ns)   --->   "%select_ln70_1_cast = select i1 %tmp_13, i2 3, i2 1"   --->   Operation 105 'select' 'select_ln70_1_cast' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.20ns)   --->   "%select_ln95 = select i1 %tmp_13, i3 6, i3 2" [../deQAM.cpp:95]   --->   Operation 106 'select' 'select_ln95' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 107 [2/2] (0.42ns)   --->   "%call_ln1549 = call void @deQAM_Pipeline_VITIS_LOOP_95_4, i2 %select_ln70_1_cast, i1 %or_ln1827, i64 %op2_assign, i22 %read_in_imag_V_1, i3 %select_ln95, i4 %v_V_1_loc"   --->   Operation 107 'call' 'call_ln1549' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 108 'br' 'br_ln0' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [../deQAM.cpp:151]   --->   Operation 109 'ret' 'ret_ln151' <Predicate = (icmp_ln61_1) | (!icmp_ln61)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 12.0>
ST_18 : Operation 110 [1/2] (12.0ns)   --->   "%call_ln1549 = call void @deQAM_Pipeline_VITIS_LOOP_77_3, i2 %select_ln70_cast, i1 %or_ln1827, i64 %op2_assign, i22 %read_in_real_V_2, i3 %select_ln77, i4 %v_V_0_loc"   --->   Operation 110 'call' 'call_ln1549' <Predicate = true> <Delay = 12.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 111 [1/2] (12.0ns)   --->   "%call_ln1549 = call void @deQAM_Pipeline_VITIS_LOOP_95_4, i2 %select_ln70_1_cast, i1 %or_ln1827, i64 %op2_assign, i22 %read_in_imag_V_1, i3 %select_ln95, i4 %v_V_1_loc"   --->   Operation 111 'call' 'call_ln1549' <Predicate = true> <Delay = 12.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.53>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../deQAM.cpp:16]   --->   Operation 112 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%v_V_0_loc_load = load i4 %v_V_0_loc"   --->   Operation 113 'load' 'v_V_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%v_V_1_loc_load = load i4 %v_V_1_loc"   --->   Operation 114 'load' 'v_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.58ns)   --->   "%switch_ln104 = switch i32 %qam_num_2_loc_load, void %.loopexit, i32 16, void %.preheader10.preheader, i32 4, void %.preheader.preheader" [../deQAM.cpp:104]   --->   Operation 115 'switch' 'switch_ln104' <Predicate = true> <Delay = 0.58>
ST_19 : Operation 116 [2/2] (1.53ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_129_6, i4 %v_V_1_loc_load, i4 %v_V_0_loc_load, i4 %v_out_V_1_loc"   --->   Operation 116 'call' 'call_ln0' <Predicate = (qam_num_2_loc_load == 4)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 117 [2/2] (1.11ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_105_5, i4 %v_V_1_loc_load, i4 %v_V_0_loc_load, i4 %v_out_V_loc"   --->   Operation 117 'call' 'call_ln0' <Predicate = (qam_num_2_loc_load == 16)> <Delay = 1.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.87>
ST_20 : Operation 118 [1/2] (0.87ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_129_6, i4 %v_V_1_loc_load, i4 %v_V_0_loc_load, i4 %v_out_V_1_loc"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.47>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%v_out_V_1_loc_load = load i4 %v_out_V_1_loc"   --->   Operation 119 'load' 'v_out_V_1_loc_load' <Predicate = (qam_num_2_loc_load == 4)> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.47ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 120 'br' 'br_ln0' <Predicate = (qam_num_2_loc_load == 4)> <Delay = 0.47>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%v_out_V_loc_load = load i4 %v_out_V_loc"   --->   Operation 121 'load' 'v_out_V_loc_load' <Predicate = (qam_num_2_loc_load == 16)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.47ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 122 'br' 'br_ln0' <Predicate = (qam_num_2_loc_load == 16)> <Delay = 0.47>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%v_out_V = phi i4 %v_out_V_1_loc_load, void %.preheader.preheader, i4 %v_out_V_loc_load, void %.preheader10.preheader, i4 0, void %_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit399.split"   --->   Operation 123 'phi' 'v_out_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i4 %v_out_V"   --->   Operation 124 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %zext_ln217, i8 %tmp_7, i8 %tmp_8, i1 %tmp_9, i1 %tmp_10, i1 %tmp_11, i1 %tmp_12"   --->   Operation 125 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln61 = store i31 %add_ln61, i31 %k" [../deQAM.cpp:61]   --->   Operation 126 'store' 'store_ln61' <Predicate = true> <Delay = 0.42>

State 22 <SV = 19> <Delay = 0.87>
ST_22 : Operation 127 [1/2] (0.87ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_105_5, i4 %v_V_1_loc_load, i4 %v_V_0_loc_load, i4 %v_out_V_loc"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 21> <Delay = 0.00>
ST_23 : Operation 128 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %zext_ln217, i8 %tmp_7, i8 %tmp_8, i1 %tmp_9, i1 %tmp_10, i1 %tmp_11, i1 %tmp_12"   --->   Operation 128 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit399"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_out_V_1_loc       (alloca           ) [ 001111111111111111111111]
v_out_V_loc         (alloca           ) [ 001111111111111111111111]
v_V_1_loc           (alloca           ) [ 001111111111111111111111]
v_V_0_loc           (alloca           ) [ 001111111111111111111111]
sym_num_3_loc       (alloca           ) [ 001110000000000000000000]
DATA_LEN_1_loc      (alloca           ) [ 001110000000000000000000]
qam_num_2_loc       (alloca           ) [ 001110000000000000000000]
empty               (wait             ) [ 000000000000000000000000]
call_ln0            (call             ) [ 000000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
qam_num_2_loc_load  (load             ) [ 000001111111111111111111]
DATA_LEN_1_loc_load (load             ) [ 000000000000000000000000]
sym_num_3_loc_load  (load             ) [ 000000000000000000000000]
empty_15            (wait             ) [ 000000000000000000000000]
mul                 (mul              ) [ 000001111111111111111111]
icmp_ln61           (icmp             ) [ 000011111111111111111111]
br_ln61             (br               ) [ 000000000000000000000000]
k                   (alloca           ) [ 000011111111111111111111]
store_ln61          (store            ) [ 000000000000000000000000]
conv_i1             (sitodp           ) [ 000000111111111100000000]
op2_assign          (dsqrt            ) [ 000000000000000011111111]
bitcast_ln1827      (bitcast          ) [ 000000000000000001111111]
trunc_ln1827        (trunc            ) [ 000000000000000000000000]
icmp_ln1827         (icmp             ) [ 000000000000000001111111]
br_ln61             (br               ) [ 000000000000000000000000]
k_load              (load             ) [ 000000000000000000000000]
k_cast              (zext             ) [ 000000000000000000000000]
icmp_ln61_1         (icmp             ) [ 000000000000000001111111]
empty_16            (speclooptripcount) [ 000000000000000000000000]
add_ln61            (add              ) [ 000000000000000000111110]
br_ln61             (br               ) [ 000000000000000000000000]
empty_17            (read             ) [ 000000000000000000000000]
tmp_15              (extractvalue     ) [ 000000000000000000000000]
tmp_7               (extractvalue     ) [ 000000000000000000111111]
tmp_8               (extractvalue     ) [ 000000000000000000111111]
tmp_9               (extractvalue     ) [ 000000000000000000111111]
tmp_10              (extractvalue     ) [ 000000000000000000111111]
tmp_11              (extractvalue     ) [ 000000000000000000111111]
tmp_12              (extractvalue     ) [ 000000000000000000111111]
p_Result_s          (partselect       ) [ 000000000000000000000000]
tmp                 (bitselect        ) [ 000000000000000000000000]
read_in_real_V_1    (sub              ) [ 000000000000000000000000]
read_in_real_V_2    (select           ) [ 000000000000000000100000]
select_ln70_cast    (select           ) [ 000000000000000000100000]
select_ln77         (select           ) [ 000000000000000000100000]
tmp_s               (partselect       ) [ 000000000000000000000000]
icmp_ln1827_2       (icmp             ) [ 000000000000000000000000]
or_ln1827           (or               ) [ 000000000000000000100000]
p_Result_1          (trunc            ) [ 000000000000000000000000]
tmp_13              (bitselect        ) [ 000000000000000000000000]
read_in_imag_V      (sub              ) [ 000000000000000000000000]
read_in_imag_V_1    (select           ) [ 000000000000000000100000]
select_ln70_1_cast  (select           ) [ 000000000000000000100000]
select_ln95         (select           ) [ 000000000000000000100000]
br_ln0              (br               ) [ 000000000000000000000000]
ret_ln151           (ret              ) [ 000000000000000000000000]
call_ln1549         (call             ) [ 000000000000000000000000]
call_ln1549         (call             ) [ 000000000000000000000000]
specloopname_ln16   (specloopname     ) [ 000000000000000000000000]
v_V_0_loc_load      (load             ) [ 000000000000000000001010]
v_V_1_loc_load      (load             ) [ 000000000000000000001010]
switch_ln104        (switch           ) [ 000000000000000001111111]
call_ln0            (call             ) [ 000000000000000000000000]
v_out_V_1_loc_load  (load             ) [ 000000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000000]
v_out_V_loc_load    (load             ) [ 000000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000000]
v_out_V             (phi              ) [ 000000000000000000000100]
zext_ln217          (zext             ) [ 000000000000000000000001]
store_ln61          (store            ) [ 000000000000000000000000]
call_ln0            (call             ) [ 000000000000000000000000]
write_ln304         (write            ) [ 000000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deQAM_Pipeline_VITIS_LOOP_33_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deQAM_Pipeline_VITIS_LOOP_77_3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deQAM_Pipeline_VITIS_LOOP_95_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deQAM_Pipeline_VITIS_LOOP_129_6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deQAM_Pipeline_VITIS_LOOP_105_5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="v_out_V_1_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_out_V_1_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v_out_V_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_out_V_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="v_V_1_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_V_1_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="v_V_0_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_V_0_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sym_num_3_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sym_num_3_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="DATA_LEN_1_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DATA_LEN_1_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="qam_num_2_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qam_num_2_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="k_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="empty_17_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="84" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="0" index="3" bw="8" slack="0"/>
<pin id="155" dir="0" index="4" bw="1" slack="0"/>
<pin id="156" dir="0" index="5" bw="1" slack="0"/>
<pin id="157" dir="0" index="6" bw="1" slack="0"/>
<pin id="158" dir="0" index="7" bw="1" slack="0"/>
<pin id="159" dir="1" index="8" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_17/17 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="0" index="3" bw="8" slack="0"/>
<pin id="173" dir="0" index="4" bw="1" slack="0"/>
<pin id="174" dir="0" index="5" bw="1" slack="0"/>
<pin id="175" dir="0" index="6" bw="1" slack="0"/>
<pin id="176" dir="0" index="7" bw="1" slack="0"/>
<pin id="177" dir="0" index="8" bw="4" slack="0"/>
<pin id="178" dir="0" index="9" bw="8" slack="4"/>
<pin id="179" dir="0" index="10" bw="8" slack="4"/>
<pin id="180" dir="0" index="11" bw="1" slack="4"/>
<pin id="181" dir="0" index="12" bw="1" slack="4"/>
<pin id="182" dir="0" index="13" bw="1" slack="4"/>
<pin id="183" dir="0" index="14" bw="1" slack="4"/>
<pin id="184" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/21 "/>
</bind>
</comp>

<comp id="193" class="1005" name="v_out_V_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="2"/>
<pin id="195" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="v_out_V (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="v_out_V_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="4" bw="1" slack="2"/>
<pin id="203" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_out_V/21 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="0" index="3" bw="8" slack="0"/>
<pin id="211" dir="0" index="4" bw="1" slack="0"/>
<pin id="212" dir="0" index="5" bw="1" slack="0"/>
<pin id="213" dir="0" index="6" bw="1" slack="0"/>
<pin id="214" dir="0" index="7" bw="1" slack="0"/>
<pin id="215" dir="0" index="8" bw="64" slack="0"/>
<pin id="216" dir="0" index="9" bw="8" slack="0"/>
<pin id="217" dir="0" index="10" bw="8" slack="0"/>
<pin id="218" dir="0" index="11" bw="1" slack="0"/>
<pin id="219" dir="0" index="12" bw="1" slack="0"/>
<pin id="220" dir="0" index="13" bw="1" slack="0"/>
<pin id="221" dir="0" index="14" bw="1" slack="0"/>
<pin id="222" dir="0" index="15" bw="32" slack="1"/>
<pin id="223" dir="0" index="16" bw="32" slack="1"/>
<pin id="224" dir="0" index="17" bw="32" slack="1"/>
<pin id="225" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="0" index="3" bw="64" slack="2"/>
<pin id="246" dir="0" index="4" bw="22" slack="0"/>
<pin id="247" dir="0" index="5" bw="3" slack="0"/>
<pin id="248" dir="0" index="6" bw="4" slack="16"/>
<pin id="249" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1549/17 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="0" index="3" bw="64" slack="2"/>
<pin id="256" dir="0" index="4" bw="22" slack="0"/>
<pin id="257" dir="0" index="5" bw="3" slack="0"/>
<pin id="258" dir="0" index="6" bw="4" slack="16"/>
<pin id="259" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1549/17 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="0" index="3" bw="4" slack="18"/>
<pin id="266" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="0" index="3" bw="4" slack="18"/>
<pin id="273" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_i1/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="1"/>
<pin id="281" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="op2_assign/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="qam_num_2_loc_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="3"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qam_num_2_loc_load/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="DATA_LEN_1_loc_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="3"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DATA_LEN_1_loc_load/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sym_num_3_loc_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="3"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sym_num_3_loc_load/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="mul_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln61_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln61_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="31" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="bitcast_ln1827_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1827/16 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln1827_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1827/16 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln1827_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="52" slack="0"/>
<pin id="319" dir="0" index="1" bw="52" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1827/16 "/>
</bind>
</comp>

<comp id="323" class="1004" name="k_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="13"/>
<pin id="325" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/17 "/>
</bind>
</comp>

<comp id="326" class="1004" name="k_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="31" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/17 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln61_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="13"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_1/17 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln61_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="31" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/17 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_15_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="84" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_15/17 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_7_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="84" slack="0"/>
<pin id="347" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_7/17 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_8_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="84" slack="0"/>
<pin id="351" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_9_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="84" slack="0"/>
<pin id="355" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_9/17 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_10_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="84" slack="0"/>
<pin id="359" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_10/17 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_11_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="84" slack="0"/>
<pin id="363" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_11/17 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_12_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="84" slack="0"/>
<pin id="367" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_12/17 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Result_s_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="22" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="0" index="2" bw="7" slack="0"/>
<pin id="373" dir="0" index="3" bw="7" slack="0"/>
<pin id="374" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/17 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="0" index="2" bw="7" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="387" class="1004" name="read_in_real_V_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="22" slack="0"/>
<pin id="390" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="read_in_real_V_1/17 "/>
</bind>
</comp>

<comp id="393" class="1004" name="read_in_real_V_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="22" slack="0"/>
<pin id="396" dir="0" index="2" bw="22" slack="0"/>
<pin id="397" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="read_in_real_V_2/17 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln70_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="0" index="2" bw="2" slack="0"/>
<pin id="406" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70_cast/17 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln77_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="0"/>
<pin id="414" dir="0" index="2" bw="3" slack="0"/>
<pin id="415" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/17 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_s_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="1"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln1827_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="0"/>
<pin id="431" dir="0" index="1" bw="11" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1827_2/17 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln1827_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1827/17 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Result_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/17 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_13_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/17 "/>
</bind>
</comp>

<comp id="454" class="1004" name="read_in_imag_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="22" slack="0"/>
<pin id="457" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="read_in_imag_V/17 "/>
</bind>
</comp>

<comp id="460" class="1004" name="read_in_imag_V_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="22" slack="0"/>
<pin id="463" dir="0" index="2" bw="22" slack="0"/>
<pin id="464" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="read_in_imag_V_1/17 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln70_1_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="2" slack="0"/>
<pin id="472" dir="0" index="2" bw="2" slack="0"/>
<pin id="473" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70_1_cast/17 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln95_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="0"/>
<pin id="481" dir="0" index="2" bw="3" slack="0"/>
<pin id="482" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95/17 "/>
</bind>
</comp>

<comp id="487" class="1004" name="v_V_0_loc_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="18"/>
<pin id="489" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_V_0_loc_load/19 "/>
</bind>
</comp>

<comp id="492" class="1004" name="v_V_1_loc_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="18"/>
<pin id="494" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_V_1_loc_load/19 "/>
</bind>
</comp>

<comp id="497" class="1004" name="v_out_V_1_loc_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="20"/>
<pin id="499" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_out_V_1_loc_load/21 "/>
</bind>
</comp>

<comp id="501" class="1004" name="v_out_V_loc_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="20"/>
<pin id="503" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_out_V_loc_load/21 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln217_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/21 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln61_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="4"/>
<pin id="512" dir="0" index="1" bw="31" slack="17"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/21 "/>
</bind>
</comp>

<comp id="514" class="1005" name="v_out_V_1_loc_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="18"/>
<pin id="516" dir="1" index="1" bw="4" slack="18"/>
</pin_list>
<bind>
<opset="v_out_V_1_loc "/>
</bind>
</comp>

<comp id="520" class="1005" name="v_out_V_loc_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="18"/>
<pin id="522" dir="1" index="1" bw="4" slack="18"/>
</pin_list>
<bind>
<opset="v_out_V_loc "/>
</bind>
</comp>

<comp id="526" class="1005" name="v_V_1_loc_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="16"/>
<pin id="528" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opset="v_V_1_loc "/>
</bind>
</comp>

<comp id="532" class="1005" name="v_V_0_loc_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="16"/>
<pin id="534" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opset="v_V_0_loc "/>
</bind>
</comp>

<comp id="538" class="1005" name="sym_num_3_loc_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sym_num_3_loc "/>
</bind>
</comp>

<comp id="544" class="1005" name="DATA_LEN_1_loc_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_LEN_1_loc "/>
</bind>
</comp>

<comp id="550" class="1005" name="qam_num_2_loc_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qam_num_2_loc "/>
</bind>
</comp>

<comp id="556" class="1005" name="qam_num_2_loc_load_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="15"/>
<pin id="558" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="qam_num_2_loc_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="mul_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="13"/>
<pin id="562" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="565" class="1005" name="icmp_ln61_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="13"/>
<pin id="567" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="569" class="1005" name="k_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="31" slack="0"/>
<pin id="571" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="576" class="1005" name="conv_i1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="op2_assign_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="1"/>
<pin id="583" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign "/>
</bind>
</comp>

<comp id="588" class="1005" name="bitcast_ln1827_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="1"/>
<pin id="590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln1827 "/>
</bind>
</comp>

<comp id="593" class="1005" name="icmp_ln1827_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1827 "/>
</bind>
</comp>

<comp id="601" class="1005" name="add_ln61_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="31" slack="4"/>
<pin id="603" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_7_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="4"/>
<pin id="608" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_8_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="4"/>
<pin id="613" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_9_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="4"/>
<pin id="618" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_10_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="4"/>
<pin id="623" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_11_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="4"/>
<pin id="628" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_12_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="4"/>
<pin id="633" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="636" class="1005" name="read_in_real_V_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="22" slack="1"/>
<pin id="638" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="read_in_real_V_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="select_ln70_cast_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="1"/>
<pin id="643" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln70_cast "/>
</bind>
</comp>

<comp id="646" class="1005" name="select_ln77_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="1"/>
<pin id="648" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77 "/>
</bind>
</comp>

<comp id="651" class="1005" name="or_ln1827_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1827 "/>
</bind>
</comp>

<comp id="657" class="1005" name="read_in_imag_V_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="22" slack="1"/>
<pin id="659" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="read_in_imag_V_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="select_ln70_1_cast_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="2" slack="1"/>
<pin id="664" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln70_1_cast "/>
</bind>
</comp>

<comp id="667" class="1005" name="select_ln95_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="1"/>
<pin id="669" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln95 "/>
</bind>
</comp>

<comp id="678" class="1005" name="zext_ln217_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="1"/>
<pin id="680" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln217 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="150" pin=6"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="150" pin=7"/></net>

<net id="185"><net_src comp="116" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="196"><net_src comp="114" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="193" pin="1"/><net_sink comp="197" pin=4"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="206" pin=5"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="206" pin=6"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="206" pin=7"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="206" pin=8"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="206" pin=9"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="206" pin=10"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="206" pin=11"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="206" pin=12"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="206" pin=13"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="206" pin=14"/></net>

<net id="250"><net_src comp="96" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="260"><net_src comp="100" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="267"><net_src comp="110" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="274"><net_src comp="112" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="54" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="323" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="150" pin="8"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="150" pin="8"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="150" pin="8"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="150" pin="8"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="150" pin="8"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="150" pin="8"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="150" pin="8"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="70" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="341" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="72" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="74" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="384"><net_src comp="76" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="341" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="74" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="78" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="369" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="379" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="369" pin="4"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="393" pin="3"/><net_sink comp="241" pin=4"/></net>

<net id="407"><net_src comp="379" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="80" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="82" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="402" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="416"><net_src comp="379" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="84" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="86" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="419"><net_src comp="411" pin="3"/><net_sink comp="241" pin=5"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="90" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="92" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="433"><net_src comp="420" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="94" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="440"><net_src comp="435" pin="2"/><net_sink comp="241" pin=2"/></net>

<net id="441"><net_src comp="435" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="445"><net_src comp="341" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="76" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="341" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="98" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="78" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="442" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="446" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="442" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="468"><net_src comp="460" pin="3"/><net_sink comp="251" pin=4"/></net>

<net id="474"><net_src comp="446" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="80" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="82" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="477"><net_src comp="469" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="483"><net_src comp="446" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="84" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="86" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="486"><net_src comp="478" pin="3"/><net_sink comp="251" pin=5"/></net>

<net id="490"><net_src comp="487" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="508"><net_src comp="197" pin="6"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="168" pin=8"/></net>

<net id="517"><net_src comp="118" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="261" pin=3"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="523"><net_src comp="122" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="529"><net_src comp="126" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="251" pin=6"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="535"><net_src comp="130" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="241" pin=6"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="541"><net_src comp="134" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="206" pin=17"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="547"><net_src comp="138" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="206" pin=16"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="553"><net_src comp="142" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="206" pin=15"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="559"><net_src comp="283" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="293" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="568"><net_src comp="299" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="146" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="579"><net_src comp="275" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="584"><net_src comp="278" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="251" pin=3"/></net>

<net id="591"><net_src comp="310" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="596"><net_src comp="317" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="604"><net_src comp="335" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="609"><net_src comp="345" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="168" pin=9"/></net>

<net id="614"><net_src comp="349" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="168" pin=10"/></net>

<net id="619"><net_src comp="353" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="168" pin=11"/></net>

<net id="624"><net_src comp="357" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="168" pin=12"/></net>

<net id="629"><net_src comp="361" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="168" pin=13"/></net>

<net id="634"><net_src comp="365" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="168" pin=14"/></net>

<net id="639"><net_src comp="393" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="644"><net_src comp="402" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="649"><net_src comp="411" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="241" pin=5"/></net>

<net id="654"><net_src comp="435" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="660"><net_src comp="460" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="665"><net_src comp="469" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="670"><net_src comp="478" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="251" pin=5"/></net>

<net id="681"><net_src comp="505" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="168" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {2 3 23 }
	Port: data_out_V_keep_V | {2 3 23 }
	Port: data_out_V_strb_V | {2 3 23 }
	Port: data_out_V_user_V | {2 3 23 }
	Port: data_out_V_last_V | {2 3 23 }
	Port: data_out_V_id_V | {2 3 23 }
	Port: data_out_V_dest_V | {2 3 23 }
 - Input state : 
	Port: deQAM : data_in_V_data_V | {2 3 17 }
	Port: deQAM : data_in_V_keep_V | {2 3 17 }
	Port: deQAM : data_in_V_strb_V | {2 3 17 }
	Port: deQAM : data_in_V_user_V | {2 3 17 }
	Port: deQAM : data_in_V_last_V | {2 3 17 }
	Port: deQAM : data_in_V_id_V | {2 3 17 }
	Port: deQAM : data_in_V_dest_V | {2 3 17 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		mul : 1
		icmp_ln61 : 2
		br_ln61 : 3
		conv_i1 : 1
		store_ln61 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		trunc_ln1827 : 1
		icmp_ln1827 : 2
	State 17
		k_cast : 1
		icmp_ln61_1 : 2
		add_ln61 : 1
		br_ln61 : 3
		p_Result_s : 1
		tmp : 1
		read_in_real_V_1 : 2
		read_in_real_V_2 : 3
		select_ln70_cast : 2
		select_ln77 : 2
		icmp_ln1827_2 : 1
		or_ln1827 : 2
		call_ln1549 : 4
		p_Result_1 : 1
		tmp_13 : 1
		read_in_imag_V : 2
		read_in_imag_V_1 : 3
		select_ln70_1_cast : 2
		select_ln95 : 2
		call_ln1549 : 4
	State 18
	State 19
		call_ln0 : 1
		call_ln0 : 1
	State 20
	State 21
		v_out_V : 1
		zext_ln217 : 2
		write_ln304 : 3
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |  grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206 |    0    |    0    |   182   |    26   |
|          |  grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241 |    0    |  0.427  |   199   |    95   |
|   call   |  grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251 |    0    |  0.427  |   199   |    95   |
|          | grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261 |    0    |    0    |    6    |    50   |
|          | grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268 |    0    |    0    |    6    |    69   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln61_fu_299              |    0    |    0    |    0    |    20   |
|   icmp   |             icmp_ln1827_fu_317             |    0    |    0    |    0    |    24   |
|          |             icmp_ln61_1_fu_330             |    0    |    0    |    0    |    20   |
|          |            icmp_ln1827_2_fu_429            |    0    |    0    |    0    |    11   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    sub   |           read_in_real_V_1_fu_387          |    0    |    0    |    0    |    29   |
|          |            read_in_imag_V_fu_454           |    0    |    0    |    0    |    29   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |           read_in_real_V_2_fu_393          |    0    |    0    |    0    |    21   |
|          |           select_ln70_cast_fu_402          |    0    |    0    |    0    |    2    |
|  select  |             select_ln77_fu_411             |    0    |    0    |    0    |    3    |
|          |           read_in_imag_V_1_fu_460          |    0    |    0    |    0    |    21   |
|          |          select_ln70_1_cast_fu_469         |    0    |    0    |    0    |    2    |
|          |             select_ln95_fu_478             |    0    |    0    |    0    |    3    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln61_fu_335              |    0    |    0    |    0    |    38   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    mul   |                 mul_fu_293                 |    3    |    0    |    0    |    20   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    or    |              or_ln1827_fu_435              |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   read   |            empty_17_read_fu_150            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   write  |              grp_write_fu_168              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                 grp_fu_275                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   dsqrt  |                 grp_fu_278                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   trunc  |             trunc_ln1827_fu_313            |    0    |    0    |    0    |    0    |
|          |              p_Result_1_fu_442             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   zext   |                k_cast_fu_326               |    0    |    0    |    0    |    0    |
|          |              zext_ln217_fu_505             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                tmp_15_fu_341               |    0    |    0    |    0    |    0    |
|          |                tmp_7_fu_345                |    0    |    0    |    0    |    0    |
|          |                tmp_8_fu_349                |    0    |    0    |    0    |    0    |
|extractvalue|                tmp_9_fu_353                |    0    |    0    |    0    |    0    |
|          |                tmp_10_fu_357               |    0    |    0    |    0    |    0    |
|          |                tmp_11_fu_361               |    0    |    0    |    0    |    0    |
|          |                tmp_12_fu_365               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|partselect|              p_Result_s_fu_369             |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_420                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
| bitselect|                 tmp_fu_379                 |    0    |    0    |    0    |    0    |
|          |                tmp_13_fu_446               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    3    |  0.854  |   592   |   580   |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  DATA_LEN_1_loc_reg_544  |   32   |
|     add_ln61_reg_601     |   31   |
|  bitcast_ln1827_reg_588  |   64   |
|      conv_i1_reg_576     |   64   |
|    icmp_ln1827_reg_593   |    1   |
|     icmp_ln61_reg_565    |    1   |
|         k_reg_569        |   31   |
|        mul_reg_560       |   32   |
|    op2_assign_reg_581    |   64   |
|     or_ln1827_reg_651    |    1   |
|qam_num_2_loc_load_reg_556|   32   |
|   qam_num_2_loc_reg_550  |   32   |
| read_in_imag_V_1_reg_657 |   22   |
| read_in_real_V_2_reg_636 |   22   |
|select_ln70_1_cast_reg_662|    2   |
| select_ln70_cast_reg_641 |    2   |
|    select_ln77_reg_646   |    3   |
|    select_ln95_reg_667   |    3   |
|   sym_num_3_loc_reg_538  |   32   |
|      tmp_10_reg_621      |    1   |
|      tmp_11_reg_626      |    1   |
|      tmp_12_reg_631      |    1   |
|       tmp_7_reg_606      |    8   |
|       tmp_8_reg_611      |    8   |
|       tmp_9_reg_616      |    1   |
|     v_V_0_loc_reg_532    |    4   |
|     v_V_1_loc_reg_526    |    4   |
|   v_out_V_1_loc_reg_514  |    4   |
|    v_out_V_loc_reg_520   |    4   |
|      v_out_V_reg_193     |    4   |
|    zext_ln217_reg_678    |   64   |
+--------------------------+--------+
|           Total          |   575  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|              grp_write_fu_168             |  p8  |   2  |   4  |    8   ||    9    |
| grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241 |  p1  |   2  |   2  |    4   ||    9    |
| grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241 |  p2  |   2  |   1  |    2   ||    9    |
| grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241 |  p4  |   2  |  22  |   44   ||    9    |
| grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241 |  p5  |   2  |   3  |    6   ||    9    |
| grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251 |  p1  |   2  |   2  |    4   ||    9    |
| grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251 |  p2  |   2  |   1  |    2   ||    9    |
| grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251 |  p4  |   2  |  22  |   44   ||    9    |
| grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251 |  p5  |   2  |   3  |    6   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   120  ||  3.843  ||    81   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    0   |   592  |   580  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   81   |
|  Register |    -   |    -   |   575  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |  1167  |   661  |
+-----------+--------+--------+--------+--------+
