<profile>

<section name = "Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2'" level="0">
<item name = "Date">Sat Sep 21 02:17:24 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">EdgedetectBaseline_cluster</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 2.300 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 73.337 ns, 73.337 ns, 10, 10, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_47_1_VITIS_LOOP_49_2">9, 9, 2, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 84, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 8, 2, -</column>
<column name="Multiplexer">-, -, 0, 81, -</column>
<column name="Register">-, -, 17, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="convolve2d_smoothing_unsigned_char_unsigned_char_filter_U">edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_convolve2d_smoothing_unsibkb, 0, 8, 2, 0, 9, 8, 1, 72</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln47_1_fu_133_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln47_fu_107_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln49_fu_180_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln51_fu_169_p2">+, 0, 0, 7, 4, 4</column>
<column name="normal_factor_fu_208_p2">+, 0, 0, 13, 6, 6</column>
<column name="empty_fu_159_p2">-, 0, 0, 7, 4, 4</column>
<column name="icmp_ln47_fu_101_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="icmp_ln49_fu_119_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="select_ln31_fu_125_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln47_fu_139_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_c_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten20_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_r_load">9, 2, 2, 4</column>
<column name="c_fu_46">9, 2, 2, 4</column>
<column name="indvar_flatten20_fu_54">9, 2, 4, 8</column>
<column name="normal_factor_2_fu_42">9, 2, 6, 12</column>
<column name="r_fu_50">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c_fu_46">2, 0, 2, 0</column>
<column name="indvar_flatten20_fu_54">4, 0, 4, 0</column>
<column name="normal_factor_2_fu_42">6, 0, 6, 0</column>
<column name="r_fu_50">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2, return value</column>
<column name="normal_factor_2_out">out, 6, ap_vld, normal_factor_2_out, pointer</column>
<column name="normal_factor_2_out_ap_vld">out, 1, ap_vld, normal_factor_2_out, pointer</column>
</table>
</item>
</section>
</profile>
