OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUFx4_ASAP7_75t_R.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1456.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clock" found for clock "clock".
[INFO CTS-0010]  Clock net "clock" has 257 sinks.
[WARNING CTS-0041] Net "net784" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net783" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net782" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net781" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net780" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net779" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net778" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net777" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net776" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net775" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net774" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net773" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net772" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net771" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net770" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net769" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net768" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net767" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net766" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net765" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net764" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net763" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net762" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net761" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net760" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net759" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net758" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net757" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net756" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net755" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net754" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net753" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net752" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net751" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net750" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net749" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net748" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net747" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net746" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net745" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net744" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net743" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net742" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net741" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net740" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net739" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net738" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net737" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net736" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net735" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net734" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net733" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net732" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net731" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net730" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net729" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net728" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net727" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net726" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net725" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net724" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net723" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net722" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net721" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net720" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net719" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net718" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net717" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net716" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net715" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net714" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net713" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net712" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net711" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net710" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net709" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net708" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net707" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net706" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net705" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net704" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net703" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net702" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net701" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net700" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net699" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net698" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net697" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net696" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net695" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net694" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net693" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net692" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net691" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net690" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net689" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net688" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net687" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net686" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net685" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net684" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net683" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net682" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net681" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net680" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net679" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net678" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net677" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net676" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net675" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net674" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net673" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net672" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net671" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net670" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net669" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net668" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net667" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net666" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net665" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net664" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net663" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net662" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net661" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net660" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net659" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net658" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net657" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net656" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net655" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net654" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net653" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net652" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net651" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net650" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net649" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net648" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net647" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net646" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net645" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net644" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net643" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net642" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net641" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net640" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net639" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net638" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net637" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net636" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net635" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net634" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net633" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net632" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net631" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net630" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net629" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net628" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net627" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net626" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net625" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net624" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net623" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net622" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net621" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net620" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net619" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net618" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net617" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net616" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net615" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net614" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net613" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net612" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net611" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net610" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net609" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net608" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net607" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net606" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net605" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net604" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net603" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net602" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net601" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net600" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net599" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net598" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net597" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net596" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net595" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net594" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net593" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net592" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net591" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net590" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net589" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net588" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net587" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net586" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net585" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net584" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net583" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net582" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net581" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net580" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net579" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net578" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net577" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net576" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net575" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net574" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net573" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net572" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net571" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net570" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net569" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net568" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net567" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net566" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net565" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net564" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net563" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net562" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net561" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net560" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net559" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net558" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net557" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net556" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net555" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net554" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net553" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net552" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net551" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net550" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net549" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net548" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net547" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net546" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net545" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net544" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net543" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net542" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net541" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net540" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net539" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net538" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net537" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net536" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net535" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net534" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net533" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net532" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net531" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net530" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net529" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net528" has 1 sinks. Skipping...
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clock.
[INFO CTS-0028]  Total number of sinks: 257.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0021]  Distance between buffers: 22 units (60 um).
[INFO CTS-0019]  Total number of sinks after clustering: 9.
[INFO CTS-0024]  Normalized sink region: [(4.69845, 9.24667), (29.5541, 22.8867)].
[INFO CTS-0025]     Width:  24.8556.
[INFO CTS-0026]     Height: 13.6400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 5
    Sub-region size: 12.4278 X 13.6400
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 156 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 9.
[INFO CTS-0018]     Created 12 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 12 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 5:1, 17:1, 30:8..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clock"
[INFO CTS-0099]  Sinks 257
[INFO CTS-0100]  Leaf buffers 9
[INFO CTS-0101]  Average sink wire length 53.65 um
[INFO CTS-0102]  Path depth 3 - 3
[WARNING STA-0357] virtual clock clock_vir can not be propagated.

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------
Warning: There are 7 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -16621.88

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -80.21

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -80.21

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clock
No launch/capture paths found.

Clock clock_vir
No launch/capture paths found.


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: io_ins_left[10] (input port clocked by clock_vir)
Endpoint: _698_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                         30.00  130.00 ^ input external delay
     1    0.82    6.78    0.77  130.77 ^ io_ins_left[10] (in)
                                         io_ins_left[10] (net)
                  6.78    0.00  130.77 ^ input66/A (BUFx2_ASAP7_75t_R)
     1    0.94    6.06   12.57  143.33 ^ input66/Y (BUFx2_ASAP7_75t_R)
                                         net66 (net)
                  6.06    0.05  143.38 ^ _698_/D (DFFLQNx2_ASAP7_75t_R)
                                143.38   data arrival time

                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.32   12.39    5.20    5.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00    5.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81   26.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.21   26.21 ^ clkbuf_1_1__f_clock/A (BUFx4_ASAP7_75t_R)
     4    6.33   15.17   22.59   48.81 ^ clkbuf_1_1__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock (net)
                 15.23    0.52   49.32 ^ clkbuf_leaf_6_clock/A (BUFx4_ASAP7_75t_R)
    30   66.15  114.21   61.05  110.37 ^ clkbuf_leaf_6_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_6_clock (net)
                116.26    8.52  118.90 ^ _37_75/A (INVx3_ASAP7_75t_R)
     1    0.57   14.80    7.21  126.10 v _37_75/Y (INVx3_ASAP7_75t_R)
                                         net602 (net)
                 14.80    0.00  126.11 v _698_/CLK (DFFLQNx2_ASAP7_75t_R)
                         20.00  146.11   clock uncertainty
                          0.00  146.11   clock reconvergence pessimism
                         12.40  158.51   library hold time
                                158.51   data required time
-----------------------------------------------------------------------------
                                158.51   data required time
                               -143.38   data arrival time
-----------------------------------------------------------------------------
                                -15.13   slack (VIOLATED)


Startpoint: _633_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_outs_right[9] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.32   12.39    5.20    5.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00    5.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81   26.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.23   26.23 ^ clkbuf_1_0__f_clock/A (BUFx4_ASAP7_75t_R)
     5    6.96   16.29   22.99   49.22 ^ clkbuf_1_0__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock (net)
                 16.58    1.17   50.39 ^ clkbuf_leaf_8_clock/A (BUFx4_ASAP7_75t_R)
    17   37.68   66.57   44.23   94.62 ^ clkbuf_leaf_8_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_8_clock (net)
                 67.41    4.22   98.85 ^ _137_140/A (INVx3_ASAP7_75t_R)
     1    0.57   10.55    6.51  105.35 v _137_140/Y (INVx3_ASAP7_75t_R)
                                         net667 (net)
                 10.55    0.00  105.36 v _633_/CLK (DFFLQNx2_ASAP7_75t_R)
     1    2.06   17.38   43.72  149.07 ^ _633_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _102_ (net)
                 17.38    0.04  149.11 ^ _362_/A (INVx3_ASAP7_75t_R)
     1    2.90    9.49    7.55  156.67 v _362_/Y (INVx3_ASAP7_75t_R)
                                         net463 (net)
                  9.66    0.67  157.34 v output463/A (BUFx4f_ASAP7_75t_R)
     1   10.54   17.84   19.12  176.46 v output463/Y (BUFx4f_ASAP7_75t_R)
                                         io_outs_right[9] (net)
                 18.03    1.03  177.49 v io_outs_right[9] (out)
                                177.49   data arrival time

                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                         20.00  120.00   clock uncertainty
                          0.00  120.00   clock reconvergence pessimism
                       -240.00 -120.00   output external delay
                               -120.00   data required time
-----------------------------------------------------------------------------
                               -120.00   data required time
                               -177.49   data arrival time
-----------------------------------------------------------------------------
                                297.49   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: io_lsbIns_5 (input port)
Endpoint: io_lsbOuts_4 (output port)
Path Group: path delay
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    0.92    6.89    0.84    0.84 v io_lsbIns_5 (in)
                                         io_lsbIns_5 (net)
                  6.89    0.00    0.84 v input261/A (BUFx2_ASAP7_75t_R)
     1    3.99   14.06   17.24   18.09 v input261/Y (BUFx2_ASAP7_75t_R)
                                         net261 (net)
                 14.56    1.43   19.51 v _776_/A (BUFx2_ASAP7_75t_R)
     1    3.82   13.68   19.49   39.00 v _776_/Y (BUFx2_ASAP7_75t_R)
                                         net268 (net)
                 14.06    1.23   40.24 v output268/A (BUFx4f_ASAP7_75t_R)
     1   10.23   17.02   20.60   60.84 v output268/Y (BUFx4f_ASAP7_75t_R)
                                         io_lsbOuts_4 (net)
                 17.06    0.44   61.28 v io_lsbOuts_4 (out)
                                 61.28   data arrival time

                         29.60   29.60   max_delay
                          0.00   29.60   output external delay
                                 29.60   data required time
-----------------------------------------------------------------------------
                                 29.60   data required time
                                -61.28   data arrival time
-----------------------------------------------------------------------------
                                -31.68   slack (VIOLATED)


Startpoint: io_ins_right[3] (input port clocked by clock_vir)
Endpoint: _563_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                        225.00  325.00 v input external delay
     1    0.99    6.98    0.92  325.92 v io_ins_right[3] (in)
                                         io_ins_right[3] (net)
                  6.98    0.00  325.92 v input162/A (BUFx2_ASAP7_75t_R)
     1    2.59   10.12   15.62  341.55 v input162/Y (BUFx2_ASAP7_75t_R)
                                         net162 (net)
                 10.23    0.59  342.13 v _563_/D (DFFLQNx2_ASAP7_75t_R)
                                342.13   data arrival time

                        300.00  300.00   clock clock' (fall edge)
                          0.00  300.00   clock source latency
     1    4.32   12.39    5.20  305.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00  305.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81  326.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.23  326.23 ^ clkbuf_1_0__f_clock/A (BUFx4_ASAP7_75t_R)
     5    6.96   16.29   22.99  349.22 ^ clkbuf_1_0__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock (net)
                 16.58    1.17  350.39 ^ clkbuf_leaf_8_clock/A (BUFx4_ASAP7_75t_R)
    17   37.68   66.57   44.23  394.62 ^ clkbuf_leaf_8_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_8_clock (net)
                 66.82    2.41  397.03 ^ _187_210/A (INVx3_ASAP7_75t_R)
     1    0.57   10.50    6.49  403.53 v _187_210/Y (INVx3_ASAP7_75t_R)
                                         net737 (net)
                 10.50    0.00  403.53 v _563_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -20.00  383.53   clock uncertainty
                          0.00  383.53   clock reconvergence pessimism
                         -7.83  375.70   library setup time
                                375.70   data required time
-----------------------------------------------------------------------------
                                375.70   data required time
                               -342.13   data arrival time
-----------------------------------------------------------------------------
                                 33.57   slack (MET)


Startpoint: _753_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_outs_left[0] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.32   12.39    5.20    5.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00    5.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81   26.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.23   26.23 ^ clkbuf_1_0__f_clock/A (BUFx4_ASAP7_75t_R)
     5    6.96   16.29   22.99   49.22 ^ clkbuf_1_0__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock (net)
                 16.32    0.39   49.62 ^ clkbuf_leaf_3_clock/A (BUFx4_ASAP7_75t_R)
    30   64.22  107.59   63.22  112.84 ^ clkbuf_leaf_3_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_3_clock (net)
                107.66    1.57  114.41 ^ net499_20/A (INVx3_ASAP7_75t_R)
     1    0.57   14.09    7.12  121.53 v net499_20/Y (INVx3_ASAP7_75t_R)
                                         net547 (net)
                 14.09    0.00  121.54 v _753_/CLK (DFFLQNx2_ASAP7_75t_R)
     1    2.28   18.76   47.27  168.81 v _753_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _239_ (net)
                 18.77    0.13  168.93 v _499_/A (INVx3_ASAP7_75t_R)
     2    5.95   16.74   12.41  181.34 ^ _499_/Y (INVx3_ASAP7_75t_R)
                                         net271 (net)
                 16.74    0.18  181.53 ^ _779_/A (BUFx2_ASAP7_75t_R)
     1    2.58   11.28   17.87  199.40 ^ _779_/Y (BUFx2_ASAP7_75t_R)
                                         net336 (net)
                 11.36    0.51  199.91 ^ output336/A (BUFx4f_ASAP7_75t_R)
     1   10.46   19.85   19.42  219.33 ^ output336/Y (BUFx4f_ASAP7_75t_R)
                                         io_outs_left[0] (net)
                 19.98    0.88  220.21 ^ io_outs_left[0] (out)
                                220.21   data arrival time

                  0.00  300.00  300.00   clock clock_vir (rise edge)
                        100.00  400.00   clock network delay (ideal)
                        -20.00  380.00   clock uncertainty
                          0.00  380.00   clock reconvergence pessimism
                       -240.00  140.00   output external delay
                                140.00   data required time
-----------------------------------------------------------------------------
                                140.00   data required time
                               -220.21   data arrival time
-----------------------------------------------------------------------------
                                -80.21   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: io_lsbIns_5 (input port)
Endpoint: io_lsbOuts_4 (output port)
Path Group: path delay
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    0.92    6.89    0.84    0.84 v io_lsbIns_5 (in)
                                         io_lsbIns_5 (net)
                  6.89    0.00    0.84 v input261/A (BUFx2_ASAP7_75t_R)
     1    3.99   14.06   17.24   18.09 v input261/Y (BUFx2_ASAP7_75t_R)
                                         net261 (net)
                 14.56    1.43   19.51 v _776_/A (BUFx2_ASAP7_75t_R)
     1    3.82   13.68   19.49   39.00 v _776_/Y (BUFx2_ASAP7_75t_R)
                                         net268 (net)
                 14.06    1.23   40.24 v output268/A (BUFx4f_ASAP7_75t_R)
     1   10.23   17.02   20.60   60.84 v output268/Y (BUFx4f_ASAP7_75t_R)
                                         io_lsbOuts_4 (net)
                 17.06    0.44   61.28 v io_lsbOuts_4 (out)
                                 61.28   data arrival time

                         29.60   29.60   max_delay
                          0.00   29.60   output external delay
                                 29.60   data required time
-----------------------------------------------------------------------------
                                 29.60   data required time
                                -61.28   data arrival time
-----------------------------------------------------------------------------
                                -31.68   slack (VIOLATED)


Startpoint: io_ins_right[3] (input port clocked by clock_vir)
Endpoint: _563_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                        225.00  325.00 v input external delay
     1    0.99    6.98    0.92  325.92 v io_ins_right[3] (in)
                                         io_ins_right[3] (net)
                  6.98    0.00  325.92 v input162/A (BUFx2_ASAP7_75t_R)
     1    2.59   10.12   15.62  341.55 v input162/Y (BUFx2_ASAP7_75t_R)
                                         net162 (net)
                 10.23    0.59  342.13 v _563_/D (DFFLQNx2_ASAP7_75t_R)
                                342.13   data arrival time

                        300.00  300.00   clock clock' (fall edge)
                          0.00  300.00   clock source latency
     1    4.32   12.39    5.20  305.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00  305.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81  326.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.23  326.23 ^ clkbuf_1_0__f_clock/A (BUFx4_ASAP7_75t_R)
     5    6.96   16.29   22.99  349.22 ^ clkbuf_1_0__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock (net)
                 16.58    1.17  350.39 ^ clkbuf_leaf_8_clock/A (BUFx4_ASAP7_75t_R)
    17   37.68   66.57   44.23  394.62 ^ clkbuf_leaf_8_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_8_clock (net)
                 66.82    2.41  397.03 ^ _187_210/A (INVx3_ASAP7_75t_R)
     1    0.57   10.50    6.49  403.53 v _187_210/Y (INVx3_ASAP7_75t_R)
                                         net737 (net)
                 10.50    0.00  403.53 v _563_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -20.00  383.53   clock uncertainty
                          0.00  383.53   clock reconvergence pessimism
                         -7.83  375.70   library setup time
                                375.70   data required time
-----------------------------------------------------------------------------
                                375.70   data required time
                               -342.13   data arrival time
-----------------------------------------------------------------------------
                                 33.57   slack (MET)


Startpoint: _753_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_outs_left[0] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.32   12.39    5.20    5.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00    5.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81   26.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.23   26.23 ^ clkbuf_1_0__f_clock/A (BUFx4_ASAP7_75t_R)
     5    6.96   16.29   22.99   49.22 ^ clkbuf_1_0__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock (net)
                 16.32    0.39   49.62 ^ clkbuf_leaf_3_clock/A (BUFx4_ASAP7_75t_R)
    30   64.22  107.59   63.22  112.84 ^ clkbuf_leaf_3_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_3_clock (net)
                107.66    1.57  114.41 ^ net499_20/A (INVx3_ASAP7_75t_R)
     1    0.57   14.09    7.12  121.53 v net499_20/Y (INVx3_ASAP7_75t_R)
                                         net547 (net)
                 14.09    0.00  121.54 v _753_/CLK (DFFLQNx2_ASAP7_75t_R)
     1    2.28   18.76   47.27  168.81 v _753_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _239_ (net)
                 18.77    0.13  168.93 v _499_/A (INVx3_ASAP7_75t_R)
     2    5.95   16.74   12.41  181.34 ^ _499_/Y (INVx3_ASAP7_75t_R)
                                         net271 (net)
                 16.74    0.18  181.53 ^ _779_/A (BUFx2_ASAP7_75t_R)
     1    2.58   11.28   17.87  199.40 ^ _779_/Y (BUFx2_ASAP7_75t_R)
                                         net336 (net)
                 11.36    0.51  199.91 ^ output336/A (BUFx4f_ASAP7_75t_R)
     1   10.46   19.85   19.42  219.33 ^ output336/Y (BUFx4f_ASAP7_75t_R)
                                         io_outs_left[0] (net)
                 19.98    0.88  220.21 ^ io_outs_left[0] (out)
                                220.21   data arrival time

                  0.00  300.00  300.00   clock clock_vir (rise edge)
                        100.00  400.00   clock network delay (ideal)
                        -20.00  380.00   clock uncertainty
                          0.00  380.00   clock reconvergence pessimism
                       -240.00  140.00   output external delay
                                140.00   data required time
-----------------------------------------------------------------------------
                                140.00   data required time
                               -220.21   data arrival time
-----------------------------------------------------------------------------
                                -80.21   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
133.67747497558594

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
250.0

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5347

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
84.83816528320312

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9206

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 264

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 239

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
220.2147

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-80.2147

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-36.425679

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.31e-03   9.15e-05   4.71e-08   1.40e-03  31.1%
Combinational          1.32e-03   1.79e-03   1.22e-07   3.11e-03  68.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.63e-03   1.88e-03   1.69e-07   4.51e-03 100.0%
                          58.3%      41.7%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 179 u^2 11% utilization.

[INFO RSZ-0058] Using max wire length 162um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------
Warning: There are 7 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -16621.88

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -80.21

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -80.21

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clock
No launch/capture paths found.

Clock clock_vir
No launch/capture paths found.


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: io_ins_left[10] (input port clocked by clock_vir)
Endpoint: _698_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                         30.00  130.00 ^ input external delay
     1    0.82    6.78    0.77  130.77 ^ io_ins_left[10] (in)
                                         io_ins_left[10] (net)
                  6.78    0.00  130.77 ^ input66/A (BUFx2_ASAP7_75t_R)
     1    0.94    6.06   12.57  143.33 ^ input66/Y (BUFx2_ASAP7_75t_R)
                                         net66 (net)
                  6.06    0.05  143.38 ^ _698_/D (DFFLQNx2_ASAP7_75t_R)
                                143.38   data arrival time

                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.32   12.39    5.20    5.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00    5.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81   26.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.21   26.21 ^ clkbuf_1_1__f_clock/A (BUFx4_ASAP7_75t_R)
     4    6.33   15.17   22.59   48.81 ^ clkbuf_1_1__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock (net)
                 15.23    0.52   49.32 ^ clkbuf_leaf_6_clock/A (BUFx4_ASAP7_75t_R)
    30   66.15  114.21   61.05  110.37 ^ clkbuf_leaf_6_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_6_clock (net)
                116.26    8.52  118.90 ^ _37_75/A (INVx3_ASAP7_75t_R)
     1    0.57   14.80    7.21  126.10 v _37_75/Y (INVx3_ASAP7_75t_R)
                                         net602 (net)
                 14.80    0.00  126.11 v _698_/CLK (DFFLQNx2_ASAP7_75t_R)
                         20.00  146.11   clock uncertainty
                          0.00  146.11   clock reconvergence pessimism
                         12.40  158.51   library hold time
                                158.51   data required time
-----------------------------------------------------------------------------
                                158.51   data required time
                               -143.38   data arrival time
-----------------------------------------------------------------------------
                                -15.13   slack (VIOLATED)


Startpoint: _633_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_outs_right[9] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.32   12.39    5.20    5.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00    5.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81   26.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.23   26.23 ^ clkbuf_1_0__f_clock/A (BUFx4_ASAP7_75t_R)
     5    6.96   16.29   22.99   49.22 ^ clkbuf_1_0__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock (net)
                 16.58    1.17   50.39 ^ clkbuf_leaf_8_clock/A (BUFx4_ASAP7_75t_R)
    17   37.68   66.57   44.23   94.62 ^ clkbuf_leaf_8_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_8_clock (net)
                 67.41    4.22   98.85 ^ _137_140/A (INVx3_ASAP7_75t_R)
     1    0.57   10.55    6.51  105.35 v _137_140/Y (INVx3_ASAP7_75t_R)
                                         net667 (net)
                 10.55    0.00  105.36 v _633_/CLK (DFFLQNx2_ASAP7_75t_R)
     1    2.06   17.38   43.72  149.07 ^ _633_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _102_ (net)
                 17.38    0.04  149.11 ^ _362_/A (INVx3_ASAP7_75t_R)
     1    2.90    9.49    7.55  156.67 v _362_/Y (INVx3_ASAP7_75t_R)
                                         net463 (net)
                  9.66    0.67  157.34 v output463/A (BUFx4f_ASAP7_75t_R)
     1   10.54   17.84   19.12  176.46 v output463/Y (BUFx4f_ASAP7_75t_R)
                                         io_outs_right[9] (net)
                 18.03    1.03  177.49 v io_outs_right[9] (out)
                                177.49   data arrival time

                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                         20.00  120.00   clock uncertainty
                          0.00  120.00   clock reconvergence pessimism
                       -240.00 -120.00   output external delay
                               -120.00   data required time
-----------------------------------------------------------------------------
                               -120.00   data required time
                               -177.49   data arrival time
-----------------------------------------------------------------------------
                                297.49   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: io_lsbIns_5 (input port)
Endpoint: io_lsbOuts_4 (output port)
Path Group: path delay
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    0.92    6.89    0.84    0.84 v io_lsbIns_5 (in)
                                         io_lsbIns_5 (net)
                  6.89    0.00    0.84 v input261/A (BUFx2_ASAP7_75t_R)
     1    3.99   14.06   17.24   18.09 v input261/Y (BUFx2_ASAP7_75t_R)
                                         net261 (net)
                 14.56    1.43   19.51 v _776_/A (BUFx2_ASAP7_75t_R)
     1    3.82   13.68   19.49   39.00 v _776_/Y (BUFx2_ASAP7_75t_R)
                                         net268 (net)
                 14.06    1.23   40.24 v output268/A (BUFx4f_ASAP7_75t_R)
     1   10.23   17.02   20.60   60.84 v output268/Y (BUFx4f_ASAP7_75t_R)
                                         io_lsbOuts_4 (net)
                 17.06    0.44   61.28 v io_lsbOuts_4 (out)
                                 61.28   data arrival time

                         29.60   29.60   max_delay
                          0.00   29.60   output external delay
                                 29.60   data required time
-----------------------------------------------------------------------------
                                 29.60   data required time
                                -61.28   data arrival time
-----------------------------------------------------------------------------
                                -31.68   slack (VIOLATED)


Startpoint: io_ins_right[3] (input port clocked by clock_vir)
Endpoint: _563_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                        225.00  325.00 v input external delay
     1    0.99    6.98    0.92  325.92 v io_ins_right[3] (in)
                                         io_ins_right[3] (net)
                  6.98    0.00  325.92 v input162/A (BUFx2_ASAP7_75t_R)
     1    2.59   10.12   15.62  341.55 v input162/Y (BUFx2_ASAP7_75t_R)
                                         net162 (net)
                 10.23    0.59  342.13 v _563_/D (DFFLQNx2_ASAP7_75t_R)
                                342.13   data arrival time

                        300.00  300.00   clock clock' (fall edge)
                          0.00  300.00   clock source latency
     1    4.32   12.39    5.20  305.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00  305.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81  326.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.23  326.23 ^ clkbuf_1_0__f_clock/A (BUFx4_ASAP7_75t_R)
     5    6.96   16.29   22.99  349.22 ^ clkbuf_1_0__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock (net)
                 16.58    1.17  350.39 ^ clkbuf_leaf_8_clock/A (BUFx4_ASAP7_75t_R)
    17   37.68   66.57   44.23  394.62 ^ clkbuf_leaf_8_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_8_clock (net)
                 66.82    2.41  397.03 ^ _187_210/A (INVx3_ASAP7_75t_R)
     1    0.57   10.50    6.49  403.53 v _187_210/Y (INVx3_ASAP7_75t_R)
                                         net737 (net)
                 10.50    0.00  403.53 v _563_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -20.00  383.53   clock uncertainty
                          0.00  383.53   clock reconvergence pessimism
                         -7.83  375.70   library setup time
                                375.70   data required time
-----------------------------------------------------------------------------
                                375.70   data required time
                               -342.13   data arrival time
-----------------------------------------------------------------------------
                                 33.57   slack (MET)


Startpoint: _753_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_outs_left[0] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.32   12.39    5.20    5.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00    5.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81   26.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.23   26.23 ^ clkbuf_1_0__f_clock/A (BUFx4_ASAP7_75t_R)
     5    6.96   16.29   22.99   49.22 ^ clkbuf_1_0__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock (net)
                 16.32    0.39   49.62 ^ clkbuf_leaf_3_clock/A (BUFx4_ASAP7_75t_R)
    30   64.22  107.59   63.22  112.84 ^ clkbuf_leaf_3_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_3_clock (net)
                107.66    1.57  114.41 ^ net499_20/A (INVx3_ASAP7_75t_R)
     1    0.57   14.09    7.12  121.53 v net499_20/Y (INVx3_ASAP7_75t_R)
                                         net547 (net)
                 14.09    0.00  121.54 v _753_/CLK (DFFLQNx2_ASAP7_75t_R)
     1    2.28   18.76   47.27  168.81 v _753_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _239_ (net)
                 18.77    0.13  168.93 v _499_/A (INVx3_ASAP7_75t_R)
     2    5.95   16.74   12.41  181.34 ^ _499_/Y (INVx3_ASAP7_75t_R)
                                         net271 (net)
                 16.74    0.18  181.53 ^ _779_/A (BUFx2_ASAP7_75t_R)
     1    2.58   11.28   17.87  199.40 ^ _779_/Y (BUFx2_ASAP7_75t_R)
                                         net336 (net)
                 11.36    0.51  199.91 ^ output336/A (BUFx4f_ASAP7_75t_R)
     1   10.46   19.85   19.42  219.33 ^ output336/Y (BUFx4f_ASAP7_75t_R)
                                         io_outs_left[0] (net)
                 19.98    0.88  220.21 ^ io_outs_left[0] (out)
                                220.21   data arrival time

                  0.00  300.00  300.00   clock clock_vir (rise edge)
                        100.00  400.00   clock network delay (ideal)
                        -20.00  380.00   clock uncertainty
                          0.00  380.00   clock reconvergence pessimism
                       -240.00  140.00   output external delay
                                140.00   data required time
-----------------------------------------------------------------------------
                                140.00   data required time
                               -220.21   data arrival time
-----------------------------------------------------------------------------
                                -80.21   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: io_lsbIns_5 (input port)
Endpoint: io_lsbOuts_4 (output port)
Path Group: path delay
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    0.92    6.89    0.84    0.84 v io_lsbIns_5 (in)
                                         io_lsbIns_5 (net)
                  6.89    0.00    0.84 v input261/A (BUFx2_ASAP7_75t_R)
     1    3.99   14.06   17.24   18.09 v input261/Y (BUFx2_ASAP7_75t_R)
                                         net261 (net)
                 14.56    1.43   19.51 v _776_/A (BUFx2_ASAP7_75t_R)
     1    3.82   13.68   19.49   39.00 v _776_/Y (BUFx2_ASAP7_75t_R)
                                         net268 (net)
                 14.06    1.23   40.24 v output268/A (BUFx4f_ASAP7_75t_R)
     1   10.23   17.02   20.60   60.84 v output268/Y (BUFx4f_ASAP7_75t_R)
                                         io_lsbOuts_4 (net)
                 17.06    0.44   61.28 v io_lsbOuts_4 (out)
                                 61.28   data arrival time

                         29.60   29.60   max_delay
                          0.00   29.60   output external delay
                                 29.60   data required time
-----------------------------------------------------------------------------
                                 29.60   data required time
                                -61.28   data arrival time
-----------------------------------------------------------------------------
                                -31.68   slack (VIOLATED)


Startpoint: io_ins_right[3] (input port clocked by clock_vir)
Endpoint: _563_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                        225.00  325.00 v input external delay
     1    0.99    6.98    0.92  325.92 v io_ins_right[3] (in)
                                         io_ins_right[3] (net)
                  6.98    0.00  325.92 v input162/A (BUFx2_ASAP7_75t_R)
     1    2.59   10.12   15.62  341.55 v input162/Y (BUFx2_ASAP7_75t_R)
                                         net162 (net)
                 10.23    0.59  342.13 v _563_/D (DFFLQNx2_ASAP7_75t_R)
                                342.13   data arrival time

                        300.00  300.00   clock clock' (fall edge)
                          0.00  300.00   clock source latency
     1    4.32   12.39    5.20  305.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00  305.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81  326.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.23  326.23 ^ clkbuf_1_0__f_clock/A (BUFx4_ASAP7_75t_R)
     5    6.96   16.29   22.99  349.22 ^ clkbuf_1_0__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock (net)
                 16.58    1.17  350.39 ^ clkbuf_leaf_8_clock/A (BUFx4_ASAP7_75t_R)
    17   37.68   66.57   44.23  394.62 ^ clkbuf_leaf_8_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_8_clock (net)
                 66.82    2.41  397.03 ^ _187_210/A (INVx3_ASAP7_75t_R)
     1    0.57   10.50    6.49  403.53 v _187_210/Y (INVx3_ASAP7_75t_R)
                                         net737 (net)
                 10.50    0.00  403.53 v _563_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -20.00  383.53   clock uncertainty
                          0.00  383.53   clock reconvergence pessimism
                         -7.83  375.70   library setup time
                                375.70   data required time
-----------------------------------------------------------------------------
                                375.70   data required time
                               -342.13   data arrival time
-----------------------------------------------------------------------------
                                 33.57   slack (MET)


Startpoint: _753_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_outs_left[0] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.32   12.39    5.20    5.20 ^ clock (in)
                                         clock (net)
                 13.24    0.00    5.20 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.33   20.81   26.00 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.35    0.23   26.23 ^ clkbuf_1_0__f_clock/A (BUFx4_ASAP7_75t_R)
     5    6.96   16.29   22.99   49.22 ^ clkbuf_1_0__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock (net)
                 16.32    0.39   49.62 ^ clkbuf_leaf_3_clock/A (BUFx4_ASAP7_75t_R)
    30   64.22  107.59   63.22  112.84 ^ clkbuf_leaf_3_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_3_clock (net)
                107.66    1.57  114.41 ^ net499_20/A (INVx3_ASAP7_75t_R)
     1    0.57   14.09    7.12  121.53 v net499_20/Y (INVx3_ASAP7_75t_R)
                                         net547 (net)
                 14.09    0.00  121.54 v _753_/CLK (DFFLQNx2_ASAP7_75t_R)
     1    2.28   18.76   47.27  168.81 v _753_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _239_ (net)
                 18.77    0.13  168.93 v _499_/A (INVx3_ASAP7_75t_R)
     2    5.95   16.74   12.41  181.34 ^ _499_/Y (INVx3_ASAP7_75t_R)
                                         net271 (net)
                 16.74    0.18  181.53 ^ _779_/A (BUFx2_ASAP7_75t_R)
     1    2.58   11.28   17.87  199.40 ^ _779_/Y (BUFx2_ASAP7_75t_R)
                                         net336 (net)
                 11.36    0.51  199.91 ^ output336/A (BUFx4f_ASAP7_75t_R)
     1   10.46   19.85   19.42  219.33 ^ output336/Y (BUFx4f_ASAP7_75t_R)
                                         io_outs_left[0] (net)
                 19.98    0.88  220.21 ^ io_outs_left[0] (out)
                                220.21   data arrival time

                  0.00  300.00  300.00   clock clock_vir (rise edge)
                        100.00  400.00   clock network delay (ideal)
                        -20.00  380.00   clock uncertainty
                          0.00  380.00   clock reconvergence pessimism
                       -240.00  140.00   output external delay
                                140.00   data required time
-----------------------------------------------------------------------------
                                140.00   data required time
                               -220.21   data arrival time
-----------------------------------------------------------------------------
                                -80.21   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
133.67747497558594

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
250.0

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5347

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
84.83816528320312

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9206

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 264

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 239

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
220.2147

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-80.2147

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-36.425679

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.31e-03   9.15e-05   4.71e-08   1.40e-03  31.1%
Combinational          1.32e-03   1.79e-03   1.22e-07   3.11e-03  68.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.63e-03   1.88e-03   1.69e-07   4.51e-03 100.0%
                          58.3%      41.7%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 179 u^2 11% utilization.

Placement Analysis
---------------------------------
total displacement        228.3 u
average displacement        0.1 u
max displacement            3.9 u
original HPWL           11849.3 u
legalized HPWL          12397.5 u
delta HPWL                    5 %

Repair setup and hold violations...
TNS end percent 5
[INFO RSZ-0094] Found 264 endpoints with setup violations.
[INFO RSZ-0040] Inserted 1 buffers.
[INFO RSZ-0041] Resized 13 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0046] Found 239 endpoints with hold violations.
[INFO RSZ-0032] Inserted 280 hold buffers.
Placement Analysis
---------------------------------
total displacement        981.3 u
average displacement        0.5 u
max displacement            5.1 u
original HPWL           12410.6 u
legalized HPWL          13296.0 u
delta HPWL                    7 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------
Warning: There are 7 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -16786.70

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -76.68

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -76.68

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clock
No launch/capture paths found.

Clock clock_vir
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: io_ins_up[21] (input port clocked by clock_vir)
Endpoint: _645_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                         30.00  130.00 ^ input external delay
     1    0.75    6.69    0.69  130.69 ^ io_ins_up[21] (in)
                                         io_ins_up[21] (net)
                  6.69    0.00  130.69 ^ hold341/A (BUFx2_ASAP7_75t_R)
     1    0.70    5.39   12.16  142.85 ^ hold341/Y (BUFx2_ASAP7_75t_R)
                                         net868 (net)
                  5.39    0.01  142.86 ^ input206/A (BUFx2_ASAP7_75t_R)
     1    2.03    9.40   13.80  156.66 ^ input206/Y (BUFx2_ASAP7_75t_R)
                                         net206 (net)
                  9.44    0.35  157.01 ^ _645_/D (DFFLQNx2_ASAP7_75t_R)
                                157.01   data arrival time

                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.33   12.41    5.21    5.21 ^ clock (in)
                                         clock (net)
                 13.27    0.00    5.21 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.35   20.82   26.03 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.36    0.21   26.24 ^ clkbuf_1_1__f_clock/A (BUFx4_ASAP7_75t_R)
     4    6.30   15.12   22.58   48.82 ^ clkbuf_1_1__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock (net)
                 15.17    0.52   49.33 ^ clkbuf_leaf_6_clock/A (BUFx4_ASAP7_75t_R)
    30   65.92  113.66   61.04  110.37 ^ clkbuf_leaf_6_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_6_clock (net)
                115.05    7.13  117.50 ^ _87_128/A (INVx3_ASAP7_75t_R)
     1    0.58   14.76    7.25  124.76 v _87_128/Y (INVx3_ASAP7_75t_R)
                                         net655 (net)
                 14.76    0.01  124.76 v _645_/CLK (DFFLQNx2_ASAP7_75t_R)
                         20.00  144.76   clock uncertainty
                          0.00  144.76   clock reconvergence pessimism
                         12.22  156.98   library hold time
                                156.98   data required time
-----------------------------------------------------------------------------
                                156.98   data required time
                               -157.01   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: _633_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_outs_right[9] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.33   12.41    5.21    5.21 ^ clock (in)
                                         clock (net)
                 13.27    0.00    5.21 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.35   20.82   26.03 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.36    0.23   26.26 ^ clkbuf_1_0__f_clock/A (BUFx4_ASAP7_75t_R)
     5    6.97   16.31   23.00   49.26 ^ clkbuf_1_0__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock (net)
                 16.60    1.17   50.43 ^ clkbuf_leaf_8_clock/A (BUFx4_ASAP7_75t_R)
    17   37.59   66.34   44.27   94.71 ^ clkbuf_leaf_8_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_8_clock (net)
                 67.16    4.16   98.86 ^ _137_140/A (INVx3_ASAP7_75t_R)
     1    0.58   10.57    6.55  105.41 v _137_140/Y (INVx3_ASAP7_75t_R)
                                         net667 (net)
                 10.57    0.01  105.42 v _633_/CLK (DFFLQNx2_ASAP7_75t_R)
     1    2.06   17.38   43.72  149.14 ^ _633_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _102_ (net)
                 17.38    0.04  149.18 ^ _362_/A (INVx3_ASAP7_75t_R)
     1    2.90    9.49    7.55  156.73 v _362_/Y (INVx3_ASAP7_75t_R)
                                         net463 (net)
                  9.66    0.67  157.40 v output463/A (BUFx4f_ASAP7_75t_R)
     1   10.54   17.84   19.12  176.52 v output463/Y (BUFx4f_ASAP7_75t_R)
                                         io_outs_right[9] (net)
                 18.03    1.03  177.55 v io_outs_right[9] (out)
                                177.55   data arrival time

                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                         20.00  120.00   clock uncertainty
                          0.00  120.00   clock reconvergence pessimism
                       -240.00 -120.00   output external delay
                               -120.00   data required time
-----------------------------------------------------------------------------
                               -120.00   data required time
                               -177.55   data arrival time
-----------------------------------------------------------------------------
                                297.55   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: io_lsbIns_5 (input port)
Endpoint: io_lsbOuts_4 (output port)
Path Group: path delay
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    0.92    6.89    0.84    0.84 v io_lsbIns_5 (in)
                                         io_lsbIns_5 (net)
                  6.89    0.00    0.84 v input261/A (BUFx2_ASAP7_75t_R)
     1    3.99   14.06   17.24   18.09 v input261/Y (BUFx2_ASAP7_75t_R)
                                         net261 (net)
                 14.56    1.43   19.51 v _776_/A (BUFx2_ASAP7_75t_R)
     1    3.82   13.68   19.49   39.00 v _776_/Y (BUFx2_ASAP7_75t_R)
                                         net268 (net)
                 14.06    1.23   40.24 v output268/A (BUFx4f_ASAP7_75t_R)
     1   10.23   17.02   20.60   60.84 v output268/Y (BUFx4f_ASAP7_75t_R)
                                         io_lsbOuts_4 (net)
                 17.06    0.44   61.28 v io_lsbOuts_4 (out)
                                 61.28   data arrival time

                         29.60   29.60   max_delay
                          0.00   29.60   output external delay
                                 29.60   data required time
-----------------------------------------------------------------------------
                                 29.60   data required time
                                -61.28   data arrival time
-----------------------------------------------------------------------------
                                -31.68   slack (VIOLATED)


Startpoint: io_ins_up[51] (input port clocked by clock_vir)
Endpoint: _675_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                        225.00  325.00 v input external delay
     1    0.77    6.73    0.70  325.70 v io_ins_up[51] (in)
                                         io_ins_up[51] (net)
                  6.73    0.00  325.70 v hold337/A (BUFx2_ASAP7_75t_R)
     1    0.71    5.14   12.83  338.53 v hold337/Y (BUFx2_ASAP7_75t_R)
                                         net864 (net)
                  5.14    0.02  338.55 v input239/A (BUFx2_ASAP7_75t_R)
     1    1.60    7.44   13.63  352.18 v input239/Y (BUFx2_ASAP7_75t_R)
                                         net239 (net)
                  7.46    0.21  352.39 v hold338/A (BUFx2_ASAP7_75t_R)
     1    1.58    7.38   14.36  366.75 v hold338/Y (BUFx2_ASAP7_75t_R)
                                         net865 (net)
                  7.40    0.20  366.94 v _675_/D (DFFLQNx2_ASAP7_75t_R)
                                366.94   data arrival time

                        300.00  300.00   clock clock' (fall edge)
                          0.00  300.00   clock source latency
     1    4.33   12.41    5.21  305.21 ^ clock (in)
                                         clock (net)
                 13.27    0.00  305.21 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.35   20.82  326.03 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.36    0.21  326.24 ^ clkbuf_1_1__f_clock/A (BUFx4_ASAP7_75t_R)
     4    6.30   15.12   22.58  348.82 ^ clkbuf_1_1__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock (net)
                 15.16    0.46  349.28 ^ clkbuf_leaf_5_clock/A (BUFx4_ASAP7_75t_R)
    30   64.05  109.21   61.06  410.34 ^ clkbuf_leaf_5_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_5_clock (net)
                111.42    8.55  418.89 ^ _87_98/A (INVx3_ASAP7_75t_R)
     1    0.63   14.56    7.34  426.23 v _87_98/Y (INVx3_ASAP7_75t_R)
                                         net625 (net)
                 14.56    0.01  426.24 v _675_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -20.00  406.24   clock uncertainty
                          0.00  406.24   clock reconvergence pessimism
                         -6.63  399.61   library setup time
                                399.61   data required time
-----------------------------------------------------------------------------
                                399.61   data required time
                               -366.94   data arrival time
-----------------------------------------------------------------------------
                                 32.67   slack (MET)


Startpoint: _698_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_outs_down[10] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.33   12.41    5.21    5.21 ^ clock (in)
                                         clock (net)
                 13.27    0.00    5.21 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.35   20.82   26.03 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.36    0.21   26.24 ^ clkbuf_1_1__f_clock/A (BUFx4_ASAP7_75t_R)
     4    6.30   15.12   22.58   48.82 ^ clkbuf_1_1__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock (net)
                 15.17    0.52   49.33 ^ clkbuf_leaf_6_clock/A (BUFx4_ASAP7_75t_R)
    30   65.92  113.66   61.04  110.37 ^ clkbuf_leaf_6_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_6_clock (net)
                115.77    8.61  118.99 ^ _37_75/A (INVx3_ASAP7_75t_R)
     1    0.82   15.45    7.98  126.97 v _37_75/Y (INVx3_ASAP7_75t_R)
                                         net602 (net)
                 15.45    0.04  127.00 v _698_/CLK (DFFLQNx2_ASAP7_75t_R)
     1    7.17   34.88   56.98  183.98 v _698_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _037_ (net)
                 36.77    4.33  188.31 v _297_/A (INVx3_ASAP7_75t_R)
     1    2.06   12.54   10.38  198.69 ^ _297_/Y (INVx3_ASAP7_75t_R)
                                         net273 (net)
                 12.56    0.23  198.92 ^ output273/A (BUFx6f_ASAP7_75t_R)
     1   10.35   14.51   17.10  216.02 ^ output273/Y (BUFx6f_ASAP7_75t_R)
                                         io_outs_down[10] (net)
                 14.60    0.66  216.68 ^ io_outs_down[10] (out)
                                216.68   data arrival time

                  0.00  300.00  300.00   clock clock_vir (rise edge)
                        100.00  400.00   clock network delay (ideal)
                        -20.00  380.00   clock uncertainty
                          0.00  380.00   clock reconvergence pessimism
                       -240.00  140.00   output external delay
                                140.00   data required time
-----------------------------------------------------------------------------
                                140.00   data required time
                               -216.68   data arrival time
-----------------------------------------------------------------------------
                                -76.68   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: io_lsbIns_5 (input port)
Endpoint: io_lsbOuts_4 (output port)
Path Group: path delay
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    0.92    6.89    0.84    0.84 v io_lsbIns_5 (in)
                                         io_lsbIns_5 (net)
                  6.89    0.00    0.84 v input261/A (BUFx2_ASAP7_75t_R)
     1    3.99   14.06   17.24   18.09 v input261/Y (BUFx2_ASAP7_75t_R)
                                         net261 (net)
                 14.56    1.43   19.51 v _776_/A (BUFx2_ASAP7_75t_R)
     1    3.82   13.68   19.49   39.00 v _776_/Y (BUFx2_ASAP7_75t_R)
                                         net268 (net)
                 14.06    1.23   40.24 v output268/A (BUFx4f_ASAP7_75t_R)
     1   10.23   17.02   20.60   60.84 v output268/Y (BUFx4f_ASAP7_75t_R)
                                         io_lsbOuts_4 (net)
                 17.06    0.44   61.28 v io_lsbOuts_4 (out)
                                 61.28   data arrival time

                         29.60   29.60   max_delay
                          0.00   29.60   output external delay
                                 29.60   data required time
-----------------------------------------------------------------------------
                                 29.60   data required time
                                -61.28   data arrival time
-----------------------------------------------------------------------------
                                -31.68   slack (VIOLATED)


Startpoint: io_ins_up[51] (input port clocked by clock_vir)
Endpoint: _675_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        100.00  100.00   clock network delay (ideal)
                        225.00  325.00 v input external delay
     1    0.77    6.73    0.70  325.70 v io_ins_up[51] (in)
                                         io_ins_up[51] (net)
                  6.73    0.00  325.70 v hold337/A (BUFx2_ASAP7_75t_R)
     1    0.71    5.14   12.83  338.53 v hold337/Y (BUFx2_ASAP7_75t_R)
                                         net864 (net)
                  5.14    0.02  338.55 v input239/A (BUFx2_ASAP7_75t_R)
     1    1.60    7.44   13.63  352.18 v input239/Y (BUFx2_ASAP7_75t_R)
                                         net239 (net)
                  7.46    0.21  352.39 v hold338/A (BUFx2_ASAP7_75t_R)
     1    1.58    7.38   14.36  366.75 v hold338/Y (BUFx2_ASAP7_75t_R)
                                         net865 (net)
                  7.40    0.20  366.94 v _675_/D (DFFLQNx2_ASAP7_75t_R)
                                366.94   data arrival time

                        300.00  300.00   clock clock' (fall edge)
                          0.00  300.00   clock source latency
     1    4.33   12.41    5.21  305.21 ^ clock (in)
                                         clock (net)
                 13.27    0.00  305.21 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.35   20.82  326.03 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.36    0.21  326.24 ^ clkbuf_1_1__f_clock/A (BUFx4_ASAP7_75t_R)
     4    6.30   15.12   22.58  348.82 ^ clkbuf_1_1__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock (net)
                 15.16    0.46  349.28 ^ clkbuf_leaf_5_clock/A (BUFx4_ASAP7_75t_R)
    30   64.05  109.21   61.06  410.34 ^ clkbuf_leaf_5_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_5_clock (net)
                111.42    8.55  418.89 ^ _87_98/A (INVx3_ASAP7_75t_R)
     1    0.63   14.56    7.34  426.23 v _87_98/Y (INVx3_ASAP7_75t_R)
                                         net625 (net)
                 14.56    0.01  426.24 v _675_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -20.00  406.24   clock uncertainty
                          0.00  406.24   clock reconvergence pessimism
                         -6.63  399.61   library setup time
                                399.61   data required time
-----------------------------------------------------------------------------
                                399.61   data required time
                               -366.94   data arrival time
-----------------------------------------------------------------------------
                                 32.67   slack (MET)


Startpoint: _698_ (falling edge-triggered flip-flop clocked by clock')
Endpoint: io_outs_down[10] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock' (fall edge)
                          0.00    0.00   clock source latency
     1    4.33   12.41    5.21    5.21 ^ clock (in)
                                         clock (net)
                 13.27    0.00    5.21 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2    3.26   10.35   20.82   26.03 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 10.36    0.21   26.24 ^ clkbuf_1_1__f_clock/A (BUFx4_ASAP7_75t_R)
     4    6.30   15.12   22.58   48.82 ^ clkbuf_1_1__f_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock (net)
                 15.17    0.52   49.33 ^ clkbuf_leaf_6_clock/A (BUFx4_ASAP7_75t_R)
    30   65.92  113.66   61.04  110.37 ^ clkbuf_leaf_6_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_6_clock (net)
                115.77    8.61  118.99 ^ _37_75/A (INVx3_ASAP7_75t_R)
     1    0.82   15.45    7.98  126.97 v _37_75/Y (INVx3_ASAP7_75t_R)
                                         net602 (net)
                 15.45    0.04  127.00 v _698_/CLK (DFFLQNx2_ASAP7_75t_R)
     1    7.17   34.88   56.98  183.98 v _698_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _037_ (net)
                 36.77    4.33  188.31 v _297_/A (INVx3_ASAP7_75t_R)
     1    2.06   12.54   10.38  198.69 ^ _297_/Y (INVx3_ASAP7_75t_R)
                                         net273 (net)
                 12.56    0.23  198.92 ^ output273/A (BUFx6f_ASAP7_75t_R)
     1   10.35   14.51   17.10  216.02 ^ output273/Y (BUFx6f_ASAP7_75t_R)
                                         io_outs_down[10] (net)
                 14.60    0.66  216.68 ^ io_outs_down[10] (out)
                                216.68   data arrival time

                  0.00  300.00  300.00   clock clock_vir (rise edge)
                        100.00  400.00   clock network delay (ideal)
                        -20.00  380.00   clock uncertainty
                          0.00  380.00   clock reconvergence pessimism
                       -240.00  140.00   output external delay
                                140.00   data required time
-----------------------------------------------------------------------------
                                140.00   data required time
                               -216.68   data arrival time
-----------------------------------------------------------------------------
                                -76.68   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
133.97314453125

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
250.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5359

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
84.68095397949219

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9188

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 264

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
216.6787

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-76.6787

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-35.388204

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.31e-03   9.32e-05   4.71e-08   1.40e-03  30.2%
Combinational          1.38e-03   1.86e-03   1.47e-07   3.24e-03  69.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.69e-03   1.96e-03   1.95e-07   4.64e-03 100.0%
                          57.9%      42.1%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 200 u^2 12% utilization.

Elapsed time: 0:02.43[h:]min:sec. CPU time: user 2.38 sys 0.03 (99%). Peak memory: 215356KB.
