$date
	Sat Oct 22 19:27:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#894943
b10000 !
1"
#894946
b10000 &
b10000 %
1$
#894947
0"
#894950
b1000 &
b1000 %
#894954
b100 &
b100 %
#894958
b10 &
b10 %
#894962
b1 &
b1 %
1#
#894966
b0 &
0#
b0 %
0$
#1903859
b11100 !
1"
#1903862
b11100 &
b11100 %
1$
#1903863
0"
#1903866
b1110 &
b1110 %
#1903870
b111 &
b111 %
#1903874
b10110 &
b10110 %
#1903878
b1011 &
b1011 %
#1903882
b100010 &
b100010 %
#1903886
b10001 &
b10001 %
#1903890
b110100 &
b110100 %
#1903894
b11010 &
b11010 %
#1903898
b1101 &
b1101 %
#1903902
b101000 &
b101000 %
#1903906
b10100 &
b10100 %
#1903910
b1010 &
b1010 %
#1903914
b101 &
b101 %
#1903918
b10000 &
b10000 %
#1903922
b1000 &
b1000 %
#1903926
b100 &
b100 %
#1903930
b10 &
b10 %
#1903934
b1 &
1#
b1 %
#1903938
b0 &
b0 %
0#
0$
#2861765
b100 !
1"
#2861766
b100 &
b100 %
1$
#2861767
0"
#2861770
b10 &
b10 %
#2861774
b1 &
1#
b1 %
#2861778
b0 &
b0 %
0#
0$
#4500012
