\hypertarget{struct_m_c_m___mem_map}{}\section{M\+C\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_c_m___mem_map}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_m_c_m___mem_map_aa03546833695c701bce946849c4acf8b}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}\label{struct_m_c_m___mem_map_aa03546833695c701bce946849c4acf8b}

\item 
uint16\+\_\+t \hyperlink{struct_m_c_m___mem_map_ad68f64d82524bb0b181a837967b8e248}{P\+L\+A\+S\+C}
\item 
uint16\+\_\+t \hyperlink{struct_m_c_m___mem_map_a7d749b910777a6b67ea94f2379c628ee}{P\+L\+A\+M\+C}
\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_a7bc89132595b7fb75318b4ba285957cd}{C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_a69e6005b95d37157e53bfcd24535c55e}{I\+S\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_a2d99ca168bd0840c724da29daca2c355}{E\+T\+B\+C\+C}
\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_ae4d8c3979038482e324840c3bfa856d7}{E\+T\+B\+R\+L}
\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_adfc2ce9910687ae02d33cb7a1584a919}{E\+T\+B\+C\+N\+T}
\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_a24197ee74384716a50d20fcff8808e23}{F\+A\+D\+R}
\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_abb947ea49f229a18c367c028b2512619}{F\+A\+T\+R}
\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_a39ba2ce19e224175a9164c1781bf16c3}{F\+D\+R}
\item 
\hypertarget{struct_m_c_m___mem_map_a53939a8fb4282543d229a1e45bf91edf}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4\mbox{]}\label{struct_m_c_m___mem_map_a53939a8fb4282543d229a1e45bf91edf}

\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_a41b1890f596f706bcd94c2d49c1e44f7}{P\+I\+D}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+C\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_m_c_m___mem_map_a7bc89132595b7fb75318b4ba285957cd}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!C\+R@{C\+R}}
\index{C\+R@{C\+R}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+C\+R}\label{struct_m_c_m___mem_map_a7bc89132595b7fb75318b4ba285957cd}
Control Register, offset\+: 0x\+C \hypertarget{struct_m_c_m___mem_map_a2d99ca168bd0840c724da29daca2c355}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!E\+T\+B\+C\+C@{E\+T\+B\+C\+C}}
\index{E\+T\+B\+C\+C@{E\+T\+B\+C\+C}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{E\+T\+B\+C\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+E\+T\+B\+C\+C}\label{struct_m_c_m___mem_map_a2d99ca168bd0840c724da29daca2c355}
E\+T\+B Counter Control register, offset\+: 0x14 \hypertarget{struct_m_c_m___mem_map_adfc2ce9910687ae02d33cb7a1584a919}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!E\+T\+B\+C\+N\+T@{E\+T\+B\+C\+N\+T}}
\index{E\+T\+B\+C\+N\+T@{E\+T\+B\+C\+N\+T}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{E\+T\+B\+C\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+E\+T\+B\+C\+N\+T}\label{struct_m_c_m___mem_map_adfc2ce9910687ae02d33cb7a1584a919}
E\+T\+B Counter Value register, offset\+: 0x1\+C \hypertarget{struct_m_c_m___mem_map_ae4d8c3979038482e324840c3bfa856d7}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!E\+T\+B\+R\+L@{E\+T\+B\+R\+L}}
\index{E\+T\+B\+R\+L@{E\+T\+B\+R\+L}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{E\+T\+B\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+E\+T\+B\+R\+L}\label{struct_m_c_m___mem_map_ae4d8c3979038482e324840c3bfa856d7}
E\+T\+B Reload register, offset\+: 0x18 \hypertarget{struct_m_c_m___mem_map_a24197ee74384716a50d20fcff8808e23}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!F\+A\+D\+R@{F\+A\+D\+R}}
\index{F\+A\+D\+R@{F\+A\+D\+R}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+A\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+F\+A\+D\+R}\label{struct_m_c_m___mem_map_a24197ee74384716a50d20fcff8808e23}
Fault address register, offset\+: 0x20 \hypertarget{struct_m_c_m___mem_map_abb947ea49f229a18c367c028b2512619}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!F\+A\+T\+R@{F\+A\+T\+R}}
\index{F\+A\+T\+R@{F\+A\+T\+R}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+A\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+F\+A\+T\+R}\label{struct_m_c_m___mem_map_abb947ea49f229a18c367c028b2512619}
Fault attributes register, offset\+: 0x24 \hypertarget{struct_m_c_m___mem_map_a39ba2ce19e224175a9164c1781bf16c3}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!F\+D\+R@{F\+D\+R}}
\index{F\+D\+R@{F\+D\+R}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+F\+D\+R}\label{struct_m_c_m___mem_map_a39ba2ce19e224175a9164c1781bf16c3}
Fault data register, offset\+: 0x28 \hypertarget{struct_m_c_m___mem_map_a69e6005b95d37157e53bfcd24535c55e}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!I\+S\+C\+R@{I\+S\+C\+R}}
\index{I\+S\+C\+R@{I\+S\+C\+R}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{I\+S\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+I\+S\+C\+R}\label{struct_m_c_m___mem_map_a69e6005b95d37157e53bfcd24535c55e}
Interrupt Status and control Register, offset\+: 0x10 \hypertarget{struct_m_c_m___mem_map_a41b1890f596f706bcd94c2d49c1e44f7}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!P\+I\+D@{P\+I\+D}}
\index{P\+I\+D@{P\+I\+D}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D}\label{struct_m_c_m___mem_map_a41b1890f596f706bcd94c2d49c1e44f7}
Process I\+D register, offset\+: 0x30 \hypertarget{struct_m_c_m___mem_map_a7d749b910777a6b67ea94f2379c628ee}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!P\+L\+A\+M\+C@{P\+L\+A\+M\+C}}
\index{P\+L\+A\+M\+C@{P\+L\+A\+M\+C}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+L\+A\+M\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+P\+L\+A\+M\+C}\label{struct_m_c_m___mem_map_a7d749b910777a6b67ea94f2379c628ee}
Crossbar Switch (A\+X\+B\+S) Master Configuration, offset\+: 0x\+A \hypertarget{struct_m_c_m___mem_map_ad68f64d82524bb0b181a837967b8e248}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!P\+L\+A\+S\+C@{P\+L\+A\+S\+C}}
\index{P\+L\+A\+S\+C@{P\+L\+A\+S\+C}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+L\+A\+S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+P\+L\+A\+S\+C}\label{struct_m_c_m___mem_map_ad68f64d82524bb0b181a837967b8e248}
Crossbar Switch (A\+X\+B\+S) Slave Configuration, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
