Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 22 16:37:05 2023
| Host         : S210-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file learn_mode_control_sets_placed.rpt
| Design       : learn_mode
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            7 |
| No           | No                    | Yes                    |             233 |           78 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              22 |           13 |
| Yes          | No                    | Yes                    |              36 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | debounce0/key_out_i_1_n_0    | sc_seg/clkout_reg_0   |                1 |              1 |
|  clk_IBUF_BUFG | debounce1/key_out_i_1__0_n_0 | sc_seg/clkout_reg_0   |                1 |              1 |
|  clk_IBUF_BUFG | debounce2/key_out_i_1__1_n_0 | sc_seg/clkout_reg_0   |                1 |              1 |
|  clk_IBUF_BUFG | debounce3/key_out_i_1__2_n_0 | sc_seg/clkout_reg_0   |                1 |              1 |
|  clk_IBUF_BUFG | debounce4/key_out_i_1__3_n_0 | sc_seg/clkout_reg_0   |                1 |              1 |
|  clk_IBUF_BUFG | debounce5/key_out_i_1__4_n_0 | sc_seg/clkout_reg_0   |                1 |              1 |
|  clk_IBUF_BUFG | debounce6/key_out_i_1__5_n_0 | sc_seg/clkout_reg_0   |                1 |              1 |
|  clk_IBUF_BUFG | debounce7/key_out_i_1__6_n_0 | sc_seg/clkout_reg_0   |                1 |              1 |
|  sc_seg/clkout |                              | sc_seg/clkout_reg_0   |                1 |              3 |
|  clk_IBUF_BUFG | play/range[2]_i_1_n_0        |                       |                2 |              3 |
|  clk_IBUF_BUFG | debounce0/E[0]               | sc_seg/clkout_reg_0   |                2 |              6 |
|  clk_IBUF_BUFG | prev                         |                       |                4 |              8 |
|  clk_IBUF_BUFG |                              |                       |                7 |             10 |
|  clk_IBUF_BUFG | play/frequency               |                       |                7 |             11 |
|  clk_IBUF_BUFG | ssdebounce/state[0]          | sc_seg/clkout_reg_0   |                7 |             22 |
|  clk_IBUF_BUFG |                              | gm/counter[0]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG |                              | sc_seg/clkout_reg_0   |               77 |            230 |
+----------------+------------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 3      |                     2 |
| 6      |                     1 |
| 8      |                     1 |
| 10     |                     1 |
| 11     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


