<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="79" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1920" height="1047" x="0" y="0" />
 <generation
   block_symbol_file="0"
   path="V/_PROJECT_NAME_"
   simulation="NONE"
   greybox="1"
   testbench_system="STANDARD" />
 <hdlexample language="VERILOG" />
</preferences>
