-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_mask_safe_softmax is
port (
    x_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_we0 : OUT STD_LOGIC;
    x_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_0_ce1 : OUT STD_LOGIC;
    x_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_we1 : OUT STD_LOGIC;
    x_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_we0 : OUT STD_LOGIC;
    x_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_1_ce1 : OUT STD_LOGIC;
    x_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_we1 : OUT STD_LOGIC;
    x_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_we0 : OUT STD_LOGIC;
    x_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_2_ce1 : OUT STD_LOGIC;
    x_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_we1 : OUT STD_LOGIC;
    x_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_we0 : OUT STD_LOGIC;
    x_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_3_ce1 : OUT STD_LOGIC;
    x_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_we1 : OUT STD_LOGIC;
    mask_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_0_ce0 : OUT STD_LOGIC;
    mask_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mask_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_0_we0 : OUT STD_LOGIC;
    mask_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_0_ce1 : OUT STD_LOGIC;
    mask_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mask_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_0_we1 : OUT STD_LOGIC;
    mask_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_1_ce0 : OUT STD_LOGIC;
    mask_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mask_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_1_we0 : OUT STD_LOGIC;
    mask_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_1_ce1 : OUT STD_LOGIC;
    mask_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mask_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_1_we1 : OUT STD_LOGIC;
    mask_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_2_ce0 : OUT STD_LOGIC;
    mask_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mask_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_2_we0 : OUT STD_LOGIC;
    mask_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_2_ce1 : OUT STD_LOGIC;
    mask_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mask_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_2_we1 : OUT STD_LOGIC;
    mask_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_3_ce0 : OUT STD_LOGIC;
    mask_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mask_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_3_we0 : OUT STD_LOGIC;
    mask_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_3_ce1 : OUT STD_LOGIC;
    mask_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mask_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_3_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of activation_accelerator_float_mask_safe_softmax is 
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

attribute shreg_extract : string;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_start : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_done : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_continue : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_idle : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_ready : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_mask_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_mask_stream_write : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_start_out : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_start_write : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_0_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_1_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_2_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_3_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_0_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_1_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_2_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_3_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_loc_channel_full_n : STD_LOGIC;
    signal float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_start : STD_LOGIC;
    signal float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_done : STD_LOGIC;
    signal float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_continue : STD_LOGIC;
    signal float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_idle : STD_LOGIC;
    signal float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_ready : STD_LOGIC;
    signal float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_to_broadcast_loc_channel_full_n : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_start : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_done : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_continue : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_idle : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_ready : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_max_broadcast_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_max_broadcast_stream_write : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_start : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_done : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_continue : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_idle : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_ready : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_start_out : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_start_write : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_x_mask_stream_read : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_max_broadcast_stream_read : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_exp_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_exp_stream_write : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_loc_channel_full_n : STD_LOGIC;
    signal float_mask_safe_softmax_Block_for_end26_proc_U0_ap_start : STD_LOGIC;
    signal float_mask_safe_softmax_Block_for_end26_proc_U0_ap_done : STD_LOGIC;
    signal float_mask_safe_softmax_Block_for_end26_proc_U0_ap_continue : STD_LOGIC;
    signal float_mask_safe_softmax_Block_for_end26_proc_U0_ap_idle : STD_LOGIC;
    signal float_mask_safe_softmax_Block_for_end26_proc_U0_ap_ready : STD_LOGIC;
    signal float_mask_safe_softmax_Block_for_end26_proc_U0_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_to_broadcast_loc_channel_full_n : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_start : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_done : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_continue : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_idle : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_ready : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_sum_broadcast_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_sum_broadcast_stream_write : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_start : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_done : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_continue : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_idle : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_ready : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_exp_stream_read : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_sum_broadcast_stream_read : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : STD_LOGIC;
    signal float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_mask_stream_full_n : STD_LOGIC;
    signal x_mask_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal x_mask_stream_num_data_valid : STD_LOGIC_VECTOR (15 downto 0);
    signal x_mask_stream_fifo_cap : STD_LOGIC_VECTOR (15 downto 0);
    signal x_mask_stream_empty_n : STD_LOGIC;
    signal max_val_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal max_val_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal max_val_loc_channel_empty_n : STD_LOGIC;
    signal max_val_to_broadcast_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_to_broadcast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal max_val_to_broadcast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal max_val_to_broadcast_loc_channel_empty_n : STD_LOGIC;
    signal max_broadcast_stream_full_n : STD_LOGIC;
    signal max_broadcast_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal max_broadcast_stream_num_data_valid : STD_LOGIC_VECTOR (15 downto 0);
    signal max_broadcast_stream_fifo_cap : STD_LOGIC_VECTOR (15 downto 0);
    signal max_broadcast_stream_empty_n : STD_LOGIC;
    signal exp_stream_full_n : STD_LOGIC;
    signal exp_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_stream_num_data_valid : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_stream_fifo_cap : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_stream_empty_n : STD_LOGIC;
    signal sum_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal sum_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal sum_loc_channel_empty_n : STD_LOGIC;
    signal sum_to_broadcast_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_to_broadcast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal sum_to_broadcast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal sum_to_broadcast_loc_channel_empty_n : STD_LOGIC;
    signal sum_broadcast_stream_full_n : STD_LOGIC;
    signal sum_broadcast_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_broadcast_stream_num_data_valid : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_broadcast_stream_fifo_cap : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_broadcast_stream_empty_n : STD_LOGIC;
    signal start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_full_n : STD_LOGIC;
    signal start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_empty_n : STD_LOGIC;
    signal start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_full_n : STD_LOGIC;
    signal start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_empty_n : STD_LOGIC;

    component activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_mask_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_mask_stream_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        x_mask_stream_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        x_mask_stream_full_n : IN STD_LOGIC;
        x_mask_stream_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        x_1_ce0 : OUT STD_LOGIC;
        x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        x_2_ce0 : OUT STD_LOGIC;
        x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        x_3_ce0 : OUT STD_LOGIC;
        x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mask_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        mask_0_ce0 : OUT STD_LOGIC;
        mask_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mask_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        mask_1_ce0 : OUT STD_LOGIC;
        mask_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mask_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        mask_2_ce0 : OUT STD_LOGIC;
        mask_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mask_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        mask_3_ce0 : OUT STD_LOGIC;
        mask_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_mask_safe_softmax_Loop_loop_max_broadcast_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        max_broadcast_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_broadcast_stream_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        max_broadcast_stream_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        max_broadcast_stream_full_n : IN STD_LOGIC;
        max_broadcast_stream_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_mask_safe_softmax_Loop_loop_20_proc6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        x_mask_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        x_mask_stream_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        x_mask_stream_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        x_mask_stream_empty_n : IN STD_LOGIC;
        x_mask_stream_read : OUT STD_LOGIC;
        max_broadcast_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        max_broadcast_stream_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        max_broadcast_stream_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        max_broadcast_stream_empty_n : IN STD_LOGIC;
        max_broadcast_stream_read : OUT STD_LOGIC;
        exp_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_stream_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        exp_stream_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        exp_stream_full_n : IN STD_LOGIC;
        exp_stream_write : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_mask_safe_softmax_Block_for_end26_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sum_broadcast_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_broadcast_stream_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        sum_broadcast_stream_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        sum_broadcast_stream_full_n : IN STD_LOGIC;
        sum_broadcast_stream_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_mask_safe_softmax_Loop_loop_22_proc7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        exp_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_stream_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        exp_stream_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        exp_stream_empty_n : IN STD_LOGIC;
        exp_stream_read : OUT STD_LOGIC;
        sum_broadcast_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_broadcast_stream_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
        sum_broadcast_stream_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
        sum_broadcast_stream_empty_n : IN STD_LOGIC;
        sum_broadcast_stream_read : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_fifo_w32_d32768_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component activation_accelerator_fifo_w32_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    float_mask_safe_softmax_Loop_loop_18_proc5_U0 : component activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_start,
        start_full_n => start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_full_n,
        ap_done => float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_done,
        ap_continue => float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_continue,
        ap_idle => float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_idle,
        ap_ready => float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_ready,
        x_mask_stream_din => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_mask_stream_din,
        x_mask_stream_num_data_valid => x_mask_stream_num_data_valid,
        x_mask_stream_fifo_cap => x_mask_stream_fifo_cap,
        x_mask_stream_full_n => x_mask_stream_full_n,
        x_mask_stream_write => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_mask_stream_write,
        start_out => float_mask_safe_softmax_Loop_loop_18_proc5_U0_start_out,
        start_write => float_mask_safe_softmax_Loop_loop_18_proc5_U0_start_write,
        x_0_address0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_0_address0,
        x_0_ce0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_0_ce0,
        x_0_q0 => x_0_q0,
        x_1_address0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_1_address0,
        x_1_ce0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_1_ce0,
        x_1_q0 => x_1_q0,
        x_2_address0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_2_address0,
        x_2_ce0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_2_ce0,
        x_2_q0 => x_2_q0,
        x_3_address0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_3_address0,
        x_3_ce0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_3_ce0,
        x_3_q0 => x_3_q0,
        mask_0_address0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_0_address0,
        mask_0_ce0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_0_ce0,
        mask_0_q0 => mask_0_q0,
        mask_1_address0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_1_address0,
        mask_1_ce0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_1_ce0,
        mask_1_q0 => mask_1_q0,
        mask_2_address0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_2_address0,
        mask_2_ce0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_2_ce0,
        mask_2_q0 => mask_2_q0,
        mask_3_address0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_3_address0,
        mask_3_ce0 => float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_3_ce0,
        mask_3_q0 => mask_3_q0,
        ap_return => float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_return);

    float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0 : component activation_accelerator_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_start,
        ap_done => float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_done,
        ap_continue => float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_continue,
        ap_idle => float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_idle,
        ap_ready => float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_ready,
        p_read => max_val_loc_channel_dout,
        ap_return => float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_return);

    float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0 : component activation_accelerator_float_mask_safe_softmax_Loop_loop_max_broadcast_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_start,
        ap_done => float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_done,
        ap_continue => float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_continue,
        ap_idle => float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_idle,
        ap_ready => float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_ready,
        max_broadcast_stream_din => float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_max_broadcast_stream_din,
        max_broadcast_stream_num_data_valid => max_broadcast_stream_num_data_valid,
        max_broadcast_stream_fifo_cap => max_broadcast_stream_fifo_cap,
        max_broadcast_stream_full_n => max_broadcast_stream_full_n,
        max_broadcast_stream_write => float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_max_broadcast_stream_write,
        p_read => max_val_to_broadcast_loc_channel_dout);

    float_mask_safe_softmax_Loop_loop_20_proc6_U0 : component activation_accelerator_float_mask_safe_softmax_Loop_loop_20_proc6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_start,
        start_full_n => start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_full_n,
        ap_done => float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_done,
        ap_continue => float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_continue,
        ap_idle => float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_idle,
        ap_ready => float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_ready,
        start_out => float_mask_safe_softmax_Loop_loop_20_proc6_U0_start_out,
        start_write => float_mask_safe_softmax_Loop_loop_20_proc6_U0_start_write,
        x_mask_stream_dout => x_mask_stream_dout,
        x_mask_stream_num_data_valid => x_mask_stream_num_data_valid,
        x_mask_stream_fifo_cap => x_mask_stream_fifo_cap,
        x_mask_stream_empty_n => x_mask_stream_empty_n,
        x_mask_stream_read => float_mask_safe_softmax_Loop_loop_20_proc6_U0_x_mask_stream_read,
        max_broadcast_stream_dout => max_broadcast_stream_dout,
        max_broadcast_stream_num_data_valid => max_broadcast_stream_num_data_valid,
        max_broadcast_stream_fifo_cap => max_broadcast_stream_fifo_cap,
        max_broadcast_stream_empty_n => max_broadcast_stream_empty_n,
        max_broadcast_stream_read => float_mask_safe_softmax_Loop_loop_20_proc6_U0_max_broadcast_stream_read,
        exp_stream_din => float_mask_safe_softmax_Loop_loop_20_proc6_U0_exp_stream_din,
        exp_stream_num_data_valid => exp_stream_num_data_valid,
        exp_stream_fifo_cap => exp_stream_fifo_cap,
        exp_stream_full_n => exp_stream_full_n,
        exp_stream_write => float_mask_safe_softmax_Loop_loop_20_proc6_U0_exp_stream_write,
        ap_return => float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_return);

    float_mask_safe_softmax_Block_for_end26_proc_U0 : component activation_accelerator_float_mask_safe_softmax_Block_for_end26_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => float_mask_safe_softmax_Block_for_end26_proc_U0_ap_start,
        ap_done => float_mask_safe_softmax_Block_for_end26_proc_U0_ap_done,
        ap_continue => float_mask_safe_softmax_Block_for_end26_proc_U0_ap_continue,
        ap_idle => float_mask_safe_softmax_Block_for_end26_proc_U0_ap_idle,
        ap_ready => float_mask_safe_softmax_Block_for_end26_proc_U0_ap_ready,
        p_read => sum_loc_channel_dout,
        ap_return => float_mask_safe_softmax_Block_for_end26_proc_U0_ap_return);

    float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0 : component activation_accelerator_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_start,
        ap_done => float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_done,
        ap_continue => float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_continue,
        ap_idle => float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_idle,
        ap_ready => float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_ready,
        sum_broadcast_stream_din => float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_sum_broadcast_stream_din,
        sum_broadcast_stream_num_data_valid => sum_broadcast_stream_num_data_valid,
        sum_broadcast_stream_fifo_cap => sum_broadcast_stream_fifo_cap,
        sum_broadcast_stream_full_n => sum_broadcast_stream_full_n,
        sum_broadcast_stream_write => float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_sum_broadcast_stream_write,
        p_read => sum_to_broadcast_loc_channel_dout);

    float_mask_safe_softmax_Loop_loop_22_proc7_U0 : component activation_accelerator_float_mask_safe_softmax_Loop_loop_22_proc7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_start,
        ap_done => float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_done,
        ap_continue => float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_continue,
        ap_idle => float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_idle,
        ap_ready => float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_ready,
        exp_stream_dout => exp_stream_dout,
        exp_stream_num_data_valid => exp_stream_num_data_valid,
        exp_stream_fifo_cap => exp_stream_fifo_cap,
        exp_stream_empty_n => exp_stream_empty_n,
        exp_stream_read => float_mask_safe_softmax_Loop_loop_22_proc7_U0_exp_stream_read,
        sum_broadcast_stream_dout => sum_broadcast_stream_dout,
        sum_broadcast_stream_num_data_valid => sum_broadcast_stream_num_data_valid,
        sum_broadcast_stream_fifo_cap => sum_broadcast_stream_fifo_cap,
        sum_broadcast_stream_empty_n => sum_broadcast_stream_empty_n,
        sum_broadcast_stream_read => float_mask_safe_softmax_Loop_loop_22_proc7_U0_sum_broadcast_stream_read,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 => float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0);

    x_mask_stream_U : component activation_accelerator_fifo_w32_d32768_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_mask_stream_din,
        if_full_n => x_mask_stream_full_n,
        if_write => float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_mask_stream_write,
        if_dout => x_mask_stream_dout,
        if_num_data_valid => x_mask_stream_num_data_valid,
        if_fifo_cap => x_mask_stream_fifo_cap,
        if_empty_n => x_mask_stream_empty_n,
        if_read => float_mask_safe_softmax_Loop_loop_20_proc6_U0_x_mask_stream_read);

    max_val_loc_channel_U : component activation_accelerator_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_return,
        if_full_n => max_val_loc_channel_full_n,
        if_write => float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_done,
        if_dout => max_val_loc_channel_dout,
        if_num_data_valid => max_val_loc_channel_num_data_valid,
        if_fifo_cap => max_val_loc_channel_fifo_cap,
        if_empty_n => max_val_loc_channel_empty_n,
        if_read => float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_ready);

    max_val_to_broadcast_loc_channel_U : component activation_accelerator_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_return,
        if_full_n => max_val_to_broadcast_loc_channel_full_n,
        if_write => float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_done,
        if_dout => max_val_to_broadcast_loc_channel_dout,
        if_num_data_valid => max_val_to_broadcast_loc_channel_num_data_valid,
        if_fifo_cap => max_val_to_broadcast_loc_channel_fifo_cap,
        if_empty_n => max_val_to_broadcast_loc_channel_empty_n,
        if_read => float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_ready);

    max_broadcast_stream_U : component activation_accelerator_fifo_w32_d32768_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_max_broadcast_stream_din,
        if_full_n => max_broadcast_stream_full_n,
        if_write => float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_max_broadcast_stream_write,
        if_dout => max_broadcast_stream_dout,
        if_num_data_valid => max_broadcast_stream_num_data_valid,
        if_fifo_cap => max_broadcast_stream_fifo_cap,
        if_empty_n => max_broadcast_stream_empty_n,
        if_read => float_mask_safe_softmax_Loop_loop_20_proc6_U0_max_broadcast_stream_read);

    exp_stream_U : component activation_accelerator_fifo_w32_d32768_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => float_mask_safe_softmax_Loop_loop_20_proc6_U0_exp_stream_din,
        if_full_n => exp_stream_full_n,
        if_write => float_mask_safe_softmax_Loop_loop_20_proc6_U0_exp_stream_write,
        if_dout => exp_stream_dout,
        if_num_data_valid => exp_stream_num_data_valid,
        if_fifo_cap => exp_stream_fifo_cap,
        if_empty_n => exp_stream_empty_n,
        if_read => float_mask_safe_softmax_Loop_loop_22_proc7_U0_exp_stream_read);

    sum_loc_channel_U : component activation_accelerator_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_return,
        if_full_n => sum_loc_channel_full_n,
        if_write => float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_done,
        if_dout => sum_loc_channel_dout,
        if_num_data_valid => sum_loc_channel_num_data_valid,
        if_fifo_cap => sum_loc_channel_fifo_cap,
        if_empty_n => sum_loc_channel_empty_n,
        if_read => float_mask_safe_softmax_Block_for_end26_proc_U0_ap_ready);

    sum_to_broadcast_loc_channel_U : component activation_accelerator_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => float_mask_safe_softmax_Block_for_end26_proc_U0_ap_return,
        if_full_n => sum_to_broadcast_loc_channel_full_n,
        if_write => float_mask_safe_softmax_Block_for_end26_proc_U0_ap_done,
        if_dout => sum_to_broadcast_loc_channel_dout,
        if_num_data_valid => sum_to_broadcast_loc_channel_num_data_valid,
        if_fifo_cap => sum_to_broadcast_loc_channel_fifo_cap,
        if_empty_n => sum_to_broadcast_loc_channel_empty_n,
        if_read => float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_ready);

    sum_broadcast_stream_U : component activation_accelerator_fifo_w32_d32768_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_sum_broadcast_stream_din,
        if_full_n => sum_broadcast_stream_full_n,
        if_write => float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_sum_broadcast_stream_write,
        if_dout => sum_broadcast_stream_dout,
        if_num_data_valid => sum_broadcast_stream_num_data_valid,
        if_fifo_cap => sum_broadcast_stream_fifo_cap,
        if_empty_n => sum_broadcast_stream_empty_n,
        if_read => float_mask_safe_softmax_Loop_loop_22_proc7_U0_sum_broadcast_stream_read);

    start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_U : component activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_din,
        if_full_n => start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_full_n,
        if_write => float_mask_safe_softmax_Loop_loop_18_proc5_U0_start_write,
        if_dout => start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_dout,
        if_empty_n => start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_empty_n,
        if_read => float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_ready);

    start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_U : component activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_din,
        if_full_n => start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_full_n,
        if_write => float_mask_safe_softmax_Loop_loop_20_proc6_U0_start_write,
        if_dout => start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_dout,
        if_empty_n => start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_empty_n,
        if_read => float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_ready);




    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 <= ap_const_lv7_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 <= ap_const_lv16_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 <= ap_const_lv7_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 <= ap_const_lv16_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 <= ap_const_lv7_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 <= ap_const_lv16_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 <= ap_const_lv7_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 <= ap_const_lv16_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 <= ap_const_lv7_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 <= ap_const_lv16_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 <= ap_const_lv7_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 <= ap_const_lv16_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 <= ap_const_lv7_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 <= ap_const_lv16_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 <= ap_const_lv7_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= ap_const_logic_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 <= ap_const_lv16_0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= ap_const_logic_0;
    ap_done <= float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_done;
    ap_idle <= (float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_idle and float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_idle and float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_idle and float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_idle and float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_idle and float_mask_safe_softmax_Block_for_end26_proc_U0_ap_idle and float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_idle and (sum_to_broadcast_loc_channel_empty_n xor ap_const_logic_1) and (sum_loc_channel_empty_n xor ap_const_logic_1) and (max_val_to_broadcast_loc_channel_empty_n xor ap_const_logic_1) and (max_val_loc_channel_empty_n xor ap_const_logic_1));
    ap_ready <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_ready;
    float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_continue <= max_val_to_broadcast_loc_channel_full_n;
    float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_U0_ap_start <= max_val_loc_channel_empty_n;
    float_mask_safe_softmax_Block_for_end26_proc_U0_ap_continue <= sum_to_broadcast_loc_channel_full_n;
    float_mask_safe_softmax_Block_for_end26_proc_U0_ap_start <= sum_loc_channel_empty_n;
    float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_continue <= max_val_loc_channel_full_n;
    float_mask_safe_softmax_Loop_loop_18_proc5_U0_ap_start <= ap_start;
    float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_continue <= sum_loc_channel_full_n;
    float_mask_safe_softmax_Loop_loop_20_proc6_U0_ap_start <= start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_empty_n;
    float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_continue <= ap_continue;
    float_mask_safe_softmax_Loop_loop_22_proc7_U0_ap_start <= start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_empty_n;
    float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_continue <= ap_const_logic_1;
    float_mask_safe_softmax_Loop_loop_max_broadcast_proc_U0_ap_start <= max_val_to_broadcast_loc_channel_empty_n;
    float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_continue <= ap_const_logic_1;
    float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_U0_ap_start <= sum_to_broadcast_loc_channel_empty_n;
    mask_0_address0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_0_address0;
    mask_0_address1 <= ap_const_lv8_0;
    mask_0_ce0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_0_ce0;
    mask_0_ce1 <= ap_const_logic_0;
    mask_0_d0 <= ap_const_lv32_0;
    mask_0_d1 <= ap_const_lv32_0;
    mask_0_we0 <= ap_const_logic_0;
    mask_0_we1 <= ap_const_logic_0;
    mask_1_address0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_1_address0;
    mask_1_address1 <= ap_const_lv8_0;
    mask_1_ce0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_1_ce0;
    mask_1_ce1 <= ap_const_logic_0;
    mask_1_d0 <= ap_const_lv32_0;
    mask_1_d1 <= ap_const_lv32_0;
    mask_1_we0 <= ap_const_logic_0;
    mask_1_we1 <= ap_const_logic_0;
    mask_2_address0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_2_address0;
    mask_2_address1 <= ap_const_lv8_0;
    mask_2_ce0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_2_ce0;
    mask_2_ce1 <= ap_const_logic_0;
    mask_2_d0 <= ap_const_lv32_0;
    mask_2_d1 <= ap_const_lv32_0;
    mask_2_we0 <= ap_const_logic_0;
    mask_2_we1 <= ap_const_logic_0;
    mask_3_address0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_3_address0;
    mask_3_address1 <= ap_const_lv8_0;
    mask_3_ce0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_mask_3_ce0;
    mask_3_ce1 <= ap_const_logic_0;
    mask_3_d0 <= ap_const_lv32_0;
    mask_3_d1 <= ap_const_lv32_0;
    mask_3_we0 <= ap_const_logic_0;
    mask_3_we1 <= ap_const_logic_0;
    start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_din <= (0=>ap_const_logic_1, others=>'-');
    x_0_address0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_0_address0;
    x_0_address1 <= ap_const_lv8_0;
    x_0_ce0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_0_ce0;
    x_0_ce1 <= ap_const_logic_0;
    x_0_d0 <= ap_const_lv32_0;
    x_0_d1 <= ap_const_lv32_0;
    x_0_we0 <= ap_const_logic_0;
    x_0_we1 <= ap_const_logic_0;
    x_1_address0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_1_address0;
    x_1_address1 <= ap_const_lv8_0;
    x_1_ce0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_1_ce0;
    x_1_ce1 <= ap_const_logic_0;
    x_1_d0 <= ap_const_lv32_0;
    x_1_d1 <= ap_const_lv32_0;
    x_1_we0 <= ap_const_logic_0;
    x_1_we1 <= ap_const_logic_0;
    x_2_address0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_2_address0;
    x_2_address1 <= ap_const_lv8_0;
    x_2_ce0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_2_ce0;
    x_2_ce1 <= ap_const_logic_0;
    x_2_d0 <= ap_const_lv32_0;
    x_2_d1 <= ap_const_lv32_0;
    x_2_we0 <= ap_const_logic_0;
    x_2_we1 <= ap_const_logic_0;
    x_3_address0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_3_address0;
    x_3_address1 <= ap_const_lv8_0;
    x_3_ce0 <= float_mask_safe_softmax_Loop_loop_18_proc5_U0_x_3_ce0;
    x_3_ce1 <= ap_const_logic_0;
    x_3_d0 <= ap_const_lv32_0;
    x_3_d1 <= ap_const_lv32_0;
    x_3_we0 <= ap_const_logic_0;
    x_3_we1 <= ap_const_logic_0;
end behav;
