#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x565247ed2d80 .scope module, "accumulator" "accumulator" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "count";
o0x7fae440dd018 .functor BUFZ 1, C4<z>; HiZ drive
v0x565247ed55f0_0 .net "clk", 0 0, o0x7fae440dd018;  0 drivers
v0x565247f05690_0 .var "count", 7 0;
o0x7fae440dd078 .functor BUFZ 1, C4<z>; HiZ drive
v0x565247ef7f50_0 .net "rst", 0 0, o0x7fae440dd078;  0 drivers
E_0x565247ed1200 .event posedge, v0x565247ed55f0_0;
S_0x565247ed2f10 .scope module, "subtractor" "subtractor" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /OUTPUT 8 "V_prime";
o0x7fae440dd138 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x565247f03e40_0 .net "V", 7 0, o0x7fae440dd138;  0 drivers
v0x565247f0ebf0_0 .var "V_prime", 7 0;
E_0x565247ecfb90 .event edge, v0x565247f03e40_0;
S_0x565247ed4d60 .scope module, "top_test" "top_test" 4 3;
 .timescale -9 -12;
v0x565247f30220_0 .net "V", 7 0, v0x565247f2dd70_0;  1 drivers
v0x565247f30390_0 .net "axon", 0 0, v0x565247f2a6d0_0;  1 drivers
v0x565247f30450_0 .var "clk", 0 0;
v0x565247f304f0_0 .var "expd", 0 0;
v0x565247f30590_0 .var "rst", 0 0;
v0x565247f30630_0 .var "set_vars", 0 0;
v0x565247f30720_0 .var "syn", 0 0;
v0x565247f307c0_0 .var "t", 0 0;
v0x565247f308b0_0 .var "w", 0 0;
S_0x565247f29d00 .scope module, "uut" "top" 4 19, 5 1 0, S_0x565247ed4d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "syn";
    .port_info 2 /INPUT 1 "expd";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /INPUT 1 "t";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 1 "axon";
    .port_info 8 /OUTPUT 8 "V";
v0x565247f2f7b0_0 .net "V", 7 0, v0x565247f2dd70_0;  alias, 1 drivers
v0x565247f2f890_0 .net "axon", 0 0, v0x565247f2a6d0_0;  alias, 1 drivers
v0x565247f2f950_0 .net "clk", 0 0, v0x565247f30450_0;  1 drivers
v0x565247f2fa40_0 .net "expd", 0 0, v0x565247f304f0_0;  1 drivers
v0x565247f2fae0_0 .net "rst", 0 0, v0x565247f30590_0;  1 drivers
v0x565247f2fc20_0 .net "set_vars", 0 0, v0x565247f30630_0;  1 drivers
v0x565247f2fcc0_0 .net "syn", 0 0, v0x565247f30720_0;  1 drivers
v0x565247f2fdb0_0 .net "t", 0 0, v0x565247f307c0_0;  1 drivers
v0x565247f2fe50_0 .net "tau", 7 0, v0x565247f2ef90_0;  1 drivers
v0x565247f2ff80_0 .net "threshold", 7 0, v0x565247f2f160_0;  1 drivers
v0x565247f30020_0 .net "w", 0 0, v0x565247f308b0_0;  1 drivers
v0x565247f300c0_0 .net "weight", 7 0, v0x565247f2f450_0;  1 drivers
S_0x565247f29fc0 .scope module, "lif" "LIF" 5 7, 6 1 0, S_0x565247f29d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "tau";
    .port_info 2 /INPUT 8 "weight";
    .port_info 3 /INPUT 8 "threshold";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 1 "axon";
    .port_info 7 /OUTPUT 8 "V";
v0x565247f2dd70_0 .var "V", 7 0;
v0x565247f2de80_0 .net "axon", 0 0, v0x565247f2a6d0_0;  alias, 1 drivers
v0x565247f2df40_0 .net "clk", 0 0, v0x565247f30450_0;  alias, 1 drivers
v0x565247f2dfe0_0 .net "rst", 0 0, v0x565247f30590_0;  alias, 1 drivers
v0x565247f2e080_0 .net "syn", 0 0, v0x565247f30720_0;  alias, 1 drivers
v0x565247f2e170_0 .net "syn_scaled", 7 0, L_0x565247f38320;  1 drivers
v0x565247f2e240_0 .net "tau", 7 0, v0x565247f2ef90_0;  alias, 1 drivers
v0x565247f2e310_0 .net "threshold", 7 0, v0x565247f2f160_0;  alias, 1 drivers
v0x565247f2e3e0_0 .net "voltage_prime", 7 0, v0x565247f2ac20_0;  1 drivers
v0x565247f2e540_0 .net "weight", 7 0, v0x565247f2f450_0;  alias, 1 drivers
E_0x565247ebaa30 .event posedge, v0x565247f2df40_0;
S_0x565247f2a320 .scope module, "compare" "comparator" 6 16, 7 1 0, S_0x565247f29fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /INPUT 8 "threshold";
    .port_info 2 /OUTPUT 1 "axon";
v0x565247f2a5d0_0 .net "V", 7 0, v0x565247f2dd70_0;  alias, 1 drivers
v0x565247f2a6d0_0 .var "axon", 0 0;
v0x565247f2a790_0 .net "threshold", 7 0, v0x565247f2f160_0;  alias, 1 drivers
E_0x565247f0e9a0 .event edge, v0x565247f2a5d0_0, v0x565247f2a790_0;
S_0x565247f2a8d0 .scope module, "decayer" "decay" 6 17, 8 1 0, S_0x565247f29fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /INPUT 8 "tau";
    .port_info 2 /OUTPUT 8 "V_prime";
v0x565247f2ab40_0 .net "V", 7 0, v0x565247f2dd70_0;  alias, 1 drivers
v0x565247f2ac20_0 .var "V_prime", 7 0;
v0x565247f2ace0_0 .var "mult", 15 0;
v0x565247f2ada0_0 .net "tau", 7 0, v0x565247f2ef90_0;  alias, 1 drivers
E_0x565247f0e9e0 .event edge, v0x565247f2a5d0_0;
S_0x565247f2af00 .scope module, "scalar" "weigher" 6 15, 9 1 0, S_0x565247f29fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "weight";
    .port_info 2 /OUTPUT 8 "V";
L_0x565247f38990 .functor AND 8, v0x565247f2f450_0, L_0x565247f38890, C4<11111111>, C4<11111111>;
v0x565247f2d6c0_0 .net "V", 7 0, L_0x565247f38320;  alias, 1 drivers
v0x565247f2d7c0_0 .net *"_ivl_25", 7 0, L_0x565247f38890;  1 drivers
L_0x7fae44094018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x565247f2d8a0_0 .net *"_ivl_28", 6 0, L_0x7fae44094018;  1 drivers
v0x565247f2d960_0 .net *"_ivl_29", 7 0, L_0x565247f38990;  1 drivers
v0x565247f2da40_0 .net "and_o", 0 0, L_0x565247f38a00;  1 drivers
v0x565247f2db50_0 .net "syn", 0 0, v0x565247f30720_0;  alias, 1 drivers
v0x565247f2dc10_0 .net "weight", 7 0, v0x565247f2f450_0;  alias, 1 drivers
L_0x565247f37910 .part v0x565247f2f450_0, 0, 1;
L_0x565247f37a60 .part v0x565247f2f450_0, 1, 1;
L_0x565247f37b00 .part v0x565247f2f450_0, 2, 1;
L_0x565247f37c60 .part v0x565247f2f450_0, 3, 1;
L_0x565247f37eb0 .part v0x565247f2f450_0, 4, 1;
L_0x565247f37ff0 .part v0x565247f2f450_0, 5, 1;
L_0x565247f38190 .part v0x565247f2f450_0, 6, 1;
LS_0x565247f38320_0_0 .concat8 [ 1 1 1 1], L_0x565247f05530, L_0x565247ef7df0, L_0x565247f37ba0, L_0x565247f37d30;
LS_0x565247f38320_0_4 .concat8 [ 1 1 1 1], L_0x565247f37f50, L_0x565247f380d0, L_0x565247f38230, L_0x565247f38780;
L_0x565247f38320 .concat8 [ 4 4 0 0], LS_0x565247f38320_0_0, LS_0x565247f38320_0_4;
L_0x565247f386e0 .part v0x565247f2f450_0, 7, 1;
L_0x565247f38890 .concat [ 1 7 0 0], v0x565247f30720_0, L_0x7fae44094018;
L_0x565247f38a00 .part L_0x565247f38990, 0, 1;
S_0x565247f2b160 .scope generate, "and_gate_gen[0]" "and_gate_gen[0]" 9 7, 9 7 0, S_0x565247f2af00;
 .timescale -9 -12;
P_0x565247f2b360 .param/l "i" 0 9 7, +C4<00>;
L_0x565247f05530 .functor AND 1, L_0x565247f37910, L_0x565247f38a00, C4<1>, C4<1>;
v0x565247f2b440_0 .net *"_ivl_0", 0 0, L_0x565247f37910;  1 drivers
v0x565247f2b520_0 .net *"_ivl_1", 0 0, L_0x565247f05530;  1 drivers
S_0x565247f2b600 .scope generate, "and_gate_gen[1]" "and_gate_gen[1]" 9 7, 9 7 0, S_0x565247f2af00;
 .timescale -9 -12;
P_0x565247f2b820 .param/l "i" 0 9 7, +C4<01>;
L_0x565247ef7df0 .functor AND 1, L_0x565247f37a60, L_0x565247f38a00, C4<1>, C4<1>;
v0x565247f2b8e0_0 .net *"_ivl_0", 0 0, L_0x565247f37a60;  1 drivers
v0x565247f2b9c0_0 .net *"_ivl_1", 0 0, L_0x565247ef7df0;  1 drivers
S_0x565247f2baa0 .scope generate, "and_gate_gen[2]" "and_gate_gen[2]" 9 7, 9 7 0, S_0x565247f2af00;
 .timescale -9 -12;
P_0x565247f2bcd0 .param/l "i" 0 9 7, +C4<010>;
L_0x565247f37ba0 .functor AND 1, L_0x565247f37b00, L_0x565247f38a00, C4<1>, C4<1>;
v0x565247f2bd90_0 .net *"_ivl_0", 0 0, L_0x565247f37b00;  1 drivers
v0x565247f2be70_0 .net *"_ivl_1", 0 0, L_0x565247f37ba0;  1 drivers
S_0x565247f2bf50 .scope generate, "and_gate_gen[3]" "and_gate_gen[3]" 9 7, 9 7 0, S_0x565247f2af00;
 .timescale -9 -12;
P_0x565247f2c150 .param/l "i" 0 9 7, +C4<011>;
L_0x565247f37d30 .functor AND 1, L_0x565247f37c60, L_0x565247f38a00, C4<1>, C4<1>;
v0x565247f2c230_0 .net *"_ivl_0", 0 0, L_0x565247f37c60;  1 drivers
v0x565247f2c310_0 .net *"_ivl_1", 0 0, L_0x565247f37d30;  1 drivers
S_0x565247f2c3f0 .scope generate, "and_gate_gen[4]" "and_gate_gen[4]" 9 7, 9 7 0, S_0x565247f2af00;
 .timescale -9 -12;
P_0x565247f2c640 .param/l "i" 0 9 7, +C4<0100>;
L_0x565247f37f50 .functor AND 1, L_0x565247f37eb0, L_0x565247f38a00, C4<1>, C4<1>;
v0x565247f2c720_0 .net *"_ivl_0", 0 0, L_0x565247f37eb0;  1 drivers
v0x565247f2c800_0 .net *"_ivl_1", 0 0, L_0x565247f37f50;  1 drivers
S_0x565247f2c8e0 .scope generate, "and_gate_gen[5]" "and_gate_gen[5]" 9 7, 9 7 0, S_0x565247f2af00;
 .timescale -9 -12;
P_0x565247f2cae0 .param/l "i" 0 9 7, +C4<0101>;
L_0x565247f380d0 .functor AND 1, L_0x565247f37ff0, L_0x565247f38a00, C4<1>, C4<1>;
v0x565247f2cbc0_0 .net *"_ivl_0", 0 0, L_0x565247f37ff0;  1 drivers
v0x565247f2cca0_0 .net *"_ivl_1", 0 0, L_0x565247f380d0;  1 drivers
S_0x565247f2cd80 .scope generate, "and_gate_gen[6]" "and_gate_gen[6]" 9 7, 9 7 0, S_0x565247f2af00;
 .timescale -9 -12;
P_0x565247f2cf80 .param/l "i" 0 9 7, +C4<0110>;
L_0x565247f38230 .functor AND 1, L_0x565247f38190, L_0x565247f38a00, C4<1>, C4<1>;
v0x565247f2d060_0 .net *"_ivl_0", 0 0, L_0x565247f38190;  1 drivers
v0x565247f2d140_0 .net *"_ivl_1", 0 0, L_0x565247f38230;  1 drivers
S_0x565247f2d220 .scope generate, "and_gate_gen[7]" "and_gate_gen[7]" 9 7, 9 7 0, S_0x565247f2af00;
 .timescale -9 -12;
P_0x565247f2d420 .param/l "i" 0 9 7, +C4<0111>;
L_0x565247f38780 .functor AND 1, L_0x565247f386e0, L_0x565247f38a00, C4<1>, C4<1>;
v0x565247f2d500_0 .net *"_ivl_0", 0 0, L_0x565247f386e0;  1 drivers
v0x565247f2d5e0_0 .net *"_ivl_1", 0 0, L_0x565247f38780;  1 drivers
S_0x565247f2e6d0 .scope module, "sv" "set_vars" 5 6, 10 1 0, S_0x565247f29d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "expd";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /INPUT 1 "t";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 8 "tau";
    .port_info 7 /OUTPUT 8 "weight";
    .port_info 8 /OUTPUT 8 "threshold";
v0x565247f2ea70_0 .var "appender", 2 0;
v0x565247f2eb70_0 .net "clk", 0 0, v0x565247f30450_0;  alias, 1 drivers
v0x565247f2ec60_0 .net "expd", 0 0, v0x565247f304f0_0;  alias, 1 drivers
v0x565247f2ed30_0 .net "rst", 0 0, v0x565247f30590_0;  alias, 1 drivers
v0x565247f2ee00_0 .net "set_vars", 0 0, v0x565247f30630_0;  alias, 1 drivers
v0x565247f2eef0_0 .net "t", 0 0, v0x565247f307c0_0;  alias, 1 drivers
v0x565247f2ef90_0 .var "tau", 7 0;
v0x565247f2f080_0 .var "tauReg", 7 0;
v0x565247f2f160_0 .var "threshold", 7 0;
v0x565247f2f2b0_0 .var "thresholdReg", 7 0;
v0x565247f2f390_0 .net "w", 0 0, v0x565247f308b0_0;  alias, 1 drivers
v0x565247f2f450_0 .var "weight", 7 0;
v0x565247f2f560_0 .var "weightReg", 7 0;
E_0x565247f2e9b0 .event negedge, v0x565247f2df40_0;
E_0x565247f2ea10 .event negedge, v0x565247f2ee00_0;
S_0x565247ed4ef0 .scope module, "tt_um_Leaky_Integrate_Fire_nfjesifb" "tt_um_Leaky_Integrate_Fire_nfjesifb" 11 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_0x565247eeb210 .param/l "MAX_COUNT" 0 11 1, C4<100110001001011010000000>;
L_0x7fae44094060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x565247f36f10_0 .net/2s *"_ivl_4", 6 0, L_0x7fae44094060;  1 drivers
o0x7fae440de6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x565247f37010_0 .net "clk", 0 0, o0x7fae440de6f8;  0 drivers
o0x7fae440dede8 .functor BUFZ 1, C4<z>; HiZ drive
v0x565247f370d0_0 .net "ena", 0 0, o0x7fae440dede8;  0 drivers
v0x565247f37170_0 .net "rst", 0 0, L_0x565247f38af0;  1 drivers
o0x7fae440dee18 .functor BUFZ 1, C4<z>; HiZ drive
v0x565247f37210_0 .net "rst_n", 0 0, o0x7fae440dee18;  0 drivers
o0x7fae440dee48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x565247f372b0_0 .net "ui_in", 7 0, o0x7fae440dee48;  0 drivers
o0x7fae440dee78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x565247f37390_0 .net "uio_in", 7 0, o0x7fae440dee78;  0 drivers
L_0x7fae440940a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x565247f37470_0 .net "uio_oe", 7 0, L_0x7fae440940a8;  1 drivers
v0x565247f37550_0 .net "uio_out", 7 0, L_0x565247f3a510;  1 drivers
v0x565247f376c0_0 .net "uo_out", 7 0, v0x565247f34ac0_0;  1 drivers
L_0x565247f38af0 .reduce/nor o0x7fae440dee18;
L_0x565247f3a0c0 .part o0x7fae440dee48, 0, 1;
L_0x565247f3a1b0 .part o0x7fae440dee48, 1, 1;
L_0x565247f3a250 .part o0x7fae440dee48, 2, 1;
L_0x565247f3a340 .part o0x7fae440dee48, 3, 1;
L_0x565247f3a430 .part o0x7fae440dee48, 4, 1;
L_0x565247f3a510 .concat8 [ 1 7 0 0], v0x565247f31440_0, L_0x7fae44094060;
S_0x565247f309e0 .scope module, "t" "top" 11 16, 5 1 0, S_0x565247ed4ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "syn";
    .port_info 2 /INPUT 1 "expd";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /INPUT 1 "t";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 1 "axon";
    .port_info 8 /OUTPUT 8 "V";
v0x565247f364a0_0 .net "V", 7 0, v0x565247f34ac0_0;  alias, 1 drivers
v0x565247f36580_0 .net "axon", 0 0, v0x565247f31440_0;  1 drivers
v0x565247f36640_0 .net "clk", 0 0, o0x7fae440de6f8;  alias, 0 drivers
v0x565247f36730_0 .net "expd", 0 0, L_0x565247f3a250;  1 drivers
v0x565247f367d0_0 .net "rst", 0 0, L_0x565247f38af0;  alias, 1 drivers
v0x565247f36910_0 .net "set_vars", 0 0, L_0x565247f3a0c0;  1 drivers
v0x565247f369b0_0 .net "syn", 0 0, L_0x565247f3a1b0;  1 drivers
v0x565247f36aa0_0 .net "t", 0 0, L_0x565247f3a430;  1 drivers
v0x565247f36b40_0 .net "tau", 7 0, v0x565247f35c80_0;  1 drivers
v0x565247f36c70_0 .net "threshold", 7 0, v0x565247f35e50_0;  1 drivers
v0x565247f36d10_0 .net "w", 0 0, L_0x565247f3a340;  1 drivers
v0x565247f36db0_0 .net "weight", 7 0, v0x565247f36140_0;  1 drivers
S_0x565247f30cf0 .scope module, "lif" "LIF" 5 7, 6 1 0, S_0x565247f309e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "tau";
    .port_info 2 /INPUT 8 "weight";
    .port_info 3 /INPUT 8 "threshold";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 1 "axon";
    .port_info 7 /OUTPUT 8 "V";
v0x565247f34ac0_0 .var "V", 7 0;
v0x565247f34bd0_0 .net "axon", 0 0, v0x565247f31440_0;  alias, 1 drivers
v0x565247f34c90_0 .net "clk", 0 0, o0x7fae440de6f8;  alias, 0 drivers
v0x565247f34d30_0 .net "rst", 0 0, L_0x565247f38af0;  alias, 1 drivers
v0x565247f34dd0_0 .net "syn", 0 0, L_0x565247f3a1b0;  alias, 1 drivers
v0x565247f34ec0_0 .net "syn_scaled", 7 0, L_0x565247f39790;  1 drivers
v0x565247f34f60_0 .net "tau", 7 0, v0x565247f35c80_0;  alias, 1 drivers
v0x565247f35000_0 .net "threshold", 7 0, v0x565247f35e50_0;  alias, 1 drivers
v0x565247f350d0_0 .net "voltage_prime", 7 0, v0x565247f319d0_0;  1 drivers
v0x565247f35230_0 .net "weight", 7 0, v0x565247f36140_0;  alias, 1 drivers
E_0x565247f30ff0 .event posedge, v0x565247f34c90_0;
S_0x565247f31050 .scope module, "compare" "comparator" 6 16, 7 1 0, S_0x565247f30cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /INPUT 8 "threshold";
    .port_info 2 /OUTPUT 1 "axon";
v0x565247f31340_0 .net "V", 7 0, v0x565247f34ac0_0;  alias, 1 drivers
v0x565247f31440_0 .var "axon", 0 0;
v0x565247f31500_0 .net "threshold", 7 0, v0x565247f35e50_0;  alias, 1 drivers
E_0x565247f312c0 .event edge, v0x565247f31340_0, v0x565247f31500_0;
S_0x565247f31640 .scope module, "decayer" "decay" 6 17, 8 1 0, S_0x565247f30cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /INPUT 8 "tau";
    .port_info 2 /OUTPUT 8 "V_prime";
v0x565247f318f0_0 .net "V", 7 0, v0x565247f34ac0_0;  alias, 1 drivers
v0x565247f319d0_0 .var "V_prime", 7 0;
v0x565247f31a90_0 .var "mult", 15 0;
v0x565247f31b50_0 .net "tau", 7 0, v0x565247f35c80_0;  alias, 1 drivers
E_0x565247f31870 .event edge, v0x565247f31340_0;
S_0x565247f31cb0 .scope module, "scalar" "weigher" 6 15, 9 1 0, S_0x565247f30cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "weight";
    .port_info 2 /OUTPUT 8 "V";
L_0x565247f39f10 .functor AND 8, v0x565247f36140_0, L_0x565247f39e10, C4<11111111>, C4<11111111>;
v0x565247f34410_0 .net "V", 7 0, L_0x565247f39790;  alias, 1 drivers
v0x565247f34510_0 .net *"_ivl_25", 7 0, L_0x565247f39e10;  1 drivers
L_0x7fae440940f0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x565247f345f0_0 .net *"_ivl_28", 6 0, L_0x7fae440940f0;  1 drivers
v0x565247f346b0_0 .net *"_ivl_29", 7 0, L_0x565247f39f10;  1 drivers
v0x565247f34790_0 .net "and_o", 0 0, L_0x565247f39fd0;  1 drivers
v0x565247f348a0_0 .net "syn", 0 0, L_0x565247f3a1b0;  alias, 1 drivers
v0x565247f34960_0 .net "weight", 7 0, v0x565247f36140_0;  alias, 1 drivers
L_0x565247f38b90 .part v0x565247f36140_0, 0, 1;
L_0x565247f38d30 .part v0x565247f36140_0, 1, 1;
L_0x565247f38e90 .part v0x565247f36140_0, 2, 1;
L_0x565247f38ff0 .part v0x565247f36140_0, 3, 1;
L_0x565247f39210 .part v0x565247f36140_0, 4, 1;
L_0x565247f39460 .part v0x565247f36140_0, 5, 1;
L_0x565247f39600 .part v0x565247f36140_0, 6, 1;
LS_0x565247f39790_0_0 .concat8 [ 1 1 1 1], L_0x565247f38cc0, L_0x565247f38dd0, L_0x565247f38f30, L_0x565247f390c0;
LS_0x565247f39790_0_4 .concat8 [ 1 1 1 1], L_0x565247f393c0, L_0x565247f39540, L_0x565247f396a0, L_0x565247f39bf0;
L_0x565247f39790 .concat8 [ 4 4 0 0], LS_0x565247f39790_0_0, LS_0x565247f39790_0_4;
L_0x565247f39b50 .part v0x565247f36140_0, 7, 1;
L_0x565247f39e10 .concat [ 1 7 0 0], L_0x565247f3a1b0, L_0x7fae440940f0;
L_0x565247f39fd0 .part L_0x565247f39f10, 0, 1;
S_0x565247f31ee0 .scope generate, "and_gate_gen[0]" "and_gate_gen[0]" 9 7, 9 7 0, S_0x565247f31cb0;
 .timescale -9 -12;
P_0x565247f320e0 .param/l "i" 0 9 7, +C4<00>;
L_0x565247f38cc0 .functor AND 1, L_0x565247f38b90, L_0x565247f39fd0, C4<1>, C4<1>;
v0x565247f321c0_0 .net *"_ivl_0", 0 0, L_0x565247f38b90;  1 drivers
v0x565247f322a0_0 .net *"_ivl_1", 0 0, L_0x565247f38cc0;  1 drivers
S_0x565247f32380 .scope generate, "and_gate_gen[1]" "and_gate_gen[1]" 9 7, 9 7 0, S_0x565247f31cb0;
 .timescale -9 -12;
P_0x565247f325a0 .param/l "i" 0 9 7, +C4<01>;
L_0x565247f38dd0 .functor AND 1, L_0x565247f38d30, L_0x565247f39fd0, C4<1>, C4<1>;
v0x565247f32660_0 .net *"_ivl_0", 0 0, L_0x565247f38d30;  1 drivers
v0x565247f32740_0 .net *"_ivl_1", 0 0, L_0x565247f38dd0;  1 drivers
S_0x565247f32820 .scope generate, "and_gate_gen[2]" "and_gate_gen[2]" 9 7, 9 7 0, S_0x565247f31cb0;
 .timescale -9 -12;
P_0x565247f32a20 .param/l "i" 0 9 7, +C4<010>;
L_0x565247f38f30 .functor AND 1, L_0x565247f38e90, L_0x565247f39fd0, C4<1>, C4<1>;
v0x565247f32ae0_0 .net *"_ivl_0", 0 0, L_0x565247f38e90;  1 drivers
v0x565247f32bc0_0 .net *"_ivl_1", 0 0, L_0x565247f38f30;  1 drivers
S_0x565247f32ca0 .scope generate, "and_gate_gen[3]" "and_gate_gen[3]" 9 7, 9 7 0, S_0x565247f31cb0;
 .timescale -9 -12;
P_0x565247f32ea0 .param/l "i" 0 9 7, +C4<011>;
L_0x565247f390c0 .functor AND 1, L_0x565247f38ff0, L_0x565247f39fd0, C4<1>, C4<1>;
v0x565247f32f80_0 .net *"_ivl_0", 0 0, L_0x565247f38ff0;  1 drivers
v0x565247f33060_0 .net *"_ivl_1", 0 0, L_0x565247f390c0;  1 drivers
S_0x565247f33140 .scope generate, "and_gate_gen[4]" "and_gate_gen[4]" 9 7, 9 7 0, S_0x565247f31cb0;
 .timescale -9 -12;
P_0x565247f33390 .param/l "i" 0 9 7, +C4<0100>;
L_0x565247f393c0 .functor AND 1, L_0x565247f39210, L_0x565247f39fd0, C4<1>, C4<1>;
v0x565247f33470_0 .net *"_ivl_0", 0 0, L_0x565247f39210;  1 drivers
v0x565247f33550_0 .net *"_ivl_1", 0 0, L_0x565247f393c0;  1 drivers
S_0x565247f33630 .scope generate, "and_gate_gen[5]" "and_gate_gen[5]" 9 7, 9 7 0, S_0x565247f31cb0;
 .timescale -9 -12;
P_0x565247f33830 .param/l "i" 0 9 7, +C4<0101>;
L_0x565247f39540 .functor AND 1, L_0x565247f39460, L_0x565247f39fd0, C4<1>, C4<1>;
v0x565247f33910_0 .net *"_ivl_0", 0 0, L_0x565247f39460;  1 drivers
v0x565247f339f0_0 .net *"_ivl_1", 0 0, L_0x565247f39540;  1 drivers
S_0x565247f33ad0 .scope generate, "and_gate_gen[6]" "and_gate_gen[6]" 9 7, 9 7 0, S_0x565247f31cb0;
 .timescale -9 -12;
P_0x565247f33cd0 .param/l "i" 0 9 7, +C4<0110>;
L_0x565247f396a0 .functor AND 1, L_0x565247f39600, L_0x565247f39fd0, C4<1>, C4<1>;
v0x565247f33db0_0 .net *"_ivl_0", 0 0, L_0x565247f39600;  1 drivers
v0x565247f33e90_0 .net *"_ivl_1", 0 0, L_0x565247f396a0;  1 drivers
S_0x565247f33f70 .scope generate, "and_gate_gen[7]" "and_gate_gen[7]" 9 7, 9 7 0, S_0x565247f31cb0;
 .timescale -9 -12;
P_0x565247f34170 .param/l "i" 0 9 7, +C4<0111>;
L_0x565247f39bf0 .functor AND 1, L_0x565247f39b50, L_0x565247f39fd0, C4<1>, C4<1>;
v0x565247f34250_0 .net *"_ivl_0", 0 0, L_0x565247f39b50;  1 drivers
v0x565247f34330_0 .net *"_ivl_1", 0 0, L_0x565247f39bf0;  1 drivers
S_0x565247f353c0 .scope module, "sv" "set_vars" 5 6, 10 1 0, S_0x565247f309e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "expd";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /INPUT 1 "t";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 8 "tau";
    .port_info 7 /OUTPUT 8 "weight";
    .port_info 8 /OUTPUT 8 "threshold";
v0x565247f35760_0 .var "appender", 2 0;
v0x565247f35860_0 .net "clk", 0 0, o0x7fae440de6f8;  alias, 0 drivers
v0x565247f35950_0 .net "expd", 0 0, L_0x565247f3a250;  alias, 1 drivers
v0x565247f35a20_0 .net "rst", 0 0, L_0x565247f38af0;  alias, 1 drivers
v0x565247f35af0_0 .net "set_vars", 0 0, L_0x565247f3a0c0;  alias, 1 drivers
v0x565247f35be0_0 .net "t", 0 0, L_0x565247f3a430;  alias, 1 drivers
v0x565247f35c80_0 .var "tau", 7 0;
v0x565247f35d70_0 .var "tauReg", 7 0;
v0x565247f35e50_0 .var "threshold", 7 0;
v0x565247f35fa0_0 .var "thresholdReg", 7 0;
v0x565247f36080_0 .net "w", 0 0, L_0x565247f3a340;  alias, 1 drivers
v0x565247f36140_0 .var "weight", 7 0;
v0x565247f36250_0 .var "weightReg", 7 0;
E_0x565247f356a0 .event negedge, v0x565247f34c90_0;
E_0x565247f35700 .event negedge, v0x565247f35af0_0;
    .scope S_0x565247ed2d80;
T_0 ;
    %wait E_0x565247ed1200;
    %load/vec4 v0x565247ef7f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x565247f05690_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x565247f05690_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x565247f05690_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x565247ed2f10;
T_1 ;
    %wait E_0x565247ecfb90;
    %load/vec4 v0x565247f03e40_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x565247f03e40_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x565247f0ebf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x565247f03e40_0;
    %assign/vec4 v0x565247f0ebf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x565247f2e6d0;
T_2 ;
    %wait E_0x565247f2ea10;
    %load/vec4 v0x565247f2f080_0;
    %assign/vec4 v0x565247f2ef90_0, 0;
    %load/vec4 v0x565247f2f560_0;
    %assign/vec4 v0x565247f2f450_0, 0;
    %load/vec4 v0x565247f2f2b0_0;
    %assign/vec4 v0x565247f2f160_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x565247f2e6d0;
T_3 ;
    %wait E_0x565247ebaa30;
    %load/vec4 v0x565247f2ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x565247f2ec60_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x565247f2ea70_0;
    %assign/vec4/off/d v0x565247f2f080_0, 4, 5;
    %load/vec4 v0x565247f2f390_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x565247f2ea70_0;
    %assign/vec4/off/d v0x565247f2f560_0, 4, 5;
    %load/vec4 v0x565247f2eef0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x565247f2ea70_0;
    %assign/vec4/off/d v0x565247f2f2b0_0, 4, 5;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x565247f2f080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x565247f2f560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x565247f2f2b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x565247f2e6d0;
T_4 ;
    %wait E_0x565247f2e9b0;
    %load/vec4 v0x565247f2ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x565247f2ea70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x565247f2ea70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x565247f2ea70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x565247f2a320;
T_5 ;
    %wait E_0x565247f0e9a0;
    %load/vec4 v0x565247f2a5d0_0;
    %load/vec4 v0x565247f2a790_0;
    %cmp/u;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565247f2a6d0_0, 0;
T_5.0 ;
    %load/vec4 v0x565247f2a790_0;
    %load/vec4 v0x565247f2a5d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565247f2a6d0_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x565247f2a8d0;
T_6 ;
    %wait E_0x565247f0e9e0;
    %load/vec4 v0x565247f2ab40_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x565247f2ab40_0;
    %pad/u 16;
    %load/vec4 v0x565247f2ada0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x565247f2ace0_0, 0, 16;
    %load/vec4 v0x565247f2ace0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %store/vec4 v0x565247f2ac20_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x565247f2ab40_0;
    %store/vec4 v0x565247f2ac20_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x565247f29fc0;
T_7 ;
    %wait E_0x565247ebaa30;
    %load/vec4 v0x565247f2dfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x565247f2dd70_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x565247f2e3e0_0;
    %load/vec4 v0x565247f2e170_0;
    %add;
    %store/vec4 v0x565247f2dd70_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x565247ed4d60;
T_8 ;
    %vpi_call 4 33 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 4 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x565247ed4d60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f30630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f30720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f304f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f307c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f30450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f30590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f30590_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f30590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f30630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f304f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f308b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f307c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f30630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f304f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f307c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f30630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f304f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f308b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f307c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f30630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f304f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f307c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f30630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f304f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f307c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f30630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f304f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f307c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f30630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f304f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f307c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f30630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f304f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f307c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f30630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565247f30720_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565247f30720_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 4 63 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x565247ed4d60;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x565247f30450_0;
    %inv;
    %store/vec4 v0x565247f30450_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x565247f353c0;
T_10 ;
    %wait E_0x565247f35700;
    %load/vec4 v0x565247f35d70_0;
    %assign/vec4 v0x565247f35c80_0, 0;
    %load/vec4 v0x565247f36250_0;
    %assign/vec4 v0x565247f36140_0, 0;
    %load/vec4 v0x565247f35fa0_0;
    %assign/vec4 v0x565247f35e50_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x565247f353c0;
T_11 ;
    %wait E_0x565247f30ff0;
    %load/vec4 v0x565247f35af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x565247f35950_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x565247f35760_0;
    %assign/vec4/off/d v0x565247f35d70_0, 4, 5;
    %load/vec4 v0x565247f36080_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x565247f35760_0;
    %assign/vec4/off/d v0x565247f36250_0, 4, 5;
    %load/vec4 v0x565247f35be0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x565247f35760_0;
    %assign/vec4/off/d v0x565247f35fa0_0, 4, 5;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x565247f35d70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x565247f36250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x565247f35fa0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x565247f353c0;
T_12 ;
    %wait E_0x565247f356a0;
    %load/vec4 v0x565247f35af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x565247f35760_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x565247f35760_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x565247f35760_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x565247f31050;
T_13 ;
    %wait E_0x565247f312c0;
    %load/vec4 v0x565247f31340_0;
    %load/vec4 v0x565247f31500_0;
    %cmp/u;
    %jmp/0xz  T_13.0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565247f31440_0, 0;
T_13.0 ;
    %load/vec4 v0x565247f31500_0;
    %load/vec4 v0x565247f31340_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565247f31440_0, 0;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x565247f31640;
T_14 ;
    %wait E_0x565247f31870;
    %load/vec4 v0x565247f318f0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x565247f318f0_0;
    %pad/u 16;
    %load/vec4 v0x565247f31b50_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x565247f31a90_0, 0, 16;
    %load/vec4 v0x565247f31a90_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %store/vec4 v0x565247f319d0_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x565247f318f0_0;
    %store/vec4 v0x565247f319d0_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x565247f30cf0;
T_15 ;
    %wait E_0x565247f30ff0;
    %load/vec4 v0x565247f34d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x565247f34ac0_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x565247f350d0_0;
    %load/vec4 v0x565247f34ec0_0;
    %add;
    %store/vec4 v0x565247f34ac0_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "accumulator.v";
    "subtractor.v";
    "test_top.v";
    "top.v";
    "LIF.v";
    "comparator.v";
    "decay.v";
    "weigher.v";
    "set_vars.v";
    "tt_um_Leaky_Integrate_Fire_nfjesifb.v";
