
State Machine - |MIST_Toplevel|sd_card:sd_card_d|write_state
Name write_state.110 write_state.101 write_state.100 write_state.011 write_state.010 write_state.001 write_state.000 
write_state.000 0 0 0 0 0 0 0 
write_state.001 0 0 0 0 0 1 1 
write_state.010 0 0 0 0 1 0 1 
write_state.011 0 0 0 1 0 0 1 
write_state.100 0 0 1 0 0 0 1 
write_state.101 0 1 0 0 0 0 1 
write_state.110 1 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|sd_card:sd_card_d|read_state
Name read_state.110 read_state.101 read_state.100 read_state.011 read_state.010 read_state.001 read_state.000 
read_state.000 0 0 0 0 0 0 0 
read_state.001 0 0 0 0 0 1 1 
read_state.010 0 0 0 0 1 0 1 
read_state.011 0 0 0 1 0 0 1 
read_state.100 0 0 1 0 0 0 1 
read_state.101 0 1 0 0 0 0 1 
read_state.110 1 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|bootState
Name bootState.BOOT_DONE bootState.BOOT_WRITE_2 bootState.BOOT_WRITE_1 bootState.BOOT_READ_1 
bootState.BOOT_READ_1 0 0 0 0 
bootState.BOOT_WRITE_1 0 0 1 1 
bootState.BOOT_WRITE_2 0 1 0 1 
bootState.BOOT_DONE 1 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|ZRC
Name ZRC.ZRC_ACC3 ZRC.ZRC_ACC2 ZRC.ZRC_ACC1 ZRC.ZRC_IDLE 
ZRC.ZRC_IDLE 0 0 0 0 
ZRC.ZRC_ACC1 0 0 1 1 
ZRC.ZRC_ACC2 0 1 0 1 
ZRC.ZRC_ACC3 1 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|SDRC
Name SDRC.SDRC_T80 SDRC.SDRC_DMA SDRC.SDRC_TG68 SDRC.SDRC_IDLE 
SDRC.SDRC_IDLE 0 0 0 0 
SDRC.SDRC_TG68 0 0 1 1 
SDRC.SDRC_DMA 0 1 0 1 
SDRC.SDRC_T80 1 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|FC
Name FC.FC_T80_RD FC.FC_DMA_RD FC.FC_TG68_RD FC.FC_IDLE 
FC.FC_IDLE 0 0 0 0 
FC.FC_TG68_RD 0 0 1 1 
FC.FC_DMA_RD 0 1 0 1 
FC.FC_T80_RD 1 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|FMC
Name FMC.FMC_DESEL FMC.FMC_T80_ACC FMC.FMC_TG68_ACC FMC.FMC_IDLE 
FMC.FMC_IDLE 0 0 0 0 
FMC.FMC_TG68_ACC 0 0 1 1 
FMC.FMC_T80_ACC 0 1 0 1 
FMC.FMC_DESEL 1 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|VDPC
Name VDPC.VDPC_DESEL VDPC.VDPC_T80_ACC VDPC.VDPC_TG68_ACC VDPC.VDPC_IDLE 
VDPC.VDPC_IDLE 0 0 0 0 
VDPC.VDPC_TG68_ACC 0 0 1 1 
VDPC.VDPC_T80_ACC 0 1 0 1 
VDPC.VDPC_DESEL 1 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|IOC
Name IOC.IOC_DESEL IOC.IOC_T80_ACC IOC.IOC_TG68_ACC IOC.IOC_IDLE 
IOC.IOC_IDLE 0 0 0 0 
IOC.IOC_TG68_ACC 0 0 1 1 
IOC.IOC_T80_ACC 0 1 0 1 
IOC.IOC_DESEL 1 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|decodedOpcode
Name decodedOpcode.Decoded_Shift decodedOpcode.Decoded_Call decodedOpcode.Decoded_EqBranch decodedOpcode.Decoded_EqNeq decodedOpcode.Decoded_Comparison decodedOpcode.Decoded_Sub decodedOpcode.Decoded_Mult decodedOpcode.Decoded_Interrupt decodedOpcode.Decoded_PopSP decodedOpcode.Decoded_StoreBH decodedOpcode.Decoded_Store decodedOpcode.Decoded_Flip decodedOpcode.Decoded_Xor decodedOpcode.Decoded_Not decodedOpcode.Decoded_LoadBH decodedOpcode.Decoded_Load decodedOpcode.Decoded_And decodedOpcode.Decoded_Or decodedOpcode.Decoded_Add decodedOpcode.Decoded_PopPC decodedOpcode.Decoded_PushSP decodedOpcode.Decoded_Break decodedOpcode.Decoded_Emulate decodedOpcode.Decoded_AddSP decodedOpcode.Decoded_StoreSP decodedOpcode.Decoded_LoadSP decodedOpcode.Decoded_ImShift decodedOpcode.Decoded_Im decodedOpcode.Decoded_Nop 
decodedOpcode.Decoded_Nop 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
decodedOpcode.Decoded_Im 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
decodedOpcode.Decoded_ImShift 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
decodedOpcode.Decoded_LoadSP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
decodedOpcode.Decoded_StoreSP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
decodedOpcode.Decoded_AddSP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
decodedOpcode.Decoded_Emulate 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
decodedOpcode.Decoded_Break 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
decodedOpcode.Decoded_PushSP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_PopPC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Add 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Or 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_And 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Load 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_LoadBH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Not 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Xor 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Flip 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Store 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_StoreBH 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_PopSP 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Interrupt 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Mult 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Sub 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Comparison 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_EqNeq 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_EqBranch 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Call 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
decodedOpcode.Decoded_Shift 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state
Name state.State_Shift state.State_IncSP state.State_Sub state.State_EqNeq state.State_Comparison state.State_Mult state.State_Interrupt state.State_Fetch state.State_Decode state.State_StoreAndDecode state.State_ReadIODone state.State_AddSP2 state.State_AddSP state.State_FetchNext state.State_Load state.State_WriteIOBH state.State_WriteIO state.State_ReadIOBH state.State_ReadIO state.State_Store state.State_Xor state.State_And state.State_Or state.State_Add state.State_StoreToStack state.State_Execute state.State_WriteIODone state.State_Resync 
state.State_Resync 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.State_WriteIODone 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.State_Execute 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.State_StoreToStack 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.State_Add 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.State_Or 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.State_And 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.State_Xor 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.State_Store 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.State_ReadIO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.State_ReadIOBH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.State_WriteIO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.State_WriteIOBH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_Load 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_FetchNext 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_AddSP 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_AddSP2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_ReadIODone 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_StoreAndDecode 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_Decode 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_Fetch 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_Interrupt 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_Mult 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_Comparison 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_EqNeq 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_Sub 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_IncSP 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.State_Shift 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mymouse|comState
Name comState.stateWaitHighRecv comState.stateRecvBit comState.stateWaitAck comState.stateClockAndDataLow comState.stateWaitClockHigh comState.stateWaitClockLow comState.stateWait100 comState.stateIdle 
comState.stateIdle 0 0 0 0 0 0 0 0 
comState.stateWait100 0 0 0 0 0 0 1 1 
comState.stateWaitClockLow 0 0 0 0 0 1 0 1 
comState.stateWaitClockHigh 0 0 0 0 1 0 0 1 
comState.stateClockAndDataLow 0 0 0 1 0 0 0 1 
comState.stateWaitAck 0 0 1 0 0 0 0 1 
comState.stateRecvBit 0 1 0 0 0 0 0 1 
comState.stateWaitHighRecv 1 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState
Name comState.stateWaitHighRecv comState.stateRecvBit comState.stateWaitAck comState.stateClockAndDataLow comState.stateWaitClockHigh comState.stateWaitClockLow comState.stateWait100 comState.stateIdle 
comState.stateIdle 0 0 0 0 0 0 0 0 
comState.stateWait100 0 0 0 0 0 0 1 1 
comState.stateWaitClockLow 0 0 0 0 0 1 0 1 
comState.stateWaitClockHigh 0 0 0 0 1 0 0 1 
comState.stateClockAndDataLow 0 0 0 1 0 0 0 1 
comState.stateWaitAck 0 0 1 0 0 0 0 1 
comState.stateRecvBit 0 1 0 0 0 0 0 1 
comState.stateWaitHighRecv 1 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC
Name DTC.DTC_DMA_VBUS_LOOP DTC.DTC_DMA_VBUS_VRAM_WR2 DTC.DTC_DMA_VBUS_VRAM_WR1 DTC.DTC_DMA_VBUS_VSRAM_WR DTC.DTC_DMA_VBUS_CRAM_WR DTC.DTC_DMA_VBUS_SEL DTC.DTC_DMA_VBUS_RD2 DTC.DTC_DMA_VBUS_RD DTC.DTC_DMA_VBUS_INIT DTC.DTC_DMA_COPY_LOOP DTC.DTC_DMA_COPY_WR2 DTC.DTC_DMA_COPY_WR DTC.DTC_DMA_COPY_RD2 DTC.DTC_DMA_COPY_RD DTC.DTC_DMA_COPY_INIT DTC.DTC_DMA_FILL_LOOP DTC.DTC_DMA_FILL_WR2 DTC.DTC_DMA_FILL_WR DTC.DTC_DMA_FILL_INIT DTC.DTC_VSRAM_RD DTC.DTC_CRAM_RD DTC.DTC_VRAM_RD2 DTC.DTC_VRAM_RD1 DTC.DTC_VSRAM_WR DTC.DTC_CRAM_WR DTC.DTC_VRAM_WR2 DTC.DTC_VRAM_WR1 DTC.DTC_FIFO_RD DTC.DTC_IDLE 
DTC.DTC_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
DTC.DTC_FIFO_RD 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
DTC.DTC_VRAM_WR1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
DTC.DTC_VRAM_WR2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
DTC.DTC_CRAM_WR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
DTC.DTC_VSRAM_WR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
DTC.DTC_VRAM_RD1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
DTC.DTC_VRAM_RD2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
DTC.DTC_CRAM_RD 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
DTC.DTC_VSRAM_RD 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_FILL_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_FILL_WR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_FILL_WR2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_FILL_LOOP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_COPY_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_COPY_RD 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_COPY_RD2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_COPY_WR 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_COPY_WR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_COPY_LOOP 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_VBUS_INIT 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_VBUS_RD 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_VBUS_RD2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_VBUS_SEL 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_VBUS_CRAM_WR 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_VBUS_VSRAM_WR 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_VBUS_VRAM_WR1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_VBUS_VRAM_WR2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_DMA_VBUS_LOOP 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C
Name SP2C.SP2C_DONE SP2C.SP2C_NEXT SP2C.SP2C_TILE_RD SP2C.SP2C_PLOT SP2C.SP2C_LOOP SP2C.SP2C_CALC_BASE SP2C.SP2C_CALC_XY SP2C.SP2C_TDEF_RD SP2C.SP2C_X_TST SP2C.SP2C_X_RD SP2C.SP2C_SHOW SP2C.SP2C_Y_TST SP2C.SP2C_Y_RD4 SP2C.SP2C_Y_RD3 SP2C.SP2C_Y_RD2 SP2C.SP2C_Y_RD SP2C.SP2C_INIT 
SP2C.SP2C_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
SP2C.SP2C_Y_RD 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
SP2C.SP2C_Y_RD2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
SP2C.SP2C_Y_RD3 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
SP2C.SP2C_Y_RD4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
SP2C.SP2C_Y_TST 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
SP2C.SP2C_SHOW 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
SP2C.SP2C_X_RD 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
SP2C.SP2C_X_TST 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
SP2C.SP2C_TDEF_RD 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
SP2C.SP2C_CALC_XY 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
SP2C.SP2C_CALC_BASE 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
SP2C.SP2C_LOOP 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
SP2C.SP2C_PLOT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
SP2C.SP2C_TILE_RD 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
SP2C.SP2C_NEXT 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
SP2C.SP2C_DONE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1C
Name SP1C.SP1C_DONE SP1C.SP1C_SZL_RD SP1C.SP1C_Y_RD SP1C.SP1C_LOOP SP1C.SP1C_INIT 
SP1C.SP1C_INIT 0 0 0 0 0 
SP1C.SP1C_LOOP 0 0 0 1 1 
SP1C.SP1C_Y_RD 0 0 1 0 1 
SP1C.SP1C_SZL_RD 0 1 0 0 1 
SP1C.SP1C_DONE 1 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC
Name BGAC.BGAC_DONE BGAC.BGAC_TILE_RD BGAC.BGAC_LOOP BGAC.BGAC_BASE_RD BGAC.BGAC_CALC_BASE BGAC.BGAC_CALC_Y BGAC.BGAC_HS_RD BGAC.BGAC_INIT 
BGAC.BGAC_INIT 0 0 0 0 0 0 0 0 
BGAC.BGAC_HS_RD 0 0 0 0 0 0 1 1 
BGAC.BGAC_CALC_Y 0 0 0 0 0 1 0 1 
BGAC.BGAC_CALC_BASE 0 0 0 0 1 0 0 1 
BGAC.BGAC_BASE_RD 0 0 0 1 0 0 0 1 
BGAC.BGAC_LOOP 0 0 1 0 0 0 0 1 
BGAC.BGAC_TILE_RD 0 1 0 0 0 0 0 1 
BGAC.BGAC_DONE 1 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC
Name BGBC.BGBC_DONE BGBC.BGBC_TILE_RD BGBC.BGBC_LOOP_WR BGBC.BGBC_LOOP BGBC.BGBC_BASE_RD BGBC.BGBC_CALC_BASE BGBC.BGBC_CALC_Y BGBC.BGBC_HS_RD BGBC.BGBC_INIT 
BGBC.BGBC_INIT 0 0 0 0 0 0 0 0 0 
BGBC.BGBC_HS_RD 0 0 0 0 0 0 0 1 1 
BGBC.BGBC_CALC_Y 0 0 0 0 0 0 1 0 1 
BGBC.BGBC_CALC_BASE 0 0 0 0 0 1 0 0 1 
BGBC.BGBC_BASE_RD 0 0 0 0 1 0 0 0 1 
BGBC.BGBC_LOOP 0 0 0 1 0 0 0 0 1 
BGBC.BGBC_LOOP_WR 0 0 1 0 0 0 0 0 1 
BGBC.BGBC_TILE_RD 0 1 0 0 0 0 0 0 1 
BGBC.BGBC_DONE 1 0 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC
Name VMC.VMC_DT_ACC2 VMC.VMC_DT_ACC1 VMC.VMC_SP2_RD2 VMC.VMC_SP2_RD1 VMC.VMC_SP1_RD2 VMC.VMC_SP1_RD1 VMC.VMC_BGA_RD2 VMC.VMC_BGA_RD1 VMC.VMC_BGB_RD2 VMC.VMC_BGB_RD1 VMC.VMC_IDLE 
VMC.VMC_IDLE 0 0 0 0 0 0 0 0 0 0 0 
VMC.VMC_BGB_RD1 0 0 0 0 0 0 0 0 0 1 1 
VMC.VMC_BGB_RD2 0 0 0 0 0 0 0 0 1 0 1 
VMC.VMC_BGA_RD1 0 0 0 0 0 0 0 1 0 0 1 
VMC.VMC_BGA_RD2 0 0 0 0 0 0 1 0 0 0 1 
VMC.VMC_SP1_RD1 0 0 0 0 0 1 0 0 0 0 1 
VMC.VMC_SP1_RD2 0 0 0 0 1 0 0 0 0 0 1 
VMC.VMC_SP2_RD1 0 0 0 1 0 0 0 0 0 0 1 
VMC.VMC_SP2_RD2 0 0 1 0 0 0 0 0 0 0 1 
VMC.VMC_DT_ACC1 0 1 0 0 0 0 0 0 0 0 1 
VMC.VMC_DT_ACC2 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state
Name micro_state.div15 micro_state.div14 micro_state.div13 micro_state.div12 micro_state.div11 micro_state.div10 micro_state.div9 micro_state.div8 micro_state.div7 micro_state.div6 micro_state.div5 micro_state.div4 micro_state.div3 micro_state.div2 micro_state.div1 micro_state.mul15 micro_state.mul14 micro_state.mul13 micro_state.mul12 micro_state.mul11 micro_state.mul10 micro_state.mul9 micro_state.mul8 micro_state.mul7 micro_state.mul6 micro_state.mul5 micro_state.mul4 micro_state.mul3 micro_state.mul2 micro_state.mul1 micro_state.init2 micro_state.idle micro_state.movep5 micro_state.movep4 micro_state.movep3 micro_state.movep2 micro_state.movep1 micro_state.trap3 micro_state.trap2 micro_state.trap1 micro_state.rte micro_state.int4 micro_state.int3 micro_state.int2 micro_state.int1 micro_state.link micro_state.cmpm micro_state.op_AxAy micro_state.andi micro_state.movem micro_state.dbcc2 micro_state.dbcc1 micro_state.bsr2 micro_state.bsr1 micro_state.bra2 micro_state.bra1 micro_state.st_AnXn3 micro_state.st_AnXn2 micro_state.st_AnXn1 micro_state.st_dAn2 micro_state.st_dAn1 micro_state.ld_AnXn3 micro_state.ld_AnXn2 micro_state.ld_AnXn1 micro_state.ld_dAn2 micro_state.ld_dAn1 micro_state.st_nn micro_state.ld_nn micro_state.nop micro_state.init1 
micro_state.init1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
micro_state.nop 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
micro_state.ld_nn 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
micro_state.st_nn 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
micro_state.ld_dAn1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
micro_state.ld_dAn2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
micro_state.ld_AnXn1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
micro_state.ld_AnXn2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
micro_state.ld_AnXn3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
micro_state.st_dAn1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
micro_state.st_dAn2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
micro_state.st_AnXn1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
micro_state.st_AnXn2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.st_AnXn3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.bra1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.bra2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.bsr1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.bsr2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.dbcc1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.dbcc2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.movem 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.andi 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.op_AxAy 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.cmpm 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.link 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.int1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.int2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.int3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.int4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.rte 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.trap1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.trap2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.trap3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.movep1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.movep2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.movep3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.movep4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.movep5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.init2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.mul15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div3 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div4 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div5 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div6 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div7 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div8 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div9 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div10 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div11 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div12 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div13 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div14 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
micro_state.div15 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentState
Name currentState.RAM_AUTOREFRESH currentState.RAM_PRECHARGE_ALL currentState.RAM_PRECHARGE currentState.HV_WRITE_2 currentState.HV_WRITE_1 currentState.HV_READ_3 currentState.HV_READ_2 currentState.HV_READ_1 currentState.RAM_WRITE_DLY currentState.RAM_WRITE_ABORT currentState.RAM_WRITE_4 currentState.RAM_WRITE_3 currentState.RAM_WRITE_2 currentState.RAM_WRITE_1 currentState.RAM_READ_5 currentState.RAM_READ_4 currentState.RAM_READ_3 currentState.RAM_READ_2 currentState.RAM_READ_TERMINATEBURST currentState.RAM_READ_1 currentState.RAM_ACTIVE currentState.RAM_IDLE currentState.RAM_SETMODE currentState.RAM_INITAUTO2 currentState.RAM_INITAUTO1 currentState.RAM_INIT_PRECHARGE currentState.RAM_INIT 
currentState.RAM_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
currentState.RAM_INIT_PRECHARGE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
currentState.RAM_INITAUTO1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
currentState.RAM_INITAUTO2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
currentState.RAM_SETMODE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
currentState.RAM_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
currentState.RAM_ACTIVE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
currentState.RAM_READ_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
currentState.RAM_READ_TERMINATEBURST 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
currentState.RAM_READ_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
currentState.RAM_READ_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
currentState.RAM_READ_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
currentState.RAM_READ_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.RAM_WRITE_1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.RAM_WRITE_2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.RAM_WRITE_3 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.RAM_WRITE_4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.RAM_WRITE_ABORT 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.RAM_WRITE_DLY 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.HV_READ_1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.HV_READ_2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.HV_READ_3 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.HV_WRITE_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.HV_WRITE_2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.RAM_PRECHARGE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.RAM_PRECHARGE_ALL 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
currentState.RAM_AUTOREFRESH 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|currentPort
Name currentPort.PORT_VRAM currentPort.PORT_RAM68K currentPort.PORT_ROMWR currentPort.PORT_ROMRD currentPort.PORT_CPU_1541 currentPort.PORT_REU currentPort.PORT_CPU6510 currentPort.PORT_VICVID currentPort.PORT_VID1 currentPort.PORT_VID0 currentPort.PORT_CACHE currentPort.PORT_NONE 
currentPort.PORT_NONE 0 0 0 0 0 0 0 0 0 0 0 0 
currentPort.PORT_CACHE 0 0 0 0 0 0 0 0 0 0 1 1 
currentPort.PORT_VID0 0 0 0 0 0 0 0 0 0 1 0 1 
currentPort.PORT_VID1 0 0 0 0 0 0 0 0 1 0 0 1 
currentPort.PORT_VICVID 0 0 0 0 0 0 0 1 0 0 0 1 
currentPort.PORT_CPU6510 0 0 0 0 0 0 1 0 0 0 0 1 
currentPort.PORT_REU 0 0 0 0 0 1 0 0 0 0 0 1 
currentPort.PORT_CPU_1541 0 0 0 0 1 0 0 0 0 0 0 1 
currentPort.PORT_ROMRD 0 0 0 1 0 0 0 0 0 0 0 1 
currentPort.PORT_ROMWR 0 0 1 0 0 0 0 0 0 0 0 1 
currentPort.PORT_RAM68K 0 1 0 0 0 0 0 0 0 0 0 1 
currentPort.PORT_VRAM 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr|ramState
Name ramState.RAM_AUTOREFRESH ramState.RAM_PRECHARGE_ALL ramState.RAM_PRECHARGE ramState.HV_WRITE_2 ramState.HV_WRITE_1 ramState.HV_READ_3 ramState.HV_READ_2 ramState.HV_READ_1 ramState.RAM_WRITE_DLY ramState.RAM_WRITE_ABORT ramState.RAM_WRITE_4 ramState.RAM_WRITE_3 ramState.RAM_WRITE_2 ramState.RAM_WRITE_1 ramState.RAM_READ_5 ramState.RAM_READ_4 ramState.RAM_READ_3 ramState.RAM_READ_2 ramState.RAM_READ_TERMINATEBURST ramState.RAM_READ_1 ramState.RAM_ACTIVE ramState.RAM_IDLE ramState.RAM_SETMODE ramState.RAM_INITAUTO2 ramState.RAM_INITAUTO1 ramState.RAM_INIT_PRECHARGE ramState.RAM_INIT 
ramState.RAM_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ramState.RAM_INIT_PRECHARGE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
ramState.RAM_INITAUTO1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
ramState.RAM_INITAUTO2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
ramState.RAM_SETMODE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
ramState.RAM_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
ramState.RAM_ACTIVE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
ramState.RAM_READ_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
ramState.RAM_READ_TERMINATEBURST 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
ramState.RAM_READ_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
ramState.RAM_READ_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
ramState.RAM_READ_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
ramState.RAM_READ_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.RAM_WRITE_1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.RAM_WRITE_2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.RAM_WRITE_3 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.RAM_WRITE_4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.RAM_WRITE_ABORT 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.RAM_WRITE_DLY 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.HV_READ_1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.HV_READ_2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.HV_READ_3 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.HV_WRITE_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.HV_WRITE_2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.RAM_PRECHARGE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.RAM_PRECHARGE_ALL 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ramState.RAM_AUTOREFRESH 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
