Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_nt_behav xil_defaultlib.top_nt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.MUX2x32
Compiling module xil_defaultlib.JOINT
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXT16
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.top_nt
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_nt_behav
