// Seed: 3749613475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  initial @(posedge 1 ? 1 : id_4) id_8 = id_4 - 1;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri0 id_3,
    output uwire id_4,
    output tri1 id_5,
    output supply0 id_6,
    input wire id_7,
    input wor id_8
);
  wire id_10;
  wire id_11;
  module_0(
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10,
      id_11,
      id_11
  );
  integer id_12;
endmodule
