<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4616" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4616{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4616{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4616{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4616{left:85px;bottom:979px;letter-spacing:-0.16px;}
#t5_4616{left:142px;bottom:979px;letter-spacing:-0.16px;}
#t6_4616{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_4616{left:429px;bottom:979px;letter-spacing:-0.15px;}
#t8_4616{left:522px;bottom:979px;letter-spacing:-0.12px;}
#t9_4616{left:522px;bottom:958px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_4616{left:85px;bottom:933px;letter-spacing:-0.18px;}
#tb_4616{left:142px;bottom:933px;letter-spacing:-0.15px;}
#tc_4616{left:189px;bottom:933px;letter-spacing:-0.15px;}
#td_4616{left:429px;bottom:933px;letter-spacing:-0.15px;}
#te_4616{left:522px;bottom:933px;letter-spacing:-0.12px;}
#tf_4616{left:522px;bottom:912px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_4616{left:189px;bottom:888px;letter-spacing:-0.14px;}
#th_4616{left:522px;bottom:888px;letter-spacing:-0.12px;}
#ti_4616{left:522px;bottom:866px;letter-spacing:-0.11px;}
#tj_4616{left:522px;bottom:849px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#tk_4616{left:522px;bottom:833px;letter-spacing:-0.12px;}
#tl_4616{left:522px;bottom:816px;letter-spacing:-0.12px;}
#tm_4616{left:522px;bottom:799px;letter-spacing:-0.11px;}
#tn_4616{left:522px;bottom:782px;letter-spacing:-0.12px;}
#to_4616{left:189px;bottom:758px;letter-spacing:-0.14px;}
#tp_4616{left:522px;bottom:758px;letter-spacing:-0.12px;}
#tq_4616{left:522px;bottom:736px;letter-spacing:-0.12px;}
#tr_4616{left:522px;bottom:719px;letter-spacing:-0.12px;}
#ts_4616{left:522px;bottom:703px;letter-spacing:-0.11px;}
#tt_4616{left:522px;bottom:686px;letter-spacing:-0.14px;}
#tu_4616{left:522px;bottom:664px;letter-spacing:-0.11px;}
#tv_4616{left:522px;bottom:643px;letter-spacing:-0.11px;}
#tw_4616{left:522px;bottom:622px;letter-spacing:-0.11px;}
#tx_4616{left:189px;bottom:597px;letter-spacing:-0.12px;}
#ty_4616{left:522px;bottom:597px;letter-spacing:-0.14px;}
#tz_4616{left:85px;bottom:573px;letter-spacing:-0.16px;}
#t10_4616{left:142px;bottom:573px;letter-spacing:-0.16px;}
#t11_4616{left:189px;bottom:573px;letter-spacing:-0.15px;}
#t12_4616{left:429px;bottom:573px;letter-spacing:-0.14px;}
#t13_4616{left:522px;bottom:573px;letter-spacing:-0.13px;}
#t14_4616{left:522px;bottom:551px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t15_4616{left:85px;bottom:527px;letter-spacing:-0.16px;}
#t16_4616{left:142px;bottom:527px;letter-spacing:-0.16px;}
#t17_4616{left:189px;bottom:527px;letter-spacing:-0.14px;}
#t18_4616{left:429px;bottom:527px;letter-spacing:-0.14px;}
#t19_4616{left:522px;bottom:527px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_4616{left:522px;bottom:506px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1b_4616{left:86px;bottom:481px;letter-spacing:-0.17px;}
#t1c_4616{left:142px;bottom:481px;letter-spacing:-0.15px;}
#t1d_4616{left:189px;bottom:481px;letter-spacing:-0.15px;}
#t1e_4616{left:429px;bottom:481px;letter-spacing:-0.15px;}
#t1f_4616{left:522px;bottom:481px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_4616{left:522px;bottom:460px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1h_4616{left:81px;bottom:435px;letter-spacing:-0.16px;}
#t1i_4616{left:142px;bottom:435px;letter-spacing:-0.17px;}
#t1j_4616{left:189px;bottom:435px;letter-spacing:-0.15px;}
#t1k_4616{left:429px;bottom:435px;letter-spacing:-0.14px;}
#t1l_4616{left:522px;bottom:435px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_4616{left:522px;bottom:414px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1n_4616{left:522px;bottom:397px;letter-spacing:-0.11px;}
#t1o_4616{left:189px;bottom:373px;letter-spacing:-0.1px;}
#t1p_4616{left:522px;bottom:373px;letter-spacing:-0.12px;}
#t1q_4616{left:522px;bottom:351px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t1r_4616{left:522px;bottom:334px;letter-spacing:-0.1px;}
#t1s_4616{left:522px;bottom:313px;letter-spacing:-0.11px;}
#t1t_4616{left:522px;bottom:296px;letter-spacing:-0.14px;}
#t1u_4616{left:522px;bottom:275px;letter-spacing:-0.11px;}
#t1v_4616{left:522px;bottom:254px;letter-spacing:-0.1px;}
#t1w_4616{left:522px;bottom:237px;letter-spacing:-0.11px;}
#t1x_4616{left:522px;bottom:220px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1y_4616{left:522px;bottom:203px;letter-spacing:-0.11px;}
#t1z_4616{left:189px;bottom:179px;letter-spacing:-0.14px;}
#t20_4616{left:522px;bottom:179px;letter-spacing:-0.14px;}
#t21_4616{left:81px;bottom:154px;letter-spacing:-0.16px;}
#t22_4616{left:142px;bottom:154px;letter-spacing:-0.16px;}
#t23_4616{left:189px;bottom:154px;letter-spacing:-0.15px;}
#t24_4616{left:429px;bottom:154px;letter-spacing:-0.15px;}
#t25_4616{left:522px;bottom:154px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t26_4616{left:81px;bottom:130px;letter-spacing:-0.17px;}
#t27_4616{left:142px;bottom:130px;letter-spacing:-0.17px;}
#t28_4616{left:189px;bottom:130px;letter-spacing:-0.14px;}
#t29_4616{left:429px;bottom:130px;letter-spacing:-0.14px;}
#t2a_4616{left:522px;bottom:130px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2b_4616{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2c_4616{left:166px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2d_4616{left:391px;bottom:1068px;letter-spacing:0.12px;}
#t2e_4616{left:473px;bottom:1068px;letter-spacing:0.12px;}
#t2f_4616{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2g_4616{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2h_4616{left:222px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2i_4616{left:450px;bottom:1028px;letter-spacing:-0.14px;}
#t2j_4616{left:637px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2k_4616{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2l_4616{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4616{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4616{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4616{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4616{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4616{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4616" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4616Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4616" style="-webkit-user-select: none;"><object width="935" height="1210" data="4616/4616.svg" type="image/svg+xml" id="pdf4616" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4616" class="t s1_4616">2-94 </span><span id="t2_4616" class="t s1_4616">Vol. 4 </span>
<span id="t3_4616" class="t s2_4616">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4616" class="t s3_4616">C2H </span><span id="t5_4616" class="t s3_4616">194 </span><span id="t6_4616" class="t s3_4616">IA32_PMC1 </span><span id="t7_4616" class="t s3_4616">Core </span><span id="t8_4616" class="t s3_4616">Performance Counter Register </span>
<span id="t9_4616" class="t s3_4616">See Table 2-2. </span>
<span id="ta_4616" class="t s3_4616">E4H </span><span id="tb_4616" class="t s3_4616">228 </span><span id="tc_4616" class="t s3_4616">MSR_PMG_IO_CAPTURE_BASE </span><span id="td_4616" class="t s3_4616">Module </span><span id="te_4616" class="t s3_4616">Power Management IO Redirection in C-state (R/W) </span>
<span id="tf_4616" class="t s3_4616">See http://biosbits.org. </span>
<span id="tg_4616" class="t s3_4616">15:0 </span><span id="th_4616" class="t s3_4616">LVL_2 Base Address (R/W) </span>
<span id="ti_4616" class="t s3_4616">Specifies the base address visible to software for IO </span>
<span id="tj_4616" class="t s3_4616">redirection. If IO MWAIT Redirection is enabled, reads to </span>
<span id="tk_4616" class="t s3_4616">this address will be consumed by the power </span>
<span id="tl_4616" class="t s3_4616">management logic and decoded to MWAIT instructions. </span>
<span id="tm_4616" class="t s3_4616">When IO port address redirection is enabled, this is the </span>
<span id="tn_4616" class="t s3_4616">IO port address reported to the OS/software. </span>
<span id="to_4616" class="t s3_4616">18:16 </span><span id="tp_4616" class="t s3_4616">C-state Range (R/W) </span>
<span id="tq_4616" class="t s3_4616">Specifies the encoding value of the maximum C-State </span>
<span id="tr_4616" class="t s3_4616">code name to be included when IO read to MWAIT </span>
<span id="ts_4616" class="t s3_4616">redirection is enabled by </span>
<span id="tt_4616" class="t s3_4616">MSR_PKG_CST_CONFIG_CONTROL[bit10]: </span>
<span id="tu_4616" class="t s3_4616">100b - C4 is the max C-State to include </span>
<span id="tv_4616" class="t s3_4616">110b - C6 is the max C-State to include </span>
<span id="tw_4616" class="t s3_4616">111b - C7 is the max C-State to include </span>
<span id="tx_4616" class="t s3_4616">63:19 </span><span id="ty_4616" class="t s3_4616">Reserved </span>
<span id="tz_4616" class="t s3_4616">E7H </span><span id="t10_4616" class="t s3_4616">231 </span><span id="t11_4616" class="t s3_4616">IA32_MPERF </span><span id="t12_4616" class="t s3_4616">Core </span><span id="t13_4616" class="t s3_4616">Maximum Performance Frequency Clock Count (R/W) </span>
<span id="t14_4616" class="t s3_4616">See Table 2-2. </span>
<span id="t15_4616" class="t s3_4616">E8H </span><span id="t16_4616" class="t s3_4616">232 </span><span id="t17_4616" class="t s3_4616">IA32_APERF </span><span id="t18_4616" class="t s3_4616">Core </span><span id="t19_4616" class="t s3_4616">Actual Performance Frequency Clock Count (R/W) </span>
<span id="t1a_4616" class="t s3_4616">See Table 2-2. </span>
<span id="t1b_4616" class="t s3_4616">FEH </span><span id="t1c_4616" class="t s3_4616">254 </span><span id="t1d_4616" class="t s3_4616">IA32_MTRRCAP </span><span id="t1e_4616" class="t s3_4616">Core </span><span id="t1f_4616" class="t s3_4616">Memory Type Range Register (R) </span>
<span id="t1g_4616" class="t s3_4616">See Table 2-2. </span>
<span id="t1h_4616" class="t s3_4616">13CH </span><span id="t1i_4616" class="t s3_4616">316 </span><span id="t1j_4616" class="t s3_4616">MSR_FEATURE_CONFIG </span><span id="t1k_4616" class="t s3_4616">Core </span><span id="t1l_4616" class="t s3_4616">AES Configuration (RW-L) </span>
<span id="t1m_4616" class="t s3_4616">Privileged post-BIOS agent must provide a #GP handler </span>
<span id="t1n_4616" class="t s3_4616">to handle unsuccessful read of this MSR. </span>
<span id="t1o_4616" class="t s3_4616">1:0 </span><span id="t1p_4616" class="t s3_4616">AES Configuration (RW-L) </span>
<span id="t1q_4616" class="t s3_4616">Upon a successful read of this MSR, the configuration of </span>
<span id="t1r_4616" class="t s3_4616">AES instruction sets availability is as follows: </span>
<span id="t1s_4616" class="t s3_4616">11b: AES instructions are not available until next </span>
<span id="t1t_4616" class="t s3_4616">RESET. </span>
<span id="t1u_4616" class="t s3_4616">Otherwise, AES instructions are available. </span>
<span id="t1v_4616" class="t s3_4616">Note: AES instruction set is not available if read is </span>
<span id="t1w_4616" class="t s3_4616">unsuccessful. If the configuration is not 01b, AES </span>
<span id="t1x_4616" class="t s3_4616">instructions can be mis-configured if a privileged agent </span>
<span id="t1y_4616" class="t s3_4616">unintentionally writes 11b. </span>
<span id="t1z_4616" class="t s3_4616">63:2 </span><span id="t20_4616" class="t s3_4616">Reserved </span>
<span id="t21_4616" class="t s3_4616">174H </span><span id="t22_4616" class="t s3_4616">372 </span><span id="t23_4616" class="t s3_4616">IA32_SYSENTER_CS </span><span id="t24_4616" class="t s3_4616">Core </span><span id="t25_4616" class="t s3_4616">See Table 2-2. </span>
<span id="t26_4616" class="t s3_4616">175H </span><span id="t27_4616" class="t s3_4616">373 </span><span id="t28_4616" class="t s3_4616">IA32_SYSENTER_ESP </span><span id="t29_4616" class="t s3_4616">Core </span><span id="t2a_4616" class="t s3_4616">See Table 2-2. </span>
<span id="t2b_4616" class="t s4_4616">Table 2-6. </span><span id="t2c_4616" class="t s4_4616">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="t2d_4616" class="t s4_4616">Processors </span><span id="t2e_4616" class="t s4_4616">(Contd.) </span>
<span id="t2f_4616" class="t s5_4616">Register </span>
<span id="t2g_4616" class="t s5_4616">Address </span><span id="t2h_4616" class="t s5_4616">Register Name / Bit Fields </span><span id="t2i_4616" class="t s5_4616">Scope </span><span id="t2j_4616" class="t s5_4616">Bit Description </span>
<span id="t2k_4616" class="t s5_4616">Hex </span><span id="t2l_4616" class="t s5_4616">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
