{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 20:09:22 2020 " "Info: Processing started: Sun Mar 22 20:09:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off moxingji -c moxingji " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off moxingji -c moxingji" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "moxingji EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"moxingji\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 54 " "Warning: No exact pin location assignment(s) for 24 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Info: Pin d\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[7] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Info: Pin d\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[6] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Info: Pin d\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[5] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Info: Pin d\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[4] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Info: Pin d\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[3] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Info: Pin d\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[2] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Info: Pin d\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[1] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Info: Pin d\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[0] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[7\] " "Info: Pin AR\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { AR[7] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 128 1000 1176 144 "AR\[7..0\]" "" } { 120 936 1002 136 "ar\[7..0\]" "" } { 128 1256 1311 144 "ar\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[6\] " "Info: Pin AR\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { AR[6] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 128 1000 1176 144 "AR\[7..0\]" "" } { 120 936 1002 136 "ar\[7..0\]" "" } { 128 1256 1311 144 "ar\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[5\] " "Info: Pin AR\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { AR[5] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 128 1000 1176 144 "AR\[7..0\]" "" } { 120 936 1002 136 "ar\[7..0\]" "" } { 128 1256 1311 144 "ar\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[4\] " "Info: Pin AR\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { AR[4] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 128 1000 1176 144 "AR\[7..0\]" "" } { 120 936 1002 136 "ar\[7..0\]" "" } { 128 1256 1311 144 "ar\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[3\] " "Info: Pin AR\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { AR[3] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 128 1000 1176 144 "AR\[7..0\]" "" } { 120 936 1002 136 "ar\[7..0\]" "" } { 128 1256 1311 144 "ar\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[2\] " "Info: Pin AR\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { AR[2] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 128 1000 1176 144 "AR\[7..0\]" "" } { 120 936 1002 136 "ar\[7..0\]" "" } { 128 1256 1311 144 "ar\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[1\] " "Info: Pin AR\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { AR[1] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 128 1000 1176 144 "AR\[7..0\]" "" } { 120 936 1002 136 "ar\[7..0\]" "" } { 128 1256 1311 144 "ar\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[0\] " "Info: Pin AR\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { AR[0] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 128 1000 1176 144 "AR\[7..0\]" "" } { 120 936 1002 136 "ar\[7..0\]" "" } { 128 1256 1311 144 "ar\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[7\] " "Info: Pin sw\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sw[7] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[6\] " "Info: Pin sw\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sw[6] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[5\] " "Info: Pin sw\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sw[5] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[4\] " "Info: Pin sw\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sw[4] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[3\] " "Info: Pin sw\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sw[3] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[2\] " "Info: Pin sw\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sw[2] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[1\] " "Info: Pin sw\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sw[1] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[0\] " "Info: Pin sw\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sw[0] } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "weikong:inst\|shixu:inst\|fstate.st1 " "Info: Destination node weikong:inst\|shixu:inst\|fstate.st1" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|shixu:inst|fstate.st1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "weikong:inst\|shixu:inst\|fstate.s_st2 " "Info: Destination node weikong:inst\|shixu:inst\|fstate.s_st2" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|shixu:inst|fstate.s_st2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "weikong:inst\|shixu:inst\|fstate.st2 " "Info: Destination node weikong:inst\|shixu:inst\|fstate.st2" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|shixu:inst|fstate.st2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "weikong:inst\|shixu:inst\|fstate.st3 " "Info: Destination node weikong:inst\|shixu:inst\|fstate.st3" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|shixu:inst|fstate.st3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "weikong:inst\|shixu:inst\|fstate.s_st3 " "Info: Destination node weikong:inst\|shixu:inst\|fstate.s_st3" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|shixu:inst|fstate.s_st3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "weikong:inst\|shixu:inst\|t2~0  " "Info: Automatically promoted node weikong:inst\|shixu:inst\|t2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t2 " "Info: Destination node t2" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { t2 } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "t2" } } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 480 656 832 496 "t2" "" } { 472 520 656 488 "t2" "" } { 104 712 752 120 "t2" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|shixu:inst|t2~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "weikong:inst\|shixu:inst\|t3~0  " "Info: Automatically promoted node weikong:inst\|shixu:inst\|t3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "weikong:inst\|inst14 " "Info: Destination node weikong:inst\|inst14" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 728 1216 1264 792 "inst14" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|inst14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t3 " "Info: Destination node t3" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { t3 } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "t3" } } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 496 656 832 512 "t3" "" } { 488 520 656 504 "t3" "" } { 120 712 752 136 "t3" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|shixu:inst|t3~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "weikong:inst\|shixu:inst\|fstate.st1  " "Info: Automatically promoted node weikong:inst\|shixu:inst\|fstate.st1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "weikong:inst\|shixu:inst\|Selector1~0 " "Info: Destination node weikong:inst\|shixu:inst\|Selector1~0" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 60 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|shixu:inst|Selector1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "weikong:inst\|shixu:inst\|fstate.s_st2~1 " "Info: Destination node weikong:inst\|shixu:inst\|fstate.s_st2~1" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|shixu:inst|fstate.s_st2~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "weikong:inst\|shixu:inst\|Selector4~0 " "Info: Destination node weikong:inst\|shixu:inst\|Selector4~0" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 60 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|shixu:inst|Selector4~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "weikong:inst\|74273:inst4\|14 " "Info: Destination node weikong:inst\|74273:inst4\|14" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|74273:inst4|14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1 " "Info: Destination node t1" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { t1 } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "t1" } } } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 464 656 832 480 "t1" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|shixu:inst|fstate.st1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xianshi:inst2\|guazai:inst\|weixuans\[5\]~19  " "Info: Automatically promoted node xianshi:inst2\|guazai:inst\|weixuans\[5\]~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xianshi:inst2\|guazai:inst\|weixuans\[4\] " "Info: Destination node xianshi:inst2\|guazai:inst\|weixuans\[4\]" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi:inst2|guazai:inst|weixuans[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi:inst2|guazai:inst|weixuans[5]~19 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "weikong:inst\|inst14  " "Info: Automatically promoted node weikong:inst\|inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 728 1216 1264 792 "inst14" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|inst14 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "weikong:inst\|74273:inst5\|19  " "Info: Automatically promoted node weikong:inst\|74273:inst5\|19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~37 " "Info: Destination node sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~37" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~37 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sjtl:inst1\|exp_alu:inst1\|bus_Reg~38 " "Info: Destination node sjtl:inst1\|exp_alu:inst1\|bus_Reg~38" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg~38 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sjtl:inst1\|exp_alu:inst1\|bus_Reg~39 " "Info: Destination node sjtl:inst1\|exp_alu:inst1\|bus_Reg~39" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sjtl:inst1\|exp_alu:inst1\|bus_Reg~34 " "Info: Destination node sjtl:inst1\|exp_alu:inst1\|bus_Reg~34" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg~34 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sjtl:inst1\|exp_alu:inst1\|bus_Reg~45 " "Info: Destination node sjtl:inst1\|exp_alu:inst1\|bus_Reg~45" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg~45 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sjtl:inst1\|exp_alu:inst1\|d~18 " "Info: Destination node sjtl:inst1\|exp_alu:inst1\|d~18" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d~18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|74273:inst5|19 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xianshi:inst2\|guazai:inst\|Equal0~1  " "Info: Automatically promoted node xianshi:inst2\|guazai:inst\|Equal0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 20 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi:inst2|guazai:inst|Equal0~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 8 16 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 8 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 18 5 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 17 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 6 18 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register sjtl:inst1\|exp_alu:inst1\|dr2\[0\] register sjtl:inst1\|Block1:inst\|cunchuqi:inst\|pc\[2\] -13.365 ns " "Info: Slack time is -13.365 ns between source register \"sjtl:inst1\|exp_alu:inst1\|dr2\[0\]\" and destination register \"sjtl:inst1\|Block1:inst\|cunchuqi:inst\|pc\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.506 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 6.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.970 ns) 2.809 ns weikong:inst\|shixu:inst\|fstate.s_st3 2 REG Unassigned 3 " "Info: 2: + IC(0.985 ns) + CELL(0.970 ns) = 2.809 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'weikong:inst\|shixu:inst\|fstate.s_st3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { clk weikong:inst|shixu:inst|fstate.s_st3 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 3.690 ns weikong:inst\|shixu:inst\|t3~0 3 COMB Unassigned 3 " "Info: 3: + IC(0.257 ns) + CELL(0.624 ns) = 3.690 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'weikong:inst\|shixu:inst\|t3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { weikong:inst|shixu:inst|fstate.s_st3 weikong:inst|shixu:inst|t3~0 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.000 ns) 5.008 ns weikong:inst\|shixu:inst\|t3~0clkctrl 4 COMB Unassigned 24 " "Info: 4: + IC(1.318 ns) + CELL(0.000 ns) = 5.008 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'weikong:inst\|shixu:inst\|t3~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.506 ns sjtl:inst1\|Block1:inst\|cunchuqi:inst\|pc\[2\] 5 REG Unassigned 4 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 6.506 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sjtl:inst1\|Block1:inst\|cunchuqi:inst\|pc\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|Block1:inst|cunchuqi:inst|pc[2] } "NODE_NAME" } } { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 47.86 % ) " "Info: Total cell delay = 3.114 ns ( 47.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.392 ns ( 52.14 % ) " "Info: Total interconnect delay = 3.392 ns ( 52.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.506 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 6.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.970 ns) 2.809 ns weikong:inst\|shixu:inst\|fstate.s_st3 2 REG Unassigned 3 " "Info: 2: + IC(0.985 ns) + CELL(0.970 ns) = 2.809 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'weikong:inst\|shixu:inst\|fstate.s_st3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { clk weikong:inst|shixu:inst|fstate.s_st3 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 3.690 ns weikong:inst\|shixu:inst\|t3~0 3 COMB Unassigned 3 " "Info: 3: + IC(0.257 ns) + CELL(0.624 ns) = 3.690 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'weikong:inst\|shixu:inst\|t3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { weikong:inst|shixu:inst|fstate.s_st3 weikong:inst|shixu:inst|t3~0 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.000 ns) 5.008 ns weikong:inst\|shixu:inst\|t3~0clkctrl 4 COMB Unassigned 24 " "Info: 4: + IC(1.318 ns) + CELL(0.000 ns) = 5.008 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'weikong:inst\|shixu:inst\|t3~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.506 ns sjtl:inst1\|Block1:inst\|cunchuqi:inst\|pc\[2\] 5 REG Unassigned 4 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 6.506 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sjtl:inst1\|Block1:inst\|cunchuqi:inst\|pc\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|Block1:inst|cunchuqi:inst|pc[2] } "NODE_NAME" } } { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 47.86 % ) " "Info: Total cell delay = 3.114 ns ( 47.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.392 ns ( 52.14 % ) " "Info: Total interconnect delay = 3.392 ns ( 52.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.506 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 6.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.970 ns) 2.809 ns weikong:inst\|shixu:inst\|fstate.st2 2 REG Unassigned 4 " "Info: 2: + IC(0.985 ns) + CELL(0.970 ns) = 2.809 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'weikong:inst\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { clk weikong:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 3.690 ns weikong:inst\|shixu:inst\|t2~0 3 COMB Unassigned 2 " "Info: 3: + IC(0.257 ns) + CELL(0.624 ns) = 3.690 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'weikong:inst\|shixu:inst\|t2~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { weikong:inst|shixu:inst|fstate.st2 weikong:inst|shixu:inst|t2~0 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.000 ns) 5.008 ns weikong:inst\|shixu:inst\|t2~0clkctrl 4 COMB Unassigned 109 " "Info: 4: + IC(1.318 ns) + CELL(0.000 ns) = 5.008 ns; Loc. = Unassigned; Fanout = 109; COMB Node = 'weikong:inst\|shixu:inst\|t2~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.506 ns sjtl:inst1\|exp_alu:inst1\|dr2\[0\] 5 REG Unassigned 9 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 6.506 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'sjtl:inst1\|exp_alu:inst1\|dr2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|exp_alu:inst1|dr2[0] } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 47.86 % ) " "Info: Total cell delay = 3.114 ns ( 47.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.392 ns ( 52.14 % ) " "Info: Total interconnect delay = 3.392 ns ( 52.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.506 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 6.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.970 ns) 2.809 ns weikong:inst\|shixu:inst\|fstate.st2 2 REG Unassigned 4 " "Info: 2: + IC(0.985 ns) + CELL(0.970 ns) = 2.809 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'weikong:inst\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { clk weikong:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 3.690 ns weikong:inst\|shixu:inst\|t2~0 3 COMB Unassigned 2 " "Info: 3: + IC(0.257 ns) + CELL(0.624 ns) = 3.690 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'weikong:inst\|shixu:inst\|t2~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { weikong:inst|shixu:inst|fstate.st2 weikong:inst|shixu:inst|t2~0 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.000 ns) 5.008 ns weikong:inst\|shixu:inst\|t2~0clkctrl 4 COMB Unassigned 109 " "Info: 4: + IC(1.318 ns) + CELL(0.000 ns) = 5.008 ns; Loc. = Unassigned; Fanout = 109; COMB Node = 'weikong:inst\|shixu:inst\|t2~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.506 ns sjtl:inst1\|exp_alu:inst1\|dr2\[0\] 5 REG Unassigned 9 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 6.506 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'sjtl:inst1\|exp_alu:inst1\|dr2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|exp_alu:inst1|dr2[0] } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 47.86 % ) " "Info: Total cell delay = 3.114 ns ( 47.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.392 ns ( 52.14 % ) " "Info: Total interconnect delay = 3.392 ns ( 52.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.101 ns - Longest register register " "Info: - Longest register to register delay is 14.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sjtl:inst1\|exp_alu:inst1\|dr2\[0\] 1 REG Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'sjtl:inst1\|exp_alu:inst1\|dr2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|dr2[0] } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.596 ns) 1.996 ns sjtl:inst1\|exp_alu:inst1\|Add13~1 2 COMB Unassigned 2 " "Info: 2: + IC(1.400 ns) + CELL(0.596 ns) = 1.996 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add13~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { sjtl:inst1|exp_alu:inst1|dr2[0] sjtl:inst1|exp_alu:inst1|Add13~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.502 ns sjtl:inst1\|exp_alu:inst1\|Add13~2 3 COMB Unassigned 3 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.502 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add13~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { sjtl:inst1|exp_alu:inst1|Add13~1 sjtl:inst1|exp_alu:inst1|Add13~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 4.417 ns sjtl:inst1\|exp_alu:inst1\|Add12~3 4 COMB Unassigned 2 " "Info: 4: + IC(1.294 ns) + CELL(0.621 ns) = 4.417 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add12~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { sjtl:inst1|exp_alu:inst1|Add13~2 sjtl:inst1|exp_alu:inst1|Add12~3 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.923 ns sjtl:inst1\|exp_alu:inst1\|Add12~4 5 COMB Unassigned 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.923 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add12~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { sjtl:inst1|exp_alu:inst1|Add12~3 sjtl:inst1|exp_alu:inst1|Add12~4 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.206 ns) 6.824 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~86 6 COMB Unassigned 1 " "Info: 6: + IC(1.695 ns) + CELL(0.206 ns) = 6.824 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { sjtl:inst1|exp_alu:inst1|Add12~4 sjtl:inst1|exp_alu:inst1|bus_Reg[2]~86 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 7.635 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~87 7 COMB Unassigned 3 " "Info: 7: + IC(0.441 ns) + CELL(0.370 ns) = 7.635 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~86 sjtl:inst1|exp_alu:inst1|bus_Reg[2]~87 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.436 ns) 11.071 ns sjtl:inst1\|exp_alu:inst1\|d\[2\]~71 8 COMB LOOP Unassigned 4 " "Info: 8: + IC(0.000 ns) + CELL(3.436 ns) = 11.071 ns; Loc. = Unassigned; Fanout = 4; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|d\[2\]~71'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[2\]~71 Unassigned " "Info: Loc. = Unassigned; Node \"sjtl:inst1\|exp_alu:inst1\|d\[2\]~71\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[2]~71 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~88 Unassigned " "Info: Loc. = Unassigned; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~88\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~88 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[2\]~70 Unassigned " "Info: Loc. = Unassigned; Node \"sjtl:inst1\|exp_alu:inst1\|d\[2\]~70\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[2]~70 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~89 Unassigned " "Info: Loc. = Unassigned; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~89\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~89 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[2]~71 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~88 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[2]~70 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~89 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.436 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~87 sjtl:inst1|exp_alu:inst1|d[2]~71 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.650 ns) 12.606 ns sjtl:inst1\|Block1:inst\|cunchuqi:inst\|bus_reg~23 9 COMB Unassigned 2 " "Info: 9: + IC(0.885 ns) + CELL(0.650 ns) = 12.606 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'sjtl:inst1\|Block1:inst\|cunchuqi:inst\|bus_reg~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { sjtl:inst1|exp_alu:inst1|d[2]~71 sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~23 } "NODE_NAME" } } { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.460 ns) 14.101 ns sjtl:inst1\|Block1:inst\|cunchuqi:inst\|pc\[2\] 10 REG Unassigned 4 " "Info: 10: + IC(1.035 ns) + CELL(0.460 ns) = 14.101 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sjtl:inst1\|Block1:inst\|cunchuqi:inst\|pc\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~23 sjtl:inst1|Block1:inst|cunchuqi:inst|pc[2] } "NODE_NAME" } } { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.351 ns ( 52.13 % ) " "Info: Total cell delay = 7.351 ns ( 52.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.750 ns ( 47.87 % ) " "Info: Total interconnect delay = 6.750 ns ( 47.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.101 ns" { sjtl:inst1|exp_alu:inst1|dr2[0] sjtl:inst1|exp_alu:inst1|Add13~1 sjtl:inst1|exp_alu:inst1|Add13~2 sjtl:inst1|exp_alu:inst1|Add12~3 sjtl:inst1|exp_alu:inst1|Add12~4 sjtl:inst1|exp_alu:inst1|bus_Reg[2]~86 sjtl:inst1|exp_alu:inst1|bus_Reg[2]~87 sjtl:inst1|exp_alu:inst1|d[2]~71 sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~23 sjtl:inst1|Block1:inst|cunchuqi:inst|pc[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.101 ns" { sjtl:inst1|exp_alu:inst1|dr2[0] sjtl:inst1|exp_alu:inst1|Add13~1 sjtl:inst1|exp_alu:inst1|Add13~2 sjtl:inst1|exp_alu:inst1|Add12~3 sjtl:inst1|exp_alu:inst1|Add12~4 sjtl:inst1|exp_alu:inst1|bus_Reg[2]~86 sjtl:inst1|exp_alu:inst1|bus_Reg[2]~87 sjtl:inst1|exp_alu:inst1|d[2]~71 sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~23 sjtl:inst1|Block1:inst|cunchuqi:inst|pc[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.101 ns register register " "Info: Estimated most critical path is register to register delay of 14.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sjtl:inst1\|exp_alu:inst1\|dr2\[0\] 1 REG LAB_X17_Y8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y8; Fanout = 9; REG Node = 'sjtl:inst1\|exp_alu:inst1\|dr2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|dr2[0] } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.596 ns) 1.996 ns sjtl:inst1\|exp_alu:inst1\|Add13~1 2 COMB LAB_X18_Y10 2 " "Info: 2: + IC(1.400 ns) + CELL(0.596 ns) = 1.996 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add13~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { sjtl:inst1|exp_alu:inst1|dr2[0] sjtl:inst1|exp_alu:inst1|Add13~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.502 ns sjtl:inst1\|exp_alu:inst1\|Add13~2 3 COMB LAB_X18_Y10 3 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.502 ns; Loc. = LAB_X18_Y10; Fanout = 3; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add13~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { sjtl:inst1|exp_alu:inst1|Add13~1 sjtl:inst1|exp_alu:inst1|Add13~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 4.417 ns sjtl:inst1\|exp_alu:inst1\|Add12~3 4 COMB LAB_X18_Y9 2 " "Info: 4: + IC(1.294 ns) + CELL(0.621 ns) = 4.417 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add12~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { sjtl:inst1|exp_alu:inst1|Add13~2 sjtl:inst1|exp_alu:inst1|Add12~3 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.923 ns sjtl:inst1\|exp_alu:inst1\|Add12~4 5 COMB LAB_X18_Y9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.923 ns; Loc. = LAB_X18_Y9; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add12~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { sjtl:inst1|exp_alu:inst1|Add12~3 sjtl:inst1|exp_alu:inst1|Add12~4 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.206 ns) 6.824 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~86 6 COMB LAB_X20_Y7 1 " "Info: 6: + IC(1.695 ns) + CELL(0.206 ns) = 6.824 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { sjtl:inst1|exp_alu:inst1|Add12~4 sjtl:inst1|exp_alu:inst1|bus_Reg[2]~86 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 7.635 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~87 7 COMB LAB_X20_Y7 3 " "Info: 7: + IC(0.441 ns) + CELL(0.370 ns) = 7.635 ns; Loc. = LAB_X20_Y7; Fanout = 3; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~86 sjtl:inst1|exp_alu:inst1|bus_Reg[2]~87 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.436 ns) 11.071 ns sjtl:inst1\|exp_alu:inst1\|d\[2\]~71 8 COMB LOOP LAB_X20_Y7 4 " "Info: 8: + IC(0.000 ns) + CELL(3.436 ns) = 11.071 ns; Loc. = LAB_X20_Y7; Fanout = 4; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|d\[2\]~71'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[2\]~71 LAB_X20_Y7 " "Info: Loc. = LAB_X20_Y7; Node \"sjtl:inst1\|exp_alu:inst1\|d\[2\]~71\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[2]~71 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~88 LAB_X20_Y7 " "Info: Loc. = LAB_X20_Y7; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~88\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~88 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[2\]~70 LAB_X20_Y7 " "Info: Loc. = LAB_X20_Y7; Node \"sjtl:inst1\|exp_alu:inst1\|d\[2\]~70\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[2]~70 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~89 LAB_X20_Y7 " "Info: Loc. = LAB_X20_Y7; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~89\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~89 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[2]~71 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~88 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[2]~70 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~89 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.436 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[2]~87 sjtl:inst1|exp_alu:inst1|d[2]~71 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.650 ns) 12.606 ns sjtl:inst1\|Block1:inst\|cunchuqi:inst\|bus_reg~23 9 COMB LAB_X19_Y9 2 " "Info: 9: + IC(0.885 ns) + CELL(0.650 ns) = 12.606 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'sjtl:inst1\|Block1:inst\|cunchuqi:inst\|bus_reg~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { sjtl:inst1|exp_alu:inst1|d[2]~71 sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~23 } "NODE_NAME" } } { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.460 ns) 14.101 ns sjtl:inst1\|Block1:inst\|cunchuqi:inst\|pc\[2\] 10 REG LAB_X21_Y9 4 " "Info: 10: + IC(1.035 ns) + CELL(0.460 ns) = 14.101 ns; Loc. = LAB_X21_Y9; Fanout = 4; REG Node = 'sjtl:inst1\|Block1:inst\|cunchuqi:inst\|pc\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~23 sjtl:inst1|Block1:inst|cunchuqi:inst|pc[2] } "NODE_NAME" } } { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.351 ns ( 52.13 % ) " "Info: Total cell delay = 7.351 ns ( 52.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.750 ns ( 47.87 % ) " "Info: Total interconnect delay = 6.750 ns ( 47.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.101 ns" { sjtl:inst1|exp_alu:inst1|dr2[0] sjtl:inst1|exp_alu:inst1|Add13~1 sjtl:inst1|exp_alu:inst1|Add13~2 sjtl:inst1|exp_alu:inst1|Add12~3 sjtl:inst1|exp_alu:inst1|Add12~4 sjtl:inst1|exp_alu:inst1|bus_Reg[2]~86 sjtl:inst1|exp_alu:inst1|bus_Reg[2]~87 sjtl:inst1|exp_alu:inst1|d[2]~71 sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~23 sjtl:inst1|Block1:inst|cunchuqi:inst|pc[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "38 " "Warning: Found 38 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[7\] 0 " "Info: Pin \"d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[6\] 0 " "Info: Pin \"d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[5\] 0 " "Info: Pin \"d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[4\] 0 " "Info: Pin \"d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[3\] 0 " "Info: Pin \"d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[2\] 0 " "Info: Pin \"d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[1\] 0 " "Info: Pin \"d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[0\] 0 " "Info: Pin \"d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t2 0 " "Info: Pin \"t2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t3 0 " "Info: Pin \"t3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t1 0 " "Info: Pin \"t1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t4 0 " "Info: Pin \"t4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[7\] 0 " "Info: Pin \"AR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[6\] 0 " "Info: Pin \"AR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[5\] 0 " "Info: Pin \"AR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[4\] 0 " "Info: Pin \"AR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[3\] 0 " "Info: Pin \"AR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[2\] 0 " "Info: Pin \"AR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[1\] 0 " "Info: Pin \"AR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[0\] 0 " "Info: Pin \"AR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "duanxuan\[6\] 0 " "Info: Pin \"duanxuan\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "duanxuan\[5\] 0 " "Info: Pin \"duanxuan\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "duanxuan\[4\] 0 " "Info: Pin \"duanxuan\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "duanxuan\[3\] 0 " "Info: Pin \"duanxuan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "duanxuan\[2\] 0 " "Info: Pin \"duanxuan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "duanxuan\[1\] 0 " "Info: Pin \"duanxuan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "duanxuan\[0\] 0 " "Info: Pin \"duanxuan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "weixuan\[5\] 0 " "Info: Pin \"weixuan\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "weixuan\[4\] 0 " "Info: Pin \"weixuan\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "weixuan\[3\] 0 " "Info: Pin \"weixuan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "weixuan\[2\] 0 " "Info: Pin \"weixuan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "weixuan\[1\] 0 " "Info: Pin \"weixuan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "weixuan\[0\] 0 " "Info: Pin \"weixuan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 20:09:26 2020 " "Info: Processing ended: Sun Mar 22 20:09:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
