Info: Starting: Create simulation model
Info: qsys-generate /home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/simulation --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading rx/channelizer_cic.qsys
Progress: Reading input file
Progress: Adding cic_ii_0 [altera_cic_ii 15.1]
Progress: Parameterizing module cic_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: channelizer_cic: Generating channelizer_cic "channelizer_cic" for SIM_VHDL
Warning: Parallel compilation is not licensed and has been disabled
Warning: Port "counter_max" on the entity instantiation of "rate_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /tmp/alt6795_6331411651262764791.dir/0002_sopcqmap/alt_cic_dec_siso.sv Line: 485
Warning: Port "counter_max" on the entity instantiation of "channel_out_int_inst" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: /tmp/alt6795_6331411651262764791.dir/0002_sopcqmap/alt_cic_dec_siso.sv Line: 431
Warning: Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored. File: /tmp/alt6795_6331411651262764791.dir/0002_sopcqmap/alt_cic_dec_siso.sv Line: 418
Warning: Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: /tmp/alt6795_6331411651262764791.dir/0002_sopcqmap/auk_dspip_downsample.sv Line: 79
Warning: Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /tmp/alt6795_6331411651262764791.dir/0002_sopcqmap/auk_dspip_downsample.sv Line: 50
Info: cic_ii_0: "channelizer_cic" instantiated altera_cic_ii "cic_ii_0"
Info: channelizer_cic: Done "channelizer_cic" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/channelizer_cic.spd --output-directory=/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/channelizer_cic.spd --output-directory=/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic.qsys --block-symbol-file --output-directory=/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading rx/channelizer_cic.qsys
Progress: Reading input file
Progress: Adding cic_ii_0 [altera_cic_ii 15.1]
Progress: Parameterizing module cic_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic.qsys --synthesis=VHDL --output-directory=/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading rx/channelizer_cic.qsys
Progress: Reading input file
Progress: Adding cic_ii_0 [altera_cic_ii 15.1]
Progress: Parameterizing module cic_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: channelizer_cic: Generating channelizer_cic "channelizer_cic" for QUARTUS_SYNTH
Info: cic_ii_0: "channelizer_cic" instantiated altera_cic_ii "cic_ii_0"
Info: channelizer_cic: Done "channelizer_cic" with 2 modules, 30 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
