// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _DCT_MAT_Multiply2_Loop_Row_proc_HH_
#define _DCT_MAT_Multiply2_Loop_Row_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "DCT_fadd_32ns_32ns_32_5_full_dsp.h"
#include "DCT_fmul_32ns_32ns_32_4_max_dsp.h"
#include "DCT_mux_8to1_sel3_32_1.h"

namespace ap_rtl {

struct DCT_MAT_Multiply2_Loop_Row_proc : public sc_module {
    // Port declarations 70
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<32> > A_q0;
    sc_out< sc_lv<6> > A_address1;
    sc_out< sc_logic > A_ce1;
    sc_in< sc_lv<32> > A_q1;
    sc_in< sc_lv<32> > p_read1;
    sc_in< sc_lv<32> > p_read2;
    sc_in< sc_lv<32> > p_read3;
    sc_in< sc_lv<32> > p_read5;
    sc_in< sc_lv<32> > p_read6;
    sc_in< sc_lv<32> > p_read7;
    sc_in< sc_lv<32> > p_read8;
    sc_in< sc_lv<32> > p_read10;
    sc_in< sc_lv<32> > p_read11;
    sc_in< sc_lv<32> > p_read12;
    sc_in< sc_lv<32> > p_read13;
    sc_in< sc_lv<32> > p_read14;
    sc_in< sc_lv<32> > p_read15;
    sc_in< sc_lv<32> > p_read16;
    sc_in< sc_lv<32> > p_read17;
    sc_in< sc_lv<32> > p_read19;
    sc_in< sc_lv<32> > p_read20;
    sc_in< sc_lv<32> > p_read21;
    sc_in< sc_lv<32> > p_read22;
    sc_in< sc_lv<32> > p_read23;
    sc_in< sc_lv<32> > p_read24;
    sc_in< sc_lv<32> > p_read25;
    sc_in< sc_lv<32> > p_read26;
    sc_in< sc_lv<32> > p_read28;
    sc_in< sc_lv<32> > p_read29;
    sc_in< sc_lv<32> > p_read30;
    sc_in< sc_lv<32> > p_read31;
    sc_in< sc_lv<32> > p_read33;
    sc_in< sc_lv<32> > p_read34;
    sc_in< sc_lv<32> > p_read35;
    sc_in< sc_lv<32> > p_read37;
    sc_in< sc_lv<32> > p_read38;
    sc_in< sc_lv<32> > p_read39;
    sc_in< sc_lv<32> > p_read40;
    sc_in< sc_lv<32> > p_read41;
    sc_in< sc_lv<32> > p_read42;
    sc_in< sc_lv<32> > p_read43;
    sc_in< sc_lv<32> > p_read44;
    sc_in< sc_lv<32> > p_read46;
    sc_in< sc_lv<32> > p_read47;
    sc_in< sc_lv<32> > p_read48;
    sc_in< sc_lv<32> > p_read49;
    sc_in< sc_lv<32> > p_read50;
    sc_in< sc_lv<32> > p_read51;
    sc_in< sc_lv<32> > p_read52;
    sc_in< sc_lv<32> > p_read53;
    sc_in< sc_lv<32> > p_read55;
    sc_in< sc_lv<32> > p_read56;
    sc_in< sc_lv<32> > p_read57;
    sc_in< sc_lv<32> > p_read58;
    sc_in< sc_lv<32> > p_read59;
    sc_in< sc_lv<32> > p_read60;
    sc_in< sc_lv<32> > p_read61;
    sc_in< sc_lv<32> > p_read62;
    sc_out< sc_lv<32> > C_din;
    sc_in< sc_logic > C_full_n;
    sc_out< sc_logic > C_write;


    // Module declarations
    DCT_MAT_Multiply2_Loop_Row_proc(sc_module_name name);
    SC_HAS_PROCESS(DCT_MAT_Multiply2_Loop_Row_proc);

    ~DCT_MAT_Multiply2_Loop_Row_proc();

    sc_trace_file* mVcdFile;

    DCT_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* DCT_fadd_32ns_32ns_32_5_full_dsp_U464;
    DCT_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* DCT_fadd_32ns_32ns_32_5_full_dsp_U465;
    DCT_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* DCT_fmul_32ns_32ns_32_4_max_dsp_U466;
    DCT_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* DCT_fmul_32ns_32ns_32_4_max_dsp_U467;
    DCT_mux_8to1_sel3_32_1<1,1,32,32,32,32,32,32,32,32,3,32>* DCT_mux_8to1_sel3_32_1_U468;
    DCT_mux_8to1_sel3_32_1<1,1,32,32,32,32,32,32,32,32,3,32>* DCT_mux_8to1_sel3_32_1_U469;
    DCT_mux_8to1_sel3_32_1<1,1,32,32,32,32,32,32,32,32,3,32>* DCT_mux_8to1_sel3_32_1_U470;
    DCT_mux_8to1_sel3_32_1<1,1,32,32,32,32,32,32,32,32,3,32>* DCT_mux_8to1_sel3_32_1_U471;
    DCT_mux_8to1_sel3_32_1<1,1,32,32,32,32,32,32,32,32,3,32>* DCT_mux_8to1_sel3_32_1_U472;
    DCT_mux_8to1_sel3_32_1<1,1,32,32,32,32,32,32,32,32,3,32>* DCT_mux_8to1_sel3_32_1_U473;
    DCT_mux_8to1_sel3_32_1<1,1,32,32,32,32,32,32,32,32,3,32>* DCT_mux_8to1_sel3_32_1_U474;
    DCT_mux_8to1_sel3_32_1<1,1,32,32,32,32,32,32,32,32,3,32>* DCT_mux_8to1_sel3_32_1_U475;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_25;
    sc_signal< sc_lv<7> > indvar_flatten_reg_630;
    sc_signal< sc_lv<4> > i_0_i_i_reg_641;
    sc_signal< sc_lv<4> > j_0_i_i_reg_652;
    sc_signal< sc_lv<32> > reg_681;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg1_fsm_2;
    sc_signal< bool > ap_sig_bdd_111;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1451;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg2_fsm_3;
    sc_signal< bool > ap_sig_bdd_146;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1451_pp0_it11;
    sc_signal< bool > ap_sig_bdd_152;
    sc_signal< sc_lv<1> > tmp_i_reg_1465;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg3_fsm_4;
    sc_signal< bool > ap_sig_bdd_167;
    sc_signal< sc_lv<32> > reg_685;
    sc_signal< bool > ap_sig_bdd_177;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_689_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_bdd_292;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1451_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1451_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1451_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1451_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1451_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1451_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1451_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1451_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1451_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1451_pp0_it10;
    sc_signal< sc_lv<7> > indvar_flatten_next_fu_695_p2;
    sc_signal< sc_lv<7> > indvar_flatten_next_reg_1455;
    sc_signal< sc_lv<4> > i_0_i_i_mid2_fu_721_p3;
    sc_signal< sc_lv<4> > i_0_i_i_mid2_reg_1460;
    sc_signal< sc_lv<1> > tmp_i_fu_729_p2;
    sc_signal< sc_lv<7> > tmp_fu_735_p3;
    sc_signal< sc_lv<7> > tmp_reg_1477;
    sc_signal< sc_lv<3> > tmp_37_fu_767_p1;
    sc_signal< sc_lv<3> > tmp_37_reg_1497;
    sc_signal< sc_lv<3> > ap_reg_ppstg_tmp_37_reg_1497_pp0_it1;
    sc_signal< sc_lv<4> > j_fu_771_p2;
    sc_signal< sc_lv<4> > j_reg_1509;
    sc_signal< sc_lv<32> > A_cached_row_load_i_1_fu_855_p3;
    sc_signal< sc_lv<32> > A_cached_row_load_i_fu_863_p3;
    sc_signal< sc_lv<32> > tmp_s_fu_871_p10;
    sc_signal< sc_lv<32> > tmp_15_fu_887_p10;
    sc_signal< sc_lv<32> > A_cached_row_load_i_3_fu_954_p3;
    sc_signal< sc_lv<32> > A_cached_row_load_i_2_fu_962_p3;
    sc_signal< sc_lv<32> > tmp_16_fu_970_p10;
    sc_signal< sc_lv<32> > tmp_17_fu_985_p10;
    sc_signal< sc_lv<32> > A_cached_row_load_i_7_fu_1022_p3;
    sc_signal< sc_lv<32> > A_cached_row_load_i_7_reg_1584;
    sc_signal< sc_lv<32> > A_cached_row_load_i_6_fu_1029_p3;
    sc_signal< sc_lv<32> > A_cached_row_load_i_6_reg_1589;
    sc_signal< sc_lv<32> > A_cached_row_load_i_5_fu_1036_p3;
    sc_signal< sc_lv<32> > A_cached_row_load_i_4_fu_1044_p3;
    sc_signal< sc_lv<32> > tmp_18_fu_1052_p10;
    sc_signal< sc_lv<32> > tmp_19_fu_1068_p10;
    sc_signal< sc_lv<32> > grp_fu_673_p2;
    sc_signal< sc_lv<32> > tmp_4_i_reg_1614;
    sc_signal< sc_lv<32> > grp_fu_677_p2;
    sc_signal< sc_lv<32> > tmp_4_i_1_reg_1619;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_1_reg_1619_pp0_it2;
    sc_signal< sc_lv<32> > tmp_20_fu_1103_p10;
    sc_signal< sc_lv<32> > tmp_21_fu_1118_p10;
    sc_signal< sc_lv<32> > tmp_4_i_2_reg_1634;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_2_reg_1634_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_2_reg_1634_pp0_it3;
    sc_signal< sc_lv<32> > tmp_4_i_3_reg_1639;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_3_reg_1639_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_3_reg_1639_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_3_reg_1639_pp0_it4;
    sc_signal< sc_lv<32> > tmp_4_i_4_reg_1644;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_4_reg_1644_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_4_reg_1644_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_4_reg_1644_pp0_it4;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_4_reg_1644_pp0_it5;
    sc_signal< sc_lv<32> > tmp_4_i_5_reg_1649;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_5_reg_1649_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_5_reg_1649_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_5_reg_1649_pp0_it4;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_5_reg_1649_pp0_it5;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_5_reg_1649_pp0_it6;
    sc_signal< sc_lv<32> > tmp_4_i_6_reg_1654;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_6_reg_1654_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_6_reg_1654_pp0_it4;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_6_reg_1654_pp0_it5;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_6_reg_1654_pp0_it6;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_6_reg_1654_pp0_it7;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_6_reg_1654_pp0_it8;
    sc_signal< sc_lv<32> > tmp_4_i_7_reg_1659;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_7_reg_1659_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_7_reg_1659_pp0_it4;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_7_reg_1659_pp0_it5;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_7_reg_1659_pp0_it6;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_7_reg_1659_pp0_it7;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_7_reg_1659_pp0_it8;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_7_reg_1659_pp0_it9;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_i_7_reg_1659_pp0_it10;
    sc_signal< sc_lv<32> > grp_fu_664_p2;
    sc_signal< sc_lv<32> > temp_i_reg_1664;
    sc_signal< sc_lv<32> > temp_i_1_reg_1669;
    sc_signal< sc_lv<32> > temp_i_2_reg_1674;
    sc_signal< sc_lv<32> > temp_i_3_reg_1679;
    sc_signal< sc_lv<32> > grp_fu_669_p2;
    sc_signal< sc_lv<32> > temp_i_4_reg_1684;
    sc_signal< sc_lv<32> > temp_i_5_reg_1689;
    sc_signal< sc_lv<32> > temp_i_6_reg_1694;
    sc_signal< sc_lv<32> > temp_i_7_reg_1699;
    sc_signal< sc_lv<7> > indvar_flatten_phi_fu_634_p4;
    sc_signal< sc_lv<4> > i_0_i_i_phi_fu_645_p4;
    sc_signal< sc_lv<4> > j_0_i_i_phi_fu_656_p4;
    sc_signal< sc_lv<64> > tmp_22_fu_743_p1;
    sc_signal< sc_lv<64> > tmp_24_fu_762_p1;
    sc_signal< sc_lv<64> > tmp_26_fu_790_p1;
    sc_signal< sc_lv<64> > tmp_28_fu_808_p1;
    sc_signal< sc_lv<64> > tmp_30_fu_832_p1;
    sc_signal< sc_lv<64> > tmp_32_fu_850_p1;
    sc_signal< sc_lv<64> > tmp_34_fu_931_p1;
    sc_signal< sc_lv<64> > tmp_36_fu_949_p1;
    sc_signal< sc_lv<32> > A_cached_row_load_i_09_fu_196;
    sc_signal< sc_lv<32> > A_cached_row_load_i_13_fu_200;
    sc_signal< sc_lv<32> > A_cached_row_load_i_12_fu_204;
    sc_signal< sc_lv<32> > A_cached_row_load_i_11_fu_208;
    sc_signal< sc_lv<32> > A_cached_row_load_i_10_fu_212;
    sc_signal< sc_lv<32> > A_cached_row_load_i_9_fu_216;
    sc_signal< sc_lv<32> > A_cached_row_load_i_8_fu_220;
    sc_signal< sc_lv<32> > A_cached_row_load_i_s_fu_224;
    sc_signal< sc_lv<32> > grp_fu_664_p0;
    sc_signal< sc_lv<32> > grp_fu_664_p1;
    sc_signal< sc_lv<32> > grp_fu_669_p0;
    sc_signal< sc_lv<32> > grp_fu_669_p1;
    sc_signal< sc_lv<32> > grp_fu_673_p0;
    sc_signal< sc_lv<32> > grp_fu_673_p1;
    sc_signal< sc_lv<32> > grp_fu_677_p0;
    sc_signal< sc_lv<32> > grp_fu_677_p1;
    sc_signal< sc_lv<1> > exitcond2_i_i_fu_701_p2;
    sc_signal< sc_lv<4> > i_fu_715_p2;
    sc_signal< sc_lv<4> > j_0_i_i_mid2_fu_707_p3;
    sc_signal< sc_lv<7> > tmp_23_fu_748_p2;
    sc_signal< sc_lv<32> > p_addr_fu_754_p3;
    sc_signal< sc_lv<7> > tmp_25_fu_777_p2;
    sc_signal< sc_lv<32> > p_addr1_fu_782_p3;
    sc_signal< sc_lv<7> > tmp_27_fu_795_p2;
    sc_signal< sc_lv<32> > p_addr2_fu_800_p3;
    sc_signal< sc_lv<7> > tmp_29_fu_819_p2;
    sc_signal< sc_lv<32> > p_addr3_fu_824_p3;
    sc_signal< sc_lv<7> > tmp_31_fu_837_p2;
    sc_signal< sc_lv<32> > p_addr4_fu_842_p3;
    sc_signal< sc_lv<32> > tmp_s_fu_871_p1;
    sc_signal< sc_lv<32> > tmp_s_fu_871_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_871_p3;
    sc_signal< sc_lv<32> > tmp_s_fu_871_p4;
    sc_signal< sc_lv<32> > tmp_s_fu_871_p5;
    sc_signal< sc_lv<32> > tmp_s_fu_871_p6;
    sc_signal< sc_lv<32> > tmp_s_fu_871_p7;
    sc_signal< sc_lv<32> > tmp_s_fu_871_p8;
    sc_signal< sc_lv<3> > tmp_s_fu_871_p9;
    sc_signal< sc_lv<32> > tmp_15_fu_887_p1;
    sc_signal< sc_lv<32> > tmp_15_fu_887_p2;
    sc_signal< sc_lv<32> > tmp_15_fu_887_p3;
    sc_signal< sc_lv<32> > tmp_15_fu_887_p4;
    sc_signal< sc_lv<32> > tmp_15_fu_887_p5;
    sc_signal< sc_lv<32> > tmp_15_fu_887_p6;
    sc_signal< sc_lv<32> > tmp_15_fu_887_p7;
    sc_signal< sc_lv<32> > tmp_15_fu_887_p8;
    sc_signal< sc_lv<3> > tmp_15_fu_887_p9;
    sc_signal< sc_lv<7> > tmp_33_fu_918_p2;
    sc_signal< sc_lv<32> > p_addr5_fu_923_p3;
    sc_signal< sc_lv<7> > tmp_35_fu_936_p2;
    sc_signal< sc_lv<32> > p_addr6_fu_941_p3;
    sc_signal< sc_lv<32> > tmp_16_fu_970_p1;
    sc_signal< sc_lv<32> > tmp_16_fu_970_p2;
    sc_signal< sc_lv<32> > tmp_16_fu_970_p3;
    sc_signal< sc_lv<32> > tmp_16_fu_970_p4;
    sc_signal< sc_lv<32> > tmp_16_fu_970_p5;
    sc_signal< sc_lv<32> > tmp_16_fu_970_p6;
    sc_signal< sc_lv<32> > tmp_16_fu_970_p7;
    sc_signal< sc_lv<32> > tmp_16_fu_970_p8;
    sc_signal< sc_lv<3> > tmp_16_fu_970_p9;
    sc_signal< sc_lv<32> > tmp_17_fu_985_p1;
    sc_signal< sc_lv<32> > tmp_17_fu_985_p2;
    sc_signal< sc_lv<32> > tmp_17_fu_985_p3;
    sc_signal< sc_lv<32> > tmp_17_fu_985_p4;
    sc_signal< sc_lv<32> > tmp_17_fu_985_p5;
    sc_signal< sc_lv<32> > tmp_17_fu_985_p6;
    sc_signal< sc_lv<32> > tmp_17_fu_985_p7;
    sc_signal< sc_lv<32> > tmp_17_fu_985_p8;
    sc_signal< sc_lv<3> > tmp_17_fu_985_p9;
    sc_signal< sc_lv<32> > tmp_18_fu_1052_p1;
    sc_signal< sc_lv<32> > tmp_18_fu_1052_p2;
    sc_signal< sc_lv<32> > tmp_18_fu_1052_p3;
    sc_signal< sc_lv<32> > tmp_18_fu_1052_p4;
    sc_signal< sc_lv<32> > tmp_18_fu_1052_p5;
    sc_signal< sc_lv<32> > tmp_18_fu_1052_p6;
    sc_signal< sc_lv<32> > tmp_18_fu_1052_p7;
    sc_signal< sc_lv<32> > tmp_18_fu_1052_p8;
    sc_signal< sc_lv<3> > tmp_18_fu_1052_p9;
    sc_signal< sc_lv<32> > tmp_19_fu_1068_p1;
    sc_signal< sc_lv<32> > tmp_19_fu_1068_p2;
    sc_signal< sc_lv<32> > tmp_19_fu_1068_p3;
    sc_signal< sc_lv<32> > tmp_19_fu_1068_p4;
    sc_signal< sc_lv<32> > tmp_19_fu_1068_p5;
    sc_signal< sc_lv<32> > tmp_19_fu_1068_p6;
    sc_signal< sc_lv<32> > tmp_19_fu_1068_p7;
    sc_signal< sc_lv<32> > tmp_19_fu_1068_p8;
    sc_signal< sc_lv<3> > tmp_19_fu_1068_p9;
    sc_signal< sc_lv<32> > tmp_20_fu_1103_p1;
    sc_signal< sc_lv<32> > tmp_20_fu_1103_p2;
    sc_signal< sc_lv<32> > tmp_20_fu_1103_p3;
    sc_signal< sc_lv<32> > tmp_20_fu_1103_p4;
    sc_signal< sc_lv<32> > tmp_20_fu_1103_p5;
    sc_signal< sc_lv<32> > tmp_20_fu_1103_p6;
    sc_signal< sc_lv<32> > tmp_20_fu_1103_p7;
    sc_signal< sc_lv<32> > tmp_20_fu_1103_p8;
    sc_signal< sc_lv<3> > tmp_20_fu_1103_p9;
    sc_signal< sc_lv<32> > tmp_21_fu_1118_p1;
    sc_signal< sc_lv<32> > tmp_21_fu_1118_p2;
    sc_signal< sc_lv<32> > tmp_21_fu_1118_p3;
    sc_signal< sc_lv<32> > tmp_21_fu_1118_p4;
    sc_signal< sc_lv<32> > tmp_21_fu_1118_p5;
    sc_signal< sc_lv<32> > tmp_21_fu_1118_p6;
    sc_signal< sc_lv<32> > tmp_21_fu_1118_p7;
    sc_signal< sc_lv<32> > tmp_21_fu_1118_p8;
    sc_signal< sc_lv<3> > tmp_21_fu_1118_p9;
    sc_signal< sc_logic > grp_fu_664_ce;
    sc_signal< sc_logic > grp_fu_669_ce;
    sc_signal< sc_logic > grp_fu_673_ce;
    sc_signal< sc_logic > grp_fu_677_ce;
    sc_signal< sc_logic > ap_sig_cseq_ST_st49_fsm_5;
    sc_signal< bool > ap_sig_bdd_839;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_st1_fsm_0;
    static const sc_lv<6> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<6> ap_ST_pp0_stg1_fsm_2;
    static const sc_lv<6> ap_ST_pp0_stg2_fsm_3;
    static const sc_lv<6> ap_ST_pp0_stg3_fsm_4;
    static const sc_lv<6> ap_ST_st49_fsm_5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<32> ap_const_lv32_3EB504F3;
    static const sc_lv<32> ap_const_lv32_3ED4DB31;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<32> ap_const_lv32_BE43EF15;
    static const sc_lv<32> ap_const_lv32_BE8E39DA;
    static const sc_lv<32> ap_const_lv32_BDC7C5C2;
    static const sc_lv<32> ap_const_lv32_BEEC835F;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_address1();
    void thread_A_cached_row_load_i_1_fu_855_p3();
    void thread_A_cached_row_load_i_2_fu_962_p3();
    void thread_A_cached_row_load_i_3_fu_954_p3();
    void thread_A_cached_row_load_i_4_fu_1044_p3();
    void thread_A_cached_row_load_i_5_fu_1036_p3();
    void thread_A_cached_row_load_i_6_fu_1029_p3();
    void thread_A_cached_row_load_i_7_fu_1022_p3();
    void thread_A_cached_row_load_i_fu_863_p3();
    void thread_A_ce0();
    void thread_A_ce1();
    void thread_C_din();
    void thread_C_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_111();
    void thread_ap_sig_bdd_146();
    void thread_ap_sig_bdd_152();
    void thread_ap_sig_bdd_167();
    void thread_ap_sig_bdd_177();
    void thread_ap_sig_bdd_25();
    void thread_ap_sig_bdd_292();
    void thread_ap_sig_bdd_839();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_pp0_stg1_fsm_2();
    void thread_ap_sig_cseq_ST_pp0_stg2_fsm_3();
    void thread_ap_sig_cseq_ST_pp0_stg3_fsm_4();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st49_fsm_5();
    void thread_exitcond2_i_i_fu_701_p2();
    void thread_exitcond_flatten_fu_689_p2();
    void thread_grp_fu_664_ce();
    void thread_grp_fu_664_p0();
    void thread_grp_fu_664_p1();
    void thread_grp_fu_669_ce();
    void thread_grp_fu_669_p0();
    void thread_grp_fu_669_p1();
    void thread_grp_fu_673_ce();
    void thread_grp_fu_673_p0();
    void thread_grp_fu_673_p1();
    void thread_grp_fu_677_ce();
    void thread_grp_fu_677_p0();
    void thread_grp_fu_677_p1();
    void thread_i_0_i_i_mid2_fu_721_p3();
    void thread_i_0_i_i_phi_fu_645_p4();
    void thread_i_fu_715_p2();
    void thread_indvar_flatten_next_fu_695_p2();
    void thread_indvar_flatten_phi_fu_634_p4();
    void thread_j_0_i_i_mid2_fu_707_p3();
    void thread_j_0_i_i_phi_fu_656_p4();
    void thread_j_fu_771_p2();
    void thread_p_addr1_fu_782_p3();
    void thread_p_addr2_fu_800_p3();
    void thread_p_addr3_fu_824_p3();
    void thread_p_addr4_fu_842_p3();
    void thread_p_addr5_fu_923_p3();
    void thread_p_addr6_fu_941_p3();
    void thread_p_addr_fu_754_p3();
    void thread_tmp_15_fu_887_p1();
    void thread_tmp_15_fu_887_p2();
    void thread_tmp_15_fu_887_p3();
    void thread_tmp_15_fu_887_p4();
    void thread_tmp_15_fu_887_p5();
    void thread_tmp_15_fu_887_p6();
    void thread_tmp_15_fu_887_p7();
    void thread_tmp_15_fu_887_p8();
    void thread_tmp_15_fu_887_p9();
    void thread_tmp_16_fu_970_p1();
    void thread_tmp_16_fu_970_p2();
    void thread_tmp_16_fu_970_p3();
    void thread_tmp_16_fu_970_p4();
    void thread_tmp_16_fu_970_p5();
    void thread_tmp_16_fu_970_p6();
    void thread_tmp_16_fu_970_p7();
    void thread_tmp_16_fu_970_p8();
    void thread_tmp_16_fu_970_p9();
    void thread_tmp_17_fu_985_p1();
    void thread_tmp_17_fu_985_p2();
    void thread_tmp_17_fu_985_p3();
    void thread_tmp_17_fu_985_p4();
    void thread_tmp_17_fu_985_p5();
    void thread_tmp_17_fu_985_p6();
    void thread_tmp_17_fu_985_p7();
    void thread_tmp_17_fu_985_p8();
    void thread_tmp_17_fu_985_p9();
    void thread_tmp_18_fu_1052_p1();
    void thread_tmp_18_fu_1052_p2();
    void thread_tmp_18_fu_1052_p3();
    void thread_tmp_18_fu_1052_p4();
    void thread_tmp_18_fu_1052_p5();
    void thread_tmp_18_fu_1052_p6();
    void thread_tmp_18_fu_1052_p7();
    void thread_tmp_18_fu_1052_p8();
    void thread_tmp_18_fu_1052_p9();
    void thread_tmp_19_fu_1068_p1();
    void thread_tmp_19_fu_1068_p2();
    void thread_tmp_19_fu_1068_p3();
    void thread_tmp_19_fu_1068_p4();
    void thread_tmp_19_fu_1068_p5();
    void thread_tmp_19_fu_1068_p6();
    void thread_tmp_19_fu_1068_p7();
    void thread_tmp_19_fu_1068_p8();
    void thread_tmp_19_fu_1068_p9();
    void thread_tmp_20_fu_1103_p1();
    void thread_tmp_20_fu_1103_p2();
    void thread_tmp_20_fu_1103_p3();
    void thread_tmp_20_fu_1103_p4();
    void thread_tmp_20_fu_1103_p5();
    void thread_tmp_20_fu_1103_p6();
    void thread_tmp_20_fu_1103_p7();
    void thread_tmp_20_fu_1103_p8();
    void thread_tmp_20_fu_1103_p9();
    void thread_tmp_21_fu_1118_p1();
    void thread_tmp_21_fu_1118_p2();
    void thread_tmp_21_fu_1118_p3();
    void thread_tmp_21_fu_1118_p4();
    void thread_tmp_21_fu_1118_p5();
    void thread_tmp_21_fu_1118_p6();
    void thread_tmp_21_fu_1118_p7();
    void thread_tmp_21_fu_1118_p8();
    void thread_tmp_21_fu_1118_p9();
    void thread_tmp_22_fu_743_p1();
    void thread_tmp_23_fu_748_p2();
    void thread_tmp_24_fu_762_p1();
    void thread_tmp_25_fu_777_p2();
    void thread_tmp_26_fu_790_p1();
    void thread_tmp_27_fu_795_p2();
    void thread_tmp_28_fu_808_p1();
    void thread_tmp_29_fu_819_p2();
    void thread_tmp_30_fu_832_p1();
    void thread_tmp_31_fu_837_p2();
    void thread_tmp_32_fu_850_p1();
    void thread_tmp_33_fu_918_p2();
    void thread_tmp_34_fu_931_p1();
    void thread_tmp_35_fu_936_p2();
    void thread_tmp_36_fu_949_p1();
    void thread_tmp_37_fu_767_p1();
    void thread_tmp_fu_735_p3();
    void thread_tmp_i_fu_729_p2();
    void thread_tmp_s_fu_871_p1();
    void thread_tmp_s_fu_871_p2();
    void thread_tmp_s_fu_871_p3();
    void thread_tmp_s_fu_871_p4();
    void thread_tmp_s_fu_871_p5();
    void thread_tmp_s_fu_871_p6();
    void thread_tmp_s_fu_871_p7();
    void thread_tmp_s_fu_871_p8();
    void thread_tmp_s_fu_871_p9();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
