<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FreeNOS: lib/libarch/arm/ARMPaging.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">FreeNOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_13895465283c43eed28fe5a799a5e070.html">libarch</a></li><li class="navelem"><a class="el" href="dir_8dd5e1312c56303b45a50ebfb04368c1.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ARMPaging.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMPaging_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Niek Linnenbank</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This program is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * This program is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * GNU General Public License for more details.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;FreeNOS/System.h&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="SplitAllocator_8h.html">SplitAllocator.h</a>&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="MemoryBlock_8h.html">MemoryBlock.h</a>&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="Log_8h.html">Log.h</a>&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMCore_8h.html">ARMCore.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMControl_8h.html">ARMControl.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMPaging_8h.html">ARMPaging.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMFirstTable_8h.html">ARMFirstTable.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classARMPaging.html#a6555b084a56e42bd6c047b5bfb9cd1de">   27</a></span>&#160;<a class="code" href="classARMPaging.html#a6555b084a56e42bd6c047b5bfb9cd1de">ARMPaging::ARMPaging</a>(<a class="code" href="classMemoryMap.html">MemoryMap</a> *map, <a class="code" href="classSplitAllocator.html">SplitAllocator</a> *alloc)</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    : <a class="code" href="classMemoryContext.html">MemoryContext</a>(map, alloc)</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;{</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <span class="comment">// Allocate page directory from low physical memory.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <span class="keywordflow">if</span> (alloc-&gt;<a class="code" href="classSplitAllocator.html#ac854862ab9204ba2994aca7e1ebf163d">allocateLow</a>(<span class="keyword">sizeof</span>(<a class="code" href="classARMFirstTable.html">ARMFirstTable</a>),</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                          &amp;<a class="code" href="classARMPaging.html#a0115bdc0523dc27868773f4bb7bc1032">m_firstTableAddr</a>,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                           <span class="keyword">sizeof</span>(<a class="code" href="classARMFirstTable.html">ARMFirstTable</a>)) == <a class="code" href="classAllocator.html#af890e5fe31afc93c020055d4c8479a78abe0b015bd1d0eb441b5e583270e2ea16">Allocator::Success</a>)</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        <a class="code" href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">m_firstTable</a> = (<a class="code" href="classARMFirstTable.html">ARMFirstTable</a> *) alloc-&gt;<a class="code" href="classSplitAllocator.html#ac26bd64d1997696dfd29d9c9d8deada4">toVirtual</a>(<a class="code" href="classARMPaging.html#a0115bdc0523dc27868773f4bb7bc1032">m_firstTableAddr</a>);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <span class="comment">// Initialize the page directory</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        <a class="code" href="classMemoryBlock.html#a63ed3a49d4476f324652d874718e6760">MemoryBlock::set</a>(<a class="code" href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">m_firstTable</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="classARMFirstTable.html">ARMFirstTable</a>));</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        <span class="comment">// Map the kernel. The kernel has permanently mapped 1GB of</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        <span class="comment">// physical memory (i.e. the &quot;low memory&quot; in SplitAllocator). The low</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        <span class="comment">// memory starts at its physical base address offset (varies per core).</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        <a class="code" href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">m_firstTable</a>-&gt;<a class="code" href="classARMFirstTable.html#ad91f78062814a4fde15a9738e593e9dd">mapLarge</a>( <a class="code" href="classMemoryContext.html#a2d8f19c0b509ef2a8b7da77f589d6fbe">m_map</a>-&gt;<a class="code" href="classMemoryMap.html#ae4936d78ee8d255b231cd2114f434756">range</a>(<a class="code" href="classMemoryMap.html#a04c4d394a44ab31533f6dcd617655dcaaed306e4282e45244acb4c7b700655ec9">MemoryMap::KernelData</a>), <a class="code" href="classMemoryContext.html#a658124f084d56efa5cea1ca38b0ceed1">m_alloc</a> );</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        <span class="comment">// Unmap I/O zone</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="group__libstd.html#gab5b5a106fd7981d8a25dce99b700ee5c">Size</a> i = 0; i &lt; IO_SIZE; i += <a class="code" href="group__libstd.html#ga40b8bbfc5e01793d035503272a7a8c4a">MegaByte</a>(1))</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;            <a class="code" href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">m_firstTable</a>-&gt;<a class="code" href="classARMFirstTable.html#a3435e408c93d552129f96d817803f2b1">unmap</a>(IO_BASE + i, <a class="code" href="classMemoryContext.html#a658124f084d56efa5cea1ca38b0ceed1">m_alloc</a>);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <span class="comment">// Map the I/O zone as Device / Uncached memory.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <a class="code" href="structMemory_1_1Range.html">Memory::Range</a> io;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        io.<a class="code" href="structMemory_1_1Range.html#a66d9e1d60d6fb021a934f9e1471074a3">phys</a> = IO_BASE;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        io.<a class="code" href="structMemory_1_1Range.html#a9fc23fbd6593d8ffce703449092b6227">virt</a> = IO_BASE;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        io.<a class="code" href="structMemory_1_1Range.html#a19236f2534b55a165e2bea1fe47a4ca0">size</a> = IO_SIZE;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        io.<a class="code" href="structMemory_1_1Range.html#afe4dfe07d2deefc428fca77749b3e60e">access</a> = <a class="code" href="namespaceMemory.html#a92ed33dca904b519794c7b8a32566c9fa5030c23c172ad421d1f2a15f6d3d3d10">Memory::Readable</a> | <a class="code" href="namespaceMemory.html#a92ed33dca904b519794c7b8a32566c9faf3346d7304bee3642a259b61e3a9c803">Memory::Writable</a> | <a class="code" href="namespaceMemory.html#a92ed33dca904b519794c7b8a32566c9fa6bada6c1e204afb568c8a359bae09d32">Memory::Device</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <a class="code" href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">m_firstTable</a>-&gt;<a class="code" href="classARMFirstTable.html#ad91f78062814a4fde15a9738e593e9dd">mapLarge</a>(io, <a class="code" href="classMemoryContext.html#a658124f084d56efa5cea1ca38b0ceed1">m_alloc</a>);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    }</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;}</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classARMPaging.html#a92d9b640b6d9187e95fe5d0a2d5d5af0">   59</a></span>&#160;<a class="code" href="classARMPaging.html#a92d9b640b6d9187e95fe5d0a2d5d5af0">ARMPaging::~ARMPaging</a>()</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="group__libstd.html#gab5b5a106fd7981d8a25dce99b700ee5c">Size</a> i = 0; i &lt; <span class="keyword">sizeof</span>(<a class="code" href="classARMFirstTable.html">ARMFirstTable</a>); i += <a class="code" href="group__libarch__arm.html#ga519adc2af3ba06a8f0548b6690050a89">PAGESIZE</a>)</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <a class="code" href="classMemoryContext.html#a658124f084d56efa5cea1ca38b0ceed1">m_alloc</a>-&gt;<a class="code" href="classSplitAllocator.html#adb3170b82a862ffb4facf52f3c636663">release</a>(<a class="code" href="classARMPaging.html#a0115bdc0523dc27868773f4bb7bc1032">m_firstTableAddr</a> + i);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#ifdef ARMV6</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">MemoryContext::Result</a> <a class="code" href="classARMPaging.html#a4c06379b67d6d5ca46c24e4c6abbf029">ARMPaging::enableMMU</a>()</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="classARMControl.html">ARMControl</a> ctrl;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">// Program first level table. Enable L2 cache for page walking.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4b6c2c296835ec08ed73de83d7eb0b7b">write</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a5da304c3e7be94143987af4011242a59">ARMControl::TranslationTable0</a>, ((<a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>) <a class="code" href="classARMPaging.html#a0115bdc0523dc27868773f4bb7bc1032">m_firstTableAddr</a> | 1));</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4b6c2c296835ec08ed73de83d7eb0b7b">write</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037ab092c798a0cf66e05fd792e7bd051fd9">ARMControl::TranslationTable1</a>,    0);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4b6c2c296835ec08ed73de83d7eb0b7b">write</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037ad2cdfa7ffc4a472382b8e204fe5291eb">ARMControl::TranslationTableCtrl</a>, 0);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="comment">// Set Control flags</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4a0d74addec1ccb0ca90f141900ee51b">set</a>(<a class="code" href="classARMControl.html#a4d0cef613c4e2afbd31e781e039fe884a638b31323ec34ab016ca9d75fc731788">ARMControl::DomainClient</a>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4a0d74addec1ccb0ca90f141900ee51b">set</a>(<a class="code" href="classARMControl.html#aa5aaf4195d8efd55426b4ec1fb8fbc1babc026b273265de2d7054c7bf1e0d521d">ARMControl::DisablePageColoring</a>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4a0d74addec1ccb0ca90f141900ee51b">set</a>(<a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5a348b60e8109fb4ddf656f71423790ddf">ARMControl::AccessPermissions</a>);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4a0d74addec1ccb0ca90f141900ee51b">set</a>(<a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5ae9eddf08cc1ae1f126d39cf97416329f">ARMControl::ExtendedPaging</a>);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    ctrl.<a class="code" href="classARMControl.html#ac65a5bdb352b7e82c3aaddf522c54283">unset</a>(<a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5a84ac192d559ba5430e58abec2518cc02">ARMControl::BranchPrediction</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">// Flush TLB&#39;s and caches</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="group__libarch__arm.html#ga0c9096ed590f14b0a713ca0595c9fd63">tlb_flush_all</a>();</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="classARMPaging.html#a5c1252169358b05d23ff87b5a7b014cd">m_cache</a>.<a class="code" href="classARMCacheV6.html#a88a0e4e6579549ffef53e6b80a970d5f">cleanInvalidate</a>(<a class="code" href="classCache.html#ac47856f107b85625556f149bf725bdcfa2c210ac7bfa4d30fd72f1fdbb629ae56">Cache::Unified</a>);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">// Disable caches.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    ctrl.<a class="code" href="classARMControl.html#ac65a5bdb352b7e82c3aaddf522c54283">unset</a>(<a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5af1f17205142c30b2ed7f9ed421071c7b">ARMControl::InstructionCache</a>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    ctrl.<a class="code" href="classARMControl.html#ac65a5bdb352b7e82c3aaddf522c54283">unset</a>(<a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5a5dfbd1dba8c55da66975c200bba3b3e3">ARMControl::DataCache</a>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// Enable the MMU. This re-enables instruction and data cache too.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4a0d74addec1ccb0ca90f141900ee51b">set</a>(<a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5af056eec898e6cfca323d63a2ee894ac1">ARMControl::MMUEnabled</a>);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="group__libstd.html#ga59535c7836d89bbdcbe1e5186f2d4679">NOTICE</a>(<span class="stringliteral">&quot;MMUEnabled = &quot;</span> &lt;&lt; (ctrl.<a class="code" href="classARMControl.html#aa41086e47dbff0987e6f2205cafbd85e">read</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a0bcbabba22c819fee8f7d79e92d4ce04">ARMControl::SystemControl</a>) &amp; <a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5af056eec898e6cfca323d63a2ee894ac1">ARMControl::MMUEnabled</a>));</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="group__libarch__arm.html#ga0c9096ed590f14b0a713ca0595c9fd63">tlb_flush_all</a>();</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">// Reactivate both caches and branch prediction</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4a0d74addec1ccb0ca90f141900ee51b">set</a>(<a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5af1f17205142c30b2ed7f9ed421071c7b">ARMControl::InstructionCache</a>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4a0d74addec1ccb0ca90f141900ee51b">set</a>(<a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5a5dfbd1dba8c55da66975c200bba3b3e3">ARMControl::DataCache</a>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4a0d74addec1ccb0ca90f141900ee51b">set</a>(<a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5a84ac192d559ba5430e58abec2518cc02">ARMControl::BranchPrediction</a>);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706fa06ff1aa219b70aef28ecd319a7b2ebf4">Success</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;}</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#elif defined(ARMV7)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">MemoryContext::Result</a> <a class="code" href="classARMPaging.html#a4c06379b67d6d5ca46c24e4c6abbf029">ARMPaging::enableMMU</a>()</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;{</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="classARMControl.html">ARMControl</a> ctrl;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">// Flush TLB&#39;s</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="group__libarch__arm.html#ga0c9096ed590f14b0a713ca0595c9fd63">tlb_flush_all</a>();</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="group__libarch__arm.html#ga89596467a58726132500429f17e28f8e">dsb</a>();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">isb</a>();</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="comment">// Enable branch prediction</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4a0d74addec1ccb0ca90f141900ee51b">set</a>(<a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5a84ac192d559ba5430e58abec2518cc02">ARMControl::BranchPrediction</a>);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">// Program first level table</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4b6c2c296835ec08ed73de83d7eb0b7b">write</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a5da304c3e7be94143987af4011242a59">ARMControl::TranslationTable0</a>, (((<a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>) <a class="code" href="classARMPaging.html#a0115bdc0523dc27868773f4bb7bc1032">m_firstTableAddr</a>) |</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        (1 &lt;&lt; 3) | <span class="comment">// outer write-back, write-allocate</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        (1 &lt;&lt; 6)   <span class="comment">// inner write-back, write-allocate</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    ));</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4b6c2c296835ec08ed73de83d7eb0b7b">write</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037ab092c798a0cf66e05fd792e7bd051fd9">ARMControl::TranslationTable1</a>,    0);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4b6c2c296835ec08ed73de83d7eb0b7b">write</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037ad2cdfa7ffc4a472382b8e204fe5291eb">ARMControl::TranslationTableCtrl</a>, 0);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="group__libarch__arm.html#ga89596467a58726132500429f17e28f8e">dsb</a>();</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">isb</a>();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="comment">// Set as client for all domains</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4b6c2c296835ec08ed73de83d7eb0b7b">write</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a80d581ee43edf20293672a6ffba9aa60">ARMControl::DomainControl</a>, 0x55555555);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="comment">// Enable the MMU.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> nControl = ctrl.<a class="code" href="classARMControl.html#aa41086e47dbff0987e6f2205cafbd85e">read</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a0bcbabba22c819fee8f7d79e92d4ce04">ARMControl::SystemControl</a>);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="comment">// Raise all caching, MMU and branch prediction flags.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    nControl |= (1 &lt;&lt; 11) | (1 &lt;&lt; 2) | (1 &lt;&lt; 12) | (1 &lt;&lt; 0) | (1 &lt;&lt; 5);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="comment">// Write back to set.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4b6c2c296835ec08ed73de83d7eb0b7b">write</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a0bcbabba22c819fee8f7d79e92d4ce04">ARMControl::SystemControl</a>, nControl);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">isb</a>();</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="group__libstd.html#ga59535c7836d89bbdcbe1e5186f2d4679">NOTICE</a>(<span class="stringliteral">&quot;MMUEnabled = &quot;</span> &lt;&lt; (ctrl.<a class="code" href="classARMControl.html#aa41086e47dbff0987e6f2205cafbd85e">read</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a0bcbabba22c819fee8f7d79e92d4ce04">ARMControl::SystemControl</a>) &amp; <a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5af056eec898e6cfca323d63a2ee894ac1">ARMControl::MMUEnabled</a>));</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">// Need to enable alignment faults separately of the MMU,</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// otherwise QEMU will hard reset the CPU</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    ctrl.<a class="code" href="classARMControl.html#a4a0d74addec1ccb0ca90f141900ee51b">set</a>(<a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5adadf1d33467e0821860609fc1519f69d">ARMControl::AlignmentFaults</a>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">// Flush all</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="group__libarch__arm.html#ga0c9096ed590f14b0a713ca0595c9fd63">tlb_flush_all</a>();</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="group__libarch__arm.html#ga89596467a58726132500429f17e28f8e">dsb</a>();</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">isb</a>();</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706fa06ff1aa219b70aef28ecd319a7b2ebf4">Success</a>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ARMV7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classARMPaging.html#a310c16a6df37aee342630916bd5141e4">  153</a></span>&#160;<a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">MemoryContext::Result</a> <a class="code" href="classARMPaging.html#a310c16a6df37aee342630916bd5141e4">ARMPaging::activate</a>()</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;{</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="classARMControl.html">ARMControl</a> ctrl;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">// Do we need to (re)enable the MMU?</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">if</span> (!(ctrl.<a class="code" href="classARMControl.html#aa41086e47dbff0987e6f2205cafbd85e">read</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a0bcbabba22c819fee8f7d79e92d4ce04">ARMControl::SystemControl</a>) &amp; <a class="code" href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5af056eec898e6cfca323d63a2ee894ac1">ARMControl::MMUEnabled</a>))</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <a class="code" href="classARMPaging.html#a4c06379b67d6d5ca46c24e4c6abbf029">enableMMU</a>();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="comment">// MMU already enabled, we only need to change first level table and flush caches.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#ifdef ARMV6</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <a class="code" href="group__libarch__arm.html#gafabebd1097b75a3d379debe771b49630">mcr</a>(p15, 0, 0, c7, c5,  0);    <span class="comment">// flush entire instruction cache</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <a class="code" href="group__libarch__arm.html#gafabebd1097b75a3d379debe771b49630">mcr</a>(p15, 0, 0, c7, c10, 0);    <span class="comment">// flush entire data cache</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <a class="code" href="group__libarch__arm.html#gafabebd1097b75a3d379debe771b49630">mcr</a>(p15, 0, 0, c7, c7,  0);    <span class="comment">// flush entire cache</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <a class="code" href="group__libarch__arm.html#gafabebd1097b75a3d379debe771b49630">mcr</a>(p15, 0, 5, c7, c10, 0);    <span class="comment">// data memory barrier</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <a class="code" href="group__libarch__arm.html#gafabebd1097b75a3d379debe771b49630">mcr</a>(p15, 0, 4, c7, c10, 0);    <span class="comment">// memory sync barrier</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <a class="code" href="classARMPaging.html#a5c1252169358b05d23ff87b5a7b014cd">m_cache</a>.<a class="code" href="classARMCacheV6.html#a88a0e4e6579549ffef53e6b80a970d5f">cleanInvalidate</a>(<a class="code" href="classCache.html#ac47856f107b85625556f149bf725bdcfa2c210ac7bfa4d30fd72f1fdbb629ae56">Cache::Unified</a>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ARMV6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="comment">// Switch first page table and re-enable L1 caching</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        ctrl.<a class="code" href="classARMControl.html#a4b6c2c296835ec08ed73de83d7eb0b7b">write</a>(<a class="code" href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a5da304c3e7be94143987af4011242a59">ARMControl::TranslationTable0</a>, (((<a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>) <a class="code" href="classARMPaging.html#a0115bdc0523dc27868773f4bb7bc1032">m_firstTableAddr</a>) |</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            (1 &lt;&lt; 3) | <span class="comment">/* outer write-back, write-allocate */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            (1 &lt;&lt; 6)   <span class="comment">/* inner write-back, write-allocate */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        ));</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="comment">// Flush TLB caches</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <a class="code" href="group__libarch__arm.html#ga0c9096ed590f14b0a713ca0595c9fd63">tlb_flush_all</a>();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="comment">// Synchronize execution stream</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <a class="code" href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">isb</a>();</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    }</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">// Done. Update currently active context pointer</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="classMemoryContext.html#adc433054211cd2e6dceba39b42846aed">m_current</a> = <span class="keyword">this</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706fa06ff1aa219b70aef28ecd319a7b2ebf4">Success</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classARMPaging.html#aeda0e45ccbf28370feff289108028f97">  192</a></span>&#160;<a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">MemoryContext::Result</a> <a class="code" href="classARMPaging.html#aeda0e45ccbf28370feff289108028f97">ARMPaging::map</a>(<a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> virt, <a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> phys, <a class="code" href="namespaceMemory.html#a92ed33dca904b519794c7b8a32566c9f">Memory::Access</a> acc)</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;{</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="comment">// Modify page tables</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">Result</a> r = <a class="code" href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">m_firstTable</a>-&gt;<a class="code" href="classARMFirstTable.html#a48b4c619ceab52470982d0ed2926b511">map</a>(virt, phys, acc, <a class="code" href="classMemoryContext.html#a658124f084d56efa5cea1ca38b0ceed1">m_alloc</a>);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="comment">// Flush the TLB to refresh the mapping</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classMemoryContext.html#adc433054211cd2e6dceba39b42846aed">m_current</a> == <span class="keyword">this</span>)</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <a class="code" href="group__libarch__arm.html#gabf01980e37820d0a11095029285d493d">tlb_invalidate</a>(virt);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">// Synchronize execution stream.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">isb</a>();</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">return</span> r;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classARMPaging.html#aab8e2f32e0e19168a854b74be954866b">  206</a></span>&#160;<a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">MemoryContext::Result</a> <a class="code" href="classARMPaging.html#aab8e2f32e0e19168a854b74be954866b">ARMPaging::unmap</a>(<a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> virt)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// Clean the given data page in cache</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classMemoryContext.html#adc433054211cd2e6dceba39b42846aed">m_current</a> == <span class="keyword">this</span>)</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        <a class="code" href="classARMPaging.html#a5c1252169358b05d23ff87b5a7b014cd">m_cache</a>.<a class="code" href="classARMCacheV6.html#a1ef41a5b22998e53a76dff3ca4d28715">cleanInvalidateAddress</a>(<a class="code" href="classCache.html#ac47856f107b85625556f149bf725bdcfa5cb91d264026d198ef0f05284630ae81">Cache::Data</a>, virt);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// Modify page tables</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">Result</a> r = <a class="code" href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">m_firstTable</a>-&gt;<a class="code" href="classARMFirstTable.html#a3435e408c93d552129f96d817803f2b1">unmap</a>(virt, <a class="code" href="classMemoryContext.html#a658124f084d56efa5cea1ca38b0ceed1">m_alloc</a>);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">// Flush TLB to refresh the mapping</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classMemoryContext.html#adc433054211cd2e6dceba39b42846aed">m_current</a> == <span class="keyword">this</span>)</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <a class="code" href="group__libarch__arm.html#gabf01980e37820d0a11095029285d493d">tlb_invalidate</a>(virt);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">// Synchronize execution stream</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <a class="code" href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">isb</a>();</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">return</span> r;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classARMPaging.html#a5de12cffa8bf491ecaae893d2d4ff7cc">  224</a></span>&#160;<a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">MemoryContext::Result</a> <a class="code" href="classARMPaging.html#a5de12cffa8bf491ecaae893d2d4ff7cc">ARMPaging::lookup</a>(<a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> virt, <a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> *phys)<span class="keyword"> const</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">m_firstTable</a>-&gt;<a class="code" href="classARMFirstTable.html#aa9f8c2b1d1b3634858ed13cc09be7f79">translate</a>(virt, phys, <a class="code" href="classMemoryContext.html#a658124f084d56efa5cea1ca38b0ceed1">m_alloc</a>);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classARMPaging.html#a8c8442f6dff671bec2a38ff18d8e2890">  229</a></span>&#160;<a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">MemoryContext::Result</a> <a class="code" href="classARMPaging.html#a8c8442f6dff671bec2a38ff18d8e2890">ARMPaging::access</a>(<a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> virt, <a class="code" href="namespaceMemory.html#a92ed33dca904b519794c7b8a32566c9f">Memory::Access</a> *<a class="code" href="classARMPaging.html#a8c8442f6dff671bec2a38ff18d8e2890">access</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">m_firstTable</a>-&gt;<a class="code" href="classARMFirstTable.html#aceb5a4a5239e71f2660f9f5f5914ae66">access</a>(virt, access, <a class="code" href="classMemoryContext.html#a658124f084d56efa5cea1ca38b0ceed1">m_alloc</a>);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="classARMPaging.html#a6cbc339e6b33a997846f8f054921a15b">  234</a></span>&#160;<a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">MemoryContext::Result</a> <a class="code" href="classARMPaging.html#a6cbc339e6b33a997846f8f054921a15b">ARMPaging::releaseRegion</a>(<a class="code" href="classMemoryMap.html#a04c4d394a44ab31533f6dcd617655dca">MemoryMap::Region</a> region, <span class="keywordtype">bool</span> tablesOnly)</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;{</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">m_firstTable</a>-&gt;<a class="code" href="classARMFirstTable.html#ac7cb95e576ed6aa84b308cdb1d0b0156">releaseRange</a>(<a class="code" href="classMemoryContext.html#a2d8f19c0b509ef2a8b7da77f589d6fbe">m_map</a>-&gt;<a class="code" href="classMemoryMap.html#ae4936d78ee8d255b231cd2114f434756">range</a>(region), <a class="code" href="classMemoryContext.html#a658124f084d56efa5cea1ca38b0ceed1">m_alloc</a>, tablesOnly);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classARMPaging.html#a822d1aa13ae32448379b967c0ffcd5d1">  239</a></span>&#160;<a class="code" href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">MemoryContext::Result</a> <a class="code" href="classARMPaging.html#a822d1aa13ae32448379b967c0ffcd5d1">ARMPaging::releaseRange</a>(<a class="code" href="structMemory_1_1Range.html">Memory::Range</a> *range, <span class="keywordtype">bool</span> tablesOnly)</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;{</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">m_firstTable</a>-&gt;<a class="code" href="classARMFirstTable.html#ac7cb95e576ed6aa84b308cdb1d0b0156">releaseRange</a>(*range, <a class="code" href="classMemoryContext.html#a658124f084d56efa5cea1ca38b0ceed1">m_alloc</a>, tablesOnly);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div><div class="ttc" id="classARMControl_html_ab4e4fe93269626536da3d63540e58037a80d581ee43edf20293672a6ffba9aa60"><div class="ttname"><a href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a80d581ee43edf20293672a6ffba9aa60">ARMControl::DomainControl</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00060">ARMControl.h:60</a></div></div>
<div class="ttc" id="classARMControl_html_ab4e4fe93269626536da3d63540e58037ab092c798a0cf66e05fd792e7bd051fd9"><div class="ttname"><a href="classARMControl.html#ab4e4fe93269626536da3d63540e58037ab092c798a0cf66e05fd792e7bd051fd9">ARMControl::TranslationTable1</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00062">ARMControl.h:62</a></div></div>
<div class="ttc" id="classMemoryMap_html"><div class="ttname"><a href="classMemoryMap.html">MemoryMap</a></div><div class="ttdoc">Describes virtual memory map layout. </div><div class="ttdef"><b>Definition:</b> <a href="MemoryMap_8h_source.html#l00036">MemoryMap.h:36</a></div></div>
<div class="ttc" id="group__libstd_html_ga59535c7836d89bbdcbe1e5186f2d4679"><div class="ttname"><a href="group__libstd.html#ga59535c7836d89bbdcbe1e5186f2d4679">NOTICE</a></div><div class="ttdeci">#define NOTICE(msg)</div><div class="ttdoc">Output a notice message. </div><div class="ttdef"><b>Definition:</b> <a href="Log_8h_source.html#l00072">Log.h:72</a></div></div>
<div class="ttc" id="classMemoryMap_html_a04c4d394a44ab31533f6dcd617655dca"><div class="ttname"><a href="classMemoryMap.html#a04c4d394a44ab31533f6dcd617655dca">MemoryMap::Region</a></div><div class="ttdeci">Region</div><div class="ttdoc">Memory regions. </div><div class="ttdef"><b>Definition:</b> <a href="MemoryMap_8h_source.html#l00050">MemoryMap.h:50</a></div></div>
<div class="ttc" id="group__libarch__arm_html_ga1d551f3ef9c6508623db573e3e1c8ed0"><div class="ttname"><a href="group__libarch__arm.html#ga1d551f3ef9c6508623db573e3e1c8ed0">isb</a></div><div class="ttdeci">void isb()</div><div class="ttdoc">Instruction Synchronisation Barrier (ARMv7 and above) </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00203">ARMCore.h:203</a></div></div>
<div class="ttc" id="classARMCacheV6_html_a1ef41a5b22998e53a76dff3ca4d28715"><div class="ttname"><a href="classARMCacheV6.html#a1ef41a5b22998e53a76dff3ca4d28715">ARMCacheV6::cleanInvalidateAddress</a></div><div class="ttdeci">virtual Result cleanInvalidateAddress(Type type, Address addr)</div><div class="ttdoc">Clean and invalidate one memory page. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCacheV6_8cpp_source.html#l00078">ARMCacheV6.cpp:78</a></div></div>
<div class="ttc" id="classARMPaging_html_ac7c1c3e18ecf29b911aae7ec35c58b4c"><div class="ttname"><a href="classARMPaging.html#ac7c1c3e18ecf29b911aae7ec35c58b4c">ARMPaging::m_firstTable</a></div><div class="ttdeci">ARMFirstTable * m_firstTable</div><div class="ttdoc">Pointer to the first level page table. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8h_source.html#l00143">ARMPaging.h:143</a></div></div>
<div class="ttc" id="group__libstd_html_ga153192b394630b5bbd32e3a430673674"><div class="ttname"><a href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a></div><div class="ttdeci">unsigned long Address</div><div class="ttdoc">A memory address. </div><div class="ttdef"><b>Definition:</b> <a href="Types_8h_source.html#l00131">Types.h:131</a></div></div>
<div class="ttc" id="classARMControl_html_a4a0d74addec1ccb0ca90f141900ee51b"><div class="ttname"><a href="classARMControl.html#a4a0d74addec1ccb0ca90f141900ee51b">ARMControl::set</a></div><div class="ttdeci">void set(SystemControlFlags flags)</div><div class="ttdoc">Set system control flags in CP15. </div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8cpp_source.html#l00088">ARMControl.cpp:88</a></div></div>
<div class="ttc" id="classCache_html_ac47856f107b85625556f149bf725bdcfa5cb91d264026d198ef0f05284630ae81"><div class="ttname"><a href="classCache.html#ac47856f107b85625556f149bf725bdcfa5cb91d264026d198ef0f05284630ae81">Cache::Data</a></div><div class="ttdef"><b>Definition:</b> <a href="Cache_8h_source.html#l00055">Cache.h:55</a></div></div>
<div class="ttc" id="group__libstd_html_ga40b8bbfc5e01793d035503272a7a8c4a"><div class="ttname"><a href="group__libstd.html#ga40b8bbfc5e01793d035503272a7a8c4a">MegaByte</a></div><div class="ttdeci">#define MegaByte(v)</div><div class="ttdoc">Convert megabytes to bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Macros_8h_source.html#l00057">Macros.h:57</a></div></div>
<div class="ttc" id="classARMPaging_html_a8c8442f6dff671bec2a38ff18d8e2890"><div class="ttname"><a href="classARMPaging.html#a8c8442f6dff671bec2a38ff18d8e2890">ARMPaging::access</a></div><div class="ttdeci">virtual Result access(Address addr, Memory::Access *access) const</div><div class="ttdoc">Get Access flags for a virtual address. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8cpp_source.html#l00229">ARMPaging.cpp:229</a></div></div>
<div class="ttc" id="ARMPaging_8h_html"><div class="ttname"><a href="ARMPaging_8h.html">ARMPaging.h</a></div></div>
<div class="ttc" id="classMemoryContext_html_a035737f68db396e33a9fa312faff706f"><div class="ttname"><a href="classMemoryContext.html#a035737f68db396e33a9fa312faff706f">MemoryContext::Result</a></div><div class="ttdeci">Result</div><div class="ttdoc">Result codes. </div><div class="ttdef"><b>Definition:</b> <a href="MemoryContext_8h_source.html#l00048">MemoryContext.h:48</a></div></div>
<div class="ttc" id="classMemoryContext_html"><div class="ttname"><a href="classMemoryContext.html">MemoryContext</a></div><div class="ttdoc">Virtual memory abstract interface. </div><div class="ttdef"><b>Definition:</b> <a href="MemoryContext_8h_source.html#l00041">MemoryContext.h:41</a></div></div>
<div class="ttc" id="classMemoryMap_html_a04c4d394a44ab31533f6dcd617655dcaaed306e4282e45244acb4c7b700655ec9"><div class="ttname"><a href="classMemoryMap.html#a04c4d394a44ab31533f6dcd617655dcaaed306e4282e45244acb4c7b700655ec9">MemoryMap::KernelData</a></div><div class="ttdoc">&lt; Kernel program data from libexec, e.g. </div><div class="ttdef"><b>Definition:</b> <a href="MemoryMap_8h_source.html#l00052">MemoryMap.h:52</a></div></div>
<div class="ttc" id="group__libarch__arm_html_gabf01980e37820d0a11095029285d493d"><div class="ttname"><a href="group__libarch__arm.html#gabf01980e37820d0a11095029285d493d">tlb_invalidate</a></div><div class="ttdeci">#define tlb_invalidate(page)</div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00146">ARMCore.h:146</a></div></div>
<div class="ttc" id="classARMFirstTable_html_aa9f8c2b1d1b3634858ed13cc09be7f79"><div class="ttname"><a href="classARMFirstTable.html#aa9f8c2b1d1b3634858ed13cc09be7f79">ARMFirstTable::translate</a></div><div class="ttdeci">MemoryContext::Result translate(Address virt, Address *phys, SplitAllocator *alloc) const</div><div class="ttdoc">Translate virtual address to physical address. </div><div class="ttdef"><b>Definition:</b> <a href="ARMFirstTable_8cpp_source.html#l00194">ARMFirstTable.cpp:194</a></div></div>
<div class="ttc" id="classARMControl_html_aa5aaf4195d8efd55426b4ec1fb8fbc1babc026b273265de2d7054c7bf1e0d521d"><div class="ttname"><a href="classARMControl.html#aa5aaf4195d8efd55426b4ec1fb8fbc1babc026b273265de2d7054c7bf1e0d521d">ARMControl::DisablePageColoring</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00104">ARMControl.h:104</a></div></div>
<div class="ttc" id="SplitAllocator_8h_html"><div class="ttname"><a href="SplitAllocator_8h.html">SplitAllocator.h</a></div></div>
<div class="ttc" id="classARMControl_html"><div class="ttname"><a href="classARMControl.html">ARMControl</a></div><div class="ttdoc">ARM System Control Coprocessor (CP15). </div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00047">ARMControl.h:47</a></div></div>
<div class="ttc" id="Log_8h_html"><div class="ttname"><a href="Log_8h.html">Log.h</a></div></div>
<div class="ttc" id="structMemory_1_1Range_html_a19236f2534b55a165e2bea1fe47a4ca0"><div class="ttname"><a href="structMemory_1_1Range.html#a19236f2534b55a165e2bea1fe47a4ca0">Memory::Range::size</a></div><div class="ttdeci">Size size</div><div class="ttdoc">Size in number of bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Memory_8h_source.html#l00058">Memory.h:58</a></div></div>
<div class="ttc" id="classARMPaging_html_a6555b084a56e42bd6c047b5bfb9cd1de"><div class="ttname"><a href="classARMPaging.html#a6555b084a56e42bd6c047b5bfb9cd1de">ARMPaging::ARMPaging</a></div><div class="ttdeci">ARMPaging(MemoryMap *map, SplitAllocator *alloc)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8cpp_source.html#l00027">ARMPaging.cpp:27</a></div></div>
<div class="ttc" id="structMemory_1_1Range_html_afe4dfe07d2deefc428fca77749b3e60e"><div class="ttname"><a href="structMemory_1_1Range.html#afe4dfe07d2deefc428fca77749b3e60e">Memory::Range::access</a></div><div class="ttdeci">Access access</div><div class="ttdoc">Page access flags. </div><div class="ttdef"><b>Definition:</b> <a href="Memory_8h_source.html#l00059">Memory.h:59</a></div></div>
<div class="ttc" id="classARMCacheV6_html_a88a0e4e6579549ffef53e6b80a970d5f"><div class="ttname"><a href="classARMCacheV6.html#a88a0e4e6579549ffef53e6b80a970d5f">ARMCacheV6::cleanInvalidate</a></div><div class="ttdeci">virtual Result cleanInvalidate(Type type)</div><div class="ttdoc">Clean and invalidate entire cache. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCacheV6_8cpp_source.html#l00041">ARMCacheV6.cpp:41</a></div></div>
<div class="ttc" id="ARMControl_8h_html"><div class="ttname"><a href="ARMControl_8h.html">ARMControl.h</a></div></div>
<div class="ttc" id="classMemoryBlock_html_a63ed3a49d4476f324652d874718e6760"><div class="ttname"><a href="classMemoryBlock.html#a63ed3a49d4476f324652d874718e6760">MemoryBlock::set</a></div><div class="ttdeci">static void * set(void *dest, int ch, unsigned count)</div><div class="ttdoc">Fill memory with a constant byte. </div><div class="ttdef"><b>Definition:</b> <a href="MemoryBlock_8cpp_source.html#l00021">MemoryBlock.cpp:21</a></div></div>
<div class="ttc" id="classARMPaging_html_a5c1252169358b05d23ff87b5a7b014cd"><div class="ttname"><a href="classARMPaging.html#a5c1252169358b05d23ff87b5a7b014cd">ARMPaging::m_cache</a></div><div class="ttdeci">Arch::Cache m_cache</div><div class="ttdoc">Caching implementation. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8h_source.html#l00149">ARMPaging.h:149</a></div></div>
<div class="ttc" id="classMemoryMap_html_ae4936d78ee8d255b231cd2114f434756"><div class="ttname"><a href="classMemoryMap.html#ae4936d78ee8d255b231cd2114f434756">MemoryMap::range</a></div><div class="ttdeci">Memory::Range range(Region region) const</div><div class="ttdoc">Get memory range for the given region. </div><div class="ttdef"><b>Definition:</b> <a href="MemoryMap_8cpp_source.html#l00036">MemoryMap.cpp:36</a></div></div>
<div class="ttc" id="group__libstd_html_gab5b5a106fd7981d8a25dce99b700ee5c"><div class="ttname"><a href="group__libstd.html#gab5b5a106fd7981d8a25dce99b700ee5c">Size</a></div><div class="ttdeci">unsigned int Size</div><div class="ttdoc">Any sane size indicator cannot go negative. </div><div class="ttdef"><b>Definition:</b> <a href="Types_8h_source.html#l00128">Types.h:128</a></div></div>
<div class="ttc" id="classSplitAllocator_html_ac26bd64d1997696dfd29d9c9d8deada4"><div class="ttname"><a href="classSplitAllocator.html#ac26bd64d1997696dfd29d9c9d8deada4">SplitAllocator::toVirtual</a></div><div class="ttdeci">void * toVirtual(Address phys) const</div><div class="ttdoc">Convert the given physical address to lower virtual accessible address. </div><div class="ttdef"><b>Definition:</b> <a href="SplitAllocator_8cpp_source.html#l00077">SplitAllocator.cpp:77</a></div></div>
<div class="ttc" id="namespaceMemory_html_a92ed33dca904b519794c7b8a32566c9f"><div class="ttname"><a href="namespaceMemory.html#a92ed33dca904b519794c7b8a32566c9f">Memory::Access</a></div><div class="ttdeci">Access</div><div class="ttdoc">Memory access flags. </div><div class="ttdef"><b>Definition:</b> <a href="Memory_8h_source.html#l00037">Memory.h:37</a></div></div>
<div class="ttc" id="MemoryBlock_8h_html"><div class="ttname"><a href="MemoryBlock_8h.html">MemoryBlock.h</a></div></div>
<div class="ttc" id="namespaceMemory_html_a92ed33dca904b519794c7b8a32566c9fa5030c23c172ad421d1f2a15f6d3d3d10"><div class="ttname"><a href="namespaceMemory.html#a92ed33dca904b519794c7b8a32566c9fa5030c23c172ad421d1f2a15f6d3d3d10">Memory::Readable</a></div><div class="ttdef"><b>Definition:</b> <a href="Memory_8h_source.html#l00040">Memory.h:40</a></div></div>
<div class="ttc" id="classARMFirstTable_html_a3435e408c93d552129f96d817803f2b1"><div class="ttname"><a href="classARMFirstTable.html#a3435e408c93d552129f96d817803f2b1">ARMFirstTable::unmap</a></div><div class="ttdeci">MemoryContext::Result unmap(Address virt, SplitAllocator *alloc)</div><div class="ttdoc">Remove virtual address mapping. </div><div class="ttdef"><b>Definition:</b> <a href="ARMFirstTable_8cpp_source.html#l00174">ARMFirstTable.cpp:174</a></div></div>
<div class="ttc" id="classARMControl_html_ae92336511ac7015cb12d8be3f9ef55f5a5dfbd1dba8c55da66975c200bba3b3e3"><div class="ttname"><a href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5a5dfbd1dba8c55da66975c200bba3b3e3">ARMControl::DataCache</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00086">ARMControl.h:86</a></div></div>
<div class="ttc" id="classARMControl_html_ac65a5bdb352b7e82c3aaddf522c54283"><div class="ttname"><a href="classARMControl.html#ac65a5bdb352b7e82c3aaddf522c54283">ARMControl::unset</a></div><div class="ttdeci">void unset(SystemControlFlags flags)</div><div class="ttdoc">Unset system control flags in CP15. </div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8cpp_source.html#l00093">ARMControl.cpp:93</a></div></div>
<div class="ttc" id="classMemoryContext_html_adc433054211cd2e6dceba39b42846aed"><div class="ttname"><a href="classMemoryContext.html#adc433054211cd2e6dceba39b42846aed">MemoryContext::m_current</a></div><div class="ttdeci">static MemoryContext * m_current</div><div class="ttdoc">The currently active MemoryContext. </div><div class="ttdef"><b>Definition:</b> <a href="MemoryContext_8h_source.html#l00200">MemoryContext.h:200</a></div></div>
<div class="ttc" id="classARMPaging_html_a822d1aa13ae32448379b967c0ffcd5d1"><div class="ttname"><a href="classARMPaging.html#a822d1aa13ae32448379b967c0ffcd5d1">ARMPaging::releaseRange</a></div><div class="ttdeci">virtual Result releaseRange(Memory::Range *range, bool tablesOnly)</div><div class="ttdoc">Release range of memory. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8cpp_source.html#l00239">ARMPaging.cpp:239</a></div></div>
<div class="ttc" id="classARMControl_html_ae92336511ac7015cb12d8be3f9ef55f5adadf1d33467e0821860609fc1519f69d"><div class="ttname"><a href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5adadf1d33467e0821860609fc1519f69d">ARMControl::AlignmentFaults</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00091">ARMControl.h:91</a></div></div>
<div class="ttc" id="structMemory_1_1Range_html_a9fc23fbd6593d8ffce703449092b6227"><div class="ttname"><a href="structMemory_1_1Range.html#a9fc23fbd6593d8ffce703449092b6227">Memory::Range::virt</a></div><div class="ttdeci">Address virt</div><div class="ttdoc">Virtual address. </div><div class="ttdef"><b>Definition:</b> <a href="Memory_8h_source.html#l00056">Memory.h:56</a></div></div>
<div class="ttc" id="classARMFirstTable_html_ac7cb95e576ed6aa84b308cdb1d0b0156"><div class="ttname"><a href="classARMFirstTable.html#ac7cb95e576ed6aa84b308cdb1d0b0156">ARMFirstTable::releaseRange</a></div><div class="ttdeci">MemoryContext::Result releaseRange(Memory::Range range, SplitAllocator *alloc, bool tablesOnly)</div><div class="ttdoc">Release range of memory. </div><div class="ttdef"><b>Definition:</b> <a href="ARMFirstTable_8cpp_source.html#l00233">ARMFirstTable.cpp:233</a></div></div>
<div class="ttc" id="classARMControl_html_a4b6c2c296835ec08ed73de83d7eb0b7b"><div class="ttname"><a href="classARMControl.html#a4b6c2c296835ec08ed73de83d7eb0b7b">ARMControl::write</a></div><div class="ttdeci">void write(Register reg, u32 value)</div><div class="ttdoc">Write register to the CP15. </div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8cpp_source.html#l00052">ARMControl.cpp:52</a></div></div>
<div class="ttc" id="classARMPaging_html_a6cbc339e6b33a997846f8f054921a15b"><div class="ttname"><a href="classARMPaging.html#a6cbc339e6b33a997846f8f054921a15b">ARMPaging::releaseRegion</a></div><div class="ttdeci">virtual Result releaseRegion(MemoryMap::Region region, bool tablesOnly)</div><div class="ttdoc">Release region of memory. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8cpp_source.html#l00234">ARMPaging.cpp:234</a></div></div>
<div class="ttc" id="ARMCore_8h_html"><div class="ttname"><a href="ARMCore_8h.html">ARMCore.h</a></div></div>
<div class="ttc" id="classARMPaging_html_a4c06379b67d6d5ca46c24e4c6abbf029"><div class="ttname"><a href="classARMPaging.html#a4c06379b67d6d5ca46c24e4c6abbf029">ARMPaging::enableMMU</a></div><div class="ttdeci">Result enableMMU()</div><div class="ttdoc">Enable the MMU. </div></div>
<div class="ttc" id="group__libarch__arm_html_ga0c9096ed590f14b0a713ca0595c9fd63"><div class="ttname"><a href="group__libarch__arm.html#ga0c9096ed590f14b0a713ca0595c9fd63">tlb_flush_all</a></div><div class="ttdeci">void tlb_flush_all()</div><div class="ttdoc">Flush the entire Translation Lookaside Buffer. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00140">ARMCore.h:140</a></div></div>
<div class="ttc" id="classMemoryContext_html_a035737f68db396e33a9fa312faff706fa06ff1aa219b70aef28ecd319a7b2ebf4"><div class="ttname"><a href="classMemoryContext.html#a035737f68db396e33a9fa312faff706fa06ff1aa219b70aef28ecd319a7b2ebf4">MemoryContext::Success</a></div><div class="ttdef"><b>Definition:</b> <a href="MemoryContext_8h_source.html#l00050">MemoryContext.h:50</a></div></div>
<div class="ttc" id="classARMFirstTable_html"><div class="ttname"><a href="classARMFirstTable.html">ARMFirstTable</a></div><div class="ttdoc">ARM first level page table. </div><div class="ttdef"><b>Definition:</b> <a href="ARMFirstTable_8h_source.html#l00043">ARMFirstTable.h:43</a></div></div>
<div class="ttc" id="classARMControl_html_ab4e4fe93269626536da3d63540e58037a0bcbabba22c819fee8f7d79e92d4ce04"><div class="ttname"><a href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a0bcbabba22c819fee8f7d79e92d4ce04">ARMControl::SystemControl</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00058">ARMControl.h:58</a></div></div>
<div class="ttc" id="namespaceMemory_html_a92ed33dca904b519794c7b8a32566c9faf3346d7304bee3642a259b61e3a9c803"><div class="ttname"><a href="namespaceMemory.html#a92ed33dca904b519794c7b8a32566c9faf3346d7304bee3642a259b61e3a9c803">Memory::Writable</a></div><div class="ttdef"><b>Definition:</b> <a href="Memory_8h_source.html#l00041">Memory.h:41</a></div></div>
<div class="ttc" id="classARMControl_html_ae92336511ac7015cb12d8be3f9ef55f5af1f17205142c30b2ed7f9ed421071c7b"><div class="ttname"><a href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5af1f17205142c30b2ed7f9ed421071c7b">ARMControl::InstructionCache</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00085">ARMControl.h:85</a></div></div>
<div class="ttc" id="classARMControl_html_aa41086e47dbff0987e6f2205cafbd85e"><div class="ttname"><a href="classARMControl.html#aa41086e47dbff0987e6f2205cafbd85e">ARMControl::read</a></div><div class="ttdeci">u32 read(Register reg) const</div><div class="ttdoc">Read a register from the CP15. </div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8cpp_source.html#l00029">ARMControl.cpp:29</a></div></div>
<div class="ttc" id="classARMPaging_html_aab8e2f32e0e19168a854b74be954866b"><div class="ttname"><a href="classARMPaging.html#aab8e2f32e0e19168a854b74be954866b">ARMPaging::unmap</a></div><div class="ttdeci">virtual Result unmap(Address virt)</div><div class="ttdoc">Unmap a virtual address. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8cpp_source.html#l00206">ARMPaging.cpp:206</a></div></div>
<div class="ttc" id="classCache_html_ac47856f107b85625556f149bf725bdcfa2c210ac7bfa4d30fd72f1fdbb629ae56"><div class="ttname"><a href="classCache.html#ac47856f107b85625556f149bf725bdcfa2c210ac7bfa4d30fd72f1fdbb629ae56">Cache::Unified</a></div><div class="ttdef"><b>Definition:</b> <a href="Cache_8h_source.html#l00056">Cache.h:56</a></div></div>
<div class="ttc" id="classARMControl_html_ae92336511ac7015cb12d8be3f9ef55f5ae9eddf08cc1ae1f126d39cf97416329f"><div class="ttname"><a href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5ae9eddf08cc1ae1f126d39cf97416329f">ARMControl::ExtendedPaging</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00087">ARMControl.h:87</a></div></div>
<div class="ttc" id="classARMPaging_html_a92d9b640b6d9187e95fe5d0a2d5d5af0"><div class="ttname"><a href="classARMPaging.html#a92d9b640b6d9187e95fe5d0a2d5d5af0">ARMPaging::~ARMPaging</a></div><div class="ttdeci">virtual ~ARMPaging()</div><div class="ttdoc">Destructor. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8cpp_source.html#l00059">ARMPaging.cpp:59</a></div></div>
<div class="ttc" id="group__libarch__arm_html_gafabebd1097b75a3d379debe771b49630"><div class="ttname"><a href="group__libarch__arm.html#gafabebd1097b75a3d379debe771b49630">mcr</a></div><div class="ttdeci">#define mcr(coproc, opcode1, opcode2, reg, subReg, value)</div><div class="ttdoc">Move to CoProcessor from ARM (MCR). </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00072">ARMCore.h:72</a></div></div>
<div class="ttc" id="classARMPaging_html_a5de12cffa8bf491ecaae893d2d4ff7cc"><div class="ttname"><a href="classARMPaging.html#a5de12cffa8bf491ecaae893d2d4ff7cc">ARMPaging::lookup</a></div><div class="ttdeci">virtual Result lookup(Address virt, Address *phys) const</div><div class="ttdoc">Translate virtual address to physical address. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8cpp_source.html#l00224">ARMPaging.cpp:224</a></div></div>
<div class="ttc" id="classARMControl_html_ae92336511ac7015cb12d8be3f9ef55f5a84ac192d559ba5430e58abec2518cc02"><div class="ttname"><a href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5a84ac192d559ba5430e58abec2518cc02">ARMControl::BranchPrediction</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00089">ARMControl.h:89</a></div></div>
<div class="ttc" id="group__libarch__arm_html_ga89596467a58726132500429f17e28f8e"><div class="ttname"><a href="group__libarch__arm.html#ga89596467a58726132500429f17e28f8e">dsb</a></div><div class="ttdeci">void dsb()</div><div class="ttdoc">Data Synchronisation Barrier. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00173">ARMCore.h:173</a></div></div>
<div class="ttc" id="classARMControl_html_ab4e4fe93269626536da3d63540e58037ad2cdfa7ffc4a472382b8e204fe5291eb"><div class="ttname"><a href="classARMControl.html#ab4e4fe93269626536da3d63540e58037ad2cdfa7ffc4a472382b8e204fe5291eb">ARMControl::TranslationTableCtrl</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00063">ARMControl.h:63</a></div></div>
<div class="ttc" id="structMemory_1_1Range_html"><div class="ttname"><a href="structMemory_1_1Range.html">Memory::Range</a></div><div class="ttdoc">Memory range. </div><div class="ttdef"><b>Definition:</b> <a href="Memory_8h_source.html#l00054">Memory.h:54</a></div></div>
<div class="ttc" id="namespaceMemory_html_a92ed33dca904b519794c7b8a32566c9fa6bada6c1e204afb568c8a359bae09d32"><div class="ttname"><a href="namespaceMemory.html#a92ed33dca904b519794c7b8a32566c9fa6bada6c1e204afb568c8a359bae09d32">Memory::Device</a></div><div class="ttdef"><b>Definition:</b> <a href="Memory_8h_source.html#l00047">Memory.h:47</a></div></div>
<div class="ttc" id="classARMPaging_html_a310c16a6df37aee342630916bd5141e4"><div class="ttname"><a href="classARMPaging.html#a310c16a6df37aee342630916bd5141e4">ARMPaging::activate</a></div><div class="ttdeci">virtual Result activate()</div><div class="ttdoc">Activate the MemoryContext. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8cpp_source.html#l00153">ARMPaging.cpp:153</a></div></div>
<div class="ttc" id="group__libstd_html_ga10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdoc">Unsigned 32-bit number. </div><div class="ttdef"><b>Definition:</b> <a href="Types_8h_source.html#l00053">Types.h:53</a></div></div>
<div class="ttc" id="classMemoryContext_html_a658124f084d56efa5cea1ca38b0ceed1"><div class="ttname"><a href="classMemoryContext.html#a658124f084d56efa5cea1ca38b0ceed1">MemoryContext::m_alloc</a></div><div class="ttdeci">SplitAllocator * m_alloc</div><div class="ttdoc">Physical memory allocator. </div><div class="ttdef"><b>Definition:</b> <a href="MemoryContext_8h_source.html#l00194">MemoryContext.h:194</a></div></div>
<div class="ttc" id="classARMControl_html_a4d0cef613c4e2afbd31e781e039fe884a638b31323ec34ab016ca9d75fc731788"><div class="ttname"><a href="classARMControl.html#a4d0cef613c4e2afbd31e781e039fe884a638b31323ec34ab016ca9d75fc731788">ARMControl::DomainClient</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00113">ARMControl.h:113</a></div></div>
<div class="ttc" id="classSplitAllocator_html_ac854862ab9204ba2994aca7e1ebf163d"><div class="ttname"><a href="classSplitAllocator.html#ac854862ab9204ba2994aca7e1ebf163d">SplitAllocator::allocateLow</a></div><div class="ttdeci">virtual Result allocateLow(Size size, Address *addr, Size align=ZERO)</div><div class="ttdoc">Allocate from lower memory. </div><div class="ttdef"><b>Definition:</b> <a href="SplitAllocator_8cpp_source.html#l00062">SplitAllocator.cpp:62</a></div></div>
<div class="ttc" id="structMemory_1_1Range_html_a66d9e1d60d6fb021a934f9e1471074a3"><div class="ttname"><a href="structMemory_1_1Range.html#a66d9e1d60d6fb021a934f9e1471074a3">Memory::Range::phys</a></div><div class="ttdeci">Address phys</div><div class="ttdoc">Physical address. </div><div class="ttdef"><b>Definition:</b> <a href="Memory_8h_source.html#l00057">Memory.h:57</a></div></div>
<div class="ttc" id="classARMControl_html_ae92336511ac7015cb12d8be3f9ef55f5af056eec898e6cfca323d63a2ee894ac1"><div class="ttname"><a href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5af056eec898e6cfca323d63a2ee894ac1">ARMControl::MMUEnabled</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00084">ARMControl.h:84</a></div></div>
<div class="ttc" id="classARMFirstTable_html_aceb5a4a5239e71f2660f9f5f5914ae66"><div class="ttname"><a href="classARMFirstTable.html#aceb5a4a5239e71f2660f9f5f5914ae66">ARMFirstTable::access</a></div><div class="ttdeci">MemoryContext::Result access(Address virt, Memory::Access *access, SplitAllocator *alloc) const</div><div class="ttdoc">Get Access flags for a virtual address. </div><div class="ttdef"><b>Definition:</b> <a href="ARMFirstTable_8cpp_source.html#l00205">ARMFirstTable.cpp:205</a></div></div>
<div class="ttc" id="classSplitAllocator_html_adb3170b82a862ffb4facf52f3c636663"><div class="ttname"><a href="classSplitAllocator.html#adb3170b82a862ffb4facf52f3c636663">SplitAllocator::release</a></div><div class="ttdeci">virtual Result release(Address addr)</div><div class="ttdoc">Release memory. </div><div class="ttdef"><b>Definition:</b> <a href="SplitAllocator_8cpp_source.html#l00072">SplitAllocator.cpp:72</a></div></div>
<div class="ttc" id="classAllocator_html_af890e5fe31afc93c020055d4c8479a78abe0b015bd1d0eb441b5e583270e2ea16"><div class="ttname"><a href="classAllocator.html#af890e5fe31afc93c020055d4c8479a78abe0b015bd1d0eb441b5e583270e2ea16">Allocator::Success</a></div><div class="ttdef"><b>Definition:</b> <a href="Allocator_8h_source.html#l00055">Allocator.h:55</a></div></div>
<div class="ttc" id="classMemoryContext_html_a2d8f19c0b509ef2a8b7da77f589d6fbe"><div class="ttname"><a href="classMemoryContext.html#a2d8f19c0b509ef2a8b7da77f589d6fbe">MemoryContext::m_map</a></div><div class="ttdeci">MemoryMap * m_map</div><div class="ttdoc">Virtual memory layout. </div><div class="ttdef"><b>Definition:</b> <a href="MemoryContext_8h_source.html#l00197">MemoryContext.h:197</a></div></div>
<div class="ttc" id="group__libarch__arm_html_ga519adc2af3ba06a8f0548b6690050a89"><div class="ttname"><a href="group__libarch__arm.html#ga519adc2af3ba06a8f0548b6690050a89">PAGESIZE</a></div><div class="ttdeci">#define PAGESIZE</div><div class="ttdoc">ARM uses 4K pages. </div><div class="ttdef"><b>Definition:</b> <a href="ARMConstant_8h_source.html#l00100">ARMConstant.h:100</a></div></div>
<div class="ttc" id="classSplitAllocator_html"><div class="ttname"><a href="classSplitAllocator.html">SplitAllocator</a></div><div class="ttdoc">Allocator which separates kernel mapped low-memory and higher memory. </div><div class="ttdef"><b>Definition:</b> <a href="SplitAllocator_8h_source.html#l00036">SplitAllocator.h:36</a></div></div>
<div class="ttc" id="classARMControl_html_ab4e4fe93269626536da3d63540e58037a5da304c3e7be94143987af4011242a59"><div class="ttname"><a href="classARMControl.html#ab4e4fe93269626536da3d63540e58037a5da304c3e7be94143987af4011242a59">ARMControl::TranslationTable0</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00061">ARMControl.h:61</a></div></div>
<div class="ttc" id="classARMControl_html_ae92336511ac7015cb12d8be3f9ef55f5a348b60e8109fb4ddf656f71423790ddf"><div class="ttname"><a href="classARMControl.html#ae92336511ac7015cb12d8be3f9ef55f5a348b60e8109fb4ddf656f71423790ddf">ARMControl::AccessPermissions</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMControl_8h_source.html#l00088">ARMControl.h:88</a></div></div>
<div class="ttc" id="classARMPaging_html_a0115bdc0523dc27868773f4bb7bc1032"><div class="ttname"><a href="classARMPaging.html#a0115bdc0523dc27868773f4bb7bc1032">ARMPaging::m_firstTableAddr</a></div><div class="ttdeci">Address m_firstTableAddr</div><div class="ttdoc">Physical address of the first level page table. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8h_source.html#l00146">ARMPaging.h:146</a></div></div>
<div class="ttc" id="classARMFirstTable_html_ad91f78062814a4fde15a9738e593e9dd"><div class="ttname"><a href="classARMFirstTable.html#ad91f78062814a4fde15a9738e593e9dd">ARMFirstTable::mapLarge</a></div><div class="ttdeci">MemoryContext::Result mapLarge(Memory::Range range, SplitAllocator *alloc)</div><div class="ttdoc">Map a contigous range of virtual memory to physical memory. </div><div class="ttdef"><b>Definition:</b> <a href="ARMFirstTable_8cpp_source.html#l00152">ARMFirstTable.cpp:152</a></div></div>
<div class="ttc" id="classARMFirstTable_html_a48b4c619ceab52470982d0ed2926b511"><div class="ttname"><a href="classARMFirstTable.html#a48b4c619ceab52470982d0ed2926b511">ARMFirstTable::map</a></div><div class="ttdeci">MemoryContext::Result map(Address virt, Address phys, Memory::Access access, SplitAllocator *alloc)</div><div class="ttdoc">Map a virtual address to a physical address. </div><div class="ttdef"><b>Definition:</b> <a href="ARMFirstTable_8cpp_source.html#l00118">ARMFirstTable.cpp:118</a></div></div>
<div class="ttc" id="classARMPaging_html_aeda0e45ccbf28370feff289108028f97"><div class="ttname"><a href="classARMPaging.html#aeda0e45ccbf28370feff289108028f97">ARMPaging::map</a></div><div class="ttdeci">virtual Result map(Address virt, Address phys, Memory::Access access)</div><div class="ttdoc">Map a physical page to a virtual address. </div><div class="ttdef"><b>Definition:</b> <a href="ARMPaging_8cpp_source.html#l00192">ARMPaging.cpp:192</a></div></div>
<div class="ttc" id="ARMFirstTable_8h_html"><div class="ttname"><a href="ARMFirstTable_8h.html">ARMFirstTable.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
