<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyClock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="AddSub1b.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="AddSub4b.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Adder1b.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MyMC14495.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SEGP2S.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SEGP2S.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SEGP2S.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SR_LATCH.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Top.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_sim2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_sim_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Top_sim_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1704256519" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1704256519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1704265409" xil_pn:in_ck="-4093801608852371296" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1704265409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Lab13/LEDP2S/Load_Gen.v"/>
      <outfile xil_pn:name="../../Lab13/LEDP2S/SLReg9b.v"/>
      <outfile xil_pn:name="../../Lab13/SEGP2S_sim/LED.v"/>
      <outfile xil_pn:name="../../Lab13/SEGP2S_sim/SEGP2S.v"/>
      <outfile xil_pn:name="../../Lab13/SEGP2S_sim/SegmentDecoder.v"/>
      <outfile xil_pn:name="../../Lab13/ShiftReg8b/SLReg8b.v"/>
      <outfile xil_pn:name="../../Lab7/clkdiv/clkdiv.v"/>
      <outfile xil_pn:name="../My74LS161/My74LS161.v"/>
      <outfile xil_pn:name="Top.v"/>
      <outfile xil_pn:name="Top_sim2.v"/>
      <outfile xil_pn:name="clk_128.v"/>
    </transform>
    <transform xil_pn:end_ts="1704256519" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6859661823966964654" xil_pn:start_ts="1704256519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1704265410" xil_pn:in_ck="413038955021459469" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7282171614033932154" xil_pn:start_ts="1704265409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SR_LATCH.vf"/>
    </transform>
    <transform xil_pn:end_ts="1704256520" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1874790471478639785" xil_pn:start_ts="1704256520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1704265410" xil_pn:in_ck="-8980380642418045791" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1704265410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Lab13/LEDP2S/Load_Gen.v"/>
      <outfile xil_pn:name="../../Lab13/LEDP2S/SLReg9b.v"/>
      <outfile xil_pn:name="../../Lab13/SEGP2S_sim/LED.v"/>
      <outfile xil_pn:name="../../Lab13/SEGP2S_sim/SEGP2S.v"/>
      <outfile xil_pn:name="../../Lab13/SEGP2S_sim/SegmentDecoder.v"/>
      <outfile xil_pn:name="../../Lab13/ShiftReg8b/SLReg8b.v"/>
      <outfile xil_pn:name="../../Lab7/clkdiv/clkdiv.v"/>
      <outfile xil_pn:name="../My74LS161/My74LS161.v"/>
      <outfile xil_pn:name="AddSub1b.vf"/>
      <outfile xil_pn:name="AddSub4b.vf"/>
      <outfile xil_pn:name="Adder1b.vf"/>
      <outfile xil_pn:name="MyMC14495.vf"/>
      <outfile xil_pn:name="SR_LATCH.vf"/>
      <outfile xil_pn:name="Top.v"/>
      <outfile xil_pn:name="Top_sim2.v"/>
      <outfile xil_pn:name="clk_128.v"/>
    </transform>
    <transform xil_pn:end_ts="1704265412" xil_pn:in_ck="-8980380642418045791" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4064356616992649278" xil_pn:start_ts="1704265410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_sim_beh.prj"/>
      <outfile xil_pn:name="Top_sim_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1704265438" xil_pn:in_ck="6119490448353965094" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3846856519410434751" xil_pn:start_ts="1704265438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_sim_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
