{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 17:30:04 2024 " "Info: Processing started: Fri Mar 22 17:30:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_16_with_input -c ripple_counter_16_with_input --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_16_with_input -c ripple_counter_16_with_input --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2~latch " "Warning: Node \"inst2~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3~latch " "Warning: Node \"inst3~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10~latch " "Warning: Node \"inst10~latch\" is a latch" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 208 24 192 224 "CLK" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D0 " "Info: Assuming node \"D0\" is an undefined clock" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 88 24 192 104 "D0" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 296 24 192 312 "CLR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D1 " "Info: Assuming node \"D1\" is an undefined clock" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 56 24 192 72 "D1" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D2 " "Info: Assuming node \"D2\" is an undefined clock" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 24 24 192 40 "D2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst3~latch " "Info: Detected ripple clock \"inst3~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~latch " "Info: Detected ripple clock \"inst2~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~latch " "Info: Detected ripple clock \"inst~latch\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3~head_lut " "Info: Detected gated clock \"inst3~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3~_emulated " "Info: Detected ripple clock \"inst3~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst2~head_lut " "Info: Detected gated clock \"inst2~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~_emulated " "Info: Detected ripple clock \"inst2~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst~head_lut " "Info: Detected gated clock \"inst~head_lut\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~_emulated " "Info: Detected ripple clock \"inst~_emulated\" as buffer" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register inst10~_emulated register inst10~_emulated 338.29 MHz 2.956 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 338.29 MHz between source register \"inst10~_emulated\" and destination register \"inst10~_emulated\" (period= 2.956 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.692 ns + Longest register register " "Info: + Longest register to register delay is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10~_emulated 1 REG LCFF_X1_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.206 ns) 1.336 ns inst10~head_lut 2 COMB LCCOMB_X1_Y15_N2 2 " "Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.206 ns) 2.584 ns inst10~data_lut 3 COMB LCCOMB_X1_Y14_N2 1 " "Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { inst10~head_lut inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.692 ns inst10~_emulated 4 REG LCFF_X1_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 19.32 % ) " "Info: Total cell delay = 0.520 ns ( 19.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.172 ns ( 80.68 % ) " "Info: Total interconnect delay = 2.172 ns ( 80.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.299 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 10.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK 1 CLK PIN_13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 208 24 192 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.970 ns) 3.295 ns inst~_emulated 2 REG LCFF_X1_Y15_N9 1 " "Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.295 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { CLK inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.107 ns inst~head_lut 3 COMB LCCOMB_X1_Y15_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.107 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.425 ns inst2~_emulated 4 REG LCFF_X1_Y15_N29 1 " "Info: 4: + IC(0.348 ns) + CELL(0.970 ns) = 5.425 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 6.067 ns inst2~head_lut 5 COMB LCCOMB_X1_Y15_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.970 ns) 8.061 ns inst3~_emulated 6 REG LCFF_X1_Y14_N1 1 " "Info: 6: + IC(1.024 ns) + CELL(0.970 ns) = 8.061 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 8.989 ns inst3~head_lut 7 COMB LCCOMB_X1_Y15_N16 3 " "Info: 7: + IC(0.722 ns) + CELL(0.206 ns) = 8.989 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 10.299 ns inst10~_emulated 8 REG LCFF_X1_Y14_N3 1 " "Info: 8: + IC(0.644 ns) + CELL(0.666 ns) = 10.299 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.353 ns ( 51.98 % ) " "Info: Total cell delay = 5.353 ns ( 51.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.946 ns ( 48.02 % ) " "Info: Total interconnect delay = 4.946 ns ( 48.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.299 ns" { CLK inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.299 ns" { CLK {} CLK~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.330ns 0.442ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.299 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 10.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK 1 CLK PIN_13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 208 24 192 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.970 ns) 3.295 ns inst~_emulated 2 REG LCFF_X1_Y15_N9 1 " "Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.295 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { CLK inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.107 ns inst~head_lut 3 COMB LCCOMB_X1_Y15_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.107 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.425 ns inst2~_emulated 4 REG LCFF_X1_Y15_N29 1 " "Info: 4: + IC(0.348 ns) + CELL(0.970 ns) = 5.425 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 6.067 ns inst2~head_lut 5 COMB LCCOMB_X1_Y15_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.970 ns) 8.061 ns inst3~_emulated 6 REG LCFF_X1_Y14_N1 1 " "Info: 6: + IC(1.024 ns) + CELL(0.970 ns) = 8.061 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 8.989 ns inst3~head_lut 7 COMB LCCOMB_X1_Y15_N16 3 " "Info: 7: + IC(0.722 ns) + CELL(0.206 ns) = 8.989 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 10.299 ns inst10~_emulated 8 REG LCFF_X1_Y14_N3 1 " "Info: 8: + IC(0.644 ns) + CELL(0.666 ns) = 10.299 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.353 ns ( 51.98 % ) " "Info: Total cell delay = 5.353 ns ( 51.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.946 ns ( 48.02 % ) " "Info: Total interconnect delay = 4.946 ns ( 48.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.299 ns" { CLK inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.299 ns" { CLK {} CLK~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.330ns 0.442ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.299 ns" { CLK inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.299 ns" { CLK {} CLK~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.330ns 0.442ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.299 ns" { CLK {} CLK~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.330ns 0.442ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.299 ns" { CLK inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.299 ns" { CLK {} CLK~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.330ns 0.442ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.299 ns" { CLK {} CLK~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.330ns 0.442ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D0 register inst10~_emulated register inst10~_emulated 338.29 MHz 2.956 ns Internal " "Info: Clock \"D0\" has Internal fmax of 338.29 MHz between source register \"inst10~_emulated\" and destination register \"inst10~_emulated\" (period= 2.956 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.692 ns + Longest register register " "Info: + Longest register to register delay is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10~_emulated 1 REG LCFF_X1_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.206 ns) 1.336 ns inst10~head_lut 2 COMB LCCOMB_X1_Y15_N2 2 " "Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.206 ns) 2.584 ns inst10~data_lut 3 COMB LCCOMB_X1_Y14_N2 1 " "Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { inst10~head_lut inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.692 ns inst10~_emulated 4 REG LCFF_X1_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 19.32 % ) " "Info: Total cell delay = 0.520 ns ( 19.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.172 ns ( 80.68 % ) " "Info: Total interconnect delay = 2.172 ns ( 80.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D0 destination 9.889 ns + Shortest register " "Info: + Shortest clock path from clock \"D0\" to destination register is 9.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns D0 1 CLK PIN_193 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_193; Fanout = 3; CLK Node = 'D0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 88 24 192 104 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.616 ns) 3.697 ns inst~head_lut 2 COMB LCCOMB_X1_Y15_N18 3 " "Info: 2: + IC(2.097 ns) + CELL(0.616 ns) = 3.697 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { D0 inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.015 ns inst2~_emulated 3 REG LCFF_X1_Y15_N29 1 " "Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 5.015 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 5.657 ns inst2~head_lut 4 COMB LCCOMB_X1_Y15_N6 3 " "Info: 4: + IC(0.436 ns) + CELL(0.206 ns) = 5.657 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.970 ns) 7.651 ns inst3~_emulated 5 REG LCFF_X1_Y14_N1 1 " "Info: 5: + IC(1.024 ns) + CELL(0.970 ns) = 7.651 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 8.579 ns inst3~head_lut 6 COMB LCCOMB_X1_Y15_N16 3 " "Info: 6: + IC(0.722 ns) + CELL(0.206 ns) = 8.579 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 9.889 ns inst10~_emulated 7 REG LCFF_X1_Y14_N3 1 " "Info: 7: + IC(0.644 ns) + CELL(0.666 ns) = 9.889 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.618 ns ( 46.70 % ) " "Info: Total cell delay = 4.618 ns ( 46.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.271 ns ( 53.30 % ) " "Info: Total interconnect delay = 5.271 ns ( 53.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.889 ns" { D0 inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.889 ns" { D0 {} D0~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.097ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.616ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D0 source 9.889 ns - Longest register " "Info: - Longest clock path from clock \"D0\" to source register is 9.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns D0 1 CLK PIN_193 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_193; Fanout = 3; CLK Node = 'D0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 88 24 192 104 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.616 ns) 3.697 ns inst~head_lut 2 COMB LCCOMB_X1_Y15_N18 3 " "Info: 2: + IC(2.097 ns) + CELL(0.616 ns) = 3.697 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { D0 inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.015 ns inst2~_emulated 3 REG LCFF_X1_Y15_N29 1 " "Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 5.015 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 5.657 ns inst2~head_lut 4 COMB LCCOMB_X1_Y15_N6 3 " "Info: 4: + IC(0.436 ns) + CELL(0.206 ns) = 5.657 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.970 ns) 7.651 ns inst3~_emulated 5 REG LCFF_X1_Y14_N1 1 " "Info: 5: + IC(1.024 ns) + CELL(0.970 ns) = 7.651 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 8.579 ns inst3~head_lut 6 COMB LCCOMB_X1_Y15_N16 3 " "Info: 6: + IC(0.722 ns) + CELL(0.206 ns) = 8.579 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 9.889 ns inst10~_emulated 7 REG LCFF_X1_Y14_N3 1 " "Info: 7: + IC(0.644 ns) + CELL(0.666 ns) = 9.889 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.618 ns ( 46.70 % ) " "Info: Total cell delay = 4.618 ns ( 46.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.271 ns ( 53.30 % ) " "Info: Total interconnect delay = 5.271 ns ( 53.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.889 ns" { D0 inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.889 ns" { D0 {} D0~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.097ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.616ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.889 ns" { D0 inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.889 ns" { D0 {} D0~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.097ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.616ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.889 ns" { D0 {} D0~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.097ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.616ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.889 ns" { D0 inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.889 ns" { D0 {} D0~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.097ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.616ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.889 ns" { D0 {} D0~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.097ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.616ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register inst10~_emulated register inst10~_emulated 122.9 MHz 8.137 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 122.9 MHz between source register \"inst10~_emulated\" and destination register \"inst10~_emulated\" (period= 8.137 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.692 ns + Longest register register " "Info: + Longest register to register delay is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10~_emulated 1 REG LCFF_X1_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.206 ns) 1.336 ns inst10~head_lut 2 COMB LCCOMB_X1_Y15_N2 2 " "Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.206 ns) 2.584 ns inst10~data_lut 3 COMB LCCOMB_X1_Y14_N2 1 " "Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { inst10~head_lut inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.692 ns inst10~_emulated 4 REG LCFF_X1_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 19.32 % ) " "Info: Total cell delay = 0.520 ns ( 19.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.172 ns ( 80.68 % ) " "Info: Total interconnect delay = 2.172 ns ( 80.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.181 ns - Smallest " "Info: - Smallest clock skew is -5.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 4.103 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 4.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_6 12 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 296 24 192 312 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.370 ns) 2.793 ns inst3~head_lut 2 COMB LCCOMB_X1_Y15_N16 3 " "Info: 2: + IC(1.418 ns) + CELL(0.370 ns) = 2.793 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 4.103 ns inst10~_emulated 3 REG LCFF_X1_Y14_N3 1 " "Info: 3: + IC(0.644 ns) + CELL(0.666 ns) = 4.103 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.041 ns ( 49.74 % ) " "Info: Total cell delay = 2.041 ns ( 49.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.062 ns ( 50.26 % ) " "Info: Total interconnect delay = 2.062 ns ( 50.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { CLR inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.418ns 0.644ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 9.284 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 9.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_6 12 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 296 24 192 312 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.647 ns) 3.092 ns inst~head_lut 2 COMB LCCOMB_X1_Y15_N18 3 " "Info: 2: + IC(1.440 ns) + CELL(0.647 ns) = 3.092 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { CLR inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 4.410 ns inst2~_emulated 3 REG LCFF_X1_Y15_N29 1 " "Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 4.410 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 5.052 ns inst2~head_lut 4 COMB LCCOMB_X1_Y15_N6 3 " "Info: 4: + IC(0.436 ns) + CELL(0.206 ns) = 5.052 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.970 ns) 7.046 ns inst3~_emulated 5 REG LCFF_X1_Y14_N1 1 " "Info: 5: + IC(1.024 ns) + CELL(0.970 ns) = 7.046 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 7.974 ns inst3~head_lut 6 COMB LCCOMB_X1_Y15_N16 3 " "Info: 6: + IC(0.722 ns) + CELL(0.206 ns) = 7.974 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 9.284 ns inst10~_emulated 7 REG LCFF_X1_Y14_N3 1 " "Info: 7: + IC(0.644 ns) + CELL(0.666 ns) = 9.284 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.670 ns ( 50.30 % ) " "Info: Total cell delay = 4.670 ns ( 50.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.614 ns ( 49.70 % ) " "Info: Total interconnect delay = 4.614 ns ( 49.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.284 ns" { CLR inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.284 ns" { CLR {} CLR~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 1.005ns 0.647ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { CLR inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.418ns 0.644ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.284 ns" { CLR inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.284 ns" { CLR {} CLR~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 1.005ns 0.647ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { CLR inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.418ns 0.644ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.284 ns" { CLR inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.284 ns" { CLR {} CLR~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 1.005ns 0.647ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D1 register inst10~_emulated register inst10~_emulated 338.29 MHz 2.956 ns Internal " "Info: Clock \"D1\" has Internal fmax of 338.29 MHz between source register \"inst10~_emulated\" and destination register \"inst10~_emulated\" (period= 2.956 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.692 ns + Longest register register " "Info: + Longest register to register delay is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10~_emulated 1 REG LCFF_X1_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.206 ns) 1.336 ns inst10~head_lut 2 COMB LCCOMB_X1_Y15_N2 2 " "Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.206 ns) 2.584 ns inst10~data_lut 3 COMB LCCOMB_X1_Y14_N2 1 " "Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { inst10~head_lut inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.692 ns inst10~_emulated 4 REG LCFF_X1_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 19.32 % ) " "Info: Total cell delay = 0.520 ns ( 19.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.172 ns ( 80.68 % ) " "Info: Total interconnect delay = 2.172 ns ( 80.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D1 destination 7.608 ns + Shortest register " "Info: + Shortest clock path from clock \"D1\" to destination register is 7.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns D1 1 CLK PIN_56 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 3; CLK Node = 'D1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 56 24 192 72 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.370 ns) 3.376 ns inst2~head_lut 2 COMB LCCOMB_X1_Y15_N6 3 " "Info: 2: + IC(2.022 ns) + CELL(0.370 ns) = 3.376 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { D1 inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.970 ns) 5.370 ns inst3~_emulated 3 REG LCFF_X1_Y14_N1 1 " "Info: 3: + IC(1.024 ns) + CELL(0.970 ns) = 5.370 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 6.298 ns inst3~head_lut 4 COMB LCCOMB_X1_Y15_N16 3 " "Info: 4: + IC(0.722 ns) + CELL(0.206 ns) = 6.298 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 7.608 ns inst10~_emulated 5 REG LCFF_X1_Y14_N3 1 " "Info: 5: + IC(0.644 ns) + CELL(0.666 ns) = 7.608 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 42.01 % ) " "Info: Total cell delay = 3.196 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.412 ns ( 57.99 % ) " "Info: Total interconnect delay = 4.412 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.608 ns" { D1 inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.608 ns" { D1 {} D1~combout {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.022ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D1 source 7.608 ns - Longest register " "Info: - Longest clock path from clock \"D1\" to source register is 7.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns D1 1 CLK PIN_56 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 3; CLK Node = 'D1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 56 24 192 72 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.370 ns) 3.376 ns inst2~head_lut 2 COMB LCCOMB_X1_Y15_N6 3 " "Info: 2: + IC(2.022 ns) + CELL(0.370 ns) = 3.376 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { D1 inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.970 ns) 5.370 ns inst3~_emulated 3 REG LCFF_X1_Y14_N1 1 " "Info: 3: + IC(1.024 ns) + CELL(0.970 ns) = 5.370 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 6.298 ns inst3~head_lut 4 COMB LCCOMB_X1_Y15_N16 3 " "Info: 4: + IC(0.722 ns) + CELL(0.206 ns) = 6.298 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 7.608 ns inst10~_emulated 5 REG LCFF_X1_Y14_N3 1 " "Info: 5: + IC(0.644 ns) + CELL(0.666 ns) = 7.608 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 42.01 % ) " "Info: Total cell delay = 3.196 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.412 ns ( 57.99 % ) " "Info: Total interconnect delay = 4.412 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.608 ns" { D1 inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.608 ns" { D1 {} D1~combout {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.022ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.608 ns" { D1 inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.608 ns" { D1 {} D1~combout {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.022ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.608 ns" { D1 {} D1~combout {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.022ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.608 ns" { D1 inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.608 ns" { D1 {} D1~combout {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.022ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.608 ns" { D1 {} D1~combout {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 2.022ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D2 register inst10~_emulated register inst10~_emulated 338.29 MHz 2.956 ns Internal " "Info: Clock \"D2\" has Internal fmax of 338.29 MHz between source register \"inst10~_emulated\" and destination register \"inst10~_emulated\" (period= 2.956 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.692 ns + Longest register register " "Info: + Longest register to register delay is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10~_emulated 1 REG LCFF_X1_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.206 ns) 1.336 ns inst10~head_lut 2 COMB LCCOMB_X1_Y15_N2 2 " "Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.206 ns) 2.584 ns inst10~data_lut 3 COMB LCCOMB_X1_Y14_N2 1 " "Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { inst10~head_lut inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.692 ns inst10~_emulated 4 REG LCFF_X1_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 19.32 % ) " "Info: Total cell delay = 0.520 ns ( 19.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.172 ns ( 80.68 % ) " "Info: Total interconnect delay = 2.172 ns ( 80.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D2 destination 4.324 ns + Shortest register " "Info: + Shortest clock path from clock \"D2\" to destination register is 4.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns D2 1 CLK PIN_5 3 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'D2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 24 24 192 40 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.623 ns) 3.014 ns inst3~head_lut 2 COMB LCCOMB_X1_Y15_N16 3 " "Info: 2: + IC(1.386 ns) + CELL(0.623 ns) = 3.014 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { D2 inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 4.324 ns inst10~_emulated 3 REG LCFF_X1_Y14_N3 1 " "Info: 3: + IC(0.644 ns) + CELL(0.666 ns) = 4.324 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 53.05 % ) " "Info: Total cell delay = 2.294 ns ( 53.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.030 ns ( 46.95 % ) " "Info: Total interconnect delay = 2.030 ns ( 46.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { D2 inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.324 ns" { D2 {} D2~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.386ns 0.644ns } { 0.000ns 1.005ns 0.623ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D2 source 4.324 ns - Longest register " "Info: - Longest clock path from clock \"D2\" to source register is 4.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns D2 1 CLK PIN_5 3 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'D2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 24 24 192 40 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.623 ns) 3.014 ns inst3~head_lut 2 COMB LCCOMB_X1_Y15_N16 3 " "Info: 2: + IC(1.386 ns) + CELL(0.623 ns) = 3.014 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { D2 inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 4.324 ns inst10~_emulated 3 REG LCFF_X1_Y14_N3 1 " "Info: 3: + IC(0.644 ns) + CELL(0.666 ns) = 4.324 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 53.05 % ) " "Info: Total cell delay = 2.294 ns ( 53.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.030 ns ( 46.95 % ) " "Info: Total interconnect delay = 2.030 ns ( 46.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { D2 inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.324 ns" { D2 {} D2~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.386ns 0.644ns } { 0.000ns 1.005ns 0.623ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { D2 inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.324 ns" { D2 {} D2~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.386ns 0.644ns } { 0.000ns 1.005ns 0.623ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.324 ns" { D2 {} D2~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.386ns 0.644ns } { 0.000ns 1.005ns 0.623ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { D2 inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.324 ns" { D2 {} D2~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.386ns 0.644ns } { 0.000ns 1.005ns 0.623ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.324 ns" { D2 {} D2~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.386ns 0.644ns } { 0.000ns 1.005ns 0.623ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst10~_emulated inst10~_emulated CLR 2.491 ns " "Info: Found hold time violation between source  pin or register \"inst10~_emulated\" and destination pin or register \"inst10~_emulated\" for clock \"CLR\" (Hold time is 2.491 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.181 ns + Largest " "Info: + Largest clock skew is 5.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 9.284 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 9.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_6 12 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 296 24 192 312 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.647 ns) 3.092 ns inst~head_lut 2 COMB LCCOMB_X1_Y15_N18 3 " "Info: 2: + IC(1.440 ns) + CELL(0.647 ns) = 3.092 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { CLR inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 4.410 ns inst2~_emulated 3 REG LCFF_X1_Y15_N29 1 " "Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 4.410 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 5.052 ns inst2~head_lut 4 COMB LCCOMB_X1_Y15_N6 3 " "Info: 4: + IC(0.436 ns) + CELL(0.206 ns) = 5.052 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.970 ns) 7.046 ns inst3~_emulated 5 REG LCFF_X1_Y14_N1 1 " "Info: 5: + IC(1.024 ns) + CELL(0.970 ns) = 7.046 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 7.974 ns inst3~head_lut 6 COMB LCCOMB_X1_Y15_N16 3 " "Info: 6: + IC(0.722 ns) + CELL(0.206 ns) = 7.974 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 9.284 ns inst10~_emulated 7 REG LCFF_X1_Y14_N3 1 " "Info: 7: + IC(0.644 ns) + CELL(0.666 ns) = 9.284 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.670 ns ( 50.30 % ) " "Info: Total cell delay = 4.670 ns ( 50.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.614 ns ( 49.70 % ) " "Info: Total interconnect delay = 4.614 ns ( 49.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.284 ns" { CLR inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.284 ns" { CLR {} CLR~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 1.005ns 0.647ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 4.103 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 4.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_6 12 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 296 24 192 312 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.370 ns) 2.793 ns inst3~head_lut 2 COMB LCCOMB_X1_Y15_N16 3 " "Info: 2: + IC(1.418 ns) + CELL(0.370 ns) = 2.793 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 4.103 ns inst10~_emulated 3 REG LCFF_X1_Y14_N3 1 " "Info: 3: + IC(0.644 ns) + CELL(0.666 ns) = 4.103 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.041 ns ( 49.74 % ) " "Info: Total cell delay = 2.041 ns ( 49.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.062 ns ( 50.26 % ) " "Info: Total interconnect delay = 2.062 ns ( 50.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { CLR inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.418ns 0.644ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.284 ns" { CLR inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.284 ns" { CLR {} CLR~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 1.005ns 0.647ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { CLR inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.418ns 0.644ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.692 ns - Shortest register register " "Info: - Shortest register to register delay is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10~_emulated 1 REG LCFF_X1_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.206 ns) 1.336 ns inst10~head_lut 2 COMB LCCOMB_X1_Y15_N2 2 " "Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.206 ns) 2.584 ns inst10~data_lut 3 COMB LCCOMB_X1_Y14_N2 1 " "Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { inst10~head_lut inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.692 ns inst10~_emulated 4 REG LCFF_X1_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 19.32 % ) " "Info: Total cell delay = 0.520 ns ( 19.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.172 ns ( 80.68 % ) " "Info: Total interconnect delay = 2.172 ns ( 80.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.284 ns" { CLR inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.284 ns" { CLR {} CLR~combout {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 1.005ns 0.647ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { CLR inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.418ns 0.644ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { inst10~_emulated inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { inst10~_emulated {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 1.130ns 1.042ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst10~_emulated CLR CLR 4.926 ns register " "Info: tsu for register \"inst10~_emulated\" (data pin = \"CLR\", clock pin = \"CLR\") is 4.926 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.069 ns + Longest pin register " "Info: + Longest pin to register delay is 9.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_6 12 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 296 24 192 312 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.057 ns) + CELL(0.651 ns) 7.713 ns inst10~head_lut 2 COMB LCCOMB_X1_Y15_N2 2 " "Info: 2: + IC(6.057 ns) + CELL(0.651 ns) = 7.713 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { CLR inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.206 ns) 8.961 ns inst10~data_lut 3 COMB LCCOMB_X1_Y14_N2 1 " "Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 8.961 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { inst10~head_lut inst10~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.069 ns inst10~_emulated 4 REG LCFF_X1_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.069 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.970 ns ( 21.72 % ) " "Info: Total cell delay = 1.970 ns ( 21.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.099 ns ( 78.28 % ) " "Info: Total interconnect delay = 7.099 ns ( 78.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.069 ns" { CLR inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.069 ns" { CLR {} CLR~combout {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 6.057ns 1.042ns 0.000ns } { 0.000ns 1.005ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 4.103 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to destination register is 4.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_6 12 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 296 24 192 312 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.370 ns) 2.793 ns inst3~head_lut 2 COMB LCCOMB_X1_Y15_N16 3 " "Info: 2: + IC(1.418 ns) + CELL(0.370 ns) = 2.793 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 4.103 ns inst10~_emulated 3 REG LCFF_X1_Y14_N3 1 " "Info: 3: + IC(0.644 ns) + CELL(0.666 ns) = 4.103 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.041 ns ( 49.74 % ) " "Info: Total cell delay = 2.041 ns ( 49.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.062 ns ( 50.26 % ) " "Info: Total interconnect delay = 2.062 ns ( 50.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { CLR inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.418ns 0.644ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.069 ns" { CLR inst10~head_lut inst10~data_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.069 ns" { CLR {} CLR~combout {} inst10~head_lut {} inst10~data_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 6.057ns 1.042ns 0.000ns } { 0.000ns 1.005ns 0.651ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { CLR inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.418ns 0.644ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q3 inst10~_emulated 16.381 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q3\" through register \"inst10~_emulated\" is 16.381 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.299 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 10.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK 1 CLK PIN_13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 208 24 192 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.970 ns) 3.295 ns inst~_emulated 2 REG LCFF_X1_Y15_N9 1 " "Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.295 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { CLK inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.107 ns inst~head_lut 3 COMB LCCOMB_X1_Y15_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.107 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.425 ns inst2~_emulated 4 REG LCFF_X1_Y15_N29 1 " "Info: 4: + IC(0.348 ns) + CELL(0.970 ns) = 5.425 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 6.067 ns inst2~head_lut 5 COMB LCCOMB_X1_Y15_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.970 ns) 8.061 ns inst3~_emulated 6 REG LCFF_X1_Y14_N1 1 " "Info: 6: + IC(1.024 ns) + CELL(0.970 ns) = 8.061 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 8.989 ns inst3~head_lut 7 COMB LCCOMB_X1_Y15_N16 3 " "Info: 7: + IC(0.722 ns) + CELL(0.206 ns) = 8.989 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.666 ns) 10.299 ns inst10~_emulated 8 REG LCFF_X1_Y14_N3 1 " "Info: 8: + IC(0.644 ns) + CELL(0.666 ns) = 10.299 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.353 ns ( 51.98 % ) " "Info: Total cell delay = 5.353 ns ( 51.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.946 ns ( 48.02 % ) " "Info: Total interconnect delay = 4.946 ns ( 48.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.299 ns" { CLK inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.299 ns" { CLK {} CLK~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.330ns 0.442ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.778 ns + Longest register pin " "Info: + Longest register to pin delay is 5.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10~_emulated 1 REG LCFF_X1_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.206 ns) 1.336 ns inst10~head_lut 2 COMB LCCOMB_X1_Y15_N2 2 " "Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(3.106 ns) 5.778 ns Q3 3 PIN PIN_14 0 " "Info: 3: + IC(1.336 ns) + CELL(3.106 ns) = 5.778 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'Q3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { inst10~head_lut Q3 } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 304 952 1128 320 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.312 ns ( 57.32 % ) " "Info: Total cell delay = 3.312 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.466 ns ( 42.68 % ) " "Info: Total interconnect delay = 2.466 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.778 ns" { inst10~_emulated inst10~head_lut Q3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.778 ns" { inst10~_emulated {} inst10~head_lut {} Q3 {} } { 0.000ns 1.130ns 1.336ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.299 ns" { CLK inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated inst3~head_lut inst10~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.299 ns" { CLK {} CLK~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} inst3~head_lut {} inst10~_emulated {} } { 0.000ns 0.000ns 1.330ns 0.442ns 0.348ns 0.436ns 1.024ns 0.722ns 0.644ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.778 ns" { inst10~_emulated inst10~head_lut Q3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.778 ns" { inst10~_emulated {} inst10~head_lut {} Q3 {} } { 0.000ns 1.130ns 1.336ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR Q3 12.155 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"Q3\" is 12.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_6 12 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 296 24 192 312 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.057 ns) + CELL(0.651 ns) 7.713 ns inst10~head_lut 2 COMB LCCOMB_X1_Y15_N2 2 " "Info: 2: + IC(6.057 ns) + CELL(0.651 ns) = 7.713 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { CLR inst10~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(3.106 ns) 12.155 ns Q3 3 PIN PIN_14 0 " "Info: 3: + IC(1.336 ns) + CELL(3.106 ns) = 12.155 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'Q3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { inst10~head_lut Q3 } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 304 952 1128 320 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.762 ns ( 39.18 % ) " "Info: Total cell delay = 4.762 ns ( 39.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.393 ns ( 60.82 % ) " "Info: Total interconnect delay = 7.393 ns ( 60.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.155 ns" { CLR inst10~head_lut Q3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.155 ns" { CLR {} CLR~combout {} inst10~head_lut {} Q3 {} } { 0.000ns 0.000ns 6.057ns 1.336ns } { 0.000ns 1.005ns 0.651ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst3~_emulated CLR CLK 4.097 ns register " "Info: th for register \"inst3~_emulated\" (data pin = \"CLR\", clock pin = \"CLK\") is 4.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.757 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK 1 CLK PIN_13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 208 24 192 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.970 ns) 3.295 ns inst~_emulated 2 REG LCFF_X1_Y15_N9 1 " "Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.295 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { CLK inst~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.107 ns inst~head_lut 3 COMB LCCOMB_X1_Y15_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.107 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 5.425 ns inst2~_emulated 4 REG LCFF_X1_Y15_N29 1 " "Info: 4: + IC(0.348 ns) + CELL(0.970 ns) = 5.425 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 6.067 ns inst2~head_lut 5 COMB LCCOMB_X1_Y15_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.666 ns) 7.757 ns inst3~_emulated 6 REG LCFF_X1_Y14_N1 1 " "Info: 6: + IC(1.024 ns) + CELL(0.666 ns) = 7.757 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.177 ns ( 53.85 % ) " "Info: Total cell delay = 4.177 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.580 ns ( 46.15 % ) " "Info: Total interconnect delay = 3.580 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { CLK inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { CLK {} CLK~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.330ns 0.442ns 0.348ns 0.436ns 1.024ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.966 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CLR 1 CLK PIN_6 12 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 296 24 192 312 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.370 ns) 2.793 ns inst3~head_lut 2 COMB LCCOMB_X1_Y15_N16 3 " "Info: 2: + IC(1.418 ns) + CELL(0.370 ns) = 2.793 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.370 ns) 3.858 ns inst3~data_lut 3 COMB LCCOMB_X1_Y14_N0 1 " "Info: 3: + IC(0.695 ns) + CELL(0.370 ns) = 3.858 ns; Loc. = LCCOMB_X1_Y14_N0; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.966 ns inst3~_emulated 4 REG LCFF_X1_Y14_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.966 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_16_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 46.72 % ) " "Info: Total cell delay = 1.853 ns ( 46.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 53.28 % ) " "Info: Total interconnect delay = 2.113 ns ( 53.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.966 ns" { CLR inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.966 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.418ns 0.695ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { CLK inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { CLK {} CLK~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.330ns 0.442ns 0.348ns 0.436ns 1.024ns } { 0.000ns 0.995ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.966 ns" { CLR inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.966 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.418ns 0.695ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 17:30:04 2024 " "Info: Processing ended: Fri Mar 22 17:30:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
