# Level-1(Day-1): Introduction to Verilog RTL design and Synthesis
