{"files":[{"patch":"@@ -263,1 +263,1 @@\n-  assert(cache != tmp, \"should be different registers\");\n+  assert_different_registers(cache, tmp);\n","filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2394,1 +2394,1 @@\n-  guarantee(Rd != base, \"should be different registers\");\n+  assert_different_registers(Rd, base);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}