

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2048 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               ef36522e2d45247004aa03edb85bd63f  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting PTX file and ptxas options    1: stencil.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting specific PTX file named stencil.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm5ffPfS_iii : hostFun 0x0x403527, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing stencil.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12naive_kernelffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmbffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmoffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmuffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm1ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm2ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmgffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm3ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm4ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmiffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm6ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm5ffPfS_iii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file stencil.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from stencil.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm5ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm6ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmiffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm4ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm3ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmgffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm2ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm1ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmuffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmoffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmbffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z12naive_kernelffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm6ffPfS_iii : hostFun 0x0x40332e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmiffPfS_iii : hostFun 0x0x403135, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm4ffPfS_iii : hostFun 0x0x402f3c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm3ffPfS_iii : hostFun 0x0x402d43, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmgffPfS_iii : hostFun 0x0x402b4a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm2ffPfS_iii : hostFun 0x0x402951, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm1ffPfS_iii : hostFun 0x0x402758, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmuffPfS_iii : hostFun 0x0x40255f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmoffPfS_iii : hostFun 0x0x402366, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmbffPfS_iii : hostFun 0x0x40216d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12naive_kernelffPfS_iii : hostFun 0x0x401f74, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6091c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46091c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc3a20b5bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc3a20b5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3a20b5b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3a20b5a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc3a20b5a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc3a20b5a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc3a20b59c..

GPGPU-Sim PTX: cudaLaunch for 0x0x402951 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17naive_kernel_nvm2ffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17naive_kernel_nvm2ffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17naive_kernel_nvm2ffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17naive_kernel_nvm2ffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17naive_kernel_nvm2ffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17naive_kernel_nvm2ffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17naive_kernel_nvm2ffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9b0 (stencil.1.sm_70.ptx:476) @%p1 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb8 (stencil.1.sm_70.ptx:555) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb70 (stencil.1.sm_70.ptx:533) @%p2 bra BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (stencil.1.sm_70.ptx:543) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17naive_kernel_nvm2ffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17naive_kernel_nvm2ffPfS_iii'.
GPGPU-Sim PTX: pushing kernel '_Z17naive_kernel_nvm2ffPfS_iii' to stream 0, gridDim= (510,62,1) blockDim = (511,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z17naive_kernel_nvm2ffPfS_iii'
kernel_name = _Z17naive_kernel_nvm2ffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 182553
gpu_sim_insn = 80781852
gpu_ipc =     442.5118
gpu_tot_sim_cycle = 182553
gpu_tot_sim_insn = 80781852
gpu_tot_ipc =     442.5118
gpu_tot_issued_cta = 2369
gpu_occupancy = 91.4298% 
gpu_tot_occupancy = 91.4298% 
max_total_param_size = 0
gpu_stall_dramfull = 6896069
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      17.1770
partiton_level_parallism_total  =      17.1770
partiton_level_parallism_util =      17.7530
partiton_level_parallism_util_total  =      17.7530
L2_BW  =     618.1398 GB/Sec
L2_BW_total  =     618.1398 GB/Sec
gpu_total_sim_rate=52387
############## bottleneck_stats #############
cycles: core 182553, icnt 182553, l2 182553, dram 137076
gpu_ipc	442.512
gpu_tot_issued_cta = 2369, average cycles = 77
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 213996 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 18382 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.044	80
L1D data util	0.284	80	0.303	73
L1D tag util	0.114	80	0.129	48
L2 data util	0.130	64	0.134	42
L2 tag util	0.084	64	0.087	42
n_l2_access	 978856
icnt s2m util	0.000	0	0.000	42	flits per packet: -nan
icnt m2s util	0.000	0	0.000	42	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.066	32	0.066	8

latency_l1_hit:	4073024, num_l1_reqs:	197423
L1 hit latency:	20
latency_l2_hit:	1121908877, num_l2_reqs:	621690
L2 hit latency:	1804
latency_dram:	912557002, num_dram_reqs:	356440
DRAM latency:	2560

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.090	80	0.095	62

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.042	80	0.045	62
sp pipe util	0.010	80	0.010	62
sfu pipe util	0.000	0	0.000	62
ldst mem cycle	0.149	80	0.159	62

smem port	0.000	0

n_reg_bank	16
reg port	0.025	16	0.027	12
L1D tag util	0.114	80	0.129	48
L1D fill util	0.057	80	0.061	73
n_l1d_mshr	4096
L1D mshr util	0.030	80
n_l1d_missq	16
L1D missq util	0.049	80
L1D hit rate	0.119
L1D miss rate	0.621
L1D rsfail rate	0.261
L2 tag util	0.084	64	0.087	42
L2 fill util	0.018	64	0.018	58
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.072	64	0.074	23
L2 missq util	0.001	64	0.001	40
L2 hit rate	0.635
L2 miss rate	0.365
L2 rsfail rate	0.000

dram activity	0.156	32	0.164	8

load trans eff	0.935
load trans sz	32.000
load_useful_bytes 32646484, load_transaction_bytes 34930912, icnt_m2s_bytes 0
n_gmem_load_insns 256052, n_gmem_load_accesses 1091591
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.269

run 0.003, fetch 0.001, sync 0.423, control 0.000, data 0.551, struct 0.021
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 15200, Miss = 12791, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 6280
	L1D_cache_core[1]: Access = 15374, Miss = 12810, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 5406
	L1D_cache_core[2]: Access = 15814, Miss = 13311, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 6125
	L1D_cache_core[3]: Access = 15193, Miss = 12929, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 5741
	L1D_cache_core[4]: Access = 15552, Miss = 13139, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 4223
	L1D_cache_core[5]: Access = 15463, Miss = 12814, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 4046
	L1D_cache_core[6]: Access = 15324, Miss = 12546, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 4078
	L1D_cache_core[7]: Access = 15178, Miss = 12644, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 5315
	L1D_cache_core[8]: Access = 16110, Miss = 13542, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 5521
	L1D_cache_core[9]: Access = 15498, Miss = 13209, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 6863
	L1D_cache_core[10]: Access = 15276, Miss = 13065, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 7062
	L1D_cache_core[11]: Access = 14786, Miss = 12464, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 6089
	L1D_cache_core[12]: Access = 14774, Miss = 12476, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 5148
	L1D_cache_core[13]: Access = 15055, Miss = 12488, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 6057
	L1D_cache_core[14]: Access = 15134, Miss = 12807, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 6069
	L1D_cache_core[15]: Access = 15132, Miss = 12728, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 7691
	L1D_cache_core[16]: Access = 15046, Miss = 12696, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 5243
	L1D_cache_core[17]: Access = 15190, Miss = 12609, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 5995
	L1D_cache_core[18]: Access = 14879, Miss = 12637, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 4079
	L1D_cache_core[19]: Access = 15395, Miss = 12722, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 5184
	L1D_cache_core[20]: Access = 15367, Miss = 12743, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 6460
	L1D_cache_core[21]: Access = 15338, Miss = 12685, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 4618
	L1D_cache_core[22]: Access = 15593, Miss = 12919, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 4090
	L1D_cache_core[23]: Access = 15643, Miss = 12952, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 4735
	L1D_cache_core[24]: Access = 15523, Miss = 13123, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 4917
	L1D_cache_core[25]: Access = 15139, Miss = 12577, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 4330
	L1D_cache_core[26]: Access = 15628, Miss = 13047, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 4618
	L1D_cache_core[27]: Access = 15154, Miss = 12921, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 4193
	L1D_cache_core[28]: Access = 15055, Miss = 12845, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 4125
	L1D_cache_core[29]: Access = 15650, Miss = 13077, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 5655
	L1D_cache_core[30]: Access = 15402, Miss = 12975, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 5695
	L1D_cache_core[31]: Access = 14735, Miss = 12197, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 5546
	L1D_cache_core[32]: Access = 15303, Miss = 12896, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 5628
	L1D_cache_core[33]: Access = 14820, Miss = 12296, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 5411
	L1D_cache_core[34]: Access = 15557, Miss = 12949, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 4101
	L1D_cache_core[35]: Access = 14915, Miss = 12381, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 4971
	L1D_cache_core[36]: Access = 15566, Miss = 13266, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 4591
	L1D_cache_core[37]: Access = 15320, Miss = 12735, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 5243
	L1D_cache_core[38]: Access = 15292, Miss = 12729, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 4574
	L1D_cache_core[39]: Access = 15504, Miss = 12819, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 4672
	L1D_cache_core[40]: Access = 14954, Miss = 12565, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 7022
	L1D_cache_core[41]: Access = 15360, Miss = 13215, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 4565
	L1D_cache_core[42]: Access = 15354, Miss = 12857, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 5151
	L1D_cache_core[43]: Access = 15473, Miss = 13071, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 4794
	L1D_cache_core[44]: Access = 15758, Miss = 13328, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 6029
	L1D_cache_core[45]: Access = 15347, Miss = 12990, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 7397
	L1D_cache_core[46]: Access = 15434, Miss = 12670, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 4241
	L1D_cache_core[47]: Access = 14561, Miss = 12147, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 5360
	L1D_cache_core[48]: Access = 16163, Miss = 13566, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 7353
	L1D_cache_core[49]: Access = 15205, Miss = 12960, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 6511
	L1D_cache_core[50]: Access = 15221, Miss = 13021, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 5616
	L1D_cache_core[51]: Access = 14996, Miss = 12575, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 4212
	L1D_cache_core[52]: Access = 15216, Miss = 12673, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 6060
	L1D_cache_core[53]: Access = 15028, Miss = 12663, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 6610
	L1D_cache_core[54]: Access = 15388, Miss = 12927, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 5534
	L1D_cache_core[55]: Access = 14684, Miss = 12419, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 6152
	L1D_cache_core[56]: Access = 15619, Miss = 13028, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 6038
	L1D_cache_core[57]: Access = 16007, Miss = 13465, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 4866
	L1D_cache_core[58]: Access = 15381, Miss = 12997, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 7703
	L1D_cache_core[59]: Access = 15816, Miss = 13258, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 5268
	L1D_cache_core[60]: Access = 15621, Miss = 13057, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 4951
	L1D_cache_core[61]: Access = 15934, Miss = 13405, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 5819
	L1D_cache_core[62]: Access = 16336, Miss = 13732, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 6496
	L1D_cache_core[63]: Access = 15552, Miss = 13055, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 4094
	L1D_cache_core[64]: Access = 15248, Miss = 12770, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 3877
	L1D_cache_core[65]: Access = 15237, Miss = 12939, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 6903
	L1D_cache_core[66]: Access = 15046, Miss = 12650, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 4781
	L1D_cache_core[67]: Access = 16024, Miss = 13591, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 4377
	L1D_cache_core[68]: Access = 15779, Miss = 13191, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 6066
	L1D_cache_core[69]: Access = 15612, Miss = 13086, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 5387
	L1D_cache_core[70]: Access = 15168, Miss = 12635, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 4423
	L1D_cache_core[71]: Access = 15874, Miss = 13219, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 3940
	L1D_cache_core[72]: Access = 15345, Miss = 13085, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 7105
	L1D_cache_core[73]: Access = 16212, Miss = 13828, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 5700
	L1D_cache_core[74]: Access = 15406, Miss = 13274, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 5037
	L1D_cache_core[75]: Access = 15434, Miss = 12879, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 4863
	L1D_cache_core[76]: Access = 15578, Miss = 13244, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 4622
	L1D_cache_core[77]: Access = 15981, Miss = 13345, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 6805
	L1D_cache_core[78]: Access = 15685, Miss = 13188, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 6205
	L1D_cache_core[79]: Access = 15538, Miss = 12902, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 5957
	L1D_total_cache_accesses = 1231452
	L1D_total_cache_misses = 1034029
	L1D_total_cache_miss_rate = 0.8397
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 434278
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 197423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 771544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 412271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 121745
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 140740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1090712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 140740

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 412271
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 22007
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
535, 535, 530, 530, 530, 530, 530, 530, 530, 530, 535, 535, 530, 530, 530, 530, 497, 497, 496, 496, 496, 496, 497, 497, 496, 496, 497, 497, 497, 497, 497, 497, 481, 481, 475, 475, 481, 481, 475, 481, 481, 481, 481, 481, 481, 475, 475, 481, 472, 472, 481, 470, 464, 464, 472, 470, 464, 464, 472, 479, 470, 470, 481, 481, 
gpgpu_n_tot_thrd_icount = 82282368
gpgpu_n_tot_w_icount = 2571324
gpgpu_n_stall_shd_mem = 6474252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847801
gpgpu_n_mem_write_global = 2323325
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8157229
gpgpu_n_store_insn = 2209198
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7239478
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1224548
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2148493
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16343462	W0_Idle:40511	W0_Scoreboard:37858125	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:298748	W32:2275794
single_issue_nums: WS0:643676	WS1:643612	WS2:643453	WS3:643801	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6782408 {8:847801,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23090280 {8:2182585,40:140740,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 33537720 {40:838443,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18213120 {8:2276640,}
maxmflatency = 9683 
max_icnt2mem_latency = 8424 
maxmrqlatency = 197 
max_icnt2sh_latency = 104 
averagemflatency = 3095 
avg_icnt2mem_latency = 1984 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 2 
mrq_lat_table:87537 	40998 	11624 	13141 	26593 	37405 	13714 	1359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30840 	88042 	139463 	472037 	1664426 	719612 	651 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3803 	1824 	2410 	55294 	27329 	41043 	90066 	168820 	323524 	999986 	1283839 	137766 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2725776 	288973 	68800 	22568 	7909 	1045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	3 	12 	295 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
maximum service time to same row:
dram[0]:     38499     40290     41693     42836     41478     41329     41096     39272     45460     45970     35619     38847     41468     42394     41173     40240 
dram[1]:     39319     39666     41954     42263     42039     40774     41234     40086     45256     46221     34922     39836     40716     42762     40471     40893 
dram[2]:     38026     41234     41384     42787     41713     41134     41644     41234     45071     46305     35976     38623     42390     41137     42295     39029 
dram[3]:     38937     39827     41884     42455     41781     41198     41307     40942     45601     45649     35192     39799     40729     42768     40759     40635 
dram[4]:     37493     41067     40812     43520     40034     43020     40269     41541     44824     46481     35216     39382     41347     42325     40805     40743 
dram[5]:     38720     40174     41517     42750     41493     41448     40936     41874     45261     45837     34759     40095     40866     42707     41013     40689 
dram[6]:     38889     39520     42192     42270     41045     41618     40591     41750     45687     45305     34213     40200     40735     42615     40081     41555 
dram[7]:     38158     40555     41242     43506     40360     42425     40132     43000     45118     46261     34524     39740     40785     42658     40786     40714 
dram[8]:     41531     39919     43674     42284     39642     40659     42110     40755     46420     45445     39318     40554     41331     42702     41222     44747 
dram[9]:     41362     40234     44225     42036     40849     39942     42032     40425     46057     45761     40459     39470     42684     41204     42932     43064 
dram[10]:     41012     40596     43115     43077     39728     40912     42077     40666     46098     45661     40327     39665     42775     41111     42932     42971 
dram[11]:     40327     41222     42985     43552     38957     41636     42030     41684     46331     45587     39180     40757     41641     42317     42004     43561 
dram[12]:     39919     41892     42965     43561     39027     41651     42004     41771     46023     45482     38838     41022     41140     42763     41879     44000 
dram[13]:     40159     41493     42802     43580     38736     41863     42407     42096     46136     45475     38569     40966     41089     42609     42018     43571 
dram[14]:     40652     41054     43255     42977     39809     41150     42050     40843     45654     45771     39965     39771     42271     41311     42444     43331 
dram[15]:     40121     41490     42653     43661     39411     41610     42660     41606     46013     45586     38818     41098     41060     42463     41526     44221 
dram[16]:     37291     41422     40897     43156     40454     43968     41479     41774     45214     47445     38925     40514     40733     41125     44171     42903 
dram[17]:     38220     40290     42040     42806     41474     42766     42880     40440     47057     45492     38637     41241     40315     41749     43166     43777 
dram[18]:     38260     40896     41510     43211     41011     43287     42707     40716     46538     45751     39253     40714     41069     40828     44480     42456 
dram[19]:     38557     40729     41778     42999     40699     43837     43035     41253     47403     45193     38331     41326     40438     41628     44241     42624 
dram[20]:     37686     41014     40642     43749     40042     44321     43211     41096     46547     45859     39038     41049     40535     41164     43668     42995 
dram[21]:     37691     41174     40741     43522     39990     45167     42006     41607     45033     46990     39389     40788     40791     41192     44017     42563 
dram[22]:     38839     40030     42013     42256     41645     42944     43485     40158     46924     45643     39320     40649     40383     41494     43406     43094 
dram[23]:     38656     39858     41875     42511     41211     43334     43615     40451     47187     45428     38857     41454     40442     41229     43868     42630 
dram[24]:     38563     43012     41746     43817     39497     42590     42436     41339     47177     46605     40078     38239     44444     40166     43270     33648 
dram[25]:     39084     42718     41245     44492     38995     43079     43025     41804     48391     45604     38570     40057     42748     41801     42238     33807 
dram[26]:     40500     41359     43220     42919     40846     41197     43296     40415     48366     45402     39367     39171     43071     41632     41944     33148 
dram[27]:     39224     42112     42546     43415     40301     41921     42837     41031     47771     46008     40667     37880     44069     40367     43088     33673 
dram[28]:     39744     42113     42137     43975     39226     43020     42400     41478     47418     46582     39225     39365     42959     41888     42044     33369 
dram[29]:     41065     40601     44132     42194     41242     40716     42712     41044     48273     45986     39552     39099     43118     41541     41892     33625 
dram[30]:     39738     41851     42712     43879     39699     42181     42613     41016     47994     46201     39848     38860     43365     41404     41700     33737 
dram[31]:     41053     40661     44082     42329     41154     40753     42487     41229     48206     46026     39566     39220     42807     42008     41233     33847 
average row accesses per activate:
dram[0]: 27.470589 35.428570 24.799999 15.030303 32.000000 26.777779 25.263159 17.103449 40.727272 40.000000 12.606061 10.400000 12.606061 15.407408 15.407408 11.555555 
dram[1]: 27.411764 41.333332 27.500000 24.799999 32.000000 26.777779 28.294117 25.684210 49.777779 49.777779 13.419354  9.904762 13.866667 14.857142 14.857142 14.857142 
dram[2]: 27.764706 34.714287 24.799999 20.666666 32.000000 28.235294 18.576923 26.888889 41.454544 39.272728 10.666667 12.235294 14.344828 14.857142 16.000000 13.833333 
dram[3]: 25.944445 41.333332 24.700001 20.666666 34.357143 36.923077 22.904762 25.631578 40.727272 40.727272 10.146341 12.235294 14.857142 13.419354 14.344828 13.000000 
dram[4]: 27.823530 48.700001 23.619047 35.357143 32.066666 34.285713 22.272728 22.000000 50.666668 48.000000 13.000000 12.235294 16.000000 13.419354 13.866667 13.354838 
dram[5]: 24.842106 35.214287 20.625000 19.076923 32.000000 32.000000 22.952381 20.956522 40.727272 39.272728 10.666667 14.857142 17.333334 13.419354 13.866667 11.555555 
dram[6]: 27.647058 41.333332 27.555555 22.545454 32.000000 32.000000 26.722221 24.150000 49.777779 48.000000 13.000000  9.454545 16.639999 15.407408 15.407408 11.885715 
dram[7]: 26.111111 41.333332 24.799999 21.521740 32.000000 32.000000 22.000000 23.142857 40.727272 34.461540 10.146341 14.857142 14.344828 16.639999 16.000000 16.000000 
dram[8]: 31.000000 35.428570 24.799999 24.799999 32.000000 32.000000 16.896551 25.263159 34.461540 38.545456 13.000000 10.400000 16.639999 13.419354 14.344828 13.866667 
dram[9]: 35.428570 31.000000 27.555555 22.545454 32.000000 32.000000 26.722221 26.888889 48.888889 47.555557 14.379311  9.244445 16.639999 13.000000 16.000000 16.000000 
dram[10]: 35.357143 35.357143 31.000000 21.565218 32.000000 32.000000 22.045454 21.954546 40.000000 33.846153 13.419354 13.419354 18.086956 14.344828 16.639999 13.000000 
dram[11]: 41.250000 35.428570 31.000000 27.555555 36.923077 36.923077 17.250000 26.833334 40.000000 40.000000 14.857142  9.454545 16.639999 13.419354 16.000000 13.419354 
dram[12]: 41.333332 40.833332 35.428570 35.357143 34.285713 34.285713 16.366667 32.000000 48.888889 47.111111 13.866667 14.344828 16.000000 14.344828 17.333334 14.310345 
dram[13]: 35.428570 35.214287 27.555555 24.750000 32.000000 32.000000 15.838710 28.235294 33.846153 39.636364 13.000000 11.885715 14.857142 14.344828 14.857142 15.370370 
dram[14]: 35.428570 30.937500 27.555555 24.799999 32.000000 32.000000 18.000000 25.263159 48.888889 48.666668 13.419354 12.235294 16.000000 15.407408 17.333334 15.407408 
dram[15]: 41.333332 35.000000 24.799999 22.545454 32.000000 28.294117 16.366667 28.235294 40.000000 38.545456 14.857142 11.885715 16.639999 13.866667 17.333334 12.606061 
dram[16]: 35.285713 35.214287 17.714285 22.545454 32.000000 30.062500 22.809525 22.523809 39.272728 40.000000  9.454545 11.885715 15.407408 13.419354 13.419354 13.419354 
dram[17]: 35.000000 35.285713 20.666666 22.545454 30.062500 32.000000 36.307693 16.448277 47.111111 48.888889 12.235294 11.555555 14.857142 13.866667 10.048780 12.235294 
dram[18]: 40.750000 35.285713 27.500000 20.666666 32.000000 30.062500 31.466667 14.088235 38.909092 40.000000 11.555555  9.904762 12.235294 13.000000 12.606061 12.235294 
dram[19]: 41.000000 35.142857 24.799999 22.545454 36.923077 36.923077 32.000000 18.760000 39.272728 40.000000 11.885715  9.043478 12.235294 14.857142 14.344828 12.235294 
dram[20]: 40.750000 49.000000 22.545454 31.000000 30.062500 34.285713 27.823530 25.000000 47.111111 48.888889 10.666667 11.885715 14.857142 13.419354 16.000000 13.000000 
dram[21]: 35.285713 40.416668 22.545454 22.545454 30.125000 32.000000 22.181818 19.416666 33.230770 40.000000 10.947369 10.947369 13.866667 16.000000 14.344828 12.575758 
dram[22]: 41.083332 40.833332 22.545454 22.545454 32.000000 32.000000 32.066666 17.259260 48.000000 48.888889 11.555555 12.235294 14.344828 14.857142 13.419354 14.344828 
dram[23]: 40.750000 41.166668 19.076923 24.799999 30.062500 32.000000 24.894737 16.964285 32.615383 40.000000 11.555555 11.885715 14.857142 17.333334 11.857142 13.866667 
dram[24]: 35.428570 40.833332 16.533333 24.650000 26.888889 32.000000 17.034483 25.263159 34.461540 39.272728 11.243243 14.857142 14.344828 11.885715 11.885715 11.647058 
dram[25]: 35.285713 41.333332 23.619047 27.444445 32.000000 32.000000 32.000000 25.368422 39.272728 48.444443 13.419354 11.243243 12.606061 12.606061 13.000000 15.840000 
dram[26]: 40.833332 41.333332 27.555555 16.500000 26.777779 30.062500 28.235294 14.818182 38.545456 40.000000 11.555555 11.243243 13.866667 13.866667 14.714286 12.774194 
dram[27]: 40.750000 41.333332 27.555555 17.642857 34.357143 36.923077 22.714285 16.758621 38.545456 40.000000 11.243243 11.885715 13.000000 12.235294 13.866667 11.314285 
dram[28]: 40.333332 49.599998 26.052631 30.937500 34.285713 34.285713 32.000000 20.125000 47.111111 48.888889 13.419354 14.344828 13.419354 14.344828 13.000000 13.200000 
dram[29]: 41.250000 40.833332 27.555555 24.700001 26.777779 32.000000 24.400000 20.695652 41.454544 38.909092 11.243243 12.606061 14.857142 11.555555 12.235294 12.774194 
dram[30]: 41.333332 40.750000 20.666666 27.444445 30.125000 32.000000 24.200001 21.909090 48.888889 48.000000 11.243243 12.606061 11.885715 13.866667 14.344828 11.314285 
dram[31]: 41.333332 41.250000 24.799999 22.500000 25.368422 32.000000 24.200001 16.620689 40.000000 39.272728 11.243243 12.235294 12.235294 13.000000 13.000000 11.000000 
average row locality = 232371/11302 = 20.560165
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       432       448       448       448       448       448       448       448       416       408       384       384       384       384       384       384 
dram[1]:       432       448       448       448       448       448       448       448       416       416       384       384       384       384       384       384 
dram[2]:       432       448       448       448       448       448       448       448       424       400       384       384       384       384       384       384 
dram[3]:       432       448       448       448       448       448       448       448       416       416       384       384       384       384       384       384 
dram[4]:       432       448       448       448       448       448       448       448       424       400       384       384       384       384       384       384 
dram[5]:       432       448       448       448       448       448       448       448       416       400       384       384       384       384       384       384 
dram[6]:       432       448       448       448       448       448       448       448       416       400       384       384       384       384       384       384 
dram[7]:       432       448       448       448       448       448       448       448       416       416       384       384       384       384       384       384 
dram[8]:       448       448       448       448       448       448       448       448       416       392       384       384       384       384       384       384 
dram[9]:       448       448       448       448       448       448       448       448       408       396       384       384       384       384       384       384 
dram[10]:       448       448       448       448       448       448       448       448       408       408       384       384       384       384       384       384 
dram[11]:       448       448       448       448       448       448       448       448       408       408       384       384       384       384       384       384 
dram[12]:       448       448       448       448       448       448       448       448       408       392       384       384       384       384       384       384 
dram[13]:       448       448       448       448       448       448       448       448       408       404       384       384       384       384       384       384 
dram[14]:       448       448       448       448       448       448       448       448       408       406       384       384       384       384       384       384 
dram[15]:       448       448       448       448       448       448       448       448       408       392       384       384       384       384       384       384 
dram[16]:       448       448       448       448       448       448       448       440       400       408       384       384       384       384       384       384 
dram[17]:       448       448       448       448       448       448       440       440       392       408       384       384       384       384       384       384 
dram[18]:       448       448       448       448       448       448       440       440       396       408       384       384       384       384       384       384 
dram[19]:       448       448       448       448       448       448       448       434       400       408       384       384       384       384       384       384 
dram[20]:       448       448       448       448       448       448       440       440       392       408       384       384       384       384       384       384 
dram[21]:       448       448       448       448       448       448       448       432       400       408       384       384       384       384       384       384 
dram[22]:       448       448       448       448       448       448       448       432       400       408       384       384       384       384       384       384 
dram[23]:       448       448       448       448       448       448       440       440       392       408       384       384       384       384       384       384 
dram[24]:       448       448       448       448       448       448       448       448       416       400       384       384       384       384       384       368 
dram[25]:       448       448       448       448       448       448       448       448       400       404       384       384       384       384       384       368 
dram[26]:       448       448       448       448       448       448       448       448       392       408       384       384       384       384       384       368 
dram[27]:       448       448       448       448       448       448       444       448       392       408       384       384       384       384       384       368 
dram[28]:       448       448       448       448       448       448       448       448       392       408       384       384       384       384       384       368 
dram[29]:       448       448       448       448       448       448       448       444       424       396       384       384       384       384       384       368 
dram[30]:       448       448       448       448       448       448       448       448       408       400       384       384       384       384       384       368 
dram[31]:       448       448       448       448       448       448       448       448       408       400       384       384       384       384       384       368 
total dram reads = 213996
bank skew: 448/368 = 1.22
chip skew: 6704/6668 = 1.01
number of total write accesses:
dram[0]:       140       192       192       192       128       136       128       192       128       128       128       128       128       128       128       128 
dram[1]:       136       192       188       192       128       136       132       160       128       128       128       128       128       128       128       128 
dram[2]:       160       152       192       192       128       128       140       144       128       128       128       128       128       128       128       124 
dram[3]:       140       192       184       192       132       128       132       156       128       128       128       128       128       128       128       128 
dram[4]:       164       156       192       188       132       128       168       144       128       128       128       128       128       128       128       120 
dram[5]:       160       180       188       192       128       128       136       136       128       128       128       128       128       128       128       128 
dram[6]:       152       192       192       192       128       128       132       140       128       128       128       128       128       128       128       128 
dram[7]:       152       192       192       188       128       128       144       152       128       128       128       128       128       128       128       128 
dram[8]:       192       192       192       192       128       128       168       128       128       128       128       128       128       128       128       128 
dram[9]:       192       192       192       192       128       128       132       144       128       128       132       128       128       128       128       128 
dram[10]:       188       188       192       192       128       128       148       140       128       128       128       128       128       128       128       128 
dram[11]:       188       192       192       192       128       128       140       140       128       128       128       128       128       128       128       128 
dram[12]:       192       168       192       188       128       128       172       128       128       128       128       128       128       128       128       124 
dram[13]:       192       180       192       188       128       128       172       128       128       128       128       128       128       128       128       124 
dram[14]:       192       188       192       192       128       128       152       128       128       128       128       128       128       128       128       128 
dram[15]:       192       168       192       192       128       132       172       128       128       128       128       128       128       128       128       128 
dram[16]:       184       180       192       192       128       132       152       132       128       128       128       128       128       128       128       128 
dram[17]:       168       184       192       192       132       128       128       148       128       128       128       128       128       128       112       128 
dram[18]:       164       184       188       192       128       132       128       156       128       128       128       128       128       128       128       128 
dram[19]:       176       176       192       192       128       128       128       140       128       128       128       128       128       128       128       128 
dram[20]:       164       168       192       192       132       128       132       140       128       128       128       128       128       128       128       128 
dram[21]:       184       148       192       192       136       128       160       136       128       128       128       128       128       128       128       124 
dram[22]:       180       168       192       192       128       128       132       136       128       128       128       128       128       128       128       128 
dram[23]:       164       184       192       192       132       128       132       140       128       128       128       128       128       128       124       128 
dram[24]:       192       168       192       180       144       128       184       128       128       128       128       128       128       128       128       112 
dram[25]:       184       192       192       184       128       128       128       136       128       128       128       128       128       128       128       112 
dram[26]:       168       192       192       188       136       132       128       164       128       128       128       128       128       128       112       112 
dram[27]:       164       192       192       184       132       128       132       152       128       128       128       128       128       128       128       112 
dram[28]:       144       192       188       188       128       128       128       140       128       128       128       128       128       128       128       112 
dram[29]:       188       168       192       184       136       128       160       128       128       128       128       128       128       128       128       112 
dram[30]:       192       164       192       184       136       128       144       136       128       128       128       128       128       128       128       112 
dram[31]:       192       188       192       188       136       128       144       136       128       128       128       128       128       128       128       112 
total dram writes = 73528
bank skew: 192/112 = 1.71
chip skew: 2344/2244 = 1.04
average mf latency per bank:
dram[0]:     256791    150553      8127      3715      8406      4989      8568      4666      8411      5745     10091      5317      9667      4900      9508      4479
dram[1]:     224972    180602      6589      5478      7059      6346      7015      6208      7215      7131      8402      7477      7958      6965      7956      6759
dram[2]:     221768    184585      6802      5129      7848      5930      7471      6259      7347      7054      8605      7181      7719      6750      7928      6434
dram[3]:     250399    154419      8165      4341      8598      5105      8357      5252      8535      5787      9768      5875      9407      5580      9955      5070
dram[4]:     192075    211717      5545      6446      6382      7847      5974      7614      6526      8261      7483      8233      6547      7998      6579      8027
dram[5]:     218935    182078      6393      6194      7342      7036      7338      6852      7899      6656      8878      6907      7934      6810      7978      6707
dram[6]:     237256    161579      7323      5428      8212      6081      8153      6301      8788      6257      9896      5365      9358      4940      9374      5043
dram[7]:     202814    194450      5935      6457      6482      7607      6044      7396      6895      7397      7941      7708      7356      7470      7368      7421
dram[8]:     201846    185255      6264      5755      6978      6816      6936      6757      7783      7142      8152      6997      8082      6684      7686      6914
dram[9]:     216144    170503      6978      4746      8026      6287      7664      6056      8388      6801      8806      6456      8871      6121      8928      5968
dram[10]:     209130    182675      6848      5650      7605      7041      7477      6317      8412      7074      8504      6761      8663      6417      8411      6392
dram[11]:     192745    198627      6123      6455      6530      7986      6810      7455      7495      7692      7548      7901      7449      7855      7249      7832
dram[12]:     180320    215855      5354      7334      5942      8407      6101      8059      6626      8182      6970      8750      6155      8533      6045      9047
dram[13]:     189285    200373      6085      6881      6500      7513      6674      7411      7433      7957      7391      7907      7128      7549      6895      7898
dram[14]:     198448    186999      6568      6342      7217      7470      7407      7057      7949      7618      7903      7291      7665      6869      7575      7202
dram[15]:     176538    218372      5061      7956      5276      8848      5557      8563      6334      8952      6666      8795      6259      8330      5972      8671
dram[16]:     180319    213855      5579      6070      5966      8606      5096      8963      5660      9006      6653      9290      6469      8388      6837      7668
dram[17]:     221178    178142      7270      5024      8320      6219      8030      6063      8399      6483      9445      6718      8826      6676      9481      6248
dram[18]:     229423    169443      7502      4853      8478      6114      8015      6345      8591      6482      9677      6271      9857      5570      9753      5263
dram[19]:     231871    165156      7589      5167      8482      6222      8348      6012      9622      5956     10334      5438     10064      5225     10185      5186
dram[20]:     204933    199386      6712      5893      7306      7406      6906      7552      7261      7967      7964      8234      7613      7945      7828      7318
dram[21]:     186726    214362      5617      6585      6250      8241      5943      8002      7003      8074      8038      7818      7333      7707      7417      7589
dram[22]:     224087    177021      7724      5138      8948      6283      8595      6465      9005      6564      9759      6155      9236      6193      9646      5901
dram[23]:     243161    153726      8345      4181      9188      5403      9020      5481      9550      5518     10495      4806     10086      4811     10334      4477
dram[24]:     197543    191981      5905      5978      6398      7378      6137      7633      7424      6923      8202      6476      8290      6792      7187      7115
dram[25]:     204451    179187      6532      5919      7353      6774      7643      6358      8310      6626      8755      6121      8668      6854      7768      6727
dram[26]:     243102    148924      8491      4126      9152      4859      9705      4893     10191      5010     10612      4349     10405      5093     10484      5005
dram[27]:     240458    153418      8342      4217      9251      5371      9387      5477      9674      5762     10126      5023     10332      4872     10143      4858
dram[28]:     199101    197002      6291      6326      6325      8127      6113      8459      6719      8598      7183      8057      7747      7615      7423      7269
dram[29]:     215487    173011      7261      5533      7649      6871      7375      7355      8504      6644      9333      5886      9569      5692      9071      5768
dram[30]:     192107    196372      6271      6494      7139      7769      7500      7388      7949      7164      8011      6849      8033      6912      7295      7054
dram[31]:     190682    192539      6619      6205      7521      7125      7226      7432      7769      7805      7434      7502      7454      7730      7176      7450
maximum mf latency per bank:
dram[0]:       8632      7723      5241      4337      5112      4692      5984      4905      6696      5029      6576      5548      6903      5779      6370      4628
dram[1]:       8639      7718      4944      4408      4910      5142      5514      4753      6437      5202      6188      5911      6269      6189      5389      5468
dram[2]:       8565      7801      4620      4573      5974      5233      6007      4969      6573      5623      6288      5466      6487      5827      5624      5280
dram[3]:       8559      7806      4963      4500      6321      5264      6057      4970      6054      5033      6278      5494      6647      5743      6150      4966
dram[4]:       8633      7723      4648      5024      6015      5108      6040      4790      6040      5769      6333      5381      6186      5721      5639      4828
dram[5]:       8562      7805      4356      4773      6190      4897      6172      4894      5992      5094      6567      5348      6228      5842      5670      5117
dram[6]:       8558      7807      4817      4760      6196      4862      5989      4809      5992      5293      6561      5506      6042      6311      5374      4890
dram[7]:       8632      7722      5019      5079      6231      5839      6253      5263      6024      5052      6354      5348      5602      6153      5114      5172
dram[8]:       9179      7507      4663      5163      5793      5016      5596      4969      6177      5472      7691      7119      7249      5403      6329      5063
dram[9]:       9191      7507      5269      4970      5739      4702      5598      4747      6049      5027      7474      7192      7214      5465      6395      4895
dram[10]:       9224      7506      4679      4769      5781      4790      6323      4956      6111      5282      7345      7100      7167      5209      6389      4812
dram[11]:       9230      7506      5046      5361      5735      5294      6074      5470      6387      4972      7667      7175      7083      5425      6273      4884
dram[12]:       9232      7506      5742      5678      5749      5194      6368      5235      6147      5696      7404      7118      7033      5580      5740      5083
dram[13]:       9410      7451      5811      5349      5930      5214      6243      4896      7088      6103      7580      6624      7097      5454      6095      4979
dram[14]:       9260      7476      5799      4996      6194      5812      6445      4893      7060      5207      7445      7033      6825      5244      5655      5108
dram[15]:       9290      7473      5820      5405      6078      5836      6461      5548      6203      6101      7457      7066      7055      5268      6333      5467
dram[16]:       9006      7443      4438      4709      5817      5300      6023      6135      6608      5703      7715      5511      7535      5368      6699      4984
dram[17]:       8914      7441      5220      4770      5807      4933      6019      4699      6607      5191      7582      5318      7370      5087      6981      5054
dram[18]:       9466      7389      5486      4327      5851      4545      6586      4940      6615      5046      7848      4863      7810      4536      6810      4488
dram[19]:       9377      7408      5262      4335      5857      4748      6665      4478      6462      4968      7629      4760      7693      4495      7001      4426
dram[20]:       9225      7230      5785      4941      5934      5081      6662      5065      6440      5070      7330      5214      7596      5255      6769      4932
dram[21]:       9283      7232      5782      5505      5915      5365      6631      5058      6442      5183      7680      4827      7602      4798      6742      4720
dram[22]:       9268      7228      5781      3965      6136      4788      6752      4953      6631      5041      7261      4893      7462      4965      6625      4843
dram[23]:       9383      7228      5817      3907      6118      4815      6331      4971      6613      5028      7509      4681      7701      4385      6798      4565
dram[24]:       9683      7098      4906      4684      6327      4873      7866      5061      7880      5478      7284      4888      7221      5190      7163      5503
dram[25]:       9665      7115      4751      5144      6355      5221      7302      4565      7885      5014      7078      5094      7009      5193      6782      5249
dram[26]:       9658      7113      5705      4287      6445      4989      7898      4664      7900      5436      7772      4980      7185      4888      7347      4802
dram[27]:       9660      7110      5838      3997      6358      4616      8420      4719      7909      4992      7936      4856      7274      4829      7387      4788
dram[28]:       9625      7127      5904      5404      6554      5017      8052      5423      7751      5377      8063      4968      6845      5060      6913      5182
dram[29]:       9651      7124      6108      5148      6340      4981      8595      5444      8320      5441      8350      5227      6812      5454      6853      5289
dram[30]:       9574      7136      6235      5273      6719      4617      8180      4880      8596      5037      8615      5150      7254      5285      6581      5318
dram[31]:       9543      7134      7093      4956      6984      4598      8264      5014      8268      4882      8636      5665      7001      5746      6220      5554
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 256): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127436 n_act=383 n_pre=367 n_ref_event=0 n_req=7277 n_rd=6696 n_rd_L2_A=0 n_write=0 n_wr_bk=2324 bw_util=0.0658
n_activity=34004 dram_eff=0.2653
bk0: 432a 135797i bk1: 448a 135755i bk2: 448a 135358i bk3: 448a 135031i bk4: 448a 135849i bk5: 448a 135692i bk6: 448a 135687i bk7: 448a 135275i bk8: 416a 136063i bk9: 408a 135799i bk10: 384a 135294i bk11: 384a 135448i bk12: 384a 135555i bk13: 384a 135630i bk14: 384a 135495i bk15: 384a 135414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.952957
Row_Buffer_Locality_write = 0.882960
Bank_Level_Parallism = 1.457237
Bank_Level_Parallism_Col = 1.403043
Bank_Level_Parallism_Ready = 1.178825
write_to_read_ratio_blp_rw_average = 0.389275
GrpLevelPara = 1.330211 

BW Util details:
bwutil = 0.065803 
total_CMD = 137076 
util_bw = 9020 
Wasted_Col = 9664 
Wasted_Row = 2830 
Idle = 115562 

BW Util Bottlenecks: 
RCDc_limit = 2943 
RCDWRc_limit = 499 
WTRc_limit = 965 
RTWc_limit = 3859 
CCDLc_limit = 4131 
rwq = 0 
CCDLc_limit_alone = 3696 
WTRc_limit_alone = 780 
RTWc_limit_alone = 3609 

Commands details: 
total_CMD = 137076 
n_nop = 127436 
Read = 6696 
Write = 0 
L2_Alloc = 0 
L2_WB = 2324 
n_act = 383 
n_pre = 367 
n_ref = 0 
n_req = 7277 
total_req = 9020 

Dual Bus Interface Util: 
issued_total_row = 750 
issued_total_col = 9020 
Row_Bus_Util =  0.005471 
CoL_Bus_Util = 0.065803 
Either_Row_CoL_Bus_Util = 0.070326 
Issued_on_Two_Bus_Simul_Util = 0.000948 
issued_two_Eff = 0.013485 
queue_avg = 0.583319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.583319
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 257): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127540 n_act=341 n_pre=325 n_ref_event=0 n_req=7276 n_rd=6704 n_rd_L2_A=0 n_write=0 n_wr_bk=2288 bw_util=0.0656
n_activity=33572 dram_eff=0.2678
bk0: 432a 135882i bk1: 448a 135567i bk2: 448a 135357i bk3: 448a 135158i bk4: 448a 135603i bk5: 448a 135649i bk6: 448a 135593i bk7: 448a 135477i bk8: 416a 136227i bk9: 416a 136005i bk10: 384a 135500i bk11: 384a 135276i bk12: 384a 135554i bk13: 384a 135671i bk14: 384a 135600i bk15: 384a 135467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953134
Row_Buffer_Locality_read = 0.956891
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 1.447113
Bank_Level_Parallism_Col = 1.404325
Bank_Level_Parallism_Ready = 1.164702
write_to_read_ratio_blp_rw_average = 0.406954
GrpLevelPara = 1.329550 

BW Util details:
bwutil = 0.065599 
total_CMD = 137076 
util_bw = 8992 
Wasted_Col = 9797 
Wasted_Row = 2568 
Idle = 115719 

BW Util Bottlenecks: 
RCDc_limit = 2695 
RCDWRc_limit = 406 
WTRc_limit = 889 
RTWc_limit = 4680 
CCDLc_limit = 3945 
rwq = 0 
CCDLc_limit_alone = 3512 
WTRc_limit_alone = 744 
RTWc_limit_alone = 4392 

Commands details: 
total_CMD = 137076 
n_nop = 127540 
Read = 6704 
Write = 0 
L2_Alloc = 0 
L2_WB = 2288 
n_act = 341 
n_pre = 325 
n_ref = 0 
n_req = 7276 
total_req = 8992 

Dual Bus Interface Util: 
issued_total_row = 666 
issued_total_col = 8992 
Row_Bus_Util =  0.004859 
CoL_Bus_Util = 0.065599 
Either_Row_CoL_Bus_Util = 0.069567 
Issued_on_Two_Bus_Simul_Util = 0.000890 
issued_two_Eff = 0.012794 
queue_avg = 0.556640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.55664
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 256): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127552 n_act=359 n_pre=343 n_ref_event=0 n_req=7260 n_rd=6696 n_rd_L2_A=0 n_write=0 n_wr_bk=2256 bw_util=0.06531
n_activity=33071 dram_eff=0.2707
bk0: 432a 135710i bk1: 448a 135757i bk2: 448a 135246i bk3: 448a 135508i bk4: 448a 135758i bk5: 448a 135552i bk6: 448a 135583i bk7: 448a 135662i bk8: 424a 135978i bk9: 400a 135969i bk10: 384a 135277i bk11: 384a 135491i bk12: 384a 135498i bk13: 384a 135607i bk14: 384a 135590i bk15: 384a 135541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950551
Row_Buffer_Locality_read = 0.955197
Row_Buffer_Locality_write = 0.895390
Bank_Level_Parallism = 1.448716
Bank_Level_Parallism_Col = 1.389901
Bank_Level_Parallism_Ready = 1.167672
write_to_read_ratio_blp_rw_average = 0.394073
GrpLevelPara = 1.317078 

BW Util details:
bwutil = 0.065307 
total_CMD = 137076 
util_bw = 8952 
Wasted_Col = 9755 
Wasted_Row = 2518 
Idle = 115851 

BW Util Bottlenecks: 
RCDc_limit = 2778 
RCDWRc_limit = 467 
WTRc_limit = 1010 
RTWc_limit = 4038 
CCDLc_limit = 4215 
rwq = 0 
CCDLc_limit_alone = 3785 
WTRc_limit_alone = 876 
RTWc_limit_alone = 3742 

Commands details: 
total_CMD = 137076 
n_nop = 127552 
Read = 6696 
Write = 0 
L2_Alloc = 0 
L2_WB = 2256 
n_act = 359 
n_pre = 343 
n_ref = 0 
n_req = 7260 
total_req = 8952 

Dual Bus Interface Util: 
issued_total_row = 702 
issued_total_col = 8952 
Row_Bus_Util =  0.005121 
CoL_Bus_Util = 0.065307 
Either_Row_CoL_Bus_Util = 0.069480 
Issued_on_Two_Bus_Simul_Util = 0.000948 
issued_two_Eff = 0.013650 
queue_avg = 0.605263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.605263
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 257): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127507 n_act=358 n_pre=342 n_ref_event=0 n_req=7274 n_rd=6704 n_rd_L2_A=0 n_write=0 n_wr_bk=2280 bw_util=0.06554
n_activity=33383 dram_eff=0.2691
bk0: 432a 135831i bk1: 448a 135753i bk2: 448a 135375i bk3: 448a 135269i bk4: 448a 135794i bk5: 448a 135793i bk6: 448a 135562i bk7: 448a 135574i bk8: 416a 135910i bk9: 416a 135756i bk10: 384a 135172i bk11: 384a 135489i bk12: 384a 135490i bk13: 384a 135412i bk14: 384a 135629i bk15: 384a 135367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950784
Row_Buffer_Locality_read = 0.954952
Row_Buffer_Locality_write = 0.901754
Bank_Level_Parallism = 1.460269
Bank_Level_Parallism_Col = 1.400715
Bank_Level_Parallism_Ready = 1.185441
write_to_read_ratio_blp_rw_average = 0.396854
GrpLevelPara = 1.316110 

BW Util details:
bwutil = 0.065540 
total_CMD = 137076 
util_bw = 8984 
Wasted_Col = 9962 
Wasted_Row = 2498 
Idle = 115632 

BW Util Bottlenecks: 
RCDc_limit = 2844 
RCDWRc_limit = 429 
WTRc_limit = 1038 
RTWc_limit = 4082 
CCDLc_limit = 4324 
rwq = 0 
CCDLc_limit_alone = 3860 
WTRc_limit_alone = 884 
RTWc_limit_alone = 3772 

Commands details: 
total_CMD = 137076 
n_nop = 127507 
Read = 6704 
Write = 0 
L2_Alloc = 0 
L2_WB = 2280 
n_act = 358 
n_pre = 342 
n_ref = 0 
n_req = 7274 
total_req = 8984 

Dual Bus Interface Util: 
issued_total_row = 700 
issued_total_col = 8984 
Row_Bus_Util =  0.005107 
CoL_Bus_Util = 0.065540 
Either_Row_CoL_Bus_Util = 0.069808 
Issued_on_Two_Bus_Simul_Util = 0.000839 
issued_two_Eff = 0.012018 
queue_avg = 0.611092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.611092
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 256): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127556 n_act=337 n_pre=321 n_ref_event=0 n_req=7268 n_rd=6696 n_rd_L2_A=0 n_write=0 n_wr_bk=2288 bw_util=0.06554
n_activity=32409 dram_eff=0.2772
bk0: 432a 135766i bk1: 448a 135863i bk2: 448a 135301i bk3: 448a 135470i bk4: 448a 135769i bk5: 448a 135665i bk6: 448a 135492i bk7: 448a 135558i bk8: 424a 136087i bk9: 400a 135794i bk10: 384a 135587i bk11: 384a 135313i bk12: 384a 135707i bk13: 384a 135515i bk14: 384a 135518i bk15: 384a 135608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953632
Row_Buffer_Locality_read = 0.958184
Row_Buffer_Locality_write = 0.900350
Bank_Level_Parallism = 1.442414
Bank_Level_Parallism_Col = 1.392625
Bank_Level_Parallism_Ready = 1.169301
write_to_read_ratio_blp_rw_average = 0.394718
GrpLevelPara = 1.309544 

BW Util details:
bwutil = 0.065540 
total_CMD = 137076 
util_bw = 8984 
Wasted_Col = 9652 
Wasted_Row = 2489 
Idle = 115951 

BW Util Bottlenecks: 
RCDc_limit = 2630 
RCDWRc_limit = 442 
WTRc_limit = 881 
RTWc_limit = 3941 
CCDLc_limit = 4376 
rwq = 0 
CCDLc_limit_alone = 3920 
WTRc_limit_alone = 746 
RTWc_limit_alone = 3620 

Commands details: 
total_CMD = 137076 
n_nop = 127556 
Read = 6696 
Write = 0 
L2_Alloc = 0 
L2_WB = 2288 
n_act = 337 
n_pre = 321 
n_ref = 0 
n_req = 7268 
total_req = 8984 

Dual Bus Interface Util: 
issued_total_row = 658 
issued_total_col = 8984 
Row_Bus_Util =  0.004800 
CoL_Bus_Util = 0.065540 
Either_Row_CoL_Bus_Util = 0.069451 
Issued_on_Two_Bus_Simul_Util = 0.000890 
issued_two_Eff = 0.012815 
queue_avg = 0.581612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.581612
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 257): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127527 n_act=367 n_pre=351 n_ref_event=0 n_req=7256 n_rd=6688 n_rd_L2_A=0 n_write=0 n_wr_bk=2272 bw_util=0.06537
n_activity=32394 dram_eff=0.2766
bk0: 432a 135758i bk1: 448a 135814i bk2: 448a 135246i bk3: 448a 135113i bk4: 448a 135646i bk5: 448a 135669i bk6: 448a 135712i bk7: 448a 135647i bk8: 416a 135819i bk9: 400a 135736i bk10: 384a 135266i bk11: 384a 135573i bk12: 384a 135710i bk13: 384a 135466i bk14: 384a 135523i bk15: 384a 135249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949421
Row_Buffer_Locality_read = 0.953648
Row_Buffer_Locality_write = 0.899648
Bank_Level_Parallism = 1.492873
Bank_Level_Parallism_Col = 1.433691
Bank_Level_Parallism_Ready = 1.173214
write_to_read_ratio_blp_rw_average = 0.403892
GrpLevelPara = 1.347693 

BW Util details:
bwutil = 0.065365 
total_CMD = 137076 
util_bw = 8960 
Wasted_Col = 9619 
Wasted_Row = 2538 
Idle = 115959 

BW Util Bottlenecks: 
RCDc_limit = 2833 
RCDWRc_limit = 439 
WTRc_limit = 832 
RTWc_limit = 4460 
CCDLc_limit = 4115 
rwq = 0 
CCDLc_limit_alone = 3651 
WTRc_limit_alone = 734 
RTWc_limit_alone = 4094 

Commands details: 
total_CMD = 137076 
n_nop = 127527 
Read = 6688 
Write = 0 
L2_Alloc = 0 
L2_WB = 2272 
n_act = 367 
n_pre = 351 
n_ref = 0 
n_req = 7256 
total_req = 8960 

Dual Bus Interface Util: 
issued_total_row = 718 
issued_total_col = 8960 
Row_Bus_Util =  0.005238 
CoL_Bus_Util = 0.065365 
Either_Row_CoL_Bus_Util = 0.069662 
Issued_on_Two_Bus_Simul_Util = 0.000941 
issued_two_Eff = 0.013509 
queue_avg = 0.643534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.643534
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 257): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127559 n_act=345 n_pre=329 n_ref_event=0 n_req=7258 n_rd=6688 n_rd_L2_A=0 n_write=0 n_wr_bk=2280 bw_util=0.06542
n_activity=32114 dram_eff=0.2793
bk0: 432a 136006i bk1: 448a 135883i bk2: 448a 135586i bk3: 448a 135219i bk4: 448a 135667i bk5: 448a 135752i bk6: 448a 135732i bk7: 448a 135561i bk8: 416a 135883i bk9: 400a 135978i bk10: 384a 135444i bk11: 384a 135267i bk12: 384a 135694i bk13: 384a 135542i bk14: 384a 135480i bk15: 384a 135347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952466
Row_Buffer_Locality_read = 0.957237
Row_Buffer_Locality_write = 0.896491
Bank_Level_Parallism = 1.447192
Bank_Level_Parallism_Col = 1.387623
Bank_Level_Parallism_Ready = 1.154884
write_to_read_ratio_blp_rw_average = 0.406145
GrpLevelPara = 1.314568 

BW Util details:
bwutil = 0.065424 
total_CMD = 137076 
util_bw = 8968 
Wasted_Col = 9663 
Wasted_Row = 2398 
Idle = 116047 

BW Util Bottlenecks: 
RCDc_limit = 2639 
RCDWRc_limit = 449 
WTRc_limit = 750 
RTWc_limit = 4227 
CCDLc_limit = 4213 
rwq = 0 
CCDLc_limit_alone = 3787 
WTRc_limit_alone = 624 
RTWc_limit_alone = 3927 

Commands details: 
total_CMD = 137076 
n_nop = 127559 
Read = 6688 
Write = 0 
L2_Alloc = 0 
L2_WB = 2280 
n_act = 345 
n_pre = 329 
n_ref = 0 
n_req = 7258 
total_req = 8968 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 8968 
Row_Bus_Util =  0.004917 
CoL_Bus_Util = 0.065424 
Either_Row_CoL_Bus_Util = 0.069429 
Issued_on_Two_Bus_Simul_Util = 0.000912 
issued_two_Eff = 0.013134 
queue_avg = 0.598201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.598201
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 257): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127535 n_act=345 n_pre=329 n_ref_event=0 n_req=7279 n_rd=6704 n_rd_L2_A=0 n_write=0 n_wr_bk=2300 bw_util=0.06569
n_activity=31876 dram_eff=0.2825
bk0: 432a 135656i bk1: 448a 135625i bk2: 448a 135398i bk3: 448a 135257i bk4: 448a 135771i bk5: 448a 135552i bk6: 448a 135519i bk7: 448a 135655i bk8: 416a 135932i bk9: 416a 135693i bk10: 384a 135080i bk11: 384a 135515i bk12: 384a 135586i bk13: 384a 135601i bk14: 384a 135628i bk15: 384a 135579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952603
Row_Buffer_Locality_read = 0.956593
Row_Buffer_Locality_write = 0.906087
Bank_Level_Parallism = 1.506708
Bank_Level_Parallism_Col = 1.438372
Bank_Level_Parallism_Ready = 1.180142
write_to_read_ratio_blp_rw_average = 0.420924
GrpLevelPara = 1.355336 

BW Util details:
bwutil = 0.065686 
total_CMD = 137076 
util_bw = 9004 
Wasted_Col = 9674 
Wasted_Row = 2194 
Idle = 116204 

BW Util Bottlenecks: 
RCDc_limit = 2627 
RCDWRc_limit = 385 
WTRc_limit = 946 
RTWc_limit = 4553 
CCDLc_limit = 4108 
rwq = 0 
CCDLc_limit_alone = 3635 
WTRc_limit_alone = 828 
RTWc_limit_alone = 4198 

Commands details: 
total_CMD = 137076 
n_nop = 127535 
Read = 6704 
Write = 0 
L2_Alloc = 0 
L2_WB = 2300 
n_act = 345 
n_pre = 329 
n_ref = 0 
n_req = 7279 
total_req = 9004 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 9004 
Row_Bus_Util =  0.004917 
CoL_Bus_Util = 0.065686 
Either_Row_CoL_Bus_Util = 0.069604 
Issued_on_Two_Bus_Simul_Util = 0.000999 
issued_two_Eff = 0.014359 
queue_avg = 0.597245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.597245
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 256): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127436 n_act=359 n_pre=343 n_ref_event=0 n_req=7282 n_rd=6696 n_rd_L2_A=0 n_write=0 n_wr_bk=2344 bw_util=0.06595
n_activity=35045 dram_eff=0.258
bk0: 448a 135583i bk1: 448a 135669i bk2: 448a 135217i bk3: 448a 135133i bk4: 448a 135791i bk5: 448a 135799i bk6: 448a 135150i bk7: 448a 135597i bk8: 416a 135931i bk9: 392a 135956i bk10: 384a 135274i bk11: 384a 135308i bk12: 384a 135670i bk13: 384a 135377i bk14: 384a 135575i bk15: 384a 135477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950700
Row_Buffer_Locality_read = 0.954600
Row_Buffer_Locality_write = 0.906143
Bank_Level_Parallism = 1.421191
Bank_Level_Parallism_Col = 1.387565
Bank_Level_Parallism_Ready = 1.190487
write_to_read_ratio_blp_rw_average = 0.421000
GrpLevelPara = 1.310464 

BW Util details:
bwutil = 0.065949 
total_CMD = 137076 
util_bw = 9040 
Wasted_Col = 10622 
Wasted_Row = 2848 
Idle = 114566 

BW Util Bottlenecks: 
RCDc_limit = 2938 
RCDWRc_limit = 449 
WTRc_limit = 887 
RTWc_limit = 4830 
CCDLc_limit = 4269 
rwq = 0 
CCDLc_limit_alone = 3805 
WTRc_limit_alone = 727 
RTWc_limit_alone = 4526 

Commands details: 
total_CMD = 137076 
n_nop = 127436 
Read = 6696 
Write = 0 
L2_Alloc = 0 
L2_WB = 2344 
n_act = 359 
n_pre = 343 
n_ref = 0 
n_req = 7282 
total_req = 9040 

Dual Bus Interface Util: 
issued_total_row = 702 
issued_total_col = 9040 
Row_Bus_Util =  0.005121 
CoL_Bus_Util = 0.065949 
Either_Row_CoL_Bus_Util = 0.070326 
Issued_on_Two_Bus_Simul_Util = 0.000744 
issued_two_Eff = 0.010581 
queue_avg = 0.557771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.557771
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 255): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127500 n_act=337 n_pre=321 n_ref_event=0 n_req=7274 n_rd=6692 n_rd_L2_A=0 n_write=0 n_wr_bk=2326 bw_util=0.06579
n_activity=34409 dram_eff=0.2621
bk0: 448a 135768i bk1: 448a 135490i bk2: 448a 135380i bk3: 448a 135100i bk4: 448a 135601i bk5: 448a 135672i bk6: 448a 135849i bk7: 448a 135551i bk8: 408a 136097i bk9: 396a 136016i bk10: 384a 135504i bk11: 384a 135139i bk12: 384a 135768i bk13: 384a 135582i bk14: 384a 135470i bk15: 384a 135510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953671
Row_Buffer_Locality_read = 0.957561
Row_Buffer_Locality_write = 0.908935
Bank_Level_Parallism = 1.430642
Bank_Level_Parallism_Col = 1.395758
Bank_Level_Parallism_Ready = 1.187181
write_to_read_ratio_blp_rw_average = 0.411379
GrpLevelPara = 1.314752 

BW Util details:
bwutil = 0.065788 
total_CMD = 137076 
util_bw = 9018 
Wasted_Col = 9956 
Wasted_Row = 2689 
Idle = 115413 

BW Util Bottlenecks: 
RCDc_limit = 2715 
RCDWRc_limit = 410 
WTRc_limit = 866 
RTWc_limit = 4397 
CCDLc_limit = 4189 
rwq = 0 
CCDLc_limit_alone = 3785 
WTRc_limit_alone = 758 
RTWc_limit_alone = 4101 

Commands details: 
total_CMD = 137076 
n_nop = 127500 
Read = 6692 
Write = 0 
L2_Alloc = 0 
L2_WB = 2326 
n_act = 337 
n_pre = 321 
n_ref = 0 
n_req = 7274 
total_req = 9018 

Dual Bus Interface Util: 
issued_total_row = 658 
issued_total_col = 9018 
Row_Bus_Util =  0.004800 
CoL_Bus_Util = 0.065788 
Either_Row_CoL_Bus_Util = 0.069859 
Issued_on_Two_Bus_Simul_Util = 0.000730 
issued_two_Eff = 0.010443 
queue_avg = 0.599842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.599842
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 256): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127520 n_act=336 n_pre=320 n_ref_event=0 n_req=7286 n_rd=6704 n_rd_L2_A=0 n_write=0 n_wr_bk=2328 bw_util=0.06589
n_activity=32570 dram_eff=0.2773
bk0: 448a 135722i bk1: 448a 135772i bk2: 448a 135681i bk3: 448a 135185i bk4: 448a 135857i bk5: 448a 135591i bk6: 448a 135409i bk7: 448a 135586i bk8: 408a 135964i bk9: 408a 135959i bk10: 384a 135491i bk11: 384a 135533i bk12: 384a 135783i bk13: 384a 135486i bk14: 384a 135701i bk15: 384a 135453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953884
Row_Buffer_Locality_read = 0.958085
Row_Buffer_Locality_write = 0.905498
Bank_Level_Parallism = 1.451635
Bank_Level_Parallism_Col = 1.392351
Bank_Level_Parallism_Ready = 1.176484
write_to_read_ratio_blp_rw_average = 0.398222
GrpLevelPara = 1.321291 

BW Util details:
bwutil = 0.065890 
total_CMD = 137076 
util_bw = 9032 
Wasted_Col = 9564 
Wasted_Row = 2297 
Idle = 116183 

BW Util Bottlenecks: 
RCDc_limit = 2597 
RCDWRc_limit = 412 
WTRc_limit = 935 
RTWc_limit = 3981 
CCDLc_limit = 4209 
rwq = 0 
CCDLc_limit_alone = 3785 
WTRc_limit_alone = 796 
RTWc_limit_alone = 3696 

Commands details: 
total_CMD = 137076 
n_nop = 127520 
Read = 6704 
Write = 0 
L2_Alloc = 0 
L2_WB = 2328 
n_act = 336 
n_pre = 320 
n_ref = 0 
n_req = 7286 
total_req = 9032 

Dual Bus Interface Util: 
issued_total_row = 656 
issued_total_col = 9032 
Row_Bus_Util =  0.004786 
CoL_Bus_Util = 0.065890 
Either_Row_CoL_Bus_Util = 0.069713 
Issued_on_Two_Bus_Simul_Util = 0.000963 
issued_two_Eff = 0.013813 
queue_avg = 0.647648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.647648
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 256): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127495 n_act=339 n_pre=323 n_ref_event=0 n_req=7285 n_rd=6704 n_rd_L2_A=0 n_write=0 n_wr_bk=2324 bw_util=0.06586
n_activity=33109 dram_eff=0.2727
bk0: 448a 135600i bk1: 448a 135631i bk2: 448a 135559i bk3: 448a 135239i bk4: 448a 135969i bk5: 448a 135622i bk6: 448a 135362i bk7: 448a 135614i bk8: 408a 136001i bk9: 408a 135791i bk10: 384a 135596i bk11: 384a 135177i bk12: 384a 135683i bk13: 384a 135348i bk14: 384a 135668i bk15: 384a 135542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953466
Row_Buffer_Locality_read = 0.957488
Row_Buffer_Locality_write = 0.907057
Bank_Level_Parallism = 1.466035
Bank_Level_Parallism_Col = 1.417346
Bank_Level_Parallism_Ready = 1.194949
write_to_read_ratio_blp_rw_average = 0.400041
GrpLevelPara = 1.337690 

BW Util details:
bwutil = 0.065861 
total_CMD = 137076 
util_bw = 9028 
Wasted_Col = 9692 
Wasted_Row = 2493 
Idle = 115863 

BW Util Bottlenecks: 
RCDc_limit = 2720 
RCDWRc_limit = 426 
WTRc_limit = 981 
RTWc_limit = 4308 
CCDLc_limit = 4115 
rwq = 0 
CCDLc_limit_alone = 3674 
WTRc_limit_alone = 800 
RTWc_limit_alone = 4048 

Commands details: 
total_CMD = 137076 
n_nop = 127495 
Read = 6704 
Write = 0 
L2_Alloc = 0 
L2_WB = 2324 
n_act = 339 
n_pre = 323 
n_ref = 0 
n_req = 7285 
total_req = 9028 

Dual Bus Interface Util: 
issued_total_row = 662 
issued_total_col = 9028 
Row_Bus_Util =  0.004829 
CoL_Bus_Util = 0.065861 
Either_Row_CoL_Bus_Util = 0.069896 
Issued_on_Two_Bus_Simul_Util = 0.000795 
issued_two_Eff = 0.011377 
queue_avg = 0.644256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.644256
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 256): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127569 n_act=310 n_pre=294 n_ref_event=0 n_req=7267 n_rd=6688 n_rd_L2_A=0 n_write=0 n_wr_bk=2316 bw_util=0.06569
n_activity=32153 dram_eff=0.28
bk0: 448a 135577i bk1: 448a 135807i bk2: 448a 135444i bk3: 448a 135538i bk4: 448a 135765i bk5: 448a 135663i bk6: 448a 135261i bk7: 448a 135764i bk8: 408a 135920i bk9: 392a 135900i bk10: 384a 135492i bk11: 384a 135547i bk12: 384a 135615i bk13: 384a 135560i bk14: 384a 135569i bk15: 384a 135648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957341
Row_Buffer_Locality_read = 0.961722
Row_Buffer_Locality_write = 0.906736
Bank_Level_Parallism = 1.448790
Bank_Level_Parallism_Col = 1.404781
Bank_Level_Parallism_Ready = 1.173589
write_to_read_ratio_blp_rw_average = 0.402356
GrpLevelPara = 1.318507 

BW Util details:
bwutil = 0.065686 
total_CMD = 137076 
util_bw = 9004 
Wasted_Col = 9795 
Wasted_Row = 2193 
Idle = 116084 

BW Util Bottlenecks: 
RCDc_limit = 2384 
RCDWRc_limit = 414 
WTRc_limit = 1154 
RTWc_limit = 4253 
CCDLc_limit = 4327 
rwq = 0 
CCDLc_limit_alone = 3849 
WTRc_limit_alone = 956 
RTWc_limit_alone = 3973 

Commands details: 
total_CMD = 137076 
n_nop = 127569 
Read = 6688 
Write = 0 
L2_Alloc = 0 
L2_WB = 2316 
n_act = 310 
n_pre = 294 
n_ref = 0 
n_req = 7267 
total_req = 9004 

Dual Bus Interface Util: 
issued_total_row = 604 
issued_total_col = 9004 
Row_Bus_Util =  0.004406 
CoL_Bus_Util = 0.065686 
Either_Row_CoL_Bus_Util = 0.069356 
Issued_on_Two_Bus_Simul_Util = 0.000737 
issued_two_Eff = 0.010624 
queue_avg = 0.561645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.561645
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 256): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127497 n_act=347 n_pre=331 n_ref_event=0 n_req=7282 n_rd=6700 n_rd_L2_A=0 n_write=0 n_wr_bk=2328 bw_util=0.06586
n_activity=33778 dram_eff=0.2673
bk0: 448a 135563i bk1: 448a 135597i bk2: 448a 135488i bk3: 448a 135330i bk4: 448a 135655i bk5: 448a 135633i bk6: 448a 135008i bk7: 448a 135851i bk8: 408a 136045i bk9: 404a 135797i bk10: 384a 135468i bk11: 384a 135468i bk12: 384a 135580i bk13: 384a 135465i bk14: 384a 135488i bk15: 384a 135471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952348
Row_Buffer_Locality_read = 0.956418
Row_Buffer_Locality_write = 0.905498
Bank_Level_Parallism = 1.475663
Bank_Level_Parallism_Col = 1.429399
Bank_Level_Parallism_Ready = 1.186088
write_to_read_ratio_blp_rw_average = 0.402871
GrpLevelPara = 1.349410 

BW Util details:
bwutil = 0.065861 
total_CMD = 137076 
util_bw = 9028 
Wasted_Col = 9815 
Wasted_Row = 2565 
Idle = 115668 

BW Util Bottlenecks: 
RCDc_limit = 2666 
RCDWRc_limit = 425 
WTRc_limit = 1106 
RTWc_limit = 4335 
CCDLc_limit = 4197 
rwq = 0 
CCDLc_limit_alone = 3722 
WTRc_limit_alone = 937 
RTWc_limit_alone = 4029 

Commands details: 
total_CMD = 137076 
n_nop = 127497 
Read = 6700 
Write = 0 
L2_Alloc = 0 
L2_WB = 2328 
n_act = 347 
n_pre = 331 
n_ref = 0 
n_req = 7282 
total_req = 9028 

Dual Bus Interface Util: 
issued_total_row = 678 
issued_total_col = 9028 
Row_Bus_Util =  0.004946 
CoL_Bus_Util = 0.065861 
Either_Row_CoL_Bus_Util = 0.069881 
Issued_on_Two_Bus_Simul_Util = 0.000926 
issued_two_Eff = 0.013258 
queue_avg = 0.662406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.662406
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 253): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127526 n_act=331 n_pre=315 n_ref_event=0 n_req=7283 n_rd=6702 n_rd_L2_A=0 n_write=0 n_wr_bk=2324 bw_util=0.06585
n_activity=33181 dram_eff=0.272
bk0: 448a 135812i bk1: 448a 135678i bk2: 448a 135282i bk3: 448a 135295i bk4: 448a 135816i bk5: 448a 135667i bk6: 448a 135447i bk7: 448a 135576i bk8: 408a 135935i bk9: 406a 135944i bk10: 384a 135404i bk11: 384a 135349i bk12: 384a 135620i bk13: 384a 135598i bk14: 384a 135676i bk15: 384a 135589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954552
Row_Buffer_Locality_read = 0.958669
Row_Buffer_Locality_write = 0.907057
Bank_Level_Parallism = 1.471746
Bank_Level_Parallism_Col = 1.425200
Bank_Level_Parallism_Ready = 1.172058
write_to_read_ratio_blp_rw_average = 0.399308
GrpLevelPara = 1.337294 

BW Util details:
bwutil = 0.065847 
total_CMD = 137076 
util_bw = 9026 
Wasted_Col = 9522 
Wasted_Row = 2387 
Idle = 116141 

BW Util Bottlenecks: 
RCDc_limit = 2587 
RCDWRc_limit = 431 
WTRc_limit = 905 
RTWc_limit = 4221 
CCDLc_limit = 4178 
rwq = 0 
CCDLc_limit_alone = 3768 
WTRc_limit_alone = 789 
RTWc_limit_alone = 3927 

Commands details: 
total_CMD = 137076 
n_nop = 127526 
Read = 6702 
Write = 0 
L2_Alloc = 0 
L2_WB = 2324 
n_act = 331 
n_pre = 315 
n_ref = 0 
n_req = 7283 
total_req = 9026 

Dual Bus Interface Util: 
issued_total_row = 646 
issued_total_col = 9026 
Row_Bus_Util =  0.004713 
CoL_Bus_Util = 0.065847 
Either_Row_CoL_Bus_Util = 0.069669 
Issued_on_Two_Bus_Simul_Util = 0.000890 
issued_two_Eff = 0.012775 
queue_avg = 0.591796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.591796
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 257): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127491 n_act=344 n_pre=328 n_ref_event=0 n_req=7270 n_rd=6688 n_rd_L2_A=0 n_write=0 n_wr_bk=2328 bw_util=0.06577
n_activity=33491 dram_eff=0.2692
bk0: 448a 135621i bk1: 448a 135613i bk2: 448a 135384i bk3: 448a 135178i bk4: 448a 135683i bk5: 448a 135516i bk6: 448a 135294i bk7: 448a 135702i bk8: 408a 135991i bk9: 392a 135849i bk10: 384a 135432i bk11: 384a 135432i bk12: 384a 135521i bk13: 384a 135413i bk14: 384a 135618i bk15: 384a 135282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952682
Row_Buffer_Locality_read = 0.956788
Row_Buffer_Locality_write = 0.905498
Bank_Level_Parallism = 1.473012
Bank_Level_Parallism_Col = 1.439613
Bank_Level_Parallism_Ready = 1.178571
write_to_read_ratio_blp_rw_average = 0.405681
GrpLevelPara = 1.344693 

BW Util details:
bwutil = 0.065774 
total_CMD = 137076 
util_bw = 9016 
Wasted_Col = 9912 
Wasted_Row = 2767 
Idle = 115381 

BW Util Bottlenecks: 
RCDc_limit = 2726 
RCDWRc_limit = 422 
WTRc_limit = 1027 
RTWc_limit = 4686 
CCDLc_limit = 4214 
rwq = 0 
CCDLc_limit_alone = 3729 
WTRc_limit_alone = 835 
RTWc_limit_alone = 4393 

Commands details: 
total_CMD = 137076 
n_nop = 127491 
Read = 6688 
Write = 0 
L2_Alloc = 0 
L2_WB = 2328 
n_act = 344 
n_pre = 328 
n_ref = 0 
n_req = 7270 
total_req = 9016 

Dual Bus Interface Util: 
issued_total_row = 672 
issued_total_col = 9016 
Row_Bus_Util =  0.004902 
CoL_Bus_Util = 0.065774 
Either_Row_CoL_Bus_Util = 0.069925 
Issued_on_Two_Bus_Simul_Util = 0.000751 
issued_two_Eff = 0.010746 
queue_avg = 0.620743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.620743
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 249): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127457 n_act=372 n_pre=356 n_ref_event=0 n_req=7267 n_rd=6681 n_rd_L2_A=0 n_write=0 n_wr_bk=2316 bw_util=0.06564
n_activity=34325 dram_eff=0.2621
bk0: 448a 135568i bk1: 448a 135813i bk2: 448a 135103i bk3: 448a 135154i bk4: 448a 135858i bk5: 448a 135715i bk6: 441a 135528i bk7: 440a 135696i bk8: 400a 135860i bk9: 408a 135831i bk10: 384a 135200i bk11: 384a 135300i bk12: 384a 135520i bk13: 384a 135293i bk14: 384a 135448i bk15: 384a 135435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948760
Row_Buffer_Locality_read = 0.953151
Row_Buffer_Locality_write = 0.898100
Bank_Level_Parallism = 1.475902
Bank_Level_Parallism_Col = 1.417757
Bank_Level_Parallism_Ready = 1.194732
write_to_read_ratio_blp_rw_average = 0.405351
GrpLevelPara = 1.332839 

BW Util details:
bwutil = 0.065635 
total_CMD = 137076 
util_bw = 8997 
Wasted_Col = 10110 
Wasted_Row = 2679 
Idle = 115290 

BW Util Bottlenecks: 
RCDc_limit = 2975 
RCDWRc_limit = 466 
WTRc_limit = 1012 
RTWc_limit = 4238 
CCDLc_limit = 4302 
rwq = 0 
CCDLc_limit_alone = 3830 
WTRc_limit_alone = 859 
RTWc_limit_alone = 3919 

Commands details: 
total_CMD = 137076 
n_nop = 127457 
Read = 6681 
Write = 0 
L2_Alloc = 0 
L2_WB = 2316 
n_act = 372 
n_pre = 356 
n_ref = 0 
n_req = 7267 
total_req = 8997 

Dual Bus Interface Util: 
issued_total_row = 728 
issued_total_col = 8997 
Row_Bus_Util =  0.005311 
CoL_Bus_Util = 0.065635 
Either_Row_CoL_Bus_Util = 0.070173 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011020 
queue_avg = 0.606437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.606437
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 256): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127531 n_act=368 n_pre=352 n_ref_event=0 n_req=7242 n_rd=6672 n_rd_L2_A=0 n_write=0 n_wr_bk=2280 bw_util=0.06531
n_activity=33874 dram_eff=0.2643
bk0: 448a 135769i bk1: 448a 135642i bk2: 448a 135225i bk3: 448a 135078i bk4: 448a 135748i bk5: 448a 135795i bk6: 440a 135762i bk7: 440a 135433i bk8: 392a 136039i bk9: 408a 135902i bk10: 384a 135435i bk11: 384a 135389i bk12: 384a 135698i bk13: 384a 135370i bk14: 384a 135102i bk15: 384a 135435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949185
Row_Buffer_Locality_read = 0.953387
Row_Buffer_Locality_write = 0.900000
Bank_Level_Parallism = 1.457209
Bank_Level_Parallism_Col = 1.398106
Bank_Level_Parallism_Ready = 1.182417
write_to_read_ratio_blp_rw_average = 0.401192
GrpLevelPara = 1.335231 

BW Util details:
bwutil = 0.065307 
total_CMD = 137076 
util_bw = 8952 
Wasted_Col = 10063 
Wasted_Row = 2695 
Idle = 115366 

BW Util Bottlenecks: 
RCDc_limit = 2965 
RCDWRc_limit = 426 
WTRc_limit = 916 
RTWc_limit = 4351 
CCDLc_limit = 3977 
rwq = 0 
CCDLc_limit_alone = 3623 
WTRc_limit_alone = 798 
RTWc_limit_alone = 4115 

Commands details: 
total_CMD = 137076 
n_nop = 127531 
Read = 6672 
Write = 0 
L2_Alloc = 0 
L2_WB = 2280 
n_act = 368 
n_pre = 352 
n_ref = 0 
n_req = 7242 
total_req = 8952 

Dual Bus Interface Util: 
issued_total_row = 720 
issued_total_col = 8952 
Row_Bus_Util =  0.005253 
CoL_Bus_Util = 0.065307 
Either_Row_CoL_Bus_Util = 0.069633 
Issued_on_Two_Bus_Simul_Util = 0.000926 
issued_two_Eff = 0.013305 
queue_avg = 0.604059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.604059
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 254): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127486 n_act=381 n_pre=365 n_ref_event=0 n_req=7250 n_rd=6676 n_rd_L2_A=0 n_write=0 n_wr_bk=2296 bw_util=0.06545
n_activity=33783 dram_eff=0.2656
bk0: 448a 135844i bk1: 448a 135657i bk2: 448a 135441i bk3: 448a 134916i bk4: 448a 135879i bk5: 448a 135795i bk6: 440a 135682i bk7: 440a 135022i bk8: 396a 136009i bk9: 408a 135808i bk10: 384a 135336i bk11: 384a 135252i bk12: 384a 135412i bk13: 384a 135440i bk14: 384a 135398i bk15: 384a 135508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947448
Row_Buffer_Locality_read = 0.951618
Row_Buffer_Locality_write = 0.898955
Bank_Level_Parallism = 1.479037
Bank_Level_Parallism_Col = 1.414060
Bank_Level_Parallism_Ready = 1.187026
write_to_read_ratio_blp_rw_average = 0.394545
GrpLevelPara = 1.347287 

BW Util details:
bwutil = 0.065453 
total_CMD = 137076 
util_bw = 8972 
Wasted_Col = 9958 
Wasted_Row = 2751 
Idle = 115395 

BW Util Bottlenecks: 
RCDc_limit = 3109 
RCDWRc_limit = 444 
WTRc_limit = 860 
RTWc_limit = 4149 
CCDLc_limit = 4103 
rwq = 0 
CCDLc_limit_alone = 3654 
WTRc_limit_alone = 701 
RTWc_limit_alone = 3859 

Commands details: 
total_CMD = 137076 
n_nop = 127486 
Read = 6676 
Write = 0 
L2_Alloc = 0 
L2_WB = 2296 
n_act = 381 
n_pre = 365 
n_ref = 0 
n_req = 7250 
total_req = 8972 

Dual Bus Interface Util: 
issued_total_row = 746 
issued_total_col = 8972 
Row_Bus_Util =  0.005442 
CoL_Bus_Util = 0.065453 
Either_Row_CoL_Bus_Util = 0.069961 
Issued_on_Two_Bus_Simul_Util = 0.000934 
issued_two_Eff = 0.013347 
queue_avg = 0.649333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.649333
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 257): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127505 n_act=362 n_pre=346 n_ref_event=0 n_req=7253 n_rd=6682 n_rd_L2_A=0 n_write=0 n_wr_bk=2284 bw_util=0.06541
n_activity=32873 dram_eff=0.2727
bk0: 448a 135699i bk1: 448a 135678i bk2: 448a 135438i bk3: 448a 135174i bk4: 448a 135791i bk5: 448a 135775i bk6: 448a 135666i bk7: 434a 135450i bk8: 400a 135856i bk9: 408a 135829i bk10: 384a 135429i bk11: 384a 135150i bk12: 384a 135629i bk13: 384a 135472i bk14: 384a 135450i bk15: 384a 135223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950090
Row_Buffer_Locality_read = 0.954205
Row_Buffer_Locality_write = 0.901926
Bank_Level_Parallism = 1.524212
Bank_Level_Parallism_Col = 1.462290
Bank_Level_Parallism_Ready = 1.204104
write_to_read_ratio_blp_rw_average = 0.385459
GrpLevelPara = 1.368717 

BW Util details:
bwutil = 0.065409 
total_CMD = 137076 
util_bw = 8966 
Wasted_Col = 9374 
Wasted_Row = 2497 
Idle = 116239 

BW Util Bottlenecks: 
RCDc_limit = 2935 
RCDWRc_limit = 453 
WTRc_limit = 972 
RTWc_limit = 4142 
CCDLc_limit = 4055 
rwq = 0 
CCDLc_limit_alone = 3620 
WTRc_limit_alone = 819 
RTWc_limit_alone = 3860 

Commands details: 
total_CMD = 137076 
n_nop = 127505 
Read = 6682 
Write = 0 
L2_Alloc = 0 
L2_WB = 2284 
n_act = 362 
n_pre = 346 
n_ref = 0 
n_req = 7253 
total_req = 8966 

Dual Bus Interface Util: 
issued_total_row = 708 
issued_total_col = 8966 
Row_Bus_Util =  0.005165 
CoL_Bus_Util = 0.065409 
Either_Row_CoL_Bus_Util = 0.069823 
Issued_on_Two_Bus_Simul_Util = 0.000751 
issued_two_Eff = 0.010762 
queue_avg = 0.669745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.669745
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 257): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127573 n_act=335 n_pre=319 n_ref_event=0 n_req=7240 n_rd=6672 n_rd_L2_A=0 n_write=0 n_wr_bk=2272 bw_util=0.06525
n_activity=32850 dram_eff=0.2723
bk0: 448a 135719i bk1: 448a 135906i bk2: 448a 135447i bk3: 448a 135275i bk4: 448a 135851i bk5: 448a 135621i bk6: 440a 135722i bk7: 440a 135716i bk8: 392a 135808i bk9: 408a 135813i bk10: 384a 135059i bk11: 384a 135312i bk12: 384a 135435i bk13: 384a 135497i bk14: 384a 135513i bk15: 384a 135164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953729
Row_Buffer_Locality_read = 0.957884
Row_Buffer_Locality_write = 0.904930
Bank_Level_Parallism = 1.480832
Bank_Level_Parallism_Col = 1.447459
Bank_Level_Parallism_Ready = 1.194656
write_to_read_ratio_blp_rw_average = 0.406872
GrpLevelPara = 1.342487 

BW Util details:
bwutil = 0.065248 
total_CMD = 137076 
util_bw = 8944 
Wasted_Col = 9766 
Wasted_Row = 2628 
Idle = 115738 

BW Util Bottlenecks: 
RCDc_limit = 2716 
RCDWRc_limit = 431 
WTRc_limit = 958 
RTWc_limit = 4729 
CCDLc_limit = 4183 
rwq = 0 
CCDLc_limit_alone = 3641 
WTRc_limit_alone = 822 
RTWc_limit_alone = 4323 

Commands details: 
total_CMD = 137076 
n_nop = 127573 
Read = 6672 
Write = 0 
L2_Alloc = 0 
L2_WB = 2272 
n_act = 335 
n_pre = 319 
n_ref = 0 
n_req = 7240 
total_req = 8944 

Dual Bus Interface Util: 
issued_total_row = 654 
issued_total_col = 8944 
Row_Bus_Util =  0.004771 
CoL_Bus_Util = 0.065248 
Either_Row_CoL_Bus_Util = 0.069327 
Issued_on_Two_Bus_Simul_Util = 0.000693 
issued_two_Eff = 0.009997 
queue_avg = 0.605336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.605336
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 256): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127509 n_act=365 n_pre=349 n_ref_event=0 n_req=7254 n_rd=6680 n_rd_L2_A=0 n_write=0 n_wr_bk=2296 bw_util=0.06548
n_activity=32638 dram_eff=0.275
bk0: 448a 135687i bk1: 448a 135867i bk2: 448a 135397i bk3: 448a 135260i bk4: 448a 135681i bk5: 448a 135585i bk6: 448a 135671i bk7: 432a 135597i bk8: 400a 135942i bk9: 408a 135786i bk10: 384a 135249i bk11: 384a 135291i bk12: 384a 135574i bk13: 384a 135557i bk14: 384a 135441i bk15: 384a 135295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949683
Row_Buffer_Locality_read = 0.954192
Row_Buffer_Locality_write = 0.897213
Bank_Level_Parallism = 1.478379
Bank_Level_Parallism_Col = 1.414904
Bank_Level_Parallism_Ready = 1.177807
write_to_read_ratio_blp_rw_average = 0.391728
GrpLevelPara = 1.338827 

BW Util details:
bwutil = 0.065482 
total_CMD = 137076 
util_bw = 8976 
Wasted_Col = 9862 
Wasted_Row = 2530 
Idle = 115708 

BW Util Bottlenecks: 
RCDc_limit = 2825 
RCDWRc_limit = 444 
WTRc_limit = 1045 
RTWc_limit = 4057 
CCDLc_limit = 4289 
rwq = 0 
CCDLc_limit_alone = 3806 
WTRc_limit_alone = 859 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 137076 
n_nop = 127509 
Read = 6680 
Write = 0 
L2_Alloc = 0 
L2_WB = 2296 
n_act = 365 
n_pre = 349 
n_ref = 0 
n_req = 7254 
total_req = 8976 

Dual Bus Interface Util: 
issued_total_row = 714 
issued_total_col = 8976 
Row_Bus_Util =  0.005209 
CoL_Bus_Util = 0.065482 
Either_Row_CoL_Bus_Util = 0.069793 
Issued_on_Two_Bus_Simul_Util = 0.000897 
issued_two_Eff = 0.012857 
queue_avg = 0.661742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.661742
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 257): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127565 n_act=345 n_pre=329 n_ref_event=0 n_req=7250 n_rd=6680 n_rd_L2_A=0 n_write=0 n_wr_bk=2280 bw_util=0.06537
n_activity=32120 dram_eff=0.279
bk0: 448a 135678i bk1: 448a 135790i bk2: 448a 135404i bk3: 448a 135251i bk4: 448a 135711i bk5: 448a 135746i bk6: 448a 135879i bk7: 432a 135456i bk8: 400a 135813i bk9: 408a 135942i bk10: 384a 135325i bk11: 384a 135269i bk12: 384a 135647i bk13: 384a 135495i bk14: 384a 135349i bk15: 384a 135460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952414
Row_Buffer_Locality_read = 0.956587
Row_Buffer_Locality_write = 0.903509
Bank_Level_Parallism = 1.485384
Bank_Level_Parallism_Col = 1.418885
Bank_Level_Parallism_Ready = 1.158036
write_to_read_ratio_blp_rw_average = 0.410727
GrpLevelPara = 1.328187 

BW Util details:
bwutil = 0.065365 
total_CMD = 137076 
util_bw = 8960 
Wasted_Col = 9753 
Wasted_Row = 2326 
Idle = 116037 

BW Util Bottlenecks: 
RCDc_limit = 2669 
RCDWRc_limit = 414 
WTRc_limit = 832 
RTWc_limit = 4695 
CCDLc_limit = 4235 
rwq = 0 
CCDLc_limit_alone = 3769 
WTRc_limit_alone = 703 
RTWc_limit_alone = 4358 

Commands details: 
total_CMD = 137076 
n_nop = 127565 
Read = 6680 
Write = 0 
L2_Alloc = 0 
L2_WB = 2280 
n_act = 345 
n_pre = 329 
n_ref = 0 
n_req = 7250 
total_req = 8960 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 8960 
Row_Bus_Util =  0.004917 
CoL_Bus_Util = 0.065365 
Either_Row_CoL_Bus_Util = 0.069385 
Issued_on_Two_Bus_Simul_Util = 0.000897 
issued_two_Eff = 0.012932 
queue_avg = 0.620619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.620619
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 255): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127535 n_act=360 n_pre=344 n_ref_event=0 n_req=7243 n_rd=6672 n_rd_L2_A=0 n_write=0 n_wr_bk=2282 bw_util=0.06532
n_activity=32760 dram_eff=0.2733
bk0: 448a 135673i bk1: 448a 135840i bk2: 448a 135418i bk3: 448a 135293i bk4: 448a 135719i bk5: 448a 135576i bk6: 440a 135684i bk7: 440a 135482i bk8: 392a 135903i bk9: 408a 135960i bk10: 384a 135217i bk11: 384a 135427i bk12: 384a 135596i bk13: 384a 135588i bk14: 384a 135358i bk15: 384a 135522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950297
Row_Buffer_Locality_read = 0.954886
Row_Buffer_Locality_write = 0.896672
Bank_Level_Parallism = 1.473252
Bank_Level_Parallism_Col = 1.409169
Bank_Level_Parallism_Ready = 1.168528
write_to_read_ratio_blp_rw_average = 0.410054
GrpLevelPara = 1.331029 

BW Util details:
bwutil = 0.065321 
total_CMD = 137076 
util_bw = 8954 
Wasted_Col = 9768 
Wasted_Row = 2457 
Idle = 115897 

BW Util Bottlenecks: 
RCDc_limit = 2820 
RCDWRc_limit = 448 
WTRc_limit = 921 
RTWc_limit = 4359 
CCDLc_limit = 4086 
rwq = 0 
CCDLc_limit_alone = 3646 
WTRc_limit_alone = 762 
RTWc_limit_alone = 4078 

Commands details: 
total_CMD = 137076 
n_nop = 127535 
Read = 6672 
Write = 0 
L2_Alloc = 0 
L2_WB = 2282 
n_act = 360 
n_pre = 344 
n_ref = 0 
n_req = 7243 
total_req = 8954 

Dual Bus Interface Util: 
issued_total_row = 704 
issued_total_col = 8954 
Row_Bus_Util =  0.005136 
CoL_Bus_Util = 0.065321 
Either_Row_CoL_Bus_Util = 0.069604 
Issued_on_Two_Bus_Simul_Util = 0.000854 
issued_two_Eff = 0.012263 
queue_avg = 0.602170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.60217
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 257): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127426 n_act=379 n_pre=363 n_ref_event=0 n_req=7269 n_rd=6688 n_rd_L2_A=0 n_write=0 n_wr_bk=2324 bw_util=0.06574
n_activity=35364 dram_eff=0.2548
bk0: 448a 135599i bk1: 448a 135781i bk2: 448a 135130i bk3: 448a 135273i bk4: 448a 135656i bk5: 448a 135706i bk6: 448a 135318i bk7: 448a 135750i bk8: 416a 135785i bk9: 400a 135768i bk10: 384a 135295i bk11: 384a 135623i bk12: 384a 135616i bk13: 384a 135351i bk14: 384a 135351i bk15: 368a 135548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947861
Row_Buffer_Locality_read = 0.952452
Row_Buffer_Locality_write = 0.895009
Bank_Level_Parallism = 1.436120
Bank_Level_Parallism_Col = 1.392442
Bank_Level_Parallism_Ready = 1.180315
write_to_read_ratio_blp_rw_average = 0.408209
GrpLevelPara = 1.341199 

BW Util details:
bwutil = 0.065745 
total_CMD = 137076 
util_bw = 9012 
Wasted_Col = 10259 
Wasted_Row = 2966 
Idle = 114839 

BW Util Bottlenecks: 
RCDc_limit = 3046 
RCDWRc_limit = 486 
WTRc_limit = 916 
RTWc_limit = 4421 
CCDLc_limit = 3910 
rwq = 0 
CCDLc_limit_alone = 3600 
WTRc_limit_alone = 828 
RTWc_limit_alone = 4199 

Commands details: 
total_CMD = 137076 
n_nop = 127426 
Read = 6688 
Write = 0 
L2_Alloc = 0 
L2_WB = 2324 
n_act = 379 
n_pre = 363 
n_ref = 0 
n_req = 7269 
total_req = 9012 

Dual Bus Interface Util: 
issued_total_row = 742 
issued_total_col = 9012 
Row_Bus_Util =  0.005413 
CoL_Bus_Util = 0.065745 
Either_Row_CoL_Bus_Util = 0.070399 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.010777 
queue_avg = 0.573361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.573361
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 257): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127577 n_act=340 n_pre=324 n_ref_event=0 n_req=7246 n_rd=6676 n_rd_L2_A=0 n_write=0 n_wr_bk=2280 bw_util=0.06534
n_activity=34177 dram_eff=0.262
bk0: 448a 135545i bk1: 448a 135621i bk2: 448a 135117i bk3: 448a 135202i bk4: 448a 135805i bk5: 448a 135660i bk6: 448a 135784i bk7: 448a 135611i bk8: 400a 135829i bk9: 404a 135719i bk10: 384a 135479i bk11: 384a 135350i bk12: 384a 135509i bk13: 384a 135380i bk14: 384a 135416i bk15: 368a 135652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953078
Row_Buffer_Locality_read = 0.956561
Row_Buffer_Locality_write = 0.912281
Bank_Level_Parallism = 1.467224
Bank_Level_Parallism_Col = 1.417567
Bank_Level_Parallism_Ready = 1.190040
write_to_read_ratio_blp_rw_average = 0.421237
GrpLevelPara = 1.343228 

BW Util details:
bwutil = 0.065336 
total_CMD = 137076 
util_bw = 8956 
Wasted_Col = 10212 
Wasted_Row = 2494 
Idle = 115414 

BW Util Bottlenecks: 
RCDc_limit = 2762 
RCDWRc_limit = 368 
WTRc_limit = 985 
RTWc_limit = 4945 
CCDLc_limit = 3909 
rwq = 0 
CCDLc_limit_alone = 3520 
WTRc_limit_alone = 857 
RTWc_limit_alone = 4684 

Commands details: 
total_CMD = 137076 
n_nop = 127577 
Read = 6676 
Write = 0 
L2_Alloc = 0 
L2_WB = 2280 
n_act = 340 
n_pre = 324 
n_ref = 0 
n_req = 7246 
total_req = 8956 

Dual Bus Interface Util: 
issued_total_row = 664 
issued_total_col = 8956 
Row_Bus_Util =  0.004844 
CoL_Bus_Util = 0.065336 
Either_Row_CoL_Bus_Util = 0.069297 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.012738 
queue_avg = 0.573594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.573594
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 257): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127522 n_act=370 n_pre=354 n_ref_event=0 n_req=7245 n_rd=6672 n_rd_L2_A=0 n_write=0 n_wr_bk=2292 bw_util=0.06539
n_activity=34144 dram_eff=0.2625
bk0: 448a 135728i bk1: 448a 135539i bk2: 448a 135306i bk3: 448a 134965i bk4: 448a 135863i bk5: 448a 135760i bk6: 448a 135809i bk7: 448a 135297i bk8: 392a 135861i bk9: 408a 136020i bk10: 384a 135316i bk11: 384a 135457i bk12: 384a 135561i bk13: 384a 135560i bk14: 384a 135564i bk15: 368a 135650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948930
Row_Buffer_Locality_read = 0.953837
Row_Buffer_Locality_write = 0.891798
Bank_Level_Parallism = 1.472420
Bank_Level_Parallism_Col = 1.401703
Bank_Level_Parallism_Ready = 1.188867
write_to_read_ratio_blp_rw_average = 0.400176
GrpLevelPara = 1.343393 

BW Util details:
bwutil = 0.065394 
total_CMD = 137076 
util_bw = 8964 
Wasted_Col = 9808 
Wasted_Row = 2421 
Idle = 115883 

BW Util Bottlenecks: 
RCDc_limit = 2899 
RCDWRc_limit = 506 
WTRc_limit = 893 
RTWc_limit = 4135 
CCDLc_limit = 3976 
rwq = 0 
CCDLc_limit_alone = 3596 
WTRc_limit_alone = 788 
RTWc_limit_alone = 3860 

Commands details: 
total_CMD = 137076 
n_nop = 127522 
Read = 6672 
Write = 0 
L2_Alloc = 0 
L2_WB = 2292 
n_act = 370 
n_pre = 354 
n_ref = 0 
n_req = 7245 
total_req = 8964 

Dual Bus Interface Util: 
issued_total_row = 724 
issued_total_col = 8964 
Row_Bus_Util =  0.005282 
CoL_Bus_Util = 0.065394 
Either_Row_CoL_Bus_Util = 0.069699 
Issued_on_Two_Bus_Simul_Util = 0.000978 
issued_two_Eff = 0.014026 
queue_avg = 0.634181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.634181
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 256): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127525 n_act=372 n_pre=356 n_ref_event=0 n_req=7239 n_rd=6668 n_rd_L2_A=0 n_write=0 n_wr_bk=2284 bw_util=0.06531
n_activity=35069 dram_eff=0.2553
bk0: 448a 135621i bk1: 448a 135698i bk2: 448a 135403i bk3: 448a 135088i bk4: 448a 135780i bk5: 448a 135727i bk6: 444a 135554i bk7: 448a 135411i bk8: 392a 135805i bk9: 408a 135904i bk10: 384a 135355i bk11: 384a 135383i bk12: 384a 135600i bk13: 384a 135215i bk14: 384a 135536i bk15: 368a 135470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948612
Row_Buffer_Locality_read = 0.953059
Row_Buffer_Locality_write = 0.896672
Bank_Level_Parallism = 1.450887
Bank_Level_Parallism_Col = 1.396207
Bank_Level_Parallism_Ready = 1.192359
write_to_read_ratio_blp_rw_average = 0.411469
GrpLevelPara = 1.319393 

BW Util details:
bwutil = 0.065307 
total_CMD = 137076 
util_bw = 8952 
Wasted_Col = 10306 
Wasted_Row = 2732 
Idle = 115086 

BW Util Bottlenecks: 
RCDc_limit = 2997 
RCDWRc_limit = 456 
WTRc_limit = 961 
RTWc_limit = 4630 
CCDLc_limit = 4049 
rwq = 0 
CCDLc_limit_alone = 3575 
WTRc_limit_alone = 785 
RTWc_limit_alone = 4332 

Commands details: 
total_CMD = 137076 
n_nop = 127525 
Read = 6668 
Write = 0 
L2_Alloc = 0 
L2_WB = 2284 
n_act = 372 
n_pre = 356 
n_ref = 0 
n_req = 7239 
total_req = 8952 

Dual Bus Interface Util: 
issued_total_row = 728 
issued_total_col = 8952 
Row_Bus_Util =  0.005311 
CoL_Bus_Util = 0.065307 
Either_Row_CoL_Bus_Util = 0.069677 
Issued_on_Two_Bus_Simul_Util = 0.000941 
issued_two_Eff = 0.013506 
queue_avg = 0.640929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.640929
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 257): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127630 n_act=324 n_pre=308 n_ref_event=0 n_req=7233 n_rd=6672 n_rd_L2_A=0 n_write=0 n_wr_bk=2244 bw_util=0.06504
n_activity=32923 dram_eff=0.2708
bk0: 448a 135820i bk1: 448a 135670i bk2: 448a 135497i bk3: 448a 135337i bk4: 448a 135813i bk5: 448a 135861i bk6: 448a 135727i bk7: 448a 135566i bk8: 392a 136050i bk9: 408a 135860i bk10: 384a 135328i bk11: 384a 135502i bk12: 384a 135503i bk13: 384a 135572i bk14: 384a 135433i bk15: 368a 135629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955205
Row_Buffer_Locality_read = 0.958933
Row_Buffer_Locality_write = 0.910873
Bank_Level_Parallism = 1.444773
Bank_Level_Parallism_Col = 1.400163
Bank_Level_Parallism_Ready = 1.177209
write_to_read_ratio_blp_rw_average = 0.394301
GrpLevelPara = 1.333188 

BW Util details:
bwutil = 0.065044 
total_CMD = 137076 
util_bw = 8916 
Wasted_Col = 9646 
Wasted_Row = 2397 
Idle = 116117 

BW Util Bottlenecks: 
RCDc_limit = 2642 
RCDWRc_limit = 386 
WTRc_limit = 1032 
RTWc_limit = 4101 
CCDLc_limit = 4026 
rwq = 0 
CCDLc_limit_alone = 3594 
WTRc_limit_alone = 859 
RTWc_limit_alone = 3842 

Commands details: 
total_CMD = 137076 
n_nop = 127630 
Read = 6672 
Write = 0 
L2_Alloc = 0 
L2_WB = 2244 
n_act = 324 
n_pre = 308 
n_ref = 0 
n_req = 7233 
total_req = 8916 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 8916 
Row_Bus_Util =  0.004611 
CoL_Bus_Util = 0.065044 
Either_Row_CoL_Bus_Util = 0.068911 
Issued_on_Two_Bus_Simul_Util = 0.000744 
issued_two_Eff = 0.010798 
queue_avg = 0.587762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.587762
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 255): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127517 n_act=359 n_pre=343 n_ref_event=0 n_req=7261 n_rd=6688 n_rd_L2_A=0 n_write=0 n_wr_bk=2292 bw_util=0.06551
n_activity=33773 dram_eff=0.2659
bk0: 448a 135691i bk1: 448a 135742i bk2: 448a 135427i bk3: 448a 135370i bk4: 448a 135486i bk5: 448a 135646i bk6: 448a 135534i bk7: 444a 135750i bk8: 424a 135842i bk9: 396a 135844i bk10: 384a 135297i bk11: 384a 135490i bk12: 384a 135632i bk13: 384a 135189i bk14: 384a 135465i bk15: 368a 135593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950558
Row_Buffer_Locality_read = 0.953798
Row_Buffer_Locality_write = 0.912740
Bank_Level_Parallism = 1.456552
Bank_Level_Parallism_Col = 1.400873
Bank_Level_Parallism_Ready = 1.174053
write_to_read_ratio_blp_rw_average = 0.398999
GrpLevelPara = 1.340944 

BW Util details:
bwutil = 0.065511 
total_CMD = 137076 
util_bw = 8980 
Wasted_Col = 10022 
Wasted_Row = 2610 
Idle = 115464 

BW Util Bottlenecks: 
RCDc_limit = 2892 
RCDWRc_limit = 414 
WTRc_limit = 985 
RTWc_limit = 4264 
CCDLc_limit = 3989 
rwq = 0 
CCDLc_limit_alone = 3537 
WTRc_limit_alone = 828 
RTWc_limit_alone = 3969 

Commands details: 
total_CMD = 137076 
n_nop = 127517 
Read = 6688 
Write = 0 
L2_Alloc = 0 
L2_WB = 2292 
n_act = 359 
n_pre = 343 
n_ref = 0 
n_req = 7261 
total_req = 8980 

Dual Bus Interface Util: 
issued_total_row = 702 
issued_total_col = 8980 
Row_Bus_Util =  0.005121 
CoL_Bus_Util = 0.065511 
Either_Row_CoL_Bus_Util = 0.069735 
Issued_on_Two_Bus_Simul_Util = 0.000897 
issued_two_Eff = 0.012867 
queue_avg = 0.658102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.658102
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 257): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127549 n_act=356 n_pre=340 n_ref_event=0 n_req=7251 n_rd=6680 n_rd_L2_A=0 n_write=0 n_wr_bk=2284 bw_util=0.06539
n_activity=32751 dram_eff=0.2737
bk0: 448a 135738i bk1: 448a 135804i bk2: 448a 135261i bk3: 448a 135561i bk4: 448a 135593i bk5: 448a 135752i bk6: 448a 135720i bk7: 448a 135692i bk8: 408a 135915i bk9: 400a 135900i bk10: 384a 135370i bk11: 384a 135427i bk12: 384a 135359i bk13: 384a 135540i bk14: 384a 135448i bk15: 368a 135496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950903
Row_Buffer_Locality_read = 0.954641
Row_Buffer_Locality_write = 0.907180
Bank_Level_Parallism = 1.476272
Bank_Level_Parallism_Col = 1.402754
Bank_Level_Parallism_Ready = 1.152387
write_to_read_ratio_blp_rw_average = 0.387339
GrpLevelPara = 1.330485 

BW Util details:
bwutil = 0.065394 
total_CMD = 137076 
util_bw = 8964 
Wasted_Col = 9612 
Wasted_Row = 2349 
Idle = 116151 

BW Util Bottlenecks: 
RCDc_limit = 2812 
RCDWRc_limit = 409 
WTRc_limit = 1078 
RTWc_limit = 3881 
CCDLc_limit = 4219 
rwq = 0 
CCDLc_limit_alone = 3792 
WTRc_limit_alone = 903 
RTWc_limit_alone = 3629 

Commands details: 
total_CMD = 137076 
n_nop = 127549 
Read = 6680 
Write = 0 
L2_Alloc = 0 
L2_WB = 2284 
n_act = 356 
n_pre = 340 
n_ref = 0 
n_req = 7251 
total_req = 8964 

Dual Bus Interface Util: 
issued_total_row = 696 
issued_total_col = 8964 
Row_Bus_Util =  0.005077 
CoL_Bus_Util = 0.065394 
Either_Row_CoL_Bus_Util = 0.069502 
Issued_on_Two_Bus_Simul_Util = 0.000970 
issued_two_Eff = 0.013960 
queue_avg = 0.601265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.601265
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 256): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137076 n_nop=127471 n_act=376 n_pre=360 n_ref_event=0 n_req=7258 n_rd=6680 n_rd_L2_A=0 n_write=0 n_wr_bk=2312 bw_util=0.0656
n_activity=33223 dram_eff=0.2707
bk0: 448a 135473i bk1: 448a 135538i bk2: 448a 135330i bk3: 448a 135347i bk4: 448a 135669i bk5: 448a 135606i bk6: 448a 135717i bk7: 448a 135425i bk8: 408a 135904i bk9: 400a 135734i bk10: 384a 135322i bk11: 384a 135325i bk12: 384a 135493i bk13: 384a 135627i bk14: 384a 135513i bk15: 368a 135375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948195
Row_Buffer_Locality_read = 0.952395
Row_Buffer_Locality_write = 0.899654
Bank_Level_Parallism = 1.475776
Bank_Level_Parallism_Col = 1.420260
Bank_Level_Parallism_Ready = 1.170040
write_to_read_ratio_blp_rw_average = 0.407157
GrpLevelPara = 1.343830 

BW Util details:
bwutil = 0.065599 
total_CMD = 137076 
util_bw = 8992 
Wasted_Col = 9970 
Wasted_Row = 2773 
Idle = 115341 

BW Util Bottlenecks: 
RCDc_limit = 2985 
RCDWRc_limit = 445 
WTRc_limit = 980 
RTWc_limit = 4398 
CCDLc_limit = 4028 
rwq = 0 
CCDLc_limit_alone = 3609 
WTRc_limit_alone = 835 
RTWc_limit_alone = 4124 

Commands details: 
total_CMD = 137076 
n_nop = 127471 
Read = 6680 
Write = 0 
L2_Alloc = 0 
L2_WB = 2312 
n_act = 376 
n_pre = 360 
n_ref = 0 
n_req = 7258 
total_req = 8992 

Dual Bus Interface Util: 
issued_total_row = 736 
issued_total_col = 8992 
Row_Bus_Util =  0.005369 
CoL_Bus_Util = 0.065599 
Either_Row_CoL_Bus_Util = 0.070071 
Issued_on_Two_Bus_Simul_Util = 0.000897 
issued_two_Eff = 0.012806 
queue_avg = 0.580233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.580233

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14540, Miss = 5496, Miss_rate = 0.378, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 15311, Miss = 5584, Miss_rate = 0.365, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[2]: Access = 15161, Miss = 5468, Miss_rate = 0.361, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 15513, Miss = 5580, Miss_rate = 0.360, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[4]: Access = 15432, Miss = 5568, Miss_rate = 0.361, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 15287, Miss = 5476, Miss_rate = 0.358, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[6]: Access = 14933, Miss = 5480, Miss_rate = 0.367, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 15842, Miss = 5560, Miss_rate = 0.351, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 15627, Miss = 5580, Miss_rate = 0.357, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[9]: Access = 15159, Miss = 5476, Miss_rate = 0.361, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[10]: Access = 15186, Miss = 5508, Miss_rate = 0.363, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[11]: Access = 15467, Miss = 5528, Miss_rate = 0.357, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[12]: Access = 15129, Miss = 5496, Miss_rate = 0.363, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[13]: Access = 15712, Miss = 5544, Miss_rate = 0.353, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[14]: Access = 14960, Miss = 5448, Miss_rate = 0.364, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[15]: Access = 15557, Miss = 5600, Miss_rate = 0.360, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[16]: Access = 15055, Miss = 5592, Miss_rate = 0.371, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[17]: Access = 14822, Miss = 5528, Miss_rate = 0.373, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[18]: Access = 15258, Miss = 5560, Miss_rate = 0.364, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[19]: Access = 15455, Miss = 5577, Miss_rate = 0.361, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[20]: Access = 15315, Miss = 5556, Miss_rate = 0.363, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[21]: Access = 15409, Miss = 5560, Miss_rate = 0.361, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[22]: Access = 15352, Miss = 5556, Miss_rate = 0.362, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[23]: Access = 15540, Miss = 5564, Miss_rate = 0.358, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[24]: Access = 15568, Miss = 5576, Miss_rate = 0.358, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[25]: Access = 15145, Miss = 5508, Miss_rate = 0.364, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[26]: Access = 15656, Miss = 5576, Miss_rate = 0.356, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[27]: Access = 15117, Miss = 5528, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[28]: Access = 15455, Miss = 5572, Miss_rate = 0.361, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[29]: Access = 15517, Miss = 5544, Miss_rate = 0.357, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[30]: Access = 15225, Miss = 5580, Miss_rate = 0.367, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[31]: Access = 15105, Miss = 5501, Miss_rate = 0.364, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[32]: Access = 15255, Miss = 5536, Miss_rate = 0.363, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[33]: Access = 14718, Miss = 5540, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[34]: Access = 15377, Miss = 5500, Miss_rate = 0.358, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[35]: Access = 15264, Miss = 5592, Miss_rate = 0.366, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[36]: Access = 15361, Miss = 5492, Miss_rate = 0.358, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[37]: Access = 15307, Miss = 5584, Miss_rate = 0.365, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[38]: Access = 15394, Miss = 5524, Miss_rate = 0.359, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[39]: Access = 15533, Miss = 5560, Miss_rate = 0.358, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[40]: Access = 15421, Miss = 5488, Miss_rate = 0.356, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[41]: Access = 15460, Miss = 5584, Miss_rate = 0.361, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[42]: Access = 15939, Miss = 5581, Miss_rate = 0.350, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 14945, Miss = 5484, Miss_rate = 0.367, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[44]: Access = 15409, Miss = 5548, Miss_rate = 0.360, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 15220, Miss = 5524, Miss_rate = 0.363, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[46]: Access = 15156, Miss = 5525, Miss_rate = 0.365, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[47]: Access = 15124, Miss = 5544, Miss_rate = 0.367, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[48]: Access = 15318, Miss = 5628, Miss_rate = 0.367, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[49]: Access = 14532, Miss = 5452, Miss_rate = 0.375, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 15643, Miss = 5520, Miss_rate = 0.353, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[51]: Access = 15021, Miss = 5516, Miss_rate = 0.367, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[52]: Access = 15145, Miss = 5496, Miss_rate = 0.363, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[53]: Access = 15279, Miss = 5581, Miss_rate = 0.365, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[54]: Access = 15223, Miss = 5504, Miss_rate = 0.362, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[55]: Access = 15467, Miss = 5556, Miss_rate = 0.359, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[56]: Access = 15508, Miss = 5460, Miss_rate = 0.352, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[57]: Access = 15398, Miss = 5572, Miss_rate = 0.362, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[58]: Access = 15559, Miss = 5620, Miss_rate = 0.361, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[59]: Access = 15264, Miss = 5444, Miss_rate = 0.357, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[60]: Access = 15681, Miss = 5608, Miss_rate = 0.358, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[61]: Access = 15035, Miss = 5456, Miss_rate = 0.363, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[62]: Access = 15352, Miss = 5616, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[63]: Access = 14738, Miss = 5452, Miss_rate = 0.370, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 978856
L2_total_cache_misses = 354357
L2_total_cache_miss_rate = 0.3620
L2_total_cache_pending_hits = 2760
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 621739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 160983
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34932
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 104781
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 839143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139713
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3115083
icnt_total_pkts_simt_to_mem=3171126
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3171126
Req_Network_cycles = 182553
Req_Network_injected_packets_per_cycle =      17.3710 
Req_Network_conflicts_per_cycle =      40.9708
Req_Network_conflicts_per_cycle_util =      42.2530
Req_Bank_Level_Parallism =      17.7943
Req_Network_in_buffer_full_per_cycle =      21.5548
Req_Network_in_buffer_avg_util =     262.7608
Req_Network_out_buffer_full_per_cycle =       1.3352
Req_Network_out_buffer_avg_util =     200.4565

Reply_Network_injected_packets_num = 3115152
Reply_Network_cycles = 182553
Reply_Network_injected_packets_per_cycle =       17.0644
Reply_Network_conflicts_per_cycle =        4.0677
Reply_Network_conflicts_per_cycle_util =       4.2335
Reply_Bank_Level_Parallism =      17.7595
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2303
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2133
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 42 sec (1542 sec)
gpgpu_simulation_rate = 52387 (inst/sec)
gpgpu_simulation_rate = 118 (cycle/sec)
gpgpu_silicon_slowdown = 9593220x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
