[p PRO_MODE GLOBOPT AUTOSTATIC RSC14 PICREGULAR PICMID SPACEOPT ]
[d version 1.1 ]
[d edition pro ]
[d chip FT61F13X ]
[d frameptr 6 ]
"62 D:\文件夹\IDE3.08\IDE3.0.8Beta\data\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 D:\文件夹\IDE3.08\IDE3.0.8Beta\data\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"45 D:\辉芒微开发资料\ft61f13x-c语言\test_61f13x_INT\test_61f13x_INT.C
[v _DelayUs DelayUs `(v  1 e 1 0 ]
[v i1_DelayUs DelayUs `(v  1 e 1 0 ]
"59
[v _DelayMs DelayMs `(v  1 e 1 0 ]
[v i1_DelayMs DelayMs `(v  1 e 1 0 ]
"76
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
"101
[v _ISR ISR `II(v  1 e 1 0 ]
"117
[v _INT_INITIAL INT_INITIAL `(v  1 e 1 0 ]
"131
[v _main main `(i  1 e 2 0 ]
"78 D:\文件夹\IDE3.08\IDE3.0.8Beta\data\include\FT61F13X.h
[v _PORTA PORTA `VEuc  1 e 1 @5 ]
"91
[v _PA2 PA2 `VEb  1 e 0 @42 ]
"179
[v _PORTC PORTC `VEuc  1 e 1 @7 ]
"247
[v _INTCON INTCON `VEuc  1 e 1 @11 ]
"250
[v _INTF INTF `VEb  1 e 0 @89 ]
"253
[v _INTE INTE `VEb  1 e 0 @92 ]
"256
[v _GIE GIE `VEb  1 e 0 @95 ]
"568
[v _OPTION OPTION `VEuc  1 e 1 @129 ]
"576
[v _INTEDG INTEDG `VEb  1 e 0 @1038 ]
"597
[v _TRISA TRISA `VEuc  1 e 1 @133 ]
"603
[v _TRISA4 TRISA4 `VEb  1 e 0 @1068 ]
"655
[v _TRISC TRISC `VEuc  1 e 1 @135 ]
"774
[v _OSCCON OSCCON `VEuc  1 e 1 @143 ]
"838
[v _WPUC WPUC `VEuc  1 e 1 @147 ]
"876
[v _WPUA WPUA `VEuc  1 e 1 @149 ]
"1419
[v _ANSEL0 ANSEL0 `VEuc  1 e 1 @286 ]
"38 D:\辉芒微开发资料\ft61f13x-c语言\test_61f13x_INT\test_61f13x_INT.C
[v _FCount FCount `uc  1 e 1 0 ]
"131
[v _main main `(i  1 e 2 0 ]
{
"147
} 0
"76
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
{
"94
} 0
"117
[v _INT_INITIAL INT_INITIAL `(v  1 e 1 0 ]
{
"124
} 0
"59
[v _DelayMs DelayMs `(v  1 e 1 0 ]
{
[v DelayMs@Time Time `uc  1 a 1 wreg ]
"61
[v DelayMs@b b `uc  1 a 1 4 ]
[v DelayMs@a a `uc  1 a 1 3 ]
"59
[v DelayMs@Time Time `uc  1 a 1 wreg ]
"62
[v DelayMs@Time Time `uc  1 a 1 2 ]
"69
} 0
"45
[v _DelayUs DelayUs `(v  1 e 1 0 ]
{
[v DelayUs@Time Time `uc  1 a 1 wreg ]
"47
[v DelayUs@a a `uc  1 a 1 1 ]
"45
[v DelayUs@Time Time `uc  1 a 1 wreg ]
"48
[v DelayUs@Time Time `uc  1 a 1 0 ]
"52
} 0
"101
[v _ISR ISR `II(v  1 e 1 0 ]
{
"110
} 0
"59
[v i1_DelayMs DelayMs `(v  1 e 1 0 ]
{
[v i1DelayMs@Time Time `uc  1 a 1 wreg ]
[v i1DelayMs@b DelayMs `uc  1 a 1 4 ]
[v i1DelayMs@a DelayMs `uc  1 a 1 3 ]
[v i1DelayMs@Time Time `uc  1 a 1 wreg ]
"62
[v i1DelayMs@Time Time `uc  1 a 1 2 ]
"69
} 0
"45
[v i1_DelayUs DelayUs `(v  1 e 1 0 ]
{
[v i1DelayUs@Time Time `uc  1 a 1 wreg ]
[v i1DelayUs@a DelayUs `uc  1 a 1 1 ]
[v i1DelayUs@Time Time `uc  1 a 1 wreg ]
"48
[v i1DelayUs@Time Time `uc  1 a 1 0 ]
"52
} 0
