Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Mar  1 13:30:08 2022
| Host         : fedora running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_timing_summary -max_paths 10 -file CoraZ7_timing_summary_routed.rpt -pb CoraZ7_timing_summary_routed.pb -rpx CoraZ7_timing_summary_routed.rpx -warn_on_violation
| Design       : CoraZ7
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.632        0.000                      0                  457        0.152        0.000                      0                  457        3.500        0.000                       0                   211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.632        0.000                      0                  395        0.152        0.000                      0                  395        3.500        0.000                       0                   211  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.534        0.000                      0                   62        0.608        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/byteSel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.306ns (24.458%)  route 4.034ns (75.542%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.737     5.371    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X39Y57         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[1]/Q
                         net (fo=49, routed)          1.287     7.114    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/Q[1]
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.152     7.266 f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_12/O
                         net (fo=1, routed)           0.825     8.091    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_12_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I3_O)        0.326     8.417 f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_4/O
                         net (fo=1, routed)           0.872     9.289    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_4_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.413 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_2/O
                         net (fo=2, routed)           0.590    10.003    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_wr[5]
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.124    10.127 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_4__0/O
                         net (fo=1, routed)           0.460    10.587    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_4__0_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.711 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    10.711    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X39Y54         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.562    12.920    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y54         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X39Y54         FDPE (Setup_fdpe_C_D)        0.031    13.343    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/byteSel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 1.826ns (37.248%)  route 3.076ns (62.752%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.736     5.370    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X38Y59         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/Q
                         net (fo=3, routed)           1.330     7.179    inst_top_level/inst_i2c_user_lcd/lcd_delay_reg_n_0_[14]
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.295     7.474 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.474    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_i_6_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.872 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.872    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    inst_top_level/inst_i2c_user_lcd/next_state1_carry__1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.214 f  inst_top_level/inst_i2c_user_lcd/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          0.843     9.056    inst_top_level/inst_i2c_user_lcd/next_state1_carry__2_n_1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.313     9.369 r  inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.903    10.273    inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.562    12.920    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X38Y56         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[0]/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y56         FDRE (Setup_fdre_C_CE)      -0.169    13.143    inst_top_level/inst_i2c_user_lcd/byteSel_reg[0]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/byteSel_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 1.826ns (37.248%)  route 3.076ns (62.752%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.736     5.370    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X38Y59         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/Q
                         net (fo=3, routed)           1.330     7.179    inst_top_level/inst_i2c_user_lcd/lcd_delay_reg_n_0_[14]
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.295     7.474 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.474    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_i_6_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.872 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.872    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    inst_top_level/inst_i2c_user_lcd/next_state1_carry__1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.214 f  inst_top_level/inst_i2c_user_lcd/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          0.843     9.056    inst_top_level/inst_i2c_user_lcd/next_state1_carry__2_n_1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.313     9.369 r  inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.903    10.273    inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.562    12.920    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X38Y56         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[3]/C
                         clock pessimism              0.428    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y56         FDRE (Setup_fdre_C_CE)      -0.169    13.143    inst_top_level/inst_i2c_user_lcd/byteSel_reg[3]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/addr_rw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.058ns (21.872%)  route 3.779ns (78.128%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.739     5.373    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          2.104     7.933    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.152     8.085 r  inst_top_level/inst_reset_deb/data_clk_i_6__0/O
                         net (fo=3, routed)           1.088     9.173    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_n2_out
    SLICE_X33Y52         LUT6 (Prop_lut6_I5_O)        0.326     9.499 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_tx[1]_i_2/O
                         net (fo=3, routed)           0.587    10.086    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/addr_rw0
    SLICE_X33Y53         LUT3 (Prop_lut3_I1_O)        0.124    10.210 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/addr_rw[0]_i_1/O
                         net (fo=1, routed)           0.000    10.210    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/addr_rw[0]_i_1_n_0
    SLICE_X33Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/addr_rw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.487    12.845    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X33Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/addr_rw_reg[0]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.029    13.229    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/addr_rw_reg[0]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 2.173ns (43.963%)  route 2.770ns (56.037%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.659     5.293    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X32Y57         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.518     5.811 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.652     6.463    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[0]
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.587 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.587    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.119 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.119    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.341 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]_i_2/O[0]
                         net (fo=4, routed)           1.070     8.411    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data0[4]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.325     8.736 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_6/O
                         net (fo=2, routed)           0.458     9.194    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_6_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.328     9.522 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_4/O
                         net (fo=1, routed)           0.590    10.112    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_4_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.236 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000    10.236    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_1_n_0
    SLICE_X32Y56         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.487    12.845    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X32Y56         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.425    13.269    
                         clock uncertainty           -0.035    13.234    
    SLICE_X32Y56         FDCE (Setup_fdce_C_D)        0.079    13.313    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/byteSel_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.826ns (39.736%)  route 2.769ns (60.264%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.736     5.370    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X38Y59         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/Q
                         net (fo=3, routed)           1.330     7.179    inst_top_level/inst_i2c_user_lcd/lcd_delay_reg_n_0_[14]
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.295     7.474 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.474    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_i_6_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.872 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.872    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    inst_top_level/inst_i2c_user_lcd/next_state1_carry__1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.214 f  inst_top_level/inst_i2c_user_lcd/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          0.843     9.056    inst_top_level/inst_i2c_user_lcd/next_state1_carry__2_n_1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.313     9.369 r  inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.596     9.966    inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.563    12.921    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X40Y56         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[5]/C
                         clock pessimism              0.391    13.311    
                         clock uncertainty           -0.035    13.276    
    SLICE_X40Y56         FDRE (Setup_fdre_C_CE)      -0.205    13.071    inst_top_level/inst_i2c_user_lcd/byteSel_reg[5]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 2.078ns (43.979%)  route 2.647ns (56.021%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.661     5.295    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X33Y50         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.456     5.751 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.826     6.577    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg_n_0_[0]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0/O
                         net (fo=1, routed)           0.000     6.701    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.214 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     7.332    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]_i_3__0/O[0]
                         net (fo=6, routed)           1.018     8.568    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]_i_3__0_n_7
    SLICE_X33Y49         LUT5 (Prop_lut5_I1_O)        0.323     8.891 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_2__0/O
                         net (fo=1, routed)           0.803     9.694    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_2__0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.326    10.020 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_1__0/O
                         net (fo=1, routed)           0.000    10.020    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_1__0_n_0
    SLICE_X33Y48         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.504    12.862    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X33Y48         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.276    13.139    
                         clock uncertainty           -0.035    13.103    
    SLICE_X33Y48         FDCE (Setup_fdce_C_D)        0.032    13.135    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.787ns (37.857%)  route 2.933ns (62.143%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.661     5.295    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X33Y50         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.456     5.751 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.826     6.577    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg_n_0_[0]
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0/O
                         net (fo=1, routed)           0.000     6.701    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.128 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0/O[1]
                         net (fo=4, routed)           1.025     8.153    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0_n_6
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.328     8.481 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_8__0/O
                         net (fo=1, routed)           0.594     9.075    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_8__0_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     9.403 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_3__0/O
                         net (fo=1, routed)           0.489     9.892    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_3__0_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.016 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_1__0/O
                         net (fo=1, routed)           0.000    10.016    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_1__0_n_0
    SLICE_X33Y49         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.504    12.862    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X33Y49         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.276    13.139    
                         clock uncertainty           -0.035    13.103    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)        0.031    13.134    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/byteSel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.826ns (39.617%)  route 2.783ns (60.383%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.736     5.370    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X38Y59         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/Q
                         net (fo=3, routed)           1.330     7.179    inst_top_level/inst_i2c_user_lcd/lcd_delay_reg_n_0_[14]
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.295     7.474 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.474    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_i_6_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.872 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.872    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    inst_top_level/inst_i2c_user_lcd/next_state1_carry__1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.214 f  inst_top_level/inst_i2c_user_lcd/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          0.843     9.056    inst_top_level/inst_i2c_user_lcd/next_state1_carry__2_n_1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.313     9.369 r  inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.610     9.979    inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.561    12.919    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X39Y57         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[1]/C
                         clock pessimism              0.428    13.346    
                         clock uncertainty           -0.035    13.311    
    SLICE_X39Y57         FDRE (Setup_fdre_C_CE)      -0.205    13.106    inst_top_level/inst_i2c_user_lcd/byteSel_reg[1]
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/byteSel_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.826ns (39.617%)  route 2.783ns (60.383%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.736     5.370    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X38Y59         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  inst_top_level/inst_i2c_user_lcd/lcd_delay_reg[14]/Q
                         net (fo=3, routed)           1.330     7.179    inst_top_level/inst_i2c_user_lcd/lcd_delay_reg_n_0_[14]
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.295     7.474 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.474    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_i_6_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.872 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.872    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    inst_top_level/inst_i2c_user_lcd/next_state1_carry__1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.214 f  inst_top_level/inst_i2c_user_lcd/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          0.843     9.056    inst_top_level/inst_i2c_user_lcd/next_state1_carry__2_n_1
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.313     9.369 r  inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.610     9.979    inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.561    12.919    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X39Y57         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[2]/C
                         clock pessimism              0.428    13.346    
                         clock uncertainty           -0.035    13.311    
    SLICE_X39Y57         FDRE (Setup_fdre_C_CE)      -0.205    13.106    inst_top_level/inst_i2c_user_lcd/byteSel_reg[2]
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  3.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.560     1.438    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X33Y51         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/Q
                         net (fo=7, routed)           0.099     1.678    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg_n_0_[5]
    SLICE_X32Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.723 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_2/O
                         net (fo=1, routed)           0.000     1.723    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_2_n_0
    SLICE_X32Y51         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.829     1.954    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X32Y51         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.503     1.451    
    SLICE_X32Y51         FDCE (Hold_fdce_C_D)         0.120     1.571    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.026%)  route 0.361ns (65.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.566     1.444    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X33Y49         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/Q
                         net (fo=8, routed)           0.361     1.946    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.991 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.991    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt[0]_i_1_n_0
    SLICE_X32Y52         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.829     1.954    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X32Y52         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.247     1.707    
    SLICE_X32Y52         FDPE (Hold_fdpe_C_D)         0.121     1.828    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.144%)  route 0.110ns (43.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.559     1.437    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X31Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/Q
                         net (fo=2, routed)           0.110     1.688    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[5]
    SLICE_X29Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.829     1.954    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X29Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X29Y52         FDCE (Hold_fdce_C_D)         0.070     1.524    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.559     1.437    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X31Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[2]/Q
                         net (fo=2, routed)           0.110     1.688    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[2]
    SLICE_X29Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.829     1.954    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X29Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X29Y52         FDCE (Hold_fdce_C_D)         0.070     1.524    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.144%)  route 0.110ns (43.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.559     1.437    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X31Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[4]/Q
                         net (fo=2, routed)           0.110     1.688    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[4]
    SLICE_X29Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.829     1.954    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X29Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X29Y52         FDCE (Hold_fdce_C_D)         0.066     1.520    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.559     1.437    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X31Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[6]/Q
                         net (fo=2, routed)           0.110     1.688    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[6]
    SLICE_X28Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.829     1.954    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X28Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X28Y52         FDCE (Hold_fdce_C_D)         0.063     1.517    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_top_level/inst_pwm/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_pwm/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.559     1.437    inst_top_level/inst_pwm/iClk
    SLICE_X29Y53         FDRE                                         r  inst_top_level/inst_pwm/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  inst_top_level/inst_pwm/counter_reg[0]/Q
                         net (fo=9, routed)           0.144     1.722    inst_top_level/inst_pwm/Q[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.048     1.770 r  inst_top_level/inst_pwm/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.770    inst_top_level/inst_pwm/p_0_in[2]
    SLICE_X28Y53         FDRE                                         r  inst_top_level/inst_pwm/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.828     1.953    inst_top_level/inst_pwm/iClk
    SLICE_X28Y53         FDRE                                         r  inst_top_level/inst_pwm/counter_reg[2]/C
                         clock pessimism             -0.503     1.450    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.131     1.581    inst_top_level/inst_pwm/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/cmd_change_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.587     1.465    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X37Y51         FDRE                                         r  inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/Q
                         net (fo=1, routed)           0.054     1.647    inst_top_level/inst_i2c_user_adc/prev_cmd[0]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.099     1.746 r  inst_top_level/inst_i2c_user_adc/cmd_change_i_1/O
                         net (fo=1, routed)           0.000     1.746    inst_top_level/inst_i2c_user_adc/cmd_change_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.857     1.982    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X37Y51         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                         clock pessimism             -0.517     1.465    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.091     1.556    inst_top_level/inst_i2c_user_adc/cmd_change_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.190ns (34.067%)  route 0.368ns (65.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.566     1.444    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X33Y49         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/Q
                         net (fo=8, routed)           0.368     1.953    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk
    SLICE_X33Y53         LUT4 (Prop_lut4_I0_O)        0.049     2.002 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_prev_i_1/O
                         net (fo=1, routed)           0.000     2.002    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_prev_i_1_n_0
    SLICE_X33Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.828     1.953    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X33Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_prev_reg/C
                         clock pessimism             -0.247     1.706    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.104     1.810    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inst_top_level/inst_pwm/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_pwm/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.141%)  route 0.148ns (43.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.559     1.437    inst_top_level/inst_pwm/iClk
    SLICE_X29Y53         FDRE                                         r  inst_top_level/inst_pwm/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  inst_top_level/inst_pwm/counter_reg[0]/Q
                         net (fo=9, routed)           0.148     1.726    inst_top_level/inst_pwm/Q[0]
    SLICE_X28Y53         LUT5 (Prop_lut5_I2_O)        0.048     1.774 r  inst_top_level/inst_pwm/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.774    inst_top_level/inst_pwm/p_0_in[4]
    SLICE_X28Y53         FDRE                                         r  inst_top_level/inst_pwm/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.828     1.953    inst_top_level/inst_pwm/iClk
    SLICE_X28Y53         FDRE                                         r  inst_top_level/inst_pwm/counter_reg[4]/C
                         clock pessimism             -0.503     1.450    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.131     1.581    inst_top_level/inst_pwm/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y53    inst_top_level/adc_data_i_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y53    inst_top_level/adc_data_i_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y53    inst_top_level/adc_state_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y53    inst_top_level/adc_state_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y53    inst_top_level/clock_gen_state_sig_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X30Y51    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y51    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y51    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y51    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y53    inst_top_level/adc_data_i_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y53    inst_top_level/adc_data_i_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y53    inst_top_level/adc_data_i_sig_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y53    inst_top_level/adc_data_i_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y53    inst_top_level/adc_state_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y53    inst_top_level/adc_state_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y53    inst_top_level/adc_state_sig_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y53    inst_top_level/adc_state_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y53    inst_top_level/clock_gen_state_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y53    inst_top_level/clock_gen_state_sig_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X30Y51    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y51    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y51    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y51    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y51    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y51    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y51    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X32Y51    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y53    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/addr_rw_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X32Y52    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.086%)  route 2.308ns (79.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.739     5.373    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.712     6.541    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.665 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.596     8.261    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X29Y52         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.487    12.845    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X29Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X29Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.795    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.086%)  route 2.308ns (79.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.739     5.373    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.712     6.541    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.665 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.596     8.261    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X29Y52         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.487    12.845    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X29Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X29Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.795    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.086%)  route 2.308ns (79.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.739     5.373    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.712     6.541    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.665 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.596     8.261    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X29Y52         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.487    12.845    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X29Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X29Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.795    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.086%)  route 2.308ns (79.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.739     5.373    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.712     6.541    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.665 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.596     8.261    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X29Y52         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.487    12.845    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X29Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X29Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.795    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.086%)  route 2.308ns (79.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.739     5.373    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.712     6.541    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.665 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.596     8.261    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X28Y52         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.487    12.845    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X28Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X28Y52         FDCE (Recov_fdce_C_CLR)     -0.319    12.881    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.086%)  route 2.308ns (79.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.739     5.373    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.712     6.541    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.665 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.596     8.261    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X28Y52         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.487    12.845    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X28Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X28Y52         FDCE (Recov_fdce_C_CLR)     -0.319    12.881    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.086%)  route 2.308ns (79.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.739     5.373    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.712     6.541    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.665 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.596     8.261    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X28Y52         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.487    12.845    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X28Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X28Y52         FDCE (Recov_fdce_C_CLR)     -0.319    12.881    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.086%)  route 2.308ns (79.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.739     5.373    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.712     6.541    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.665 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.596     8.261    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X28Y52         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.487    12.845    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X28Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X28Y52         FDCE (Recov_fdce_C_CLR)     -0.319    12.881    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.456ns (18.586%)  route 1.997ns (81.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.739     5.373    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          1.997     7.827    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X40Y54         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.563    12.921    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X40Y54         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.391    13.311    
                         clock uncertainty           -0.035    13.276    
    SLICE_X40Y54         FDCE (Recov_fdce_C_CLR)     -0.405    12.871    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.580ns (25.408%)  route 1.703ns (74.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 12.846 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.739     5.373    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.712     6.541    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.665 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.991     7.656    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X32Y52         FDPE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.488    12.846    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X32Y52         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism              0.391    13.236    
                         clock uncertainty           -0.035    13.201    
    SLICE_X32Y52         FDPE (Recov_fdpe_C_PRE)     -0.361    12.840    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  5.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.770%)  route 0.406ns (74.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.587     1.465    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.406     2.012    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X32Y57         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.827     1.952    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X32Y57         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
                         clock pessimism             -0.481     1.471    
    SLICE_X32Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.770%)  route 0.406ns (74.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.587     1.465    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.406     2.012    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X32Y57         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.827     1.952    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X32Y57         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[11]/C
                         clock pessimism             -0.481     1.471    
    SLICE_X32Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.770%)  route 0.406ns (74.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.587     1.465    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.406     2.012    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X32Y57         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.827     1.952    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X32Y57         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[4]/C
                         clock pessimism             -0.481     1.471    
    SLICE_X32Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.770%)  route 0.406ns (74.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.587     1.465    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.406     2.012    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X32Y57         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.827     1.952    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X32Y57         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[8]/C
                         clock pessimism             -0.481     1.471    
    SLICE_X32Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.144%)  route 0.618ns (76.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.587     1.465    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X37Y51         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.274     1.880    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.925 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.344     2.269    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X32Y48         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.834     1.959    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X32Y48         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]/C
                         clock pessimism             -0.247     1.712    
    SLICE_X32Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.645    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.770%)  route 0.406ns (74.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.587     1.465    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.406     2.012    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X33Y57         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.827     1.952    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y57         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/C
                         clock pessimism             -0.481     1.471    
    SLICE_X33Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.770%)  route 0.406ns (74.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.587     1.465    inst_top_level/inst_reset_deb/iClk
    SLICE_X36Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=97, routed)          0.406     2.012    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X33Y57         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.827     1.952    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y57         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]/C
                         clock pessimism             -0.481     1.471    
    SLICE_X33Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.428%)  route 0.608ns (76.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.587     1.465    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X37Y51         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.274     1.880    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.925 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.334     2.259    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X35Y49         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.835     1.960    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X35Y49         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/C
                         clock pessimism             -0.247     1.713    
    SLICE_X35Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.428%)  route 0.608ns (76.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.587     1.465    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X37Y51         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.274     1.880    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.925 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.334     2.259    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X35Y49         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.835     1.960    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X35Y49         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/C
                         clock pessimism             -0.247     1.713    
    SLICE_X35Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.428%)  route 0.608ns (76.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.587     1.465    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X37Y51         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.274     1.880    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.925 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.334     2.259    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X35Y49         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.835     1.960    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X35Y49         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[9]/C
                         clock pessimism             -0.247     1.713    
    SLICE_X35Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.638    





